
STM32F4_DSP_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c3a8  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a0  0800c530  0800c530  0000d530  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c7d0  0800c7d0  0000e134  2**0
                  CONTENTS
  4 .ARM          00000008  0800c7d0  0800c7d0  0000d7d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c7d8  0800c7d8  0000e134  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c7d8  0800c7d8  0000d7d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c7dc  0800c7dc  0000d7dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000134  20000000  0800c7e0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e134  2**0
                  CONTENTS
 10 .bss          00001f84  20000134  20000134  0000e134  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200020b8  200020b8  0000e134  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e134  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018584  00000000  00000000  0000e164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000427e  00000000  00000000  000266e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001508  00000000  00000000  0002a968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001001  00000000  00000000  0002be70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024f0c  00000000  00000000  0002ce71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c0e8  00000000  00000000  00051d7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cdd2e  00000000  00000000  0006de65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013bb93  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005a44  00000000  00000000  0013bbd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008d  00000000  00000000  0014161c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000134 	.word	0x20000134
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800c518 	.word	0x0800c518

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000138 	.word	0x20000138
 80001c4:	0800c518 	.word	0x0800c518

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_uldivmod>:
 8000ac4:	b953      	cbnz	r3, 8000adc <__aeabi_uldivmod+0x18>
 8000ac6:	b94a      	cbnz	r2, 8000adc <__aeabi_uldivmod+0x18>
 8000ac8:	2900      	cmp	r1, #0
 8000aca:	bf08      	it	eq
 8000acc:	2800      	cmpeq	r0, #0
 8000ace:	bf1c      	itt	ne
 8000ad0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ad4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ad8:	f000 b96a 	b.w	8000db0 <__aeabi_idiv0>
 8000adc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ae4:	f000 f806 	bl	8000af4 <__udivmoddi4>
 8000ae8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af0:	b004      	add	sp, #16
 8000af2:	4770      	bx	lr

08000af4 <__udivmoddi4>:
 8000af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af8:	9d08      	ldr	r5, [sp, #32]
 8000afa:	460c      	mov	r4, r1
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d14e      	bne.n	8000b9e <__udivmoddi4+0xaa>
 8000b00:	4694      	mov	ip, r2
 8000b02:	458c      	cmp	ip, r1
 8000b04:	4686      	mov	lr, r0
 8000b06:	fab2 f282 	clz	r2, r2
 8000b0a:	d962      	bls.n	8000bd2 <__udivmoddi4+0xde>
 8000b0c:	b14a      	cbz	r2, 8000b22 <__udivmoddi4+0x2e>
 8000b0e:	f1c2 0320 	rsb	r3, r2, #32
 8000b12:	4091      	lsls	r1, r2
 8000b14:	fa20 f303 	lsr.w	r3, r0, r3
 8000b18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b1c:	4319      	orrs	r1, r3
 8000b1e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b22:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b26:	fa1f f68c 	uxth.w	r6, ip
 8000b2a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b2e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b32:	fb07 1114 	mls	r1, r7, r4, r1
 8000b36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b3a:	fb04 f106 	mul.w	r1, r4, r6
 8000b3e:	4299      	cmp	r1, r3
 8000b40:	d90a      	bls.n	8000b58 <__udivmoddi4+0x64>
 8000b42:	eb1c 0303 	adds.w	r3, ip, r3
 8000b46:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b4a:	f080 8112 	bcs.w	8000d72 <__udivmoddi4+0x27e>
 8000b4e:	4299      	cmp	r1, r3
 8000b50:	f240 810f 	bls.w	8000d72 <__udivmoddi4+0x27e>
 8000b54:	3c02      	subs	r4, #2
 8000b56:	4463      	add	r3, ip
 8000b58:	1a59      	subs	r1, r3, r1
 8000b5a:	fa1f f38e 	uxth.w	r3, lr
 8000b5e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b62:	fb07 1110 	mls	r1, r7, r0, r1
 8000b66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b6a:	fb00 f606 	mul.w	r6, r0, r6
 8000b6e:	429e      	cmp	r6, r3
 8000b70:	d90a      	bls.n	8000b88 <__udivmoddi4+0x94>
 8000b72:	eb1c 0303 	adds.w	r3, ip, r3
 8000b76:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b7a:	f080 80fc 	bcs.w	8000d76 <__udivmoddi4+0x282>
 8000b7e:	429e      	cmp	r6, r3
 8000b80:	f240 80f9 	bls.w	8000d76 <__udivmoddi4+0x282>
 8000b84:	4463      	add	r3, ip
 8000b86:	3802      	subs	r0, #2
 8000b88:	1b9b      	subs	r3, r3, r6
 8000b8a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b8e:	2100      	movs	r1, #0
 8000b90:	b11d      	cbz	r5, 8000b9a <__udivmoddi4+0xa6>
 8000b92:	40d3      	lsrs	r3, r2
 8000b94:	2200      	movs	r2, #0
 8000b96:	e9c5 3200 	strd	r3, r2, [r5]
 8000b9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b9e:	428b      	cmp	r3, r1
 8000ba0:	d905      	bls.n	8000bae <__udivmoddi4+0xba>
 8000ba2:	b10d      	cbz	r5, 8000ba8 <__udivmoddi4+0xb4>
 8000ba4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ba8:	2100      	movs	r1, #0
 8000baa:	4608      	mov	r0, r1
 8000bac:	e7f5      	b.n	8000b9a <__udivmoddi4+0xa6>
 8000bae:	fab3 f183 	clz	r1, r3
 8000bb2:	2900      	cmp	r1, #0
 8000bb4:	d146      	bne.n	8000c44 <__udivmoddi4+0x150>
 8000bb6:	42a3      	cmp	r3, r4
 8000bb8:	d302      	bcc.n	8000bc0 <__udivmoddi4+0xcc>
 8000bba:	4290      	cmp	r0, r2
 8000bbc:	f0c0 80f0 	bcc.w	8000da0 <__udivmoddi4+0x2ac>
 8000bc0:	1a86      	subs	r6, r0, r2
 8000bc2:	eb64 0303 	sbc.w	r3, r4, r3
 8000bc6:	2001      	movs	r0, #1
 8000bc8:	2d00      	cmp	r5, #0
 8000bca:	d0e6      	beq.n	8000b9a <__udivmoddi4+0xa6>
 8000bcc:	e9c5 6300 	strd	r6, r3, [r5]
 8000bd0:	e7e3      	b.n	8000b9a <__udivmoddi4+0xa6>
 8000bd2:	2a00      	cmp	r2, #0
 8000bd4:	f040 8090 	bne.w	8000cf8 <__udivmoddi4+0x204>
 8000bd8:	eba1 040c 	sub.w	r4, r1, ip
 8000bdc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000be0:	fa1f f78c 	uxth.w	r7, ip
 8000be4:	2101      	movs	r1, #1
 8000be6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bee:	fb08 4416 	mls	r4, r8, r6, r4
 8000bf2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bf6:	fb07 f006 	mul.w	r0, r7, r6
 8000bfa:	4298      	cmp	r0, r3
 8000bfc:	d908      	bls.n	8000c10 <__udivmoddi4+0x11c>
 8000bfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000c02:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c06:	d202      	bcs.n	8000c0e <__udivmoddi4+0x11a>
 8000c08:	4298      	cmp	r0, r3
 8000c0a:	f200 80cd 	bhi.w	8000da8 <__udivmoddi4+0x2b4>
 8000c0e:	4626      	mov	r6, r4
 8000c10:	1a1c      	subs	r4, r3, r0
 8000c12:	fa1f f38e 	uxth.w	r3, lr
 8000c16:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c1a:	fb08 4410 	mls	r4, r8, r0, r4
 8000c1e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c22:	fb00 f707 	mul.w	r7, r0, r7
 8000c26:	429f      	cmp	r7, r3
 8000c28:	d908      	bls.n	8000c3c <__udivmoddi4+0x148>
 8000c2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c32:	d202      	bcs.n	8000c3a <__udivmoddi4+0x146>
 8000c34:	429f      	cmp	r7, r3
 8000c36:	f200 80b0 	bhi.w	8000d9a <__udivmoddi4+0x2a6>
 8000c3a:	4620      	mov	r0, r4
 8000c3c:	1bdb      	subs	r3, r3, r7
 8000c3e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c42:	e7a5      	b.n	8000b90 <__udivmoddi4+0x9c>
 8000c44:	f1c1 0620 	rsb	r6, r1, #32
 8000c48:	408b      	lsls	r3, r1
 8000c4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000c4e:	431f      	orrs	r7, r3
 8000c50:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c54:	fa04 f301 	lsl.w	r3, r4, r1
 8000c58:	ea43 030c 	orr.w	r3, r3, ip
 8000c5c:	40f4      	lsrs	r4, r6
 8000c5e:	fa00 f801 	lsl.w	r8, r0, r1
 8000c62:	0c38      	lsrs	r0, r7, #16
 8000c64:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c68:	fbb4 fef0 	udiv	lr, r4, r0
 8000c6c:	fa1f fc87 	uxth.w	ip, r7
 8000c70:	fb00 441e 	mls	r4, r0, lr, r4
 8000c74:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c78:	fb0e f90c 	mul.w	r9, lr, ip
 8000c7c:	45a1      	cmp	r9, r4
 8000c7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000c82:	d90a      	bls.n	8000c9a <__udivmoddi4+0x1a6>
 8000c84:	193c      	adds	r4, r7, r4
 8000c86:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c8a:	f080 8084 	bcs.w	8000d96 <__udivmoddi4+0x2a2>
 8000c8e:	45a1      	cmp	r9, r4
 8000c90:	f240 8081 	bls.w	8000d96 <__udivmoddi4+0x2a2>
 8000c94:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c98:	443c      	add	r4, r7
 8000c9a:	eba4 0409 	sub.w	r4, r4, r9
 8000c9e:	fa1f f983 	uxth.w	r9, r3
 8000ca2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ca6:	fb00 4413 	mls	r4, r0, r3, r4
 8000caa:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000cae:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cb2:	45a4      	cmp	ip, r4
 8000cb4:	d907      	bls.n	8000cc6 <__udivmoddi4+0x1d2>
 8000cb6:	193c      	adds	r4, r7, r4
 8000cb8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000cbc:	d267      	bcs.n	8000d8e <__udivmoddi4+0x29a>
 8000cbe:	45a4      	cmp	ip, r4
 8000cc0:	d965      	bls.n	8000d8e <__udivmoddi4+0x29a>
 8000cc2:	3b02      	subs	r3, #2
 8000cc4:	443c      	add	r4, r7
 8000cc6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000cca:	fba0 9302 	umull	r9, r3, r0, r2
 8000cce:	eba4 040c 	sub.w	r4, r4, ip
 8000cd2:	429c      	cmp	r4, r3
 8000cd4:	46ce      	mov	lr, r9
 8000cd6:	469c      	mov	ip, r3
 8000cd8:	d351      	bcc.n	8000d7e <__udivmoddi4+0x28a>
 8000cda:	d04e      	beq.n	8000d7a <__udivmoddi4+0x286>
 8000cdc:	b155      	cbz	r5, 8000cf4 <__udivmoddi4+0x200>
 8000cde:	ebb8 030e 	subs.w	r3, r8, lr
 8000ce2:	eb64 040c 	sbc.w	r4, r4, ip
 8000ce6:	fa04 f606 	lsl.w	r6, r4, r6
 8000cea:	40cb      	lsrs	r3, r1
 8000cec:	431e      	orrs	r6, r3
 8000cee:	40cc      	lsrs	r4, r1
 8000cf0:	e9c5 6400 	strd	r6, r4, [r5]
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	e750      	b.n	8000b9a <__udivmoddi4+0xa6>
 8000cf8:	f1c2 0320 	rsb	r3, r2, #32
 8000cfc:	fa20 f103 	lsr.w	r1, r0, r3
 8000d00:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d04:	fa24 f303 	lsr.w	r3, r4, r3
 8000d08:	4094      	lsls	r4, r2
 8000d0a:	430c      	orrs	r4, r1
 8000d0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d10:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d1c:	fb08 3110 	mls	r1, r8, r0, r3
 8000d20:	0c23      	lsrs	r3, r4, #16
 8000d22:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d26:	fb00 f107 	mul.w	r1, r0, r7
 8000d2a:	4299      	cmp	r1, r3
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0x24c>
 8000d2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d32:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d36:	d22c      	bcs.n	8000d92 <__udivmoddi4+0x29e>
 8000d38:	4299      	cmp	r1, r3
 8000d3a:	d92a      	bls.n	8000d92 <__udivmoddi4+0x29e>
 8000d3c:	3802      	subs	r0, #2
 8000d3e:	4463      	add	r3, ip
 8000d40:	1a5b      	subs	r3, r3, r1
 8000d42:	b2a4      	uxth	r4, r4
 8000d44:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d48:	fb08 3311 	mls	r3, r8, r1, r3
 8000d4c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d50:	fb01 f307 	mul.w	r3, r1, r7
 8000d54:	42a3      	cmp	r3, r4
 8000d56:	d908      	bls.n	8000d6a <__udivmoddi4+0x276>
 8000d58:	eb1c 0404 	adds.w	r4, ip, r4
 8000d5c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d60:	d213      	bcs.n	8000d8a <__udivmoddi4+0x296>
 8000d62:	42a3      	cmp	r3, r4
 8000d64:	d911      	bls.n	8000d8a <__udivmoddi4+0x296>
 8000d66:	3902      	subs	r1, #2
 8000d68:	4464      	add	r4, ip
 8000d6a:	1ae4      	subs	r4, r4, r3
 8000d6c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d70:	e739      	b.n	8000be6 <__udivmoddi4+0xf2>
 8000d72:	4604      	mov	r4, r0
 8000d74:	e6f0      	b.n	8000b58 <__udivmoddi4+0x64>
 8000d76:	4608      	mov	r0, r1
 8000d78:	e706      	b.n	8000b88 <__udivmoddi4+0x94>
 8000d7a:	45c8      	cmp	r8, r9
 8000d7c:	d2ae      	bcs.n	8000cdc <__udivmoddi4+0x1e8>
 8000d7e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d82:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d86:	3801      	subs	r0, #1
 8000d88:	e7a8      	b.n	8000cdc <__udivmoddi4+0x1e8>
 8000d8a:	4631      	mov	r1, r6
 8000d8c:	e7ed      	b.n	8000d6a <__udivmoddi4+0x276>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	e799      	b.n	8000cc6 <__udivmoddi4+0x1d2>
 8000d92:	4630      	mov	r0, r6
 8000d94:	e7d4      	b.n	8000d40 <__udivmoddi4+0x24c>
 8000d96:	46d6      	mov	lr, sl
 8000d98:	e77f      	b.n	8000c9a <__udivmoddi4+0x1a6>
 8000d9a:	4463      	add	r3, ip
 8000d9c:	3802      	subs	r0, #2
 8000d9e:	e74d      	b.n	8000c3c <__udivmoddi4+0x148>
 8000da0:	4606      	mov	r6, r0
 8000da2:	4623      	mov	r3, r4
 8000da4:	4608      	mov	r0, r1
 8000da6:	e70f      	b.n	8000bc8 <__udivmoddi4+0xd4>
 8000da8:	3e02      	subs	r6, #2
 8000daa:	4463      	add	r3, ip
 8000dac:	e730      	b.n	8000c10 <__udivmoddi4+0x11c>
 8000dae:	bf00      	nop

08000db0 <__aeabi_idiv0>:
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	0000      	movs	r0, r0
	...

08000db8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dbe:	f001 fbbb 	bl	8002538 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dc2:	f000 f8b7 	bl	8000f34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dc6:	f000 f9d3 	bl	8001170 <MX_GPIO_Init>
  MX_DMA_Init();
 8000dca:	f000 f9b1 	bl	8001130 <MX_DMA_Init>
  MX_I2C1_Init();
 8000dce:	f000 f91b 	bl	8001008 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000dd2:	f000 f947 	bl	8001064 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000dd6:	f000 f975 	bl	80010c4 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 8000dda:	f009 fe3d 	bl	800aa58 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */


  /*** Initialize the Audio codec and all related peripherals (I2S, I2C, IOExpander, IOs...) ***/
        if(BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_AUTO, 80, SAMPLING_FREQ) != AUDIO_OK)
 8000dde:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8000de2:	2150      	movs	r1, #80	@ 0x50
 8000de4:	2004      	movs	r0, #4
 8000de6:	f001 f967 	bl	80020b8 <BSP_AUDIO_OUT_Init>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d001      	beq.n	8000df4 <main+0x3c>
        {
        	Error_Handler();
 8000df0:	f000 face 	bl	8001390 <Error_Handler>
        }


  /*** Test Signal generation ***/
       for(int index = 0; index < SAMPLES_QTY; index++)
 8000df4:	2300      	movs	r3, #0
 8000df6:	607b      	str	r3, [r7, #4]
 8000df8:	e056      	b.n	8000ea8 <main+0xf0>
       {
       	  Left_out_buffer[index] = (int16_t)(30000*sin(2*PI*index/SAMPLES_QTY));
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	ee07 3a90 	vmov	s15, r3
 8000e00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e04:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8000f18 <main+0x160>
 8000e08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e0c:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8000f1c <main+0x164>
 8000e10:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000e14:	ee16 0a90 	vmov	r0, s13
 8000e18:	f7ff fb3a 	bl	8000490 <__aeabi_f2d>
 8000e1c:	4602      	mov	r2, r0
 8000e1e:	460b      	mov	r3, r1
 8000e20:	ec43 2b10 	vmov	d0, r2, r3
 8000e24:	f00a fb48 	bl	800b4b8 <sin>
 8000e28:	ec51 0b10 	vmov	r0, r1, d0
 8000e2c:	a338      	add	r3, pc, #224	@ (adr r3, 8000f10 <main+0x158>)
 8000e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e32:	f7ff fb85 	bl	8000540 <__aeabi_dmul>
 8000e36:	4602      	mov	r2, r0
 8000e38:	460b      	mov	r3, r1
 8000e3a:	4610      	mov	r0, r2
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	f7ff fe19 	bl	8000a74 <__aeabi_d2iz>
 8000e42:	4603      	mov	r3, r0
 8000e44:	b219      	sxth	r1, r3
 8000e46:	4a36      	ldr	r2, [pc, #216]	@ (8000f20 <main+0x168>)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
       	  Right_out_buffer[index] = (int16_t)(30000*sin(4*2*PI*index/SAMPLES_QTY));
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	ee07 3a90 	vmov	s15, r3
 8000e54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e58:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8000f24 <main+0x16c>
 8000e5c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e60:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8000f1c <main+0x164>
 8000e64:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000e68:	ee16 0a90 	vmov	r0, s13
 8000e6c:	f7ff fb10 	bl	8000490 <__aeabi_f2d>
 8000e70:	4602      	mov	r2, r0
 8000e72:	460b      	mov	r3, r1
 8000e74:	ec43 2b10 	vmov	d0, r2, r3
 8000e78:	f00a fb1e 	bl	800b4b8 <sin>
 8000e7c:	ec51 0b10 	vmov	r0, r1, d0
 8000e80:	a323      	add	r3, pc, #140	@ (adr r3, 8000f10 <main+0x158>)
 8000e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e86:	f7ff fb5b 	bl	8000540 <__aeabi_dmul>
 8000e8a:	4602      	mov	r2, r0
 8000e8c:	460b      	mov	r3, r1
 8000e8e:	4610      	mov	r0, r2
 8000e90:	4619      	mov	r1, r3
 8000e92:	f7ff fdef 	bl	8000a74 <__aeabi_d2iz>
 8000e96:	4603      	mov	r3, r0
 8000e98:	b219      	sxth	r1, r3
 8000e9a:	4a23      	ldr	r2, [pc, #140]	@ (8000f28 <main+0x170>)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
       for(int index = 0; index < SAMPLES_QTY; index++)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	607b      	str	r3, [r7, #4]
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2b1f      	cmp	r3, #31
 8000eac:	dda5      	ble.n	8000dfa <main+0x42>
       }


  /*** Fill Output Buffer ***/
       for(int i = 0; i < SAMPLES_QTY; i++)
 8000eae:	2300      	movs	r3, #0
 8000eb0:	603b      	str	r3, [r7, #0]
 8000eb2:	e015      	b.n	8000ee0 <main+0x128>
       {
       	  OutputBuffer[i<<1] = Left_out_buffer[i];
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	005b      	lsls	r3, r3, #1
 8000eb8:	4919      	ldr	r1, [pc, #100]	@ (8000f20 <main+0x168>)
 8000eba:	683a      	ldr	r2, [r7, #0]
 8000ebc:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8000ec0:	4a1a      	ldr	r2, [pc, #104]	@ (8000f2c <main+0x174>)
 8000ec2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
       	  OutputBuffer[(i<<1)+1] = Right_out_buffer[i];
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	005b      	lsls	r3, r3, #1
 8000eca:	3301      	adds	r3, #1
 8000ecc:	4916      	ldr	r1, [pc, #88]	@ (8000f28 <main+0x170>)
 8000ece:	683a      	ldr	r2, [r7, #0]
 8000ed0:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8000ed4:	4a15      	ldr	r2, [pc, #84]	@ (8000f2c <main+0x174>)
 8000ed6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
       for(int i = 0; i < SAMPLES_QTY; i++)
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	3301      	adds	r3, #1
 8000ede:	603b      	str	r3, [r7, #0]
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	2b1f      	cmp	r3, #31
 8000ee4:	dde6      	ble.n	8000eb4 <main+0xfc>
       }


  /*** Start Audio play ***/
       BSP_AUDIO_OUT_Play((uint16_t*)&OutputBuffer[0], SAMPLES_QTY*2);
 8000ee6:	2140      	movs	r1, #64	@ 0x40
 8000ee8:	4810      	ldr	r0, [pc, #64]	@ (8000f2c <main+0x174>)
 8000eea:	f001 f933 	bl	8002154 <BSP_AUDIO_OUT_Play>


  //Test - application is running
       HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 8000eee:	2201      	movs	r2, #1
 8000ef0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ef4:	480e      	ldr	r0, [pc, #56]	@ (8000f30 <main+0x178>)
 8000ef6:	f002 fb2d 	bl	8003554 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8000efa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000efe:	480c      	ldr	r0, [pc, #48]	@ (8000f30 <main+0x178>)
 8000f00:	f002 fb41 	bl	8003586 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8000f04:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f08:	f001 fb88 	bl	800261c <HAL_Delay>
	  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8000f0c:	bf00      	nop
 8000f0e:	e7f4      	b.n	8000efa <main+0x142>
 8000f10:	00000000 	.word	0x00000000
 8000f14:	40dd4c00 	.word	0x40dd4c00
 8000f18:	40c90fdb 	.word	0x40c90fdb
 8000f1c:	42000000 	.word	0x42000000
 8000f20:	20000324 	.word	0x20000324
 8000f24:	41c90fdb 	.word	0x41c90fdb
 8000f28:	20000364 	.word	0x20000364
 8000f2c:	200002a4 	.word	0x200002a4
 8000f30:	40020c00 	.word	0x40020c00

08000f34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b094      	sub	sp, #80	@ 0x50
 8000f38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f3a:	f107 0320 	add.w	r3, r7, #32
 8000f3e:	2230      	movs	r2, #48	@ 0x30
 8000f40:	2100      	movs	r1, #0
 8000f42:	4618      	mov	r0, r3
 8000f44:	f00a fa8a 	bl	800b45c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f48:	f107 030c 	add.w	r3, r7, #12
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]
 8000f50:	605a      	str	r2, [r3, #4]
 8000f52:	609a      	str	r2, [r3, #8]
 8000f54:	60da      	str	r2, [r3, #12]
 8000f56:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f58:	2300      	movs	r3, #0
 8000f5a:	60bb      	str	r3, [r7, #8]
 8000f5c:	4b28      	ldr	r3, [pc, #160]	@ (8001000 <SystemClock_Config+0xcc>)
 8000f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f60:	4a27      	ldr	r2, [pc, #156]	@ (8001000 <SystemClock_Config+0xcc>)
 8000f62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f66:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f68:	4b25      	ldr	r3, [pc, #148]	@ (8001000 <SystemClock_Config+0xcc>)
 8000f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f70:	60bb      	str	r3, [r7, #8]
 8000f72:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f74:	2300      	movs	r3, #0
 8000f76:	607b      	str	r3, [r7, #4]
 8000f78:	4b22      	ldr	r3, [pc, #136]	@ (8001004 <SystemClock_Config+0xd0>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a21      	ldr	r2, [pc, #132]	@ (8001004 <SystemClock_Config+0xd0>)
 8000f7e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f82:	6013      	str	r3, [r2, #0]
 8000f84:	4b1f      	ldr	r3, [pc, #124]	@ (8001004 <SystemClock_Config+0xd0>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f8c:	607b      	str	r3, [r7, #4]
 8000f8e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f90:	2301      	movs	r3, #1
 8000f92:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f94:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f98:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f9e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000fa4:	2308      	movs	r3, #8
 8000fa6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000fa8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000fac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fae:	2302      	movs	r3, #2
 8000fb0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000fb2:	2307      	movs	r3, #7
 8000fb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fb6:	f107 0320 	add.w	r3, r7, #32
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f005 fb06 	bl	80065cc <HAL_RCC_OscConfig>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d001      	beq.n	8000fca <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000fc6:	f000 f9e3 	bl	8001390 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fca:	230f      	movs	r3, #15
 8000fcc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fce:	2302      	movs	r3, #2
 8000fd0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000fd6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000fda:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000fdc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fe0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000fe2:	f107 030c 	add.w	r3, r7, #12
 8000fe6:	2105      	movs	r1, #5
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f005 fd67 	bl	8006abc <HAL_RCC_ClockConfig>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000ff4:	f000 f9cc 	bl	8001390 <Error_Handler>
  }
}
 8000ff8:	bf00      	nop
 8000ffa:	3750      	adds	r7, #80	@ 0x50
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	40023800 	.word	0x40023800
 8001004:	40007000 	.word	0x40007000

08001008 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800100c:	4b12      	ldr	r3, [pc, #72]	@ (8001058 <MX_I2C1_Init+0x50>)
 800100e:	4a13      	ldr	r2, [pc, #76]	@ (800105c <MX_I2C1_Init+0x54>)
 8001010:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001012:	4b11      	ldr	r3, [pc, #68]	@ (8001058 <MX_I2C1_Init+0x50>)
 8001014:	4a12      	ldr	r2, [pc, #72]	@ (8001060 <MX_I2C1_Init+0x58>)
 8001016:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001018:	4b0f      	ldr	r3, [pc, #60]	@ (8001058 <MX_I2C1_Init+0x50>)
 800101a:	2200      	movs	r2, #0
 800101c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800101e:	4b0e      	ldr	r3, [pc, #56]	@ (8001058 <MX_I2C1_Init+0x50>)
 8001020:	2200      	movs	r2, #0
 8001022:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001024:	4b0c      	ldr	r3, [pc, #48]	@ (8001058 <MX_I2C1_Init+0x50>)
 8001026:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800102a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800102c:	4b0a      	ldr	r3, [pc, #40]	@ (8001058 <MX_I2C1_Init+0x50>)
 800102e:	2200      	movs	r2, #0
 8001030:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001032:	4b09      	ldr	r3, [pc, #36]	@ (8001058 <MX_I2C1_Init+0x50>)
 8001034:	2200      	movs	r2, #0
 8001036:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001038:	4b07      	ldr	r3, [pc, #28]	@ (8001058 <MX_I2C1_Init+0x50>)
 800103a:	2200      	movs	r2, #0
 800103c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800103e:	4b06      	ldr	r3, [pc, #24]	@ (8001058 <MX_I2C1_Init+0x50>)
 8001040:	2200      	movs	r2, #0
 8001042:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001044:	4804      	ldr	r0, [pc, #16]	@ (8001058 <MX_I2C1_Init+0x50>)
 8001046:	f002 fab9 	bl	80035bc <HAL_I2C_Init>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001050:	f000 f99e 	bl	8001390 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001054:	bf00      	nop
 8001056:	bd80      	pop	{r7, pc}
 8001058:	20000150 	.word	0x20000150
 800105c:	40005400 	.word	0x40005400
 8001060:	000186a0 	.word	0x000186a0

08001064 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001068:	4b13      	ldr	r3, [pc, #76]	@ (80010b8 <MX_I2S3_Init+0x54>)
 800106a:	4a14      	ldr	r2, [pc, #80]	@ (80010bc <MX_I2S3_Init+0x58>)
 800106c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800106e:	4b12      	ldr	r3, [pc, #72]	@ (80010b8 <MX_I2S3_Init+0x54>)
 8001070:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001074:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001076:	4b10      	ldr	r3, [pc, #64]	@ (80010b8 <MX_I2S3_Init+0x54>)
 8001078:	2200      	movs	r2, #0
 800107a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800107c:	4b0e      	ldr	r3, [pc, #56]	@ (80010b8 <MX_I2S3_Init+0x54>)
 800107e:	2200      	movs	r2, #0
 8001080:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001082:	4b0d      	ldr	r3, [pc, #52]	@ (80010b8 <MX_I2S3_Init+0x54>)
 8001084:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001088:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800108a:	4b0b      	ldr	r3, [pc, #44]	@ (80010b8 <MX_I2S3_Init+0x54>)
 800108c:	4a0c      	ldr	r2, [pc, #48]	@ (80010c0 <MX_I2S3_Init+0x5c>)
 800108e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001090:	4b09      	ldr	r3, [pc, #36]	@ (80010b8 <MX_I2S3_Init+0x54>)
 8001092:	2200      	movs	r2, #0
 8001094:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001096:	4b08      	ldr	r3, [pc, #32]	@ (80010b8 <MX_I2S3_Init+0x54>)
 8001098:	2200      	movs	r2, #0
 800109a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800109c:	4b06      	ldr	r3, [pc, #24]	@ (80010b8 <MX_I2S3_Init+0x54>)
 800109e:	2200      	movs	r2, #0
 80010a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80010a2:	4805      	ldr	r0, [pc, #20]	@ (80010b8 <MX_I2S3_Init+0x54>)
 80010a4:	f003 fa88 	bl	80045b8 <HAL_I2S_Init>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80010ae:	f000 f96f 	bl	8001390 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80010b2:	bf00      	nop
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	200001a4 	.word	0x200001a4
 80010bc:	40003c00 	.word	0x40003c00
 80010c0:	00017700 	.word	0x00017700

080010c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80010c8:	4b17      	ldr	r3, [pc, #92]	@ (8001128 <MX_SPI1_Init+0x64>)
 80010ca:	4a18      	ldr	r2, [pc, #96]	@ (800112c <MX_SPI1_Init+0x68>)
 80010cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80010ce:	4b16      	ldr	r3, [pc, #88]	@ (8001128 <MX_SPI1_Init+0x64>)
 80010d0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80010d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80010d6:	4b14      	ldr	r3, [pc, #80]	@ (8001128 <MX_SPI1_Init+0x64>)
 80010d8:	2200      	movs	r2, #0
 80010da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80010dc:	4b12      	ldr	r3, [pc, #72]	@ (8001128 <MX_SPI1_Init+0x64>)
 80010de:	2200      	movs	r2, #0
 80010e0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010e2:	4b11      	ldr	r3, [pc, #68]	@ (8001128 <MX_SPI1_Init+0x64>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001128 <MX_SPI1_Init+0x64>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80010ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001128 <MX_SPI1_Init+0x64>)
 80010f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010f4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80010f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001128 <MX_SPI1_Init+0x64>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001128 <MX_SPI1_Init+0x64>)
 80010fe:	2200      	movs	r2, #0
 8001100:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001102:	4b09      	ldr	r3, [pc, #36]	@ (8001128 <MX_SPI1_Init+0x64>)
 8001104:	2200      	movs	r2, #0
 8001106:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001108:	4b07      	ldr	r3, [pc, #28]	@ (8001128 <MX_SPI1_Init+0x64>)
 800110a:	2200      	movs	r2, #0
 800110c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800110e:	4b06      	ldr	r3, [pc, #24]	@ (8001128 <MX_SPI1_Init+0x64>)
 8001110:	220a      	movs	r2, #10
 8001112:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001114:	4804      	ldr	r0, [pc, #16]	@ (8001128 <MX_SPI1_Init+0x64>)
 8001116:	f006 f849 	bl	80071ac <HAL_SPI_Init>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001120:	f000 f936 	bl	8001390 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001124:	bf00      	nop
 8001126:	bd80      	pop	{r7, pc}
 8001128:	2000024c 	.word	0x2000024c
 800112c:	40013000 	.word	0x40013000

08001130 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001136:	2300      	movs	r3, #0
 8001138:	607b      	str	r3, [r7, #4]
 800113a:	4b0c      	ldr	r3, [pc, #48]	@ (800116c <MX_DMA_Init+0x3c>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113e:	4a0b      	ldr	r2, [pc, #44]	@ (800116c <MX_DMA_Init+0x3c>)
 8001140:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001144:	6313      	str	r3, [r2, #48]	@ 0x30
 8001146:	4b09      	ldr	r3, [pc, #36]	@ (800116c <MX_DMA_Init+0x3c>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800114e:	607b      	str	r3, [r7, #4]
 8001150:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001152:	2200      	movs	r2, #0
 8001154:	2100      	movs	r1, #0
 8001156:	2010      	movs	r0, #16
 8001158:	f001 fb5f 	bl	800281a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800115c:	2010      	movs	r0, #16
 800115e:	f001 fb78 	bl	8002852 <HAL_NVIC_EnableIRQ>

}
 8001162:	bf00      	nop
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	40023800 	.word	0x40023800

08001170 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b08c      	sub	sp, #48	@ 0x30
 8001174:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001176:	f107 031c 	add.w	r3, r7, #28
 800117a:	2200      	movs	r2, #0
 800117c:	601a      	str	r2, [r3, #0]
 800117e:	605a      	str	r2, [r3, #4]
 8001180:	609a      	str	r2, [r3, #8]
 8001182:	60da      	str	r2, [r3, #12]
 8001184:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001186:	2300      	movs	r3, #0
 8001188:	61bb      	str	r3, [r7, #24]
 800118a:	4b72      	ldr	r3, [pc, #456]	@ (8001354 <MX_GPIO_Init+0x1e4>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118e:	4a71      	ldr	r2, [pc, #452]	@ (8001354 <MX_GPIO_Init+0x1e4>)
 8001190:	f043 0310 	orr.w	r3, r3, #16
 8001194:	6313      	str	r3, [r2, #48]	@ 0x30
 8001196:	4b6f      	ldr	r3, [pc, #444]	@ (8001354 <MX_GPIO_Init+0x1e4>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119a:	f003 0310 	and.w	r3, r3, #16
 800119e:	61bb      	str	r3, [r7, #24]
 80011a0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	617b      	str	r3, [r7, #20]
 80011a6:	4b6b      	ldr	r3, [pc, #428]	@ (8001354 <MX_GPIO_Init+0x1e4>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	4a6a      	ldr	r2, [pc, #424]	@ (8001354 <MX_GPIO_Init+0x1e4>)
 80011ac:	f043 0304 	orr.w	r3, r3, #4
 80011b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b2:	4b68      	ldr	r3, [pc, #416]	@ (8001354 <MX_GPIO_Init+0x1e4>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b6:	f003 0304 	and.w	r3, r3, #4
 80011ba:	617b      	str	r3, [r7, #20]
 80011bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	613b      	str	r3, [r7, #16]
 80011c2:	4b64      	ldr	r3, [pc, #400]	@ (8001354 <MX_GPIO_Init+0x1e4>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c6:	4a63      	ldr	r2, [pc, #396]	@ (8001354 <MX_GPIO_Init+0x1e4>)
 80011c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ce:	4b61      	ldr	r3, [pc, #388]	@ (8001354 <MX_GPIO_Init+0x1e4>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011d6:	613b      	str	r3, [r7, #16]
 80011d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	60fb      	str	r3, [r7, #12]
 80011de:	4b5d      	ldr	r3, [pc, #372]	@ (8001354 <MX_GPIO_Init+0x1e4>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e2:	4a5c      	ldr	r2, [pc, #368]	@ (8001354 <MX_GPIO_Init+0x1e4>)
 80011e4:	f043 0301 	orr.w	r3, r3, #1
 80011e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ea:	4b5a      	ldr	r3, [pc, #360]	@ (8001354 <MX_GPIO_Init+0x1e4>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ee:	f003 0301 	and.w	r3, r3, #1
 80011f2:	60fb      	str	r3, [r7, #12]
 80011f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f6:	2300      	movs	r3, #0
 80011f8:	60bb      	str	r3, [r7, #8]
 80011fa:	4b56      	ldr	r3, [pc, #344]	@ (8001354 <MX_GPIO_Init+0x1e4>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fe:	4a55      	ldr	r2, [pc, #340]	@ (8001354 <MX_GPIO_Init+0x1e4>)
 8001200:	f043 0302 	orr.w	r3, r3, #2
 8001204:	6313      	str	r3, [r2, #48]	@ 0x30
 8001206:	4b53      	ldr	r3, [pc, #332]	@ (8001354 <MX_GPIO_Init+0x1e4>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120a:	f003 0302 	and.w	r3, r3, #2
 800120e:	60bb      	str	r3, [r7, #8]
 8001210:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001212:	2300      	movs	r3, #0
 8001214:	607b      	str	r3, [r7, #4]
 8001216:	4b4f      	ldr	r3, [pc, #316]	@ (8001354 <MX_GPIO_Init+0x1e4>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121a:	4a4e      	ldr	r2, [pc, #312]	@ (8001354 <MX_GPIO_Init+0x1e4>)
 800121c:	f043 0308 	orr.w	r3, r3, #8
 8001220:	6313      	str	r3, [r2, #48]	@ 0x30
 8001222:	4b4c      	ldr	r3, [pc, #304]	@ (8001354 <MX_GPIO_Init+0x1e4>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001226:	f003 0308 	and.w	r3, r3, #8
 800122a:	607b      	str	r3, [r7, #4]
 800122c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800122e:	2200      	movs	r2, #0
 8001230:	2108      	movs	r1, #8
 8001232:	4849      	ldr	r0, [pc, #292]	@ (8001358 <MX_GPIO_Init+0x1e8>)
 8001234:	f002 f98e 	bl	8003554 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001238:	2201      	movs	r2, #1
 800123a:	2101      	movs	r1, #1
 800123c:	4847      	ldr	r0, [pc, #284]	@ (800135c <MX_GPIO_Init+0x1ec>)
 800123e:	f002 f989 	bl	8003554 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001242:	2200      	movs	r2, #0
 8001244:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001248:	4845      	ldr	r0, [pc, #276]	@ (8001360 <MX_GPIO_Init+0x1f0>)
 800124a:	f002 f983 	bl	8003554 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800124e:	2308      	movs	r3, #8
 8001250:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001252:	2301      	movs	r3, #1
 8001254:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001256:	2300      	movs	r3, #0
 8001258:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125a:	2300      	movs	r3, #0
 800125c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800125e:	f107 031c 	add.w	r3, r7, #28
 8001262:	4619      	mov	r1, r3
 8001264:	483c      	ldr	r0, [pc, #240]	@ (8001358 <MX_GPIO_Init+0x1e8>)
 8001266:	f001 fedd 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800126a:	2301      	movs	r3, #1
 800126c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126e:	2301      	movs	r3, #1
 8001270:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001272:	2300      	movs	r3, #0
 8001274:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001276:	2300      	movs	r3, #0
 8001278:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800127a:	f107 031c 	add.w	r3, r7, #28
 800127e:	4619      	mov	r1, r3
 8001280:	4836      	ldr	r0, [pc, #216]	@ (800135c <MX_GPIO_Init+0x1ec>)
 8001282:	f001 fecf 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001286:	2308      	movs	r3, #8
 8001288:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128a:	2302      	movs	r3, #2
 800128c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128e:	2300      	movs	r3, #0
 8001290:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001292:	2300      	movs	r3, #0
 8001294:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001296:	2305      	movs	r3, #5
 8001298:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800129a:	f107 031c 	add.w	r3, r7, #28
 800129e:	4619      	mov	r1, r3
 80012a0:	482e      	ldr	r0, [pc, #184]	@ (800135c <MX_GPIO_Init+0x1ec>)
 80012a2:	f001 febf 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012a6:	2301      	movs	r3, #1
 80012a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80012aa:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80012ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b0:	2300      	movs	r3, #0
 80012b2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012b4:	f107 031c 	add.w	r3, r7, #28
 80012b8:	4619      	mov	r1, r3
 80012ba:	482a      	ldr	r0, [pc, #168]	@ (8001364 <MX_GPIO_Init+0x1f4>)
 80012bc:	f001 feb2 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80012c0:	2304      	movs	r3, #4
 80012c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012c4:	2300      	movs	r3, #0
 80012c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c8:	2300      	movs	r3, #0
 80012ca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80012cc:	f107 031c 	add.w	r3, r7, #28
 80012d0:	4619      	mov	r1, r3
 80012d2:	4825      	ldr	r0, [pc, #148]	@ (8001368 <MX_GPIO_Init+0x1f8>)
 80012d4:	f001 fea6 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80012d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012de:	2302      	movs	r3, #2
 80012e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e2:	2300      	movs	r3, #0
 80012e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e6:	2300      	movs	r3, #0
 80012e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012ea:	2305      	movs	r3, #5
 80012ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80012ee:	f107 031c 	add.w	r3, r7, #28
 80012f2:	4619      	mov	r1, r3
 80012f4:	481c      	ldr	r0, [pc, #112]	@ (8001368 <MX_GPIO_Init+0x1f8>)
 80012f6:	f001 fe95 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80012fa:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80012fe:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001300:	2301      	movs	r3, #1
 8001302:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001304:	2300      	movs	r3, #0
 8001306:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001308:	2300      	movs	r3, #0
 800130a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800130c:	f107 031c 	add.w	r3, r7, #28
 8001310:	4619      	mov	r1, r3
 8001312:	4813      	ldr	r0, [pc, #76]	@ (8001360 <MX_GPIO_Init+0x1f0>)
 8001314:	f001 fe86 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001318:	2320      	movs	r3, #32
 800131a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800131c:	2300      	movs	r3, #0
 800131e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001320:	2300      	movs	r3, #0
 8001322:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001324:	f107 031c 	add.w	r3, r7, #28
 8001328:	4619      	mov	r1, r3
 800132a:	480d      	ldr	r0, [pc, #52]	@ (8001360 <MX_GPIO_Init+0x1f0>)
 800132c:	f001 fe7a 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001330:	2302      	movs	r3, #2
 8001332:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001334:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001338:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133a:	2300      	movs	r3, #0
 800133c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800133e:	f107 031c 	add.w	r3, r7, #28
 8001342:	4619      	mov	r1, r3
 8001344:	4804      	ldr	r0, [pc, #16]	@ (8001358 <MX_GPIO_Init+0x1e8>)
 8001346:	f001 fe6d 	bl	8003024 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800134a:	bf00      	nop
 800134c:	3730      	adds	r7, #48	@ 0x30
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40023800 	.word	0x40023800
 8001358:	40021000 	.word	0x40021000
 800135c:	40020800 	.word	0x40020800
 8001360:	40020c00 	.word	0x40020c00
 8001364:	40020000 	.word	0x40020000
 8001368:	40020400 	.word	0x40020400

0800136c <BSP_AUDIO_OUT_TransferComplete_CallBack>:

/* USER CODE BEGIN 4 */

/*** Back to Buffer beginning ***/
	void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
	{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
		BSP_AUDIO_OUT_ChangeBuffer((uint16_t*)&OutputBuffer[0], SAMPLES_QTY*2);
 8001370:	2140      	movs	r1, #64	@ 0x40
 8001372:	4805      	ldr	r0, [pc, #20]	@ (8001388 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x1c>)
 8001374:	f000 ff18 	bl	80021a8 <BSP_AUDIO_OUT_ChangeBuffer>
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8001378:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800137c:	4803      	ldr	r0, [pc, #12]	@ (800138c <BSP_AUDIO_OUT_TransferComplete_CallBack+0x20>)
 800137e:	f002 f902 	bl	8003586 <HAL_GPIO_TogglePin>
	}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	200002a4 	.word	0x200002a4
 800138c:	40020c00 	.word	0x40020c00

08001390 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_SET);
 8001394:	2201      	movs	r2, #1
 8001396:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800139a:	4803      	ldr	r0, [pc, #12]	@ (80013a8 <Error_Handler+0x18>)
 800139c:	f002 f8da 	bl	8003554 <HAL_GPIO_WritePin>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013a0:	b672      	cpsid	i
}
 80013a2:	bf00      	nop

  __disable_irq();
  while (1)
 80013a4:	bf00      	nop
 80013a6:	e7fd      	b.n	80013a4 <Error_Handler+0x14>
 80013a8:	40020c00 	.word	0x40020c00

080013ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013b2:	2300      	movs	r3, #0
 80013b4:	607b      	str	r3, [r7, #4]
 80013b6:	4b10      	ldr	r3, [pc, #64]	@ (80013f8 <HAL_MspInit+0x4c>)
 80013b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ba:	4a0f      	ldr	r2, [pc, #60]	@ (80013f8 <HAL_MspInit+0x4c>)
 80013bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80013c2:	4b0d      	ldr	r3, [pc, #52]	@ (80013f8 <HAL_MspInit+0x4c>)
 80013c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013ca:	607b      	str	r3, [r7, #4]
 80013cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	603b      	str	r3, [r7, #0]
 80013d2:	4b09      	ldr	r3, [pc, #36]	@ (80013f8 <HAL_MspInit+0x4c>)
 80013d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d6:	4a08      	ldr	r2, [pc, #32]	@ (80013f8 <HAL_MspInit+0x4c>)
 80013d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80013de:	4b06      	ldr	r3, [pc, #24]	@ (80013f8 <HAL_MspInit+0x4c>)
 80013e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013e6:	603b      	str	r3, [r7, #0]
 80013e8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80013ea:	2007      	movs	r0, #7
 80013ec:	f001 fa0a 	bl	8002804 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013f0:	bf00      	nop
 80013f2:	3708      	adds	r7, #8
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40023800 	.word	0x40023800

080013fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b08a      	sub	sp, #40	@ 0x28
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001404:	f107 0314 	add.w	r3, r7, #20
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	605a      	str	r2, [r3, #4]
 800140e:	609a      	str	r2, [r3, #8]
 8001410:	60da      	str	r2, [r3, #12]
 8001412:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a19      	ldr	r2, [pc, #100]	@ (8001480 <HAL_I2C_MspInit+0x84>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d12c      	bne.n	8001478 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	613b      	str	r3, [r7, #16]
 8001422:	4b18      	ldr	r3, [pc, #96]	@ (8001484 <HAL_I2C_MspInit+0x88>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001426:	4a17      	ldr	r2, [pc, #92]	@ (8001484 <HAL_I2C_MspInit+0x88>)
 8001428:	f043 0302 	orr.w	r3, r3, #2
 800142c:	6313      	str	r3, [r2, #48]	@ 0x30
 800142e:	4b15      	ldr	r3, [pc, #84]	@ (8001484 <HAL_I2C_MspInit+0x88>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001432:	f003 0302 	and.w	r3, r3, #2
 8001436:	613b      	str	r3, [r7, #16]
 8001438:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800143a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800143e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001440:	2312      	movs	r3, #18
 8001442:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001444:	2301      	movs	r3, #1
 8001446:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001448:	2300      	movs	r3, #0
 800144a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800144c:	2304      	movs	r3, #4
 800144e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001450:	f107 0314 	add.w	r3, r7, #20
 8001454:	4619      	mov	r1, r3
 8001456:	480c      	ldr	r0, [pc, #48]	@ (8001488 <HAL_I2C_MspInit+0x8c>)
 8001458:	f001 fde4 	bl	8003024 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800145c:	2300      	movs	r3, #0
 800145e:	60fb      	str	r3, [r7, #12]
 8001460:	4b08      	ldr	r3, [pc, #32]	@ (8001484 <HAL_I2C_MspInit+0x88>)
 8001462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001464:	4a07      	ldr	r2, [pc, #28]	@ (8001484 <HAL_I2C_MspInit+0x88>)
 8001466:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800146a:	6413      	str	r3, [r2, #64]	@ 0x40
 800146c:	4b05      	ldr	r3, [pc, #20]	@ (8001484 <HAL_I2C_MspInit+0x88>)
 800146e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001470:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001474:	60fb      	str	r3, [r7, #12]
 8001476:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001478:	bf00      	nop
 800147a:	3728      	adds	r7, #40	@ 0x28
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	40005400 	.word	0x40005400
 8001484:	40023800 	.word	0x40023800
 8001488:	40020400 	.word	0x40020400

0800148c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a0a      	ldr	r2, [pc, #40]	@ (80014c4 <HAL_I2C_MspDeInit+0x38>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d10e      	bne.n	80014bc <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800149e:	4b0a      	ldr	r3, [pc, #40]	@ (80014c8 <HAL_I2C_MspDeInit+0x3c>)
 80014a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a2:	4a09      	ldr	r2, [pc, #36]	@ (80014c8 <HAL_I2C_MspDeInit+0x3c>)
 80014a4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80014a8:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 80014aa:	2140      	movs	r1, #64	@ 0x40
 80014ac:	4807      	ldr	r0, [pc, #28]	@ (80014cc <HAL_I2C_MspDeInit+0x40>)
 80014ae:	f001 ff55 	bl	800335c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 80014b2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014b6:	4805      	ldr	r0, [pc, #20]	@ (80014cc <HAL_I2C_MspDeInit+0x40>)
 80014b8:	f001 ff50 	bl	800335c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80014bc:	bf00      	nop
 80014be:	3708      	adds	r7, #8
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	40005400 	.word	0x40005400
 80014c8:	40023800 	.word	0x40023800
 80014cc:	40020400 	.word	0x40020400

080014d0 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b08e      	sub	sp, #56	@ 0x38
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	605a      	str	r2, [r3, #4]
 80014e2:	609a      	str	r2, [r3, #8]
 80014e4:	60da      	str	r2, [r3, #12]
 80014e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014e8:	f107 0314 	add.w	r3, r7, #20
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
 80014f2:	609a      	str	r2, [r3, #8]
 80014f4:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a49      	ldr	r2, [pc, #292]	@ (8001620 <HAL_I2S_MspInit+0x150>)
 80014fc:	4293      	cmp	r3, r2
 80014fe:	f040 808b 	bne.w	8001618 <HAL_I2S_MspInit+0x148>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001502:	2301      	movs	r3, #1
 8001504:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001506:	23c0      	movs	r3, #192	@ 0xc0
 8001508:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800150a:	2302      	movs	r3, #2
 800150c:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800150e:	f107 0314 	add.w	r3, r7, #20
 8001512:	4618      	mov	r0, r3
 8001514:	f005 fcde 	bl	8006ed4 <HAL_RCCEx_PeriphCLKConfig>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 800151e:	f7ff ff37 	bl	8001390 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	613b      	str	r3, [r7, #16]
 8001526:	4b3f      	ldr	r3, [pc, #252]	@ (8001624 <HAL_I2S_MspInit+0x154>)
 8001528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800152a:	4a3e      	ldr	r2, [pc, #248]	@ (8001624 <HAL_I2S_MspInit+0x154>)
 800152c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001530:	6413      	str	r3, [r2, #64]	@ 0x40
 8001532:	4b3c      	ldr	r3, [pc, #240]	@ (8001624 <HAL_I2S_MspInit+0x154>)
 8001534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001536:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800153a:	613b      	str	r3, [r7, #16]
 800153c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	60fb      	str	r3, [r7, #12]
 8001542:	4b38      	ldr	r3, [pc, #224]	@ (8001624 <HAL_I2S_MspInit+0x154>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001546:	4a37      	ldr	r2, [pc, #220]	@ (8001624 <HAL_I2S_MspInit+0x154>)
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	6313      	str	r3, [r2, #48]	@ 0x30
 800154e:	4b35      	ldr	r3, [pc, #212]	@ (8001624 <HAL_I2S_MspInit+0x154>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	60fb      	str	r3, [r7, #12]
 8001558:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	60bb      	str	r3, [r7, #8]
 800155e:	4b31      	ldr	r3, [pc, #196]	@ (8001624 <HAL_I2S_MspInit+0x154>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001562:	4a30      	ldr	r2, [pc, #192]	@ (8001624 <HAL_I2S_MspInit+0x154>)
 8001564:	f043 0304 	orr.w	r3, r3, #4
 8001568:	6313      	str	r3, [r2, #48]	@ 0x30
 800156a:	4b2e      	ldr	r3, [pc, #184]	@ (8001624 <HAL_I2S_MspInit+0x154>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156e:	f003 0304 	and.w	r3, r3, #4
 8001572:	60bb      	str	r3, [r7, #8]
 8001574:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001576:	2310      	movs	r3, #16
 8001578:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800157a:	2302      	movs	r3, #2
 800157c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157e:	2300      	movs	r3, #0
 8001580:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001582:	2300      	movs	r3, #0
 8001584:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001586:	2306      	movs	r3, #6
 8001588:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800158a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800158e:	4619      	mov	r1, r3
 8001590:	4825      	ldr	r0, [pc, #148]	@ (8001628 <HAL_I2S_MspInit+0x158>)
 8001592:	f001 fd47 	bl	8003024 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001596:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 800159a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159c:	2302      	movs	r3, #2
 800159e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a0:	2300      	movs	r3, #0
 80015a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a4:	2300      	movs	r3, #0
 80015a6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80015a8:	2306      	movs	r3, #6
 80015aa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015b0:	4619      	mov	r1, r3
 80015b2:	481e      	ldr	r0, [pc, #120]	@ (800162c <HAL_I2S_MspInit+0x15c>)
 80015b4:	f001 fd36 	bl	8003024 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80015b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001630 <HAL_I2S_MspInit+0x160>)
 80015ba:	4a1e      	ldr	r2, [pc, #120]	@ (8001634 <HAL_I2S_MspInit+0x164>)
 80015bc:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80015be:	4b1c      	ldr	r3, [pc, #112]	@ (8001630 <HAL_I2S_MspInit+0x160>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001630 <HAL_I2S_MspInit+0x160>)
 80015c6:	2240      	movs	r2, #64	@ 0x40
 80015c8:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015ca:	4b19      	ldr	r3, [pc, #100]	@ (8001630 <HAL_I2S_MspInit+0x160>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80015d0:	4b17      	ldr	r3, [pc, #92]	@ (8001630 <HAL_I2S_MspInit+0x160>)
 80015d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80015d6:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80015d8:	4b15      	ldr	r3, [pc, #84]	@ (8001630 <HAL_I2S_MspInit+0x160>)
 80015da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80015de:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80015e0:	4b13      	ldr	r3, [pc, #76]	@ (8001630 <HAL_I2S_MspInit+0x160>)
 80015e2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015e6:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 80015e8:	4b11      	ldr	r3, [pc, #68]	@ (8001630 <HAL_I2S_MspInit+0x160>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80015ee:	4b10      	ldr	r3, [pc, #64]	@ (8001630 <HAL_I2S_MspInit+0x160>)
 80015f0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80015f4:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001630 <HAL_I2S_MspInit+0x160>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 80015fc:	480c      	ldr	r0, [pc, #48]	@ (8001630 <HAL_I2S_MspInit+0x160>)
 80015fe:	f001 f943 	bl	8002888 <HAL_DMA_Init>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <HAL_I2S_MspInit+0x13c>
    {
      Error_Handler();
 8001608:	f7ff fec2 	bl	8001390 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	4a08      	ldr	r2, [pc, #32]	@ (8001630 <HAL_I2S_MspInit+0x160>)
 8001610:	639a      	str	r2, [r3, #56]	@ 0x38
 8001612:	4a07      	ldr	r2, [pc, #28]	@ (8001630 <HAL_I2S_MspInit+0x160>)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001618:	bf00      	nop
 800161a:	3738      	adds	r7, #56	@ 0x38
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	40003c00 	.word	0x40003c00
 8001624:	40023800 	.word	0x40023800
 8001628:	40020000 	.word	0x40020000
 800162c:	40020800 	.word	0x40020800
 8001630:	200001ec 	.word	0x200001ec
 8001634:	40026088 	.word	0x40026088

08001638 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b08a      	sub	sp, #40	@ 0x28
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001640:	f107 0314 	add.w	r3, r7, #20
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	605a      	str	r2, [r3, #4]
 800164a:	609a      	str	r2, [r3, #8]
 800164c:	60da      	str	r2, [r3, #12]
 800164e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a19      	ldr	r2, [pc, #100]	@ (80016bc <HAL_SPI_MspInit+0x84>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d12b      	bne.n	80016b2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	613b      	str	r3, [r7, #16]
 800165e:	4b18      	ldr	r3, [pc, #96]	@ (80016c0 <HAL_SPI_MspInit+0x88>)
 8001660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001662:	4a17      	ldr	r2, [pc, #92]	@ (80016c0 <HAL_SPI_MspInit+0x88>)
 8001664:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001668:	6453      	str	r3, [r2, #68]	@ 0x44
 800166a:	4b15      	ldr	r3, [pc, #84]	@ (80016c0 <HAL_SPI_MspInit+0x88>)
 800166c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800166e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001672:	613b      	str	r3, [r7, #16]
 8001674:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001676:	2300      	movs	r3, #0
 8001678:	60fb      	str	r3, [r7, #12]
 800167a:	4b11      	ldr	r3, [pc, #68]	@ (80016c0 <HAL_SPI_MspInit+0x88>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167e:	4a10      	ldr	r2, [pc, #64]	@ (80016c0 <HAL_SPI_MspInit+0x88>)
 8001680:	f043 0301 	orr.w	r3, r3, #1
 8001684:	6313      	str	r3, [r2, #48]	@ 0x30
 8001686:	4b0e      	ldr	r3, [pc, #56]	@ (80016c0 <HAL_SPI_MspInit+0x88>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168a:	f003 0301 	and.w	r3, r3, #1
 800168e:	60fb      	str	r3, [r7, #12]
 8001690:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001692:	23e0      	movs	r3, #224	@ 0xe0
 8001694:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001696:	2302      	movs	r3, #2
 8001698:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169a:	2300      	movs	r3, #0
 800169c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169e:	2300      	movs	r3, #0
 80016a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016a2:	2305      	movs	r3, #5
 80016a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a6:	f107 0314 	add.w	r3, r7, #20
 80016aa:	4619      	mov	r1, r3
 80016ac:	4805      	ldr	r0, [pc, #20]	@ (80016c4 <HAL_SPI_MspInit+0x8c>)
 80016ae:	f001 fcb9 	bl	8003024 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80016b2:	bf00      	nop
 80016b4:	3728      	adds	r7, #40	@ 0x28
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40013000 	.word	0x40013000
 80016c0:	40023800 	.word	0x40023800
 80016c4:	40020000 	.word	0x40020000

080016c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016cc:	bf00      	nop
 80016ce:	e7fd      	b.n	80016cc <NMI_Handler+0x4>

080016d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016d4:	bf00      	nop
 80016d6:	e7fd      	b.n	80016d4 <HardFault_Handler+0x4>

080016d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016dc:	bf00      	nop
 80016de:	e7fd      	b.n	80016dc <MemManage_Handler+0x4>

080016e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016e4:	bf00      	nop
 80016e6:	e7fd      	b.n	80016e4 <BusFault_Handler+0x4>

080016e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016ec:	bf00      	nop
 80016ee:	e7fd      	b.n	80016ec <UsageFault_Handler+0x4>

080016f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr

080016fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016fe:	b480      	push	{r7}
 8001700:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001702:	bf00      	nop
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001710:	bf00      	nop
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr

0800171a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800171a:	b580      	push	{r7, lr}
 800171c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800171e:	f000 ff5d 	bl	80025dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}
	...

08001728 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 800172c:	4802      	ldr	r0, [pc, #8]	@ (8001738 <DMA1_Stream5_IRQHandler+0x10>)
 800172e:	f001 fa0f 	bl	8002b50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	200001ec 	.word	0x200001ec

0800173c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001740:	4802      	ldr	r0, [pc, #8]	@ (800174c <OTG_FS_IRQHandler+0x10>)
 8001742:	f003 fe15 	bl	8005370 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001746:	bf00      	nop
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	2000198c 	.word	0x2000198c

08001750 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001754:	4b06      	ldr	r3, [pc, #24]	@ (8001770 <SystemInit+0x20>)
 8001756:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800175a:	4a05      	ldr	r2, [pc, #20]	@ (8001770 <SystemInit+0x20>)
 800175c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001760:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001764:	bf00      	nop
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	e000ed00 	.word	0xe000ed00

08001774 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001774:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017ac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001778:	480d      	ldr	r0, [pc, #52]	@ (80017b0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800177a:	490e      	ldr	r1, [pc, #56]	@ (80017b4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800177c:	4a0e      	ldr	r2, [pc, #56]	@ (80017b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800177e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001780:	e002      	b.n	8001788 <LoopCopyDataInit>

08001782 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001782:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001784:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001786:	3304      	adds	r3, #4

08001788 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001788:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800178a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800178c:	d3f9      	bcc.n	8001782 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800178e:	4a0b      	ldr	r2, [pc, #44]	@ (80017bc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001790:	4c0b      	ldr	r4, [pc, #44]	@ (80017c0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001792:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001794:	e001      	b.n	800179a <LoopFillZerobss>

08001796 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001796:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001798:	3204      	adds	r2, #4

0800179a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800179a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800179c:	d3fb      	bcc.n	8001796 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800179e:	f7ff ffd7 	bl	8001750 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017a2:	f009 fe63 	bl	800b46c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017a6:	f7ff fb07 	bl	8000db8 <main>
  bx  lr    
 80017aa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80017ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017b4:	20000134 	.word	0x20000134
  ldr r2, =_sidata
 80017b8:	0800c7e0 	.word	0x0800c7e0
  ldr r2, =_sbss
 80017bc:	20000134 	.word	0x20000134
  ldr r4, =_ebss
 80017c0:	200020b8 	.word	0x200020b8

080017c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017c4:	e7fe      	b.n	80017c4 <ADC_IRQHandler>
	...

080017c8 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b086      	sub	sp, #24
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	607b      	str	r3, [r7, #4]
 80017d0:	4603      	mov	r3, r0
 80017d2:	81fb      	strh	r3, [r7, #14]
 80017d4:	460b      	mov	r3, r1
 80017d6:	81bb      	strh	r3, [r7, #12]
 80017d8:	4613      	mov	r3, r2
 80017da:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 80017dc:	2300      	movs	r3, #0
 80017de:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 80017e0:	f000 fc04 	bl	8001fec <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 80017e4:	89fb      	ldrh	r3, [r7, #14]
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	2201      	movs	r2, #1
 80017ea:	2102      	movs	r1, #2
 80017ec:	4618      	mov	r0, r3
 80017ee:	f000 fb01 	bl	8001df4 <CODEC_IO_Write>
 80017f2:	4603      	mov	r3, r0
 80017f4:	461a      	mov	r2, r3
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	4413      	add	r3, r2
 80017fa:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 80017fc:	89bb      	ldrh	r3, [r7, #12]
 80017fe:	3b01      	subs	r3, #1
 8001800:	2b03      	cmp	r3, #3
 8001802:	d81b      	bhi.n	800183c <cs43l22_Init+0x74>
 8001804:	a201      	add	r2, pc, #4	@ (adr r2, 800180c <cs43l22_Init+0x44>)
 8001806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800180a:	bf00      	nop
 800180c:	0800181d 	.word	0x0800181d
 8001810:	08001825 	.word	0x08001825
 8001814:	0800182d 	.word	0x0800182d
 8001818:	08001835 	.word	0x08001835
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 800181c:	4b5b      	ldr	r3, [pc, #364]	@ (800198c <cs43l22_Init+0x1c4>)
 800181e:	22fa      	movs	r2, #250	@ 0xfa
 8001820:	701a      	strb	r2, [r3, #0]
    break;
 8001822:	e00f      	b.n	8001844 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8001824:	4b59      	ldr	r3, [pc, #356]	@ (800198c <cs43l22_Init+0x1c4>)
 8001826:	22af      	movs	r2, #175	@ 0xaf
 8001828:	701a      	strb	r2, [r3, #0]
    break;
 800182a:	e00b      	b.n	8001844 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 800182c:	4b57      	ldr	r3, [pc, #348]	@ (800198c <cs43l22_Init+0x1c4>)
 800182e:	22aa      	movs	r2, #170	@ 0xaa
 8001830:	701a      	strb	r2, [r3, #0]
    break;
 8001832:	e007      	b.n	8001844 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8001834:	4b55      	ldr	r3, [pc, #340]	@ (800198c <cs43l22_Init+0x1c4>)
 8001836:	2205      	movs	r2, #5
 8001838:	701a      	strb	r2, [r3, #0]
    break;    
 800183a:	e003      	b.n	8001844 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 800183c:	4b53      	ldr	r3, [pc, #332]	@ (800198c <cs43l22_Init+0x1c4>)
 800183e:	2205      	movs	r2, #5
 8001840:	701a      	strb	r2, [r3, #0]
    break;    
 8001842:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001844:	89fb      	ldrh	r3, [r7, #14]
 8001846:	b2db      	uxtb	r3, r3
 8001848:	4a50      	ldr	r2, [pc, #320]	@ (800198c <cs43l22_Init+0x1c4>)
 800184a:	7812      	ldrb	r2, [r2, #0]
 800184c:	b2d2      	uxtb	r2, r2
 800184e:	2104      	movs	r1, #4
 8001850:	4618      	mov	r0, r3
 8001852:	f000 facf 	bl	8001df4 <CODEC_IO_Write>
 8001856:	4603      	mov	r3, r0
 8001858:	461a      	mov	r2, r3
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	4413      	add	r3, r2
 800185e:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8001860:	89fb      	ldrh	r3, [r7, #14]
 8001862:	b2db      	uxtb	r3, r3
 8001864:	2281      	movs	r2, #129	@ 0x81
 8001866:	2105      	movs	r1, #5
 8001868:	4618      	mov	r0, r3
 800186a:	f000 fac3 	bl	8001df4 <CODEC_IO_Write>
 800186e:	4603      	mov	r3, r0
 8001870:	461a      	mov	r2, r3
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	4413      	add	r3, r2
 8001876:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8001878:	89fb      	ldrh	r3, [r7, #14]
 800187a:	b2db      	uxtb	r3, r3
 800187c:	2204      	movs	r2, #4
 800187e:	2106      	movs	r1, #6
 8001880:	4618      	mov	r0, r3
 8001882:	f000 fab7 	bl	8001df4 <CODEC_IO_Write>
 8001886:	4603      	mov	r3, r0
 8001888:	461a      	mov	r2, r3
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	4413      	add	r3, r2
 800188e:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8001890:	7afa      	ldrb	r2, [r7, #11]
 8001892:	89fb      	ldrh	r3, [r7, #14]
 8001894:	4611      	mov	r1, r2
 8001896:	4618      	mov	r0, r3
 8001898:	f000 f964 	bl	8001b64 <cs43l22_SetVolume>
 800189c:	4602      	mov	r2, r0
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	4413      	add	r3, r2
 80018a2:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 80018a4:	89bb      	ldrh	r3, [r7, #12]
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d023      	beq.n	80018f2 <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 80018aa:	89fb      	ldrh	r3, [r7, #14]
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	2206      	movs	r2, #6
 80018b0:	210f      	movs	r1, #15
 80018b2:	4618      	mov	r0, r3
 80018b4:	f000 fa9e 	bl	8001df4 <CODEC_IO_Write>
 80018b8:	4603      	mov	r3, r0
 80018ba:	461a      	mov	r2, r3
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	4413      	add	r3, r2
 80018c0:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 80018c2:	89fb      	ldrh	r3, [r7, #14]
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	2200      	movs	r2, #0
 80018c8:	2124      	movs	r1, #36	@ 0x24
 80018ca:	4618      	mov	r0, r3
 80018cc:	f000 fa92 	bl	8001df4 <CODEC_IO_Write>
 80018d0:	4603      	mov	r3, r0
 80018d2:	461a      	mov	r2, r3
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	4413      	add	r3, r2
 80018d8:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 80018da:	89fb      	ldrh	r3, [r7, #14]
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	2200      	movs	r2, #0
 80018e0:	2125      	movs	r1, #37	@ 0x25
 80018e2:	4618      	mov	r0, r3
 80018e4:	f000 fa86 	bl	8001df4 <CODEC_IO_Write>
 80018e8:	4603      	mov	r3, r0
 80018ea:	461a      	mov	r2, r3
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	4413      	add	r3, r2
 80018f0:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 80018f2:	89fb      	ldrh	r3, [r7, #14]
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	2200      	movs	r2, #0
 80018f8:	210a      	movs	r1, #10
 80018fa:	4618      	mov	r0, r3
 80018fc:	f000 fa7a 	bl	8001df4 <CODEC_IO_Write>
 8001900:	4603      	mov	r3, r0
 8001902:	461a      	mov	r2, r3
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	4413      	add	r3, r2
 8001908:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 800190a:	89fb      	ldrh	r3, [r7, #14]
 800190c:	b2db      	uxtb	r3, r3
 800190e:	2204      	movs	r2, #4
 8001910:	210e      	movs	r1, #14
 8001912:	4618      	mov	r0, r3
 8001914:	f000 fa6e 	bl	8001df4 <CODEC_IO_Write>
 8001918:	4603      	mov	r3, r0
 800191a:	461a      	mov	r2, r3
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	4413      	add	r3, r2
 8001920:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8001922:	89fb      	ldrh	r3, [r7, #14]
 8001924:	b2db      	uxtb	r3, r3
 8001926:	2200      	movs	r2, #0
 8001928:	2127      	movs	r1, #39	@ 0x27
 800192a:	4618      	mov	r0, r3
 800192c:	f000 fa62 	bl	8001df4 <CODEC_IO_Write>
 8001930:	4603      	mov	r3, r0
 8001932:	461a      	mov	r2, r3
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	4413      	add	r3, r2
 8001938:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 800193a:	89fb      	ldrh	r3, [r7, #14]
 800193c:	b2db      	uxtb	r3, r3
 800193e:	220f      	movs	r2, #15
 8001940:	211f      	movs	r1, #31
 8001942:	4618      	mov	r0, r3
 8001944:	f000 fa56 	bl	8001df4 <CODEC_IO_Write>
 8001948:	4603      	mov	r3, r0
 800194a:	461a      	mov	r2, r3
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	4413      	add	r3, r2
 8001950:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8001952:	89fb      	ldrh	r3, [r7, #14]
 8001954:	b2db      	uxtb	r3, r3
 8001956:	220a      	movs	r2, #10
 8001958:	211a      	movs	r1, #26
 800195a:	4618      	mov	r0, r3
 800195c:	f000 fa4a 	bl	8001df4 <CODEC_IO_Write>
 8001960:	4603      	mov	r3, r0
 8001962:	461a      	mov	r2, r3
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	4413      	add	r3, r2
 8001968:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 800196a:	89fb      	ldrh	r3, [r7, #14]
 800196c:	b2db      	uxtb	r3, r3
 800196e:	220a      	movs	r2, #10
 8001970:	211b      	movs	r1, #27
 8001972:	4618      	mov	r0, r3
 8001974:	f000 fa3e 	bl	8001df4 <CODEC_IO_Write>
 8001978:	4603      	mov	r3, r0
 800197a:	461a      	mov	r2, r3
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	4413      	add	r3, r2
 8001980:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8001982:	697b      	ldr	r3, [r7, #20]
}
 8001984:	4618      	mov	r0, r3
 8001986:	3718      	adds	r7, #24
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	200003a4 	.word	0x200003a4

08001990 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8001994:	f000 fb62 	bl	800205c <AUDIO_IO_DeInit>
}
 8001998:	bf00      	nop
 800199a:	bd80      	pop	{r7, pc}

0800199c <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	4603      	mov	r3, r0
 80019a4:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 80019a6:	f000 fb21 	bl	8001fec <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 80019aa:	88fb      	ldrh	r3, [r7, #6]
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	2101      	movs	r1, #1
 80019b0:	4618      	mov	r0, r3
 80019b2:	f000 fb6d 	bl	8002090 <AUDIO_IO_Read>
 80019b6:	4603      	mov	r3, r0
 80019b8:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 80019ba:	7bfb      	ldrb	r3, [r7, #15]
 80019bc:	f023 0307 	bic.w	r3, r3, #7
 80019c0:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 80019c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3710      	adds	r7, #16
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}

080019cc <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	4603      	mov	r3, r0
 80019d4:	6039      	str	r1, [r7, #0]
 80019d6:	80fb      	strh	r3, [r7, #6]
 80019d8:	4613      	mov	r3, r2
 80019da:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 80019dc:	2300      	movs	r3, #0
 80019de:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 80019e0:	4b16      	ldr	r3, [pc, #88]	@ (8001a3c <cs43l22_Play+0x70>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d123      	bne.n	8001a30 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 80019e8:	88fb      	ldrh	r3, [r7, #6]
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	2206      	movs	r2, #6
 80019ee:	210e      	movs	r1, #14
 80019f0:	4618      	mov	r0, r3
 80019f2:	f000 f9ff 	bl	8001df4 <CODEC_IO_Write>
 80019f6:	4603      	mov	r3, r0
 80019f8:	461a      	mov	r2, r3
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	4413      	add	r3, r2
 80019fe:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001a00:	88fb      	ldrh	r3, [r7, #6]
 8001a02:	2100      	movs	r1, #0
 8001a04:	4618      	mov	r0, r3
 8001a06:	f000 f919 	bl	8001c3c <cs43l22_SetMute>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	4413      	add	r3, r2
 8001a10:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 8001a12:	88fb      	ldrh	r3, [r7, #6]
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	229e      	movs	r2, #158	@ 0x9e
 8001a18:	2102      	movs	r1, #2
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f000 f9ea 	bl	8001df4 <CODEC_IO_Write>
 8001a20:	4603      	mov	r3, r0
 8001a22:	461a      	mov	r2, r3
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	4413      	add	r3, r2
 8001a28:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 8001a2a:	4b04      	ldr	r3, [pc, #16]	@ (8001a3c <cs43l22_Play+0x70>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8001a30:	68fb      	ldr	r3, [r7, #12]
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3710      	adds	r7, #16
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	20000034 	.word	0x20000034

08001a40 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	4603      	mov	r3, r0
 8001a48:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001a4e:	88fb      	ldrh	r3, [r7, #6]
 8001a50:	2101      	movs	r1, #1
 8001a52:	4618      	mov	r0, r3
 8001a54:	f000 f8f2 	bl	8001c3c <cs43l22_SetMute>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8001a60:	88fb      	ldrh	r3, [r7, #6]
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	2201      	movs	r2, #1
 8001a66:	2102      	movs	r1, #2
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f000 f9c3 	bl	8001df4 <CODEC_IO_Write>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	461a      	mov	r2, r3
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	4413      	add	r3, r2
 8001a76:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8001a78:	68fb      	ldr	r3, [r7, #12]
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3710      	adds	r7, #16
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
	...

08001a84 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 8001a92:	2300      	movs	r3, #0
 8001a94:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001a96:	88fb      	ldrh	r3, [r7, #6]
 8001a98:	2100      	movs	r1, #0
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f000 f8ce 	bl	8001c3c <cs43l22_SetMute>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	4413      	add	r3, r2
 8001aa6:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	60bb      	str	r3, [r7, #8]
 8001aac:	e002      	b.n	8001ab4 <cs43l22_Resume+0x30>
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	60bb      	str	r3, [r7, #8]
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	2bfe      	cmp	r3, #254	@ 0xfe
 8001ab8:	d9f9      	bls.n	8001aae <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001aba:	88fb      	ldrh	r3, [r7, #6]
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	4a0e      	ldr	r2, [pc, #56]	@ (8001af8 <cs43l22_Resume+0x74>)
 8001ac0:	7812      	ldrb	r2, [r2, #0]
 8001ac2:	b2d2      	uxtb	r2, r2
 8001ac4:	2104      	movs	r1, #4
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f000 f994 	bl	8001df4 <CODEC_IO_Write>
 8001acc:	4603      	mov	r3, r0
 8001ace:	461a      	mov	r2, r3
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 8001ad6:	88fb      	ldrh	r3, [r7, #6]
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	229e      	movs	r2, #158	@ 0x9e
 8001adc:	2102      	movs	r1, #2
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f000 f988 	bl	8001df4 <CODEC_IO_Write>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	4413      	add	r3, r2
 8001aec:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8001aee:	68fb      	ldr	r3, [r7, #12]
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3710      	adds	r7, #16
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	200003a4 	.word	0x200003a4

08001afc <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b084      	sub	sp, #16
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	4603      	mov	r3, r0
 8001b04:	6039      	str	r1, [r7, #0]
 8001b06:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001b0c:	88fb      	ldrh	r3, [r7, #6]
 8001b0e:	2101      	movs	r1, #1
 8001b10:	4618      	mov	r0, r3
 8001b12:	f000 f893 	bl	8001c3c <cs43l22_SetMute>
 8001b16:	4602      	mov	r2, r0
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	4413      	add	r3, r2
 8001b1c:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8001b1e:	88fb      	ldrh	r3, [r7, #6]
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	2204      	movs	r2, #4
 8001b24:	210e      	movs	r1, #14
 8001b26:	4618      	mov	r0, r3
 8001b28:	f000 f964 	bl	8001df4 <CODEC_IO_Write>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	461a      	mov	r2, r3
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	4413      	add	r3, r2
 8001b34:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 8001b36:	88fb      	ldrh	r3, [r7, #6]
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	229f      	movs	r2, #159	@ 0x9f
 8001b3c:	2102      	movs	r1, #2
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f000 f958 	bl	8001df4 <CODEC_IO_Write>
 8001b44:	4603      	mov	r3, r0
 8001b46:	461a      	mov	r2, r3
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	4413      	add	r3, r2
 8001b4c:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 8001b4e:	4b04      	ldr	r3, [pc, #16]	@ (8001b60 <cs43l22_Stop+0x64>)
 8001b50:	2201      	movs	r2, #1
 8001b52:	701a      	strb	r2, [r3, #0]
  return counter;    
 8001b54:	68fb      	ldr	r3, [r7, #12]
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3710      	adds	r7, #16
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	20000034 	.word	0x20000034

08001b64 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b084      	sub	sp, #16
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	460a      	mov	r2, r1
 8001b6e:	80fb      	strh	r3, [r7, #6]
 8001b70:	4613      	mov	r3, r2
 8001b72:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8001b74:	2300      	movs	r3, #0
 8001b76:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8001b78:	797b      	ldrb	r3, [r7, #5]
 8001b7a:	2b64      	cmp	r3, #100	@ 0x64
 8001b7c:	d80b      	bhi.n	8001b96 <cs43l22_SetVolume+0x32>
 8001b7e:	797a      	ldrb	r2, [r7, #5]
 8001b80:	4613      	mov	r3, r2
 8001b82:	021b      	lsls	r3, r3, #8
 8001b84:	1a9b      	subs	r3, r3, r2
 8001b86:	4a25      	ldr	r2, [pc, #148]	@ (8001c1c <cs43l22_SetVolume+0xb8>)
 8001b88:	fb82 1203 	smull	r1, r2, r2, r3
 8001b8c:	1152      	asrs	r2, r2, #5
 8001b8e:	17db      	asrs	r3, r3, #31
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	e000      	b.n	8001b98 <cs43l22_SetVolume+0x34>
 8001b96:	23ff      	movs	r3, #255	@ 0xff
 8001b98:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 8001b9a:	7afb      	ldrb	r3, [r7, #11]
 8001b9c:	2be6      	cmp	r3, #230	@ 0xe6
 8001b9e:	d91c      	bls.n	8001bda <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8001ba0:	88fb      	ldrh	r3, [r7, #6]
 8001ba2:	b2d8      	uxtb	r0, r3
 8001ba4:	7afb      	ldrb	r3, [r7, #11]
 8001ba6:	3319      	adds	r3, #25
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	461a      	mov	r2, r3
 8001bac:	2120      	movs	r1, #32
 8001bae:	f000 f921 	bl	8001df4 <CODEC_IO_Write>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	4413      	add	r3, r2
 8001bba:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8001bbc:	88fb      	ldrh	r3, [r7, #6]
 8001bbe:	b2d8      	uxtb	r0, r3
 8001bc0:	7afb      	ldrb	r3, [r7, #11]
 8001bc2:	3319      	adds	r3, #25
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	2121      	movs	r1, #33	@ 0x21
 8001bca:	f000 f913 	bl	8001df4 <CODEC_IO_Write>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	60fb      	str	r3, [r7, #12]
 8001bd8:	e01b      	b.n	8001c12 <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 8001bda:	88fb      	ldrh	r3, [r7, #6]
 8001bdc:	b2d8      	uxtb	r0, r3
 8001bde:	7afb      	ldrb	r3, [r7, #11]
 8001be0:	3319      	adds	r3, #25
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	461a      	mov	r2, r3
 8001be6:	2120      	movs	r1, #32
 8001be8:	f000 f904 	bl	8001df4 <CODEC_IO_Write>
 8001bec:	4603      	mov	r3, r0
 8001bee:	461a      	mov	r2, r3
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	4413      	add	r3, r2
 8001bf4:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 8001bf6:	88fb      	ldrh	r3, [r7, #6]
 8001bf8:	b2d8      	uxtb	r0, r3
 8001bfa:	7afb      	ldrb	r3, [r7, #11]
 8001bfc:	3319      	adds	r3, #25
 8001bfe:	b2db      	uxtb	r3, r3
 8001c00:	461a      	mov	r2, r3
 8001c02:	2121      	movs	r1, #33	@ 0x21
 8001c04:	f000 f8f6 	bl	8001df4 <CODEC_IO_Write>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	4413      	add	r3, r2
 8001c10:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8001c12:	68fb      	ldr	r3, [r7, #12]
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	3710      	adds	r7, #16
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	51eb851f 	.word	0x51eb851f

08001c20 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	4603      	mov	r3, r0
 8001c28:	6039      	str	r1, [r7, #0]
 8001c2a:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	370c      	adds	r7, #12
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
	...

08001c3c <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	6039      	str	r1, [r7, #0]
 8001c46:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d124      	bne.n	8001c9c <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 8001c52:	88fb      	ldrh	r3, [r7, #6]
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	22ff      	movs	r2, #255	@ 0xff
 8001c58:	2104      	movs	r1, #4
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f000 f8ca 	bl	8001df4 <CODEC_IO_Write>
 8001c60:	4603      	mov	r3, r0
 8001c62:	461a      	mov	r2, r3
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	4413      	add	r3, r2
 8001c68:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8001c6a:	88fb      	ldrh	r3, [r7, #6]
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	2201      	movs	r2, #1
 8001c70:	2122      	movs	r1, #34	@ 0x22
 8001c72:	4618      	mov	r0, r3
 8001c74:	f000 f8be 	bl	8001df4 <CODEC_IO_Write>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	4413      	add	r3, r2
 8001c80:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 8001c82:	88fb      	ldrh	r3, [r7, #6]
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	2201      	movs	r2, #1
 8001c88:	2123      	movs	r1, #35	@ 0x23
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f000 f8b2 	bl	8001df4 <CODEC_IO_Write>
 8001c90:	4603      	mov	r3, r0
 8001c92:	461a      	mov	r2, r3
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	4413      	add	r3, r2
 8001c98:	60fb      	str	r3, [r7, #12]
 8001c9a:	e025      	b.n	8001ce8 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8001c9c:	88fb      	ldrh	r3, [r7, #6]
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	2122      	movs	r1, #34	@ 0x22
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f000 f8a5 	bl	8001df4 <CODEC_IO_Write>
 8001caa:	4603      	mov	r3, r0
 8001cac:	461a      	mov	r2, r3
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 8001cb4:	88fb      	ldrh	r3, [r7, #6]
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	2200      	movs	r2, #0
 8001cba:	2123      	movs	r1, #35	@ 0x23
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f000 f899 	bl	8001df4 <CODEC_IO_Write>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	4413      	add	r3, r2
 8001cca:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001ccc:	88fb      	ldrh	r3, [r7, #6]
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	4a08      	ldr	r2, [pc, #32]	@ (8001cf4 <cs43l22_SetMute+0xb8>)
 8001cd2:	7812      	ldrb	r2, [r2, #0]
 8001cd4:	b2d2      	uxtb	r2, r2
 8001cd6:	2104      	movs	r1, #4
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f000 f88b 	bl	8001df4 <CODEC_IO_Write>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	4413      	add	r3, r2
 8001ce6:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8001ce8:	68fb      	ldr	r3, [r7, #12]
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3710      	adds	r7, #16
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	200003a4 	.word	0x200003a4

08001cf8 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	460a      	mov	r2, r1
 8001d02:	80fb      	strh	r3, [r7, #6]
 8001d04:	4613      	mov	r3, r2
 8001d06:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8001d08:	2300      	movs	r3, #0
 8001d0a:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8001d0c:	797b      	ldrb	r3, [r7, #5]
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	2b03      	cmp	r3, #3
 8001d12:	d84b      	bhi.n	8001dac <cs43l22_SetOutputMode+0xb4>
 8001d14:	a201      	add	r2, pc, #4	@ (adr r2, 8001d1c <cs43l22_SetOutputMode+0x24>)
 8001d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d1a:	bf00      	nop
 8001d1c:	08001d2d 	.word	0x08001d2d
 8001d20:	08001d4d 	.word	0x08001d4d
 8001d24:	08001d6d 	.word	0x08001d6d
 8001d28:	08001d8d 	.word	0x08001d8d
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8001d2c:	88fb      	ldrh	r3, [r7, #6]
 8001d2e:	b2db      	uxtb	r3, r3
 8001d30:	22fa      	movs	r2, #250	@ 0xfa
 8001d32:	2104      	movs	r1, #4
 8001d34:	4618      	mov	r0, r3
 8001d36:	f000 f85d 	bl	8001df4 <CODEC_IO_Write>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	4413      	add	r3, r2
 8001d42:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8001d44:	4b24      	ldr	r3, [pc, #144]	@ (8001dd8 <cs43l22_SetOutputMode+0xe0>)
 8001d46:	22fa      	movs	r2, #250	@ 0xfa
 8001d48:	701a      	strb	r2, [r3, #0]
      break;
 8001d4a:	e03f      	b.n	8001dcc <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8001d4c:	88fb      	ldrh	r3, [r7, #6]
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	22af      	movs	r2, #175	@ 0xaf
 8001d52:	2104      	movs	r1, #4
 8001d54:	4618      	mov	r0, r3
 8001d56:	f000 f84d 	bl	8001df4 <CODEC_IO_Write>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	4413      	add	r3, r2
 8001d62:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8001d64:	4b1c      	ldr	r3, [pc, #112]	@ (8001dd8 <cs43l22_SetOutputMode+0xe0>)
 8001d66:	22af      	movs	r2, #175	@ 0xaf
 8001d68:	701a      	strb	r2, [r3, #0]
      break;
 8001d6a:	e02f      	b.n	8001dcc <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8001d6c:	88fb      	ldrh	r3, [r7, #6]
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	22aa      	movs	r2, #170	@ 0xaa
 8001d72:	2104      	movs	r1, #4
 8001d74:	4618      	mov	r0, r3
 8001d76:	f000 f83d 	bl	8001df4 <CODEC_IO_Write>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	4413      	add	r3, r2
 8001d82:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 8001d84:	4b14      	ldr	r3, [pc, #80]	@ (8001dd8 <cs43l22_SetOutputMode+0xe0>)
 8001d86:	22aa      	movs	r2, #170	@ 0xaa
 8001d88:	701a      	strb	r2, [r3, #0]
      break;
 8001d8a:	e01f      	b.n	8001dcc <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001d8c:	88fb      	ldrh	r3, [r7, #6]
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	2205      	movs	r2, #5
 8001d92:	2104      	movs	r1, #4
 8001d94:	4618      	mov	r0, r3
 8001d96:	f000 f82d 	bl	8001df4 <CODEC_IO_Write>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	4413      	add	r3, r2
 8001da2:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001da4:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd8 <cs43l22_SetOutputMode+0xe0>)
 8001da6:	2205      	movs	r2, #5
 8001da8:	701a      	strb	r2, [r3, #0]
      break;    
 8001daa:	e00f      	b.n	8001dcc <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001dac:	88fb      	ldrh	r3, [r7, #6]
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	2205      	movs	r2, #5
 8001db2:	2104      	movs	r1, #4
 8001db4:	4618      	mov	r0, r3
 8001db6:	f000 f81d 	bl	8001df4 <CODEC_IO_Write>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	461a      	mov	r2, r3
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	4413      	add	r3, r2
 8001dc2:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001dc4:	4b04      	ldr	r3, [pc, #16]	@ (8001dd8 <cs43l22_SetOutputMode+0xe0>)
 8001dc6:	2205      	movs	r2, #5
 8001dc8:	701a      	strb	r2, [r3, #0]
      break;
 8001dca:	bf00      	nop
  }  
  return counter;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3710      	adds	r7, #16
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	200003a4 	.word	0x200003a4

08001ddc <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	4603      	mov	r3, r0
 8001de4:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001de6:	2300      	movs	r3, #0
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr

08001df4 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	71fb      	strb	r3, [r7, #7]
 8001dfe:	460b      	mov	r3, r1
 8001e00:	71bb      	strb	r3, [r7, #6]
 8001e02:	4613      	mov	r3, r2
 8001e04:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 8001e06:	2300      	movs	r3, #0
 8001e08:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 8001e0a:	797a      	ldrb	r2, [r7, #5]
 8001e0c:	79b9      	ldrb	r1, [r7, #6]
 8001e0e:	79fb      	ldrb	r3, [r7, #7]
 8001e10:	4618      	mov	r0, r3
 8001e12:	f000 f92a 	bl	800206a <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	b2db      	uxtb	r3, r3
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
	...

08001e24 <I2Cx_Init>:
/******************************* I2C Routines**********************************/
/**
  * @brief  Configures I2C interface.
  */
static void I2Cx_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8001e28:	480e      	ldr	r0, [pc, #56]	@ (8001e64 <I2Cx_Init+0x40>)
 8001e2a:	f002 f85b 	bl	8003ee4 <HAL_I2C_GetState>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d114      	bne.n	8001e5e <I2Cx_Init+0x3a>
  {
    /* DISCOVERY_I2Cx peripheral configuration */
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 8001e34:	4b0b      	ldr	r3, [pc, #44]	@ (8001e64 <I2Cx_Init+0x40>)
 8001e36:	4a0c      	ldr	r2, [pc, #48]	@ (8001e68 <I2Cx_Init+0x44>)
 8001e38:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e3a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e64 <I2Cx_Init+0x40>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1 = 0x33;
 8001e40:	4b08      	ldr	r3, [pc, #32]	@ (8001e64 <I2Cx_Init+0x40>)
 8001e42:	2233      	movs	r2, #51	@ 0x33
 8001e44:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e46:	4b07      	ldr	r3, [pc, #28]	@ (8001e64 <I2Cx_Init+0x40>)
 8001e48:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001e4c:	611a      	str	r2, [r3, #16]
    I2cHandle.Instance = DISCOVERY_I2Cx;
 8001e4e:	4b05      	ldr	r3, [pc, #20]	@ (8001e64 <I2Cx_Init+0x40>)
 8001e50:	4a06      	ldr	r2, [pc, #24]	@ (8001e6c <I2Cx_Init+0x48>)
 8001e52:	601a      	str	r2, [r3, #0]
      
    /* Init the I2C */
    I2Cx_MspInit();
 8001e54:	f000 f876 	bl	8001f44 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8001e58:	4802      	ldr	r0, [pc, #8]	@ (8001e64 <I2Cx_Init+0x40>)
 8001e5a:	f001 fbaf 	bl	80035bc <HAL_I2C_Init>
  }
}
 8001e5e:	bf00      	nop
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	200003a8 	.word	0x200003a8
 8001e68:	000186a0 	.word	0x000186a0
 8001e6c:	40005400 	.word	0x40005400

08001e70 <I2Cx_WriteData>:
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  * @retval HAL status
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b088      	sub	sp, #32
 8001e74:	af04      	add	r7, sp, #16
 8001e76:	4603      	mov	r3, r0
 8001e78:	71fb      	strb	r3, [r7, #7]
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	71bb      	strb	r3, [r7, #6]
 8001e7e:	4613      	mov	r3, r2
 8001e80:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8001e82:	2300      	movs	r3, #0
 8001e84:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 8001e86:	79fb      	ldrb	r3, [r7, #7]
 8001e88:	b299      	uxth	r1, r3
 8001e8a:	79bb      	ldrb	r3, [r7, #6]
 8001e8c:	b29a      	uxth	r2, r3
 8001e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec0 <I2Cx_WriteData+0x50>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	9302      	str	r3, [sp, #8]
 8001e94:	2301      	movs	r3, #1
 8001e96:	9301      	str	r3, [sp, #4]
 8001e98:	1d7b      	adds	r3, r7, #5
 8001e9a:	9300      	str	r3, [sp, #0]
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	4809      	ldr	r0, [pc, #36]	@ (8001ec4 <I2Cx_WriteData+0x54>)
 8001ea0:	f001 fd00 	bl	80038a4 <HAL_I2C_Mem_Write>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001ea8:	7bfb      	ldrb	r3, [r7, #15]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d003      	beq.n	8001eb6 <I2Cx_WriteData+0x46>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8001eae:	79fb      	ldrb	r3, [r7, #7]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f000 f837 	bl	8001f24 <I2Cx_Error>
  }
}
 8001eb6:	bf00      	nop
 8001eb8:	3710      	adds	r7, #16
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	20000038 	.word	0x20000038
 8001ec4:	200003a8 	.word	0x200003a8

08001ec8 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS  
  * @param  Reg: The target register address to read
  * @retval HAL status
  */
static uint8_t  I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b088      	sub	sp, #32
 8001ecc:	af04      	add	r7, sp, #16
 8001ece:	4603      	mov	r3, r0
 8001ed0:	460a      	mov	r2, r1
 8001ed2:	71fb      	strb	r3, [r7, #7]
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8001edc:	2300      	movs	r3, #0
 8001ede:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 8001ee0:	79fb      	ldrb	r3, [r7, #7]
 8001ee2:	b299      	uxth	r1, r3
 8001ee4:	79bb      	ldrb	r3, [r7, #6]
 8001ee6:	b29a      	uxth	r2, r3
 8001ee8:	4b0c      	ldr	r3, [pc, #48]	@ (8001f1c <I2Cx_ReadData+0x54>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	9302      	str	r3, [sp, #8]
 8001eee:	2301      	movs	r3, #1
 8001ef0:	9301      	str	r3, [sp, #4]
 8001ef2:	f107 030e 	add.w	r3, r7, #14
 8001ef6:	9300      	str	r3, [sp, #0]
 8001ef8:	2301      	movs	r3, #1
 8001efa:	4809      	ldr	r0, [pc, #36]	@ (8001f20 <I2Cx_ReadData+0x58>)
 8001efc:	f001 fdcc 	bl	8003a98 <HAL_I2C_Mem_Read>
 8001f00:	4603      	mov	r3, r0
 8001f02:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001f04:	7bfb      	ldrb	r3, [r7, #15]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d003      	beq.n	8001f12 <I2Cx_ReadData+0x4a>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8001f0a:	79fb      	ldrb	r3, [r7, #7]
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f000 f809 	bl	8001f24 <I2Cx_Error>
  }
  return value;
 8001f12:	7bbb      	ldrb	r3, [r7, #14]
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3710      	adds	r7, #16
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	20000038 	.word	0x20000038
 8001f20:	200003a8 	.word	0x200003a8

08001f24 <I2Cx_Error>:
/**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address 
  */
static void I2Cx_Error(uint8_t Addr)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(&I2cHandle);
 8001f2e:	4804      	ldr	r0, [pc, #16]	@ (8001f40 <I2Cx_Error+0x1c>)
 8001f30:	f001 fc88 	bl	8003844 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init();
 8001f34:	f7ff ff76 	bl	8001e24 <I2Cx_Init>
}
 8001f38:	bf00      	nop
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	200003a8 	.word	0x200003a8

08001f44 <I2Cx_MspInit>:

/**
  * @brief I2C MSP Initialization
  */
static void I2Cx_MspInit(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b088      	sub	sp, #32
 8001f48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	60bb      	str	r3, [r7, #8]
 8001f4e:	4b25      	ldr	r3, [pc, #148]	@ (8001fe4 <I2Cx_MspInit+0xa0>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f52:	4a24      	ldr	r2, [pc, #144]	@ (8001fe4 <I2Cx_MspInit+0xa0>)
 8001f54:	f043 0302 	orr.w	r3, r3, #2
 8001f58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f5a:	4b22      	ldr	r3, [pc, #136]	@ (8001fe4 <I2Cx_MspInit+0xa0>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5e:	f003 0302 	and.w	r3, r3, #2
 8001f62:	60bb      	str	r3, [r7, #8]
 8001f64:	68bb      	ldr	r3, [r7, #8]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 8001f66:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001f6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f6c:	2312      	movs	r3, #18
 8001f6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001f70:	2302      	movs	r3, #2
 8001f72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001f74:	2300      	movs	r3, #0
 8001f76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001f78:	2304      	movs	r3, #4
 8001f7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 8001f7c:	f107 030c 	add.w	r3, r7, #12
 8001f80:	4619      	mov	r1, r3
 8001f82:	4819      	ldr	r0, [pc, #100]	@ (8001fe8 <I2Cx_MspInit+0xa4>)
 8001f84:	f001 f84e 	bl	8003024 <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001f88:	2300      	movs	r3, #0
 8001f8a:	607b      	str	r3, [r7, #4]
 8001f8c:	4b15      	ldr	r3, [pc, #84]	@ (8001fe4 <I2Cx_MspInit+0xa0>)
 8001f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f90:	4a14      	ldr	r2, [pc, #80]	@ (8001fe4 <I2Cx_MspInit+0xa0>)
 8001f92:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f96:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f98:	4b12      	ldr	r3, [pc, #72]	@ (8001fe4 <I2Cx_MspInit+0xa0>)
 8001f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fa0:	607b      	str	r3, [r7, #4]
 8001fa2:	687b      	ldr	r3, [r7, #4]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8001fa4:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe4 <I2Cx_MspInit+0xa0>)
 8001fa6:	6a1b      	ldr	r3, [r3, #32]
 8001fa8:	4a0e      	ldr	r2, [pc, #56]	@ (8001fe4 <I2Cx_MspInit+0xa0>)
 8001faa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001fae:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8001fe4 <I2Cx_MspInit+0xa0>)
 8001fb2:	6a1b      	ldr	r3, [r3, #32]
 8001fb4:	4a0b      	ldr	r2, [pc, #44]	@ (8001fe4 <I2Cx_MspInit+0xa0>)
 8001fb6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001fba:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	201f      	movs	r0, #31
 8001fc2:	f000 fc2a 	bl	800281a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001fc6:	201f      	movs	r0, #31
 8001fc8:	f000 fc43 	bl	8002852 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 8001fcc:	2200      	movs	r2, #0
 8001fce:	2100      	movs	r1, #0
 8001fd0:	2020      	movs	r0, #32
 8001fd2:	f000 fc22 	bl	800281a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 8001fd6:	2020      	movs	r0, #32
 8001fd8:	f000 fc3b 	bl	8002852 <HAL_NVIC_EnableIRQ>
}
 8001fdc:	bf00      	nop
 8001fde:	3720      	adds	r7, #32
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	40023800 	.word	0x40023800
 8001fe8:	40020400 	.word	0x40020400

08001fec <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b086      	sub	sp, #24
 8001ff0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	603b      	str	r3, [r7, #0]
 8001ff6:	4b17      	ldr	r3, [pc, #92]	@ (8002054 <AUDIO_IO_Init+0x68>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffa:	4a16      	ldr	r2, [pc, #88]	@ (8002054 <AUDIO_IO_Init+0x68>)
 8001ffc:	f043 0308 	orr.w	r3, r3, #8
 8002000:	6313      	str	r3, [r2, #48]	@ 0x30
 8002002:	4b14      	ldr	r3, [pc, #80]	@ (8002054 <AUDIO_IO_Init+0x68>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002006:	f003 0308 	and.w	r3, r3, #8
 800200a:	603b      	str	r3, [r7, #0]
 800200c:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 800200e:	2310      	movs	r3, #16
 8002010:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002012:	2301      	movs	r3, #1
 8002014:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8002016:	2302      	movs	r3, #2
 8002018:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 800201a:	2300      	movs	r3, #0
 800201c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 800201e:	1d3b      	adds	r3, r7, #4
 8002020:	4619      	mov	r1, r3
 8002022:	480d      	ldr	r0, [pc, #52]	@ (8002058 <AUDIO_IO_Init+0x6c>)
 8002024:	f000 fffe 	bl	8003024 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8002028:	f7ff fefc 	bl	8001e24 <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 800202c:	2200      	movs	r2, #0
 800202e:	2110      	movs	r1, #16
 8002030:	4809      	ldr	r0, [pc, #36]	@ (8002058 <AUDIO_IO_Init+0x6c>)
 8002032:	f001 fa8f 	bl	8003554 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8002036:	2005      	movs	r0, #5
 8002038:	f000 faf0 	bl	800261c <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 800203c:	2201      	movs	r2, #1
 800203e:	2110      	movs	r1, #16
 8002040:	4805      	ldr	r0, [pc, #20]	@ (8002058 <AUDIO_IO_Init+0x6c>)
 8002042:	f001 fa87 	bl	8003554 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8002046:	2005      	movs	r0, #5
 8002048:	f000 fae8 	bl	800261c <HAL_Delay>
}
 800204c:	bf00      	nop
 800204e:	3718      	adds	r7, #24
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	40023800 	.word	0x40023800
 8002058:	40020c00 	.word	0x40020c00

0800205c <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  
}
 8002060:	bf00      	nop
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr

0800206a <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800206a:	b580      	push	{r7, lr}
 800206c:	b082      	sub	sp, #8
 800206e:	af00      	add	r7, sp, #0
 8002070:	4603      	mov	r3, r0
 8002072:	71fb      	strb	r3, [r7, #7]
 8002074:	460b      	mov	r3, r1
 8002076:	71bb      	strb	r3, [r7, #6]
 8002078:	4613      	mov	r3, r2
 800207a:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 800207c:	797a      	ldrb	r2, [r7, #5]
 800207e:	79b9      	ldrb	r1, [r7, #6]
 8002080:	79fb      	ldrb	r3, [r7, #7]
 8002082:	4618      	mov	r0, r3
 8002084:	f7ff fef4 	bl	8001e70 <I2Cx_WriteData>
}
 8002088:	bf00      	nop
 800208a:	3708      	adds	r7, #8
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}

08002090 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	4603      	mov	r3, r0
 8002098:	460a      	mov	r2, r1
 800209a:	71fb      	strb	r3, [r7, #7]
 800209c:	4613      	mov	r3, r2
 800209e:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 80020a0:	79ba      	ldrb	r2, [r7, #6]
 80020a2:	79fb      	ldrb	r3, [r7, #7]
 80020a4:	4611      	mov	r1, r2
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7ff ff0e 	bl	8001ec8 <I2Cx_ReadData>
 80020ac:	4603      	mov	r3, r0
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
	...

080020b8 <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 80020b8:	b590      	push	{r4, r7, lr}
 80020ba:	b085      	sub	sp, #20
 80020bc:	af00      	add	r7, sp, #0
 80020be:	4603      	mov	r3, r0
 80020c0:	603a      	str	r2, [r7, #0]
 80020c2:	80fb      	strh	r3, [r7, #6]
 80020c4:	460b      	mov	r3, r1
 80020c6:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 80020c8:	2300      	movs	r3, #0
 80020ca:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 80020cc:	2200      	movs	r2, #0
 80020ce:	6839      	ldr	r1, [r7, #0]
 80020d0:	481c      	ldr	r0, [pc, #112]	@ (8002144 <BSP_AUDIO_OUT_Init+0x8c>)
 80020d2:	f000 f89f 	bl	8002214 <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 80020d6:	4b1b      	ldr	r3, [pc, #108]	@ (8002144 <BSP_AUDIO_OUT_Init+0x8c>)
 80020d8:	4a1b      	ldr	r2, [pc, #108]	@ (8002148 <BSP_AUDIO_OUT_Init+0x90>)
 80020da:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 80020dc:	4819      	ldr	r0, [pc, #100]	@ (8002144 <BSP_AUDIO_OUT_Init+0x8c>)
 80020de:	f002 fc53 	bl	8004988 <HAL_I2S_GetState>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d103      	bne.n	80020f0 <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 80020e8:	2100      	movs	r1, #0
 80020ea:	4816      	ldr	r0, [pc, #88]	@ (8002144 <BSP_AUDIO_OUT_Init+0x8c>)
 80020ec:	f000 f8ec 	bl	80022c8 <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 80020f0:	6838      	ldr	r0, [r7, #0]
 80020f2:	f000 f9b7 	bl	8002464 <I2S3_Init>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 8002100:	7bfb      	ldrb	r3, [r7, #15]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d10e      	bne.n	8002124 <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 8002106:	4b11      	ldr	r3, [pc, #68]	@ (800214c <BSP_AUDIO_OUT_Init+0x94>)
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	2094      	movs	r0, #148	@ 0x94
 800210c:	4798      	blx	r3
 800210e:	4603      	mov	r3, r0
 8002110:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8002114:	2be0      	cmp	r3, #224	@ 0xe0
 8002116:	d103      	bne.n	8002120 <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 8002118:	4b0d      	ldr	r3, [pc, #52]	@ (8002150 <BSP_AUDIO_OUT_Init+0x98>)
 800211a:	4a0c      	ldr	r2, [pc, #48]	@ (800214c <BSP_AUDIO_OUT_Init+0x94>)
 800211c:	601a      	str	r2, [r3, #0]
 800211e:	e001      	b.n	8002124 <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 8002124:	7bfb      	ldrb	r3, [r7, #15]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d107      	bne.n	800213a <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 800212a:	4b09      	ldr	r3, [pc, #36]	@ (8002150 <BSP_AUDIO_OUT_Init+0x98>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	681c      	ldr	r4, [r3, #0]
 8002130:	797a      	ldrb	r2, [r7, #5]
 8002132:	88f9      	ldrh	r1, [r7, #6]
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	2094      	movs	r0, #148	@ 0x94
 8002138:	47a0      	blx	r4
  }
  
  return ret;
 800213a:	7bfb      	ldrb	r3, [r7, #15]
}
 800213c:	4618      	mov	r0, r3
 800213e:	3714      	adds	r7, #20
 8002140:	46bd      	mov	sp, r7
 8002142:	bd90      	pop	{r4, r7, pc}
 8002144:	20000400 	.word	0x20000400
 8002148:	40003c00 	.word	0x40003c00
 800214c:	20000004 	.word	0x20000004
 8002150:	200003fc 	.word	0x200003fc

08002154 <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 800215e:	4b10      	ldr	r3, [pc, #64]	@ (80021a0 <BSP_AUDIO_OUT_Play+0x4c>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	683a      	ldr	r2, [r7, #0]
 8002166:	b292      	uxth	r2, r2
 8002168:	6879      	ldr	r1, [r7, #4]
 800216a:	2094      	movs	r0, #148	@ 0x94
 800216c:	4798      	blx	r3
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e00f      	b.n	8002198 <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800217e:	d203      	bcs.n	8002188 <BSP_AUDIO_OUT_Play+0x34>
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	085b      	lsrs	r3, r3, #1
 8002184:	b29b      	uxth	r3, r3
 8002186:	e001      	b.n	800218c <BSP_AUDIO_OUT_Play+0x38>
 8002188:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800218c:	461a      	mov	r2, r3
 800218e:	6879      	ldr	r1, [r7, #4]
 8002190:	4804      	ldr	r0, [pc, #16]	@ (80021a4 <BSP_AUDIO_OUT_Play+0x50>)
 8002192:	f002 fb51 	bl	8004838 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8002196:	2300      	movs	r3, #0
  }
}
 8002198:	4618      	mov	r0, r3
 800219a:	3708      	adds	r7, #8
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	200003fc 	.word	0x200003fc
 80021a4:	20000400 	.word	0x20000400

080021a8 <BSP_AUDIO_OUT_ChangeBuffer>:
  * @brief  Sends n-Bytes on the I2S interface.
  * @param  pData: Pointer to data address 
  * @param  Size: Number of data to be written
  */
void BSP_AUDIO_OUT_ChangeBuffer(uint16_t *pData, uint16_t Size)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	460b      	mov	r3, r1
 80021b2:	807b      	strh	r3, [r7, #2]
  HAL_I2S_Transmit_DMA(&hAudioOutI2s, pData, Size); 
 80021b4:	887b      	ldrh	r3, [r7, #2]
 80021b6:	461a      	mov	r2, r3
 80021b8:	6879      	ldr	r1, [r7, #4]
 80021ba:	4803      	ldr	r0, [pc, #12]	@ (80021c8 <BSP_AUDIO_OUT_ChangeBuffer+0x20>)
 80021bc:	f002 fb3c 	bl	8004838 <HAL_I2S_Transmit_DMA>
}
 80021c0:	bf00      	nop
 80021c2:	3708      	adds	r7, #8
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	20000400 	.word	0x20000400

080021cc <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a04      	ldr	r2, [pc, #16]	@ (80021ec <HAL_I2S_TxCpltCallback+0x20>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d101      	bne.n	80021e2 <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 80021de:	f7ff f8c5 	bl	800136c <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 80021e2:	bf00      	nop
 80021e4:	3708      	adds	r7, #8
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	40003c00 	.word	0x40003c00

080021f0 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a04      	ldr	r2, [pc, #16]	@ (8002210 <HAL_I2S_TxHalfCpltCallback+0x20>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d101      	bne.n	8002206 <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 8002202:	f000 f921 	bl	8002448 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 8002206:	bf00      	nop
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	40003c00 	.word	0x40003c00

08002214 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 8002214:	b580      	push	{r7, lr}
 8002216:	b08a      	sub	sp, #40	@ 0x28
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 8002220:	2300      	movs	r3, #0
 8002222:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002226:	23ff      	movs	r3, #255	@ 0xff
 8002228:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  
  for(index = 0; index < 8; index++)
 800222c:	2300      	movs	r3, #0
 800222e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002232:	e010      	b.n	8002256 <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 8002234:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002238:	4a20      	ldr	r2, [pc, #128]	@ (80022bc <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 800223a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800223e:	68ba      	ldr	r2, [r7, #8]
 8002240:	429a      	cmp	r2, r3
 8002242:	d103      	bne.n	800224c <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 8002244:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002248:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  for(index = 0; index < 8; index++)
 800224c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002250:	3301      	adds	r3, #1
 8002252:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002256:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800225a:	2b07      	cmp	r3, #7
 800225c:	d9ea      	bls.n	8002234 <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 800225e:	f107 0314 	add.w	r3, r7, #20
 8002262:	4618      	mov	r0, r3
 8002264:	f004 ff18 	bl	8007098 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8002268:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800226c:	f003 0307 	and.w	r3, r3, #7
 8002270:	2b00      	cmp	r3, #0
 8002272:	d113      	bne.n	800229c <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002274:	2301      	movs	r3, #1
 8002276:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8002278:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800227c:	4a10      	ldr	r2, [pc, #64]	@ (80022c0 <BSP_AUDIO_OUT_ClockConfig+0xac>)
 800227e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002282:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8002284:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002288:	4a0e      	ldr	r2, [pc, #56]	@ (80022c4 <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 800228a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800228e:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8002290:	f107 0314 	add.w	r3, r7, #20
 8002294:	4618      	mov	r0, r3
 8002296:	f004 fe1d 	bl	8006ed4 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 800229a:	e00b      	b.n	80022b4 <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800229c:	2301      	movs	r3, #1
 800229e:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 80022a0:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80022a4:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 80022a6:	2303      	movs	r3, #3
 80022a8:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 80022aa:	f107 0314 	add.w	r3, r7, #20
 80022ae:	4618      	mov	r0, r3
 80022b0:	f004 fe10 	bl	8006ed4 <HAL_RCCEx_PeriphCLKConfig>
}
 80022b4:	bf00      	nop
 80022b6:	3728      	adds	r7, #40	@ 0x28
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	0800c590 	.word	0x0800c590
 80022c0:	0800c5b0 	.word	0x0800c5b0
 80022c4:	0800c5d0 	.word	0x0800c5d0

080022c8 <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b08c      	sub	sp, #48	@ 0x30
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 80022d2:	2300      	movs	r3, #0
 80022d4:	61bb      	str	r3, [r7, #24]
 80022d6:	4b56      	ldr	r3, [pc, #344]	@ (8002430 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022da:	4a55      	ldr	r2, [pc, #340]	@ (8002430 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80022e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80022e2:	4b53      	ldr	r3, [pc, #332]	@ (8002430 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80022ea:	61bb      	str	r3, [r7, #24]
 80022ec:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 80022ee:	2300      	movs	r3, #0
 80022f0:	617b      	str	r3, [r7, #20]
 80022f2:	4b4f      	ldr	r3, [pc, #316]	@ (8002430 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f6:	4a4e      	ldr	r2, [pc, #312]	@ (8002430 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022f8:	f043 0304 	orr.w	r3, r3, #4
 80022fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022fe:	4b4c      	ldr	r3, [pc, #304]	@ (8002430 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002302:	f003 0304 	and.w	r3, r3, #4
 8002306:	617b      	str	r3, [r7, #20]
 8002308:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 800230a:	2300      	movs	r3, #0
 800230c:	613b      	str	r3, [r7, #16]
 800230e:	4b48      	ldr	r3, [pc, #288]	@ (8002430 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002312:	4a47      	ldr	r2, [pc, #284]	@ (8002430 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002314:	f043 0301 	orr.w	r3, r3, #1
 8002318:	6313      	str	r3, [r2, #48]	@ 0x30
 800231a:	4b45      	ldr	r3, [pc, #276]	@ (8002430 <BSP_AUDIO_OUT_MspInit+0x168>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231e:	f003 0301 	and.w	r3, r3, #1
 8002322:	613b      	str	r3, [r7, #16]
 8002324:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 8002326:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800232a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 800232c:	2302      	movs	r3, #2
 800232e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8002330:	2300      	movs	r3, #0
 8002332:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 8002334:	2302      	movs	r3, #2
 8002336:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 8002338:	2306      	movs	r3, #6
 800233a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 800233c:	f107 031c 	add.w	r3, r7, #28
 8002340:	4619      	mov	r1, r3
 8002342:	483c      	ldr	r0, [pc, #240]	@ (8002434 <BSP_AUDIO_OUT_MspInit+0x16c>)
 8002344:	f000 fe6e 	bl	8003024 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8002348:	2310      	movs	r3, #16
 800234a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 800234c:	f107 031c 	add.w	r3, r7, #28
 8002350:	4619      	mov	r1, r3
 8002352:	4839      	ldr	r0, [pc, #228]	@ (8002438 <BSP_AUDIO_OUT_MspInit+0x170>)
 8002354:	f000 fe66 	bl	8003024 <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8002358:	2300      	movs	r3, #0
 800235a:	60fb      	str	r3, [r7, #12]
 800235c:	4b34      	ldr	r3, [pc, #208]	@ (8002430 <BSP_AUDIO_OUT_MspInit+0x168>)
 800235e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002360:	4a33      	ldr	r2, [pc, #204]	@ (8002430 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002362:	f043 0304 	orr.w	r3, r3, #4
 8002366:	6313      	str	r3, [r2, #48]	@ 0x30
 8002368:	4b31      	ldr	r3, [pc, #196]	@ (8002430 <BSP_AUDIO_OUT_MspInit+0x168>)
 800236a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236c:	f003 0304 	and.w	r3, r3, #4
 8002370:	60fb      	str	r3, [r7, #12]
 8002372:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 8002374:	2380      	movs	r3, #128	@ 0x80
 8002376:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8002378:	f107 031c 	add.w	r3, r7, #28
 800237c:	4619      	mov	r1, r3
 800237e:	482d      	ldr	r0, [pc, #180]	@ (8002434 <BSP_AUDIO_OUT_MspInit+0x16c>)
 8002380:	f000 fe50 	bl	8003024 <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 8002384:	2300      	movs	r3, #0
 8002386:	60bb      	str	r3, [r7, #8]
 8002388:	4b29      	ldr	r3, [pc, #164]	@ (8002430 <BSP_AUDIO_OUT_MspInit+0x168>)
 800238a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238c:	4a28      	ldr	r2, [pc, #160]	@ (8002430 <BSP_AUDIO_OUT_MspInit+0x168>)
 800238e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002392:	6313      	str	r3, [r2, #48]	@ 0x30
 8002394:	4b26      	ldr	r3, [pc, #152]	@ (8002430 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002398:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800239c:	60bb      	str	r3, [r7, #8]
 800239e:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a25      	ldr	r2, [pc, #148]	@ (800243c <BSP_AUDIO_OUT_MspInit+0x174>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d136      	bne.n	8002418 <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 80023aa:	4b25      	ldr	r3, [pc, #148]	@ (8002440 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 80023b0:	4b23      	ldr	r3, [pc, #140]	@ (8002440 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023b2:	2240      	movs	r2, #64	@ 0x40
 80023b4:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 80023b6:	4b22      	ldr	r3, [pc, #136]	@ (8002440 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 80023bc:	4b20      	ldr	r3, [pc, #128]	@ (8002440 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023c2:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 80023c4:	4b1e      	ldr	r3, [pc, #120]	@ (8002440 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80023ca:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 80023cc:	4b1c      	ldr	r3, [pc, #112]	@ (8002440 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023ce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023d2:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 80023d4:	4b1a      	ldr	r3, [pc, #104]	@ (8002440 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 80023da:	4b19      	ldr	r3, [pc, #100]	@ (8002440 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023dc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80023e0:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 80023e2:	4b17      	ldr	r3, [pc, #92]	@ (8002440 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023e4:	2204      	movs	r2, #4
 80023e6:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80023e8:	4b15      	ldr	r3, [pc, #84]	@ (8002440 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023ea:	2203      	movs	r2, #3
 80023ec:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80023ee:	4b14      	ldr	r3, [pc, #80]	@ (8002440 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80023f4:	4b12      	ldr	r3, [pc, #72]	@ (8002440 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 80023fa:	4b11      	ldr	r3, [pc, #68]	@ (8002440 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023fc:	4a11      	ldr	r2, [pc, #68]	@ (8002444 <BSP_AUDIO_OUT_MspInit+0x17c>)
 80023fe:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	4a0f      	ldr	r2, [pc, #60]	@ (8002440 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002404:	639a      	str	r2, [r3, #56]	@ 0x38
 8002406:	4a0e      	ldr	r2, [pc, #56]	@ (8002440 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 800240c:	480c      	ldr	r0, [pc, #48]	@ (8002440 <BSP_AUDIO_OUT_MspInit+0x178>)
 800240e:	f000 fae9 	bl	80029e4 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 8002412:	480b      	ldr	r0, [pc, #44]	@ (8002440 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002414:	f000 fa38 	bl	8002888 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8002418:	2200      	movs	r2, #0
 800241a:	210e      	movs	r1, #14
 800241c:	202f      	movs	r0, #47	@ 0x2f
 800241e:	f000 f9fc 	bl	800281a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 8002422:	202f      	movs	r0, #47	@ 0x2f
 8002424:	f000 fa15 	bl	8002852 <HAL_NVIC_EnableIRQ>
}
 8002428:	bf00      	nop
 800242a:	3730      	adds	r7, #48	@ 0x30
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	40023800 	.word	0x40023800
 8002434:	40020800 	.word	0x40020800
 8002438:	40020000 	.word	0x40020000
 800243c:	40003c00 	.word	0x40003c00
 8002440:	20000448 	.word	0x20000448
 8002444:	400260b8 	.word	0x400260b8

08002448 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:

/**
  * @brief  Manages the DMA Half Transfer complete event.
  */
__weak void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
}
 800244c:	bf00      	nop
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr

08002456 <BSP_AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8002456:	b480      	push	{r7}
 8002458:	af00      	add	r7, sp, #0
}
 800245a:	bf00      	nop
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr

08002464 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 800246c:	4b17      	ldr	r3, [pc, #92]	@ (80024cc <I2S3_Init+0x68>)
 800246e:	4a18      	ldr	r2, [pc, #96]	@ (80024d0 <I2S3_Init+0x6c>)
 8002470:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 8002472:	4b16      	ldr	r3, [pc, #88]	@ (80024cc <I2S3_Init+0x68>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	69da      	ldr	r2, [r3, #28]
 8002478:	4b14      	ldr	r3, [pc, #80]	@ (80024cc <I2S3_Init+0x68>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002480:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 8002482:	4a12      	ldr	r2, [pc, #72]	@ (80024cc <I2S3_Init+0x68>)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8002488:	4b10      	ldr	r3, [pc, #64]	@ (80024cc <I2S3_Init+0x68>)
 800248a:	2200      	movs	r2, #0
 800248c:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 800248e:	4b0f      	ldr	r3, [pc, #60]	@ (80024cc <I2S3_Init+0x68>)
 8002490:	2200      	movs	r2, #0
 8002492:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8002494:	4b0d      	ldr	r3, [pc, #52]	@ (80024cc <I2S3_Init+0x68>)
 8002496:	2200      	movs	r2, #0
 8002498:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 800249a:	4b0c      	ldr	r3, [pc, #48]	@ (80024cc <I2S3_Init+0x68>)
 800249c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024a0:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 80024a2:	4b0a      	ldr	r3, [pc, #40]	@ (80024cc <I2S3_Init+0x68>)
 80024a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024a8:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 80024aa:	4b08      	ldr	r3, [pc, #32]	@ (80024cc <I2S3_Init+0x68>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 80024b0:	4806      	ldr	r0, [pc, #24]	@ (80024cc <I2S3_Init+0x68>)
 80024b2:	f002 f881 	bl	80045b8 <HAL_I2S_Init>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e000      	b.n	80024c2 <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 80024c0:	2300      	movs	r3, #0
  }
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	20000400 	.word	0x20000400
 80024d0:	40003c00 	.word	0x40003c00

080024d4 <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 80024dc:	f000 f804 	bl	80024e8 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 80024e0:	bf00      	nop
 80024e2:	3708      	adds	r7, #8
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 80024ec:	bf00      	nop
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr

080024f6 <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 80024f6:	b480      	push	{r7}
 80024f8:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 80024fa:	bf00      	nop
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a07      	ldr	r2, [pc, #28]	@ (8002530 <HAL_I2S_ErrorCallback+0x2c>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d101      	bne.n	800251a <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8002516:	f7ff ff9e 	bl	8002456 <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a05      	ldr	r2, [pc, #20]	@ (8002534 <HAL_I2S_ErrorCallback+0x30>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d101      	bne.n	8002528 <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 8002524:	f7ff ffe7 	bl	80024f6 <BSP_AUDIO_IN_Error_Callback>
  }
}
 8002528:	bf00      	nop
 800252a:	3708      	adds	r7, #8
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	40003c00 	.word	0x40003c00
 8002534:	40003800 	.word	0x40003800

08002538 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800253c:	4b0e      	ldr	r3, [pc, #56]	@ (8002578 <HAL_Init+0x40>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a0d      	ldr	r2, [pc, #52]	@ (8002578 <HAL_Init+0x40>)
 8002542:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002546:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002548:	4b0b      	ldr	r3, [pc, #44]	@ (8002578 <HAL_Init+0x40>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a0a      	ldr	r2, [pc, #40]	@ (8002578 <HAL_Init+0x40>)
 800254e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002552:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002554:	4b08      	ldr	r3, [pc, #32]	@ (8002578 <HAL_Init+0x40>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a07      	ldr	r2, [pc, #28]	@ (8002578 <HAL_Init+0x40>)
 800255a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800255e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002560:	2003      	movs	r0, #3
 8002562:	f000 f94f 	bl	8002804 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002566:	2000      	movs	r0, #0
 8002568:	f000 f808 	bl	800257c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800256c:	f7fe ff1e 	bl	80013ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	40023c00 	.word	0x40023c00

0800257c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002584:	4b12      	ldr	r3, [pc, #72]	@ (80025d0 <HAL_InitTick+0x54>)
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	4b12      	ldr	r3, [pc, #72]	@ (80025d4 <HAL_InitTick+0x58>)
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	4619      	mov	r1, r3
 800258e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002592:	fbb3 f3f1 	udiv	r3, r3, r1
 8002596:	fbb2 f3f3 	udiv	r3, r2, r3
 800259a:	4618      	mov	r0, r3
 800259c:	f000 f967 	bl	800286e <HAL_SYSTICK_Config>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e00e      	b.n	80025c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2b0f      	cmp	r3, #15
 80025ae:	d80a      	bhi.n	80025c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025b0:	2200      	movs	r2, #0
 80025b2:	6879      	ldr	r1, [r7, #4]
 80025b4:	f04f 30ff 	mov.w	r0, #4294967295
 80025b8:	f000 f92f 	bl	800281a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025bc:	4a06      	ldr	r2, [pc, #24]	@ (80025d8 <HAL_InitTick+0x5c>)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025c2:	2300      	movs	r3, #0
 80025c4:	e000      	b.n	80025c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3708      	adds	r7, #8
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	20000000 	.word	0x20000000
 80025d4:	20000040 	.word	0x20000040
 80025d8:	2000003c 	.word	0x2000003c

080025dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025e0:	4b06      	ldr	r3, [pc, #24]	@ (80025fc <HAL_IncTick+0x20>)
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	461a      	mov	r2, r3
 80025e6:	4b06      	ldr	r3, [pc, #24]	@ (8002600 <HAL_IncTick+0x24>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4413      	add	r3, r2
 80025ec:	4a04      	ldr	r2, [pc, #16]	@ (8002600 <HAL_IncTick+0x24>)
 80025ee:	6013      	str	r3, [r2, #0]
}
 80025f0:	bf00      	nop
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	20000040 	.word	0x20000040
 8002600:	200004a8 	.word	0x200004a8

08002604 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  return uwTick;
 8002608:	4b03      	ldr	r3, [pc, #12]	@ (8002618 <HAL_GetTick+0x14>)
 800260a:	681b      	ldr	r3, [r3, #0]
}
 800260c:	4618      	mov	r0, r3
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	200004a8 	.word	0x200004a8

0800261c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002624:	f7ff ffee 	bl	8002604 <HAL_GetTick>
 8002628:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002634:	d005      	beq.n	8002642 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002636:	4b0a      	ldr	r3, [pc, #40]	@ (8002660 <HAL_Delay+0x44>)
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	461a      	mov	r2, r3
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	4413      	add	r3, r2
 8002640:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002642:	bf00      	nop
 8002644:	f7ff ffde 	bl	8002604 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	68fa      	ldr	r2, [r7, #12]
 8002650:	429a      	cmp	r2, r3
 8002652:	d8f7      	bhi.n	8002644 <HAL_Delay+0x28>
  {
  }
}
 8002654:	bf00      	nop
 8002656:	bf00      	nop
 8002658:	3710      	adds	r7, #16
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	20000040 	.word	0x20000040

08002664 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002664:	b480      	push	{r7}
 8002666:	b085      	sub	sp, #20
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	f003 0307 	and.w	r3, r3, #7
 8002672:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002674:	4b0c      	ldr	r3, [pc, #48]	@ (80026a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800267a:	68ba      	ldr	r2, [r7, #8]
 800267c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002680:	4013      	ands	r3, r2
 8002682:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800268c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002690:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002694:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002696:	4a04      	ldr	r2, [pc, #16]	@ (80026a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	60d3      	str	r3, [r2, #12]
}
 800269c:	bf00      	nop
 800269e:	3714      	adds	r7, #20
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	e000ed00 	.word	0xe000ed00

080026ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026b0:	4b04      	ldr	r3, [pc, #16]	@ (80026c4 <__NVIC_GetPriorityGrouping+0x18>)
 80026b2:	68db      	ldr	r3, [r3, #12]
 80026b4:	0a1b      	lsrs	r3, r3, #8
 80026b6:	f003 0307 	and.w	r3, r3, #7
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr
 80026c4:	e000ed00 	.word	0xe000ed00

080026c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	4603      	mov	r3, r0
 80026d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	db0b      	blt.n	80026f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026da:	79fb      	ldrb	r3, [r7, #7]
 80026dc:	f003 021f 	and.w	r2, r3, #31
 80026e0:	4907      	ldr	r1, [pc, #28]	@ (8002700 <__NVIC_EnableIRQ+0x38>)
 80026e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e6:	095b      	lsrs	r3, r3, #5
 80026e8:	2001      	movs	r0, #1
 80026ea:	fa00 f202 	lsl.w	r2, r0, r2
 80026ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026f2:	bf00      	nop
 80026f4:	370c      	adds	r7, #12
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	e000e100 	.word	0xe000e100

08002704 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	4603      	mov	r3, r0
 800270c:	6039      	str	r1, [r7, #0]
 800270e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002710:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002714:	2b00      	cmp	r3, #0
 8002716:	db0a      	blt.n	800272e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	b2da      	uxtb	r2, r3
 800271c:	490c      	ldr	r1, [pc, #48]	@ (8002750 <__NVIC_SetPriority+0x4c>)
 800271e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002722:	0112      	lsls	r2, r2, #4
 8002724:	b2d2      	uxtb	r2, r2
 8002726:	440b      	add	r3, r1
 8002728:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800272c:	e00a      	b.n	8002744 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	b2da      	uxtb	r2, r3
 8002732:	4908      	ldr	r1, [pc, #32]	@ (8002754 <__NVIC_SetPriority+0x50>)
 8002734:	79fb      	ldrb	r3, [r7, #7]
 8002736:	f003 030f 	and.w	r3, r3, #15
 800273a:	3b04      	subs	r3, #4
 800273c:	0112      	lsls	r2, r2, #4
 800273e:	b2d2      	uxtb	r2, r2
 8002740:	440b      	add	r3, r1
 8002742:	761a      	strb	r2, [r3, #24]
}
 8002744:	bf00      	nop
 8002746:	370c      	adds	r7, #12
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr
 8002750:	e000e100 	.word	0xe000e100
 8002754:	e000ed00 	.word	0xe000ed00

08002758 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002758:	b480      	push	{r7}
 800275a:	b089      	sub	sp, #36	@ 0x24
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	f003 0307 	and.w	r3, r3, #7
 800276a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	f1c3 0307 	rsb	r3, r3, #7
 8002772:	2b04      	cmp	r3, #4
 8002774:	bf28      	it	cs
 8002776:	2304      	movcs	r3, #4
 8002778:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	3304      	adds	r3, #4
 800277e:	2b06      	cmp	r3, #6
 8002780:	d902      	bls.n	8002788 <NVIC_EncodePriority+0x30>
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	3b03      	subs	r3, #3
 8002786:	e000      	b.n	800278a <NVIC_EncodePriority+0x32>
 8002788:	2300      	movs	r3, #0
 800278a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800278c:	f04f 32ff 	mov.w	r2, #4294967295
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	fa02 f303 	lsl.w	r3, r2, r3
 8002796:	43da      	mvns	r2, r3
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	401a      	ands	r2, r3
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027a0:	f04f 31ff 	mov.w	r1, #4294967295
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	fa01 f303 	lsl.w	r3, r1, r3
 80027aa:	43d9      	mvns	r1, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027b0:	4313      	orrs	r3, r2
         );
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3724      	adds	r7, #36	@ 0x24
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
	...

080027c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	3b01      	subs	r3, #1
 80027cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027d0:	d301      	bcc.n	80027d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027d2:	2301      	movs	r3, #1
 80027d4:	e00f      	b.n	80027f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002800 <SysTick_Config+0x40>)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	3b01      	subs	r3, #1
 80027dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027de:	210f      	movs	r1, #15
 80027e0:	f04f 30ff 	mov.w	r0, #4294967295
 80027e4:	f7ff ff8e 	bl	8002704 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027e8:	4b05      	ldr	r3, [pc, #20]	@ (8002800 <SysTick_Config+0x40>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027ee:	4b04      	ldr	r3, [pc, #16]	@ (8002800 <SysTick_Config+0x40>)
 80027f0:	2207      	movs	r2, #7
 80027f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027f4:	2300      	movs	r3, #0
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	e000e010 	.word	0xe000e010

08002804 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	f7ff ff29 	bl	8002664 <__NVIC_SetPriorityGrouping>
}
 8002812:	bf00      	nop
 8002814:	3708      	adds	r7, #8
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}

0800281a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800281a:	b580      	push	{r7, lr}
 800281c:	b086      	sub	sp, #24
 800281e:	af00      	add	r7, sp, #0
 8002820:	4603      	mov	r3, r0
 8002822:	60b9      	str	r1, [r7, #8]
 8002824:	607a      	str	r2, [r7, #4]
 8002826:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002828:	2300      	movs	r3, #0
 800282a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800282c:	f7ff ff3e 	bl	80026ac <__NVIC_GetPriorityGrouping>
 8002830:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	68b9      	ldr	r1, [r7, #8]
 8002836:	6978      	ldr	r0, [r7, #20]
 8002838:	f7ff ff8e 	bl	8002758 <NVIC_EncodePriority>
 800283c:	4602      	mov	r2, r0
 800283e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002842:	4611      	mov	r1, r2
 8002844:	4618      	mov	r0, r3
 8002846:	f7ff ff5d 	bl	8002704 <__NVIC_SetPriority>
}
 800284a:	bf00      	nop
 800284c:	3718      	adds	r7, #24
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}

08002852 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002852:	b580      	push	{r7, lr}
 8002854:	b082      	sub	sp, #8
 8002856:	af00      	add	r7, sp, #0
 8002858:	4603      	mov	r3, r0
 800285a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800285c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff ff31 	bl	80026c8 <__NVIC_EnableIRQ>
}
 8002866:	bf00      	nop
 8002868:	3708      	adds	r7, #8
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}

0800286e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	b082      	sub	sp, #8
 8002872:	af00      	add	r7, sp, #0
 8002874:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f7ff ffa2 	bl	80027c0 <SysTick_Config>
 800287c:	4603      	mov	r3, r0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
	...

08002888 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b086      	sub	sp, #24
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002890:	2300      	movs	r3, #0
 8002892:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002894:	f7ff feb6 	bl	8002604 <HAL_GetTick>
 8002898:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d101      	bne.n	80028a4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e099      	b.n	80029d8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2202      	movs	r2, #2
 80028a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f022 0201 	bic.w	r2, r2, #1
 80028c2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028c4:	e00f      	b.n	80028e6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80028c6:	f7ff fe9d 	bl	8002604 <HAL_GetTick>
 80028ca:	4602      	mov	r2, r0
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	2b05      	cmp	r3, #5
 80028d2:	d908      	bls.n	80028e6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2220      	movs	r2, #32
 80028d8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2203      	movs	r2, #3
 80028de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e078      	b.n	80029d8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f003 0301 	and.w	r3, r3, #1
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d1e8      	bne.n	80028c6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80028fc:	697a      	ldr	r2, [r7, #20]
 80028fe:	4b38      	ldr	r3, [pc, #224]	@ (80029e0 <HAL_DMA_Init+0x158>)
 8002900:	4013      	ands	r3, r2
 8002902:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685a      	ldr	r2, [r3, #4]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002912:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	691b      	ldr	r3, [r3, #16]
 8002918:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800291e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	699b      	ldr	r3, [r3, #24]
 8002924:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800292a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6a1b      	ldr	r3, [r3, #32]
 8002930:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002932:	697a      	ldr	r2, [r7, #20]
 8002934:	4313      	orrs	r3, r2
 8002936:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800293c:	2b04      	cmp	r3, #4
 800293e:	d107      	bne.n	8002950 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002948:	4313      	orrs	r3, r2
 800294a:	697a      	ldr	r2, [r7, #20]
 800294c:	4313      	orrs	r3, r2
 800294e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	697a      	ldr	r2, [r7, #20]
 8002956:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	695b      	ldr	r3, [r3, #20]
 800295e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	f023 0307 	bic.w	r3, r3, #7
 8002966:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800296c:	697a      	ldr	r2, [r7, #20]
 800296e:	4313      	orrs	r3, r2
 8002970:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002976:	2b04      	cmp	r3, #4
 8002978:	d117      	bne.n	80029aa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800297e:	697a      	ldr	r2, [r7, #20]
 8002980:	4313      	orrs	r3, r2
 8002982:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002988:	2b00      	cmp	r3, #0
 800298a:	d00e      	beq.n	80029aa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800298c:	6878      	ldr	r0, [r7, #4]
 800298e:	f000 facd 	bl	8002f2c <DMA_CheckFifoParam>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d008      	beq.n	80029aa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2240      	movs	r2, #64	@ 0x40
 800299c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2201      	movs	r2, #1
 80029a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80029a6:	2301      	movs	r3, #1
 80029a8:	e016      	b.n	80029d8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	697a      	ldr	r2, [r7, #20]
 80029b0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f000 fa84 	bl	8002ec0 <DMA_CalcBaseAndBitshift>
 80029b8:	4603      	mov	r3, r0
 80029ba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029c0:	223f      	movs	r2, #63	@ 0x3f
 80029c2:	409a      	lsls	r2, r3
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2201      	movs	r2, #1
 80029d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3718      	adds	r7, #24
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	f010803f 	.word	0xf010803f

080029e4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e050      	b.n	8002a98 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	2b02      	cmp	r3, #2
 8002a00:	d101      	bne.n	8002a06 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002a02:	2302      	movs	r3, #2
 8002a04:	e048      	b.n	8002a98 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f022 0201 	bic.w	r2, r2, #1
 8002a14:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	2200      	movs	r2, #0
 8002a24:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	2200      	movs	r2, #0
 8002a34:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	2221      	movs	r2, #33	@ 0x21
 8002a44:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f000 fa3a 	bl	8002ec0 <DMA_CalcBaseAndBitshift>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2200      	movs	r2, #0
 8002a54:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2200      	movs	r2, #0
 8002a66:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2200      	movs	r2, #0
 8002a72:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a78:	223f      	movs	r2, #63	@ 0x3f
 8002a7a:	409a      	lsls	r2, r3
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002a96:	2300      	movs	r3, #0
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3710      	adds	r7, #16
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}

08002aa0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b086      	sub	sp, #24
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	607a      	str	r2, [r7, #4]
 8002aac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ab6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d101      	bne.n	8002ac6 <HAL_DMA_Start_IT+0x26>
 8002ac2:	2302      	movs	r3, #2
 8002ac4:	e040      	b.n	8002b48 <HAL_DMA_Start_IT+0xa8>
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2201      	movs	r2, #1
 8002aca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d12f      	bne.n	8002b3a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2202      	movs	r2, #2
 8002ade:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	68b9      	ldr	r1, [r7, #8]
 8002aee:	68f8      	ldr	r0, [r7, #12]
 8002af0:	f000 f9b8 	bl	8002e64 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002af8:	223f      	movs	r2, #63	@ 0x3f
 8002afa:	409a      	lsls	r2, r3
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f042 0216 	orr.w	r2, r2, #22
 8002b0e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d007      	beq.n	8002b28 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f042 0208 	orr.w	r2, r2, #8
 8002b26:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f042 0201 	orr.w	r2, r2, #1
 8002b36:	601a      	str	r2, [r3, #0]
 8002b38:	e005      	b.n	8002b46 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002b42:	2302      	movs	r3, #2
 8002b44:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002b46:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3718      	adds	r7, #24
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}

08002b50 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002b5c:	4b8e      	ldr	r3, [pc, #568]	@ (8002d98 <HAL_DMA_IRQHandler+0x248>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a8e      	ldr	r2, [pc, #568]	@ (8002d9c <HAL_DMA_IRQHandler+0x24c>)
 8002b62:	fba2 2303 	umull	r2, r3, r2, r3
 8002b66:	0a9b      	lsrs	r3, r3, #10
 8002b68:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b6e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b7a:	2208      	movs	r2, #8
 8002b7c:	409a      	lsls	r2, r3
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	4013      	ands	r3, r2
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d01a      	beq.n	8002bbc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0304 	and.w	r3, r3, #4
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d013      	beq.n	8002bbc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f022 0204 	bic.w	r2, r2, #4
 8002ba2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba8:	2208      	movs	r2, #8
 8002baa:	409a      	lsls	r2, r3
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bb4:	f043 0201 	orr.w	r2, r3, #1
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	409a      	lsls	r2, r3
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d012      	beq.n	8002bf2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	695b      	ldr	r3, [r3, #20]
 8002bd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d00b      	beq.n	8002bf2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bde:	2201      	movs	r2, #1
 8002be0:	409a      	lsls	r2, r3
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bea:	f043 0202 	orr.w	r2, r3, #2
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bf6:	2204      	movs	r2, #4
 8002bf8:	409a      	lsls	r2, r3
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d012      	beq.n	8002c28 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0302 	and.w	r3, r3, #2
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d00b      	beq.n	8002c28 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c14:	2204      	movs	r2, #4
 8002c16:	409a      	lsls	r2, r3
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c20:	f043 0204 	orr.w	r2, r3, #4
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c2c:	2210      	movs	r2, #16
 8002c2e:	409a      	lsls	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	4013      	ands	r3, r2
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d043      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0308 	and.w	r3, r3, #8
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d03c      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c4a:	2210      	movs	r2, #16
 8002c4c:	409a      	lsls	r2, r3
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d018      	beq.n	8002c92 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d108      	bne.n	8002c80 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d024      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	4798      	blx	r3
 8002c7e:	e01f      	b.n	8002cc0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d01b      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	4798      	blx	r3
 8002c90:	e016      	b.n	8002cc0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d107      	bne.n	8002cb0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f022 0208 	bic.w	r2, r2, #8
 8002cae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d003      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cc4:	2220      	movs	r2, #32
 8002cc6:	409a      	lsls	r2, r3
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	4013      	ands	r3, r2
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	f000 808f 	beq.w	8002df0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 0310 	and.w	r3, r3, #16
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	f000 8087 	beq.w	8002df0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ce6:	2220      	movs	r2, #32
 8002ce8:	409a      	lsls	r2, r3
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	2b05      	cmp	r3, #5
 8002cf8:	d136      	bne.n	8002d68 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f022 0216 	bic.w	r2, r2, #22
 8002d08:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	695a      	ldr	r2, [r3, #20]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d18:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d103      	bne.n	8002d2a <HAL_DMA_IRQHandler+0x1da>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d007      	beq.n	8002d3a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f022 0208 	bic.w	r2, r2, #8
 8002d38:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d3e:	223f      	movs	r2, #63	@ 0x3f
 8002d40:	409a      	lsls	r2, r3
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2201      	movs	r2, #1
 8002d4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d07e      	beq.n	8002e5c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	4798      	blx	r3
        }
        return;
 8002d66:	e079      	b.n	8002e5c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d01d      	beq.n	8002db2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d10d      	bne.n	8002da0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d031      	beq.n	8002df0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	4798      	blx	r3
 8002d94:	e02c      	b.n	8002df0 <HAL_DMA_IRQHandler+0x2a0>
 8002d96:	bf00      	nop
 8002d98:	20000000 	.word	0x20000000
 8002d9c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d023      	beq.n	8002df0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	4798      	blx	r3
 8002db0:	e01e      	b.n	8002df0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d10f      	bne.n	8002de0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f022 0210 	bic.w	r2, r2, #16
 8002dce:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d003      	beq.n	8002df0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d032      	beq.n	8002e5e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dfc:	f003 0301 	and.w	r3, r3, #1
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d022      	beq.n	8002e4a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2205      	movs	r2, #5
 8002e08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f022 0201 	bic.w	r2, r2, #1
 8002e1a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	3301      	adds	r3, #1
 8002e20:	60bb      	str	r3, [r7, #8]
 8002e22:	697a      	ldr	r2, [r7, #20]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d307      	bcc.n	8002e38 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0301 	and.w	r3, r3, #1
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d1f2      	bne.n	8002e1c <HAL_DMA_IRQHandler+0x2cc>
 8002e36:	e000      	b.n	8002e3a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002e38:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d005      	beq.n	8002e5e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	4798      	blx	r3
 8002e5a:	e000      	b.n	8002e5e <HAL_DMA_IRQHandler+0x30e>
        return;
 8002e5c:	bf00      	nop
    }
  }
}
 8002e5e:	3718      	adds	r7, #24
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}

08002e64 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b085      	sub	sp, #20
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	60f8      	str	r0, [r7, #12]
 8002e6c:	60b9      	str	r1, [r7, #8]
 8002e6e:	607a      	str	r2, [r7, #4]
 8002e70:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002e80:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	683a      	ldr	r2, [r7, #0]
 8002e88:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	2b40      	cmp	r3, #64	@ 0x40
 8002e90:	d108      	bne.n	8002ea4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	68ba      	ldr	r2, [r7, #8]
 8002ea0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002ea2:	e007      	b.n	8002eb4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	68ba      	ldr	r2, [r7, #8]
 8002eaa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	60da      	str	r2, [r3, #12]
}
 8002eb4:	bf00      	nop
 8002eb6:	3714      	adds	r7, #20
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr

08002ec0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b085      	sub	sp, #20
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	3b10      	subs	r3, #16
 8002ed0:	4a14      	ldr	r2, [pc, #80]	@ (8002f24 <DMA_CalcBaseAndBitshift+0x64>)
 8002ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed6:	091b      	lsrs	r3, r3, #4
 8002ed8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002eda:	4a13      	ldr	r2, [pc, #76]	@ (8002f28 <DMA_CalcBaseAndBitshift+0x68>)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	4413      	add	r3, r2
 8002ee0:	781b      	ldrb	r3, [r3, #0]
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2b03      	cmp	r3, #3
 8002eec:	d909      	bls.n	8002f02 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002ef6:	f023 0303 	bic.w	r3, r3, #3
 8002efa:	1d1a      	adds	r2, r3, #4
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	659a      	str	r2, [r3, #88]	@ 0x58
 8002f00:	e007      	b.n	8002f12 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002f0a:	f023 0303 	bic.w	r3, r3, #3
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3714      	adds	r7, #20
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr
 8002f22:	bf00      	nop
 8002f24:	aaaaaaab 	.word	0xaaaaaaab
 8002f28:	0800c5f0 	.word	0x0800c5f0

08002f2c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b085      	sub	sp, #20
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f34:	2300      	movs	r3, #0
 8002f36:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f3c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	699b      	ldr	r3, [r3, #24]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d11f      	bne.n	8002f86 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	2b03      	cmp	r3, #3
 8002f4a:	d856      	bhi.n	8002ffa <DMA_CheckFifoParam+0xce>
 8002f4c:	a201      	add	r2, pc, #4	@ (adr r2, 8002f54 <DMA_CheckFifoParam+0x28>)
 8002f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f52:	bf00      	nop
 8002f54:	08002f65 	.word	0x08002f65
 8002f58:	08002f77 	.word	0x08002f77
 8002f5c:	08002f65 	.word	0x08002f65
 8002f60:	08002ffb 	.word	0x08002ffb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d046      	beq.n	8002ffe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f74:	e043      	b.n	8002ffe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f7a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002f7e:	d140      	bne.n	8003002 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f84:	e03d      	b.n	8003002 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	699b      	ldr	r3, [r3, #24]
 8002f8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f8e:	d121      	bne.n	8002fd4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	2b03      	cmp	r3, #3
 8002f94:	d837      	bhi.n	8003006 <DMA_CheckFifoParam+0xda>
 8002f96:	a201      	add	r2, pc, #4	@ (adr r2, 8002f9c <DMA_CheckFifoParam+0x70>)
 8002f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f9c:	08002fad 	.word	0x08002fad
 8002fa0:	08002fb3 	.word	0x08002fb3
 8002fa4:	08002fad 	.word	0x08002fad
 8002fa8:	08002fc5 	.word	0x08002fc5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	73fb      	strb	r3, [r7, #15]
      break;
 8002fb0:	e030      	b.n	8003014 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fb6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d025      	beq.n	800300a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fc2:	e022      	b.n	800300a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fc8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002fcc:	d11f      	bne.n	800300e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002fd2:	e01c      	b.n	800300e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d903      	bls.n	8002fe2 <DMA_CheckFifoParam+0xb6>
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	2b03      	cmp	r3, #3
 8002fde:	d003      	beq.n	8002fe8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002fe0:	e018      	b.n	8003014 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	73fb      	strb	r3, [r7, #15]
      break;
 8002fe6:	e015      	b.n	8003014 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d00e      	beq.n	8003012 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ff8:	e00b      	b.n	8003012 <DMA_CheckFifoParam+0xe6>
      break;
 8002ffa:	bf00      	nop
 8002ffc:	e00a      	b.n	8003014 <DMA_CheckFifoParam+0xe8>
      break;
 8002ffe:	bf00      	nop
 8003000:	e008      	b.n	8003014 <DMA_CheckFifoParam+0xe8>
      break;
 8003002:	bf00      	nop
 8003004:	e006      	b.n	8003014 <DMA_CheckFifoParam+0xe8>
      break;
 8003006:	bf00      	nop
 8003008:	e004      	b.n	8003014 <DMA_CheckFifoParam+0xe8>
      break;
 800300a:	bf00      	nop
 800300c:	e002      	b.n	8003014 <DMA_CheckFifoParam+0xe8>
      break;   
 800300e:	bf00      	nop
 8003010:	e000      	b.n	8003014 <DMA_CheckFifoParam+0xe8>
      break;
 8003012:	bf00      	nop
    }
  } 
  
  return status; 
 8003014:	7bfb      	ldrb	r3, [r7, #15]
}
 8003016:	4618      	mov	r0, r3
 8003018:	3714      	adds	r7, #20
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop

08003024 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003024:	b480      	push	{r7}
 8003026:	b089      	sub	sp, #36	@ 0x24
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800302e:	2300      	movs	r3, #0
 8003030:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003032:	2300      	movs	r3, #0
 8003034:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003036:	2300      	movs	r3, #0
 8003038:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800303a:	2300      	movs	r3, #0
 800303c:	61fb      	str	r3, [r7, #28]
 800303e:	e16b      	b.n	8003318 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003040:	2201      	movs	r2, #1
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	fa02 f303 	lsl.w	r3, r2, r3
 8003048:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	697a      	ldr	r2, [r7, #20]
 8003050:	4013      	ands	r3, r2
 8003052:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003054:	693a      	ldr	r2, [r7, #16]
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	429a      	cmp	r2, r3
 800305a:	f040 815a 	bne.w	8003312 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f003 0303 	and.w	r3, r3, #3
 8003066:	2b01      	cmp	r3, #1
 8003068:	d005      	beq.n	8003076 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003072:	2b02      	cmp	r3, #2
 8003074:	d130      	bne.n	80030d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	005b      	lsls	r3, r3, #1
 8003080:	2203      	movs	r2, #3
 8003082:	fa02 f303 	lsl.w	r3, r2, r3
 8003086:	43db      	mvns	r3, r3
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	4013      	ands	r3, r2
 800308c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	68da      	ldr	r2, [r3, #12]
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	005b      	lsls	r3, r3, #1
 8003096:	fa02 f303 	lsl.w	r3, r2, r3
 800309a:	69ba      	ldr	r2, [r7, #24]
 800309c:	4313      	orrs	r3, r2
 800309e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	69ba      	ldr	r2, [r7, #24]
 80030a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030ac:	2201      	movs	r2, #1
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	fa02 f303 	lsl.w	r3, r2, r3
 80030b4:	43db      	mvns	r3, r3
 80030b6:	69ba      	ldr	r2, [r7, #24]
 80030b8:	4013      	ands	r3, r2
 80030ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	091b      	lsrs	r3, r3, #4
 80030c2:	f003 0201 	and.w	r2, r3, #1
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	fa02 f303 	lsl.w	r3, r2, r3
 80030cc:	69ba      	ldr	r2, [r7, #24]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	69ba      	ldr	r2, [r7, #24]
 80030d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f003 0303 	and.w	r3, r3, #3
 80030e0:	2b03      	cmp	r3, #3
 80030e2:	d017      	beq.n	8003114 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	005b      	lsls	r3, r3, #1
 80030ee:	2203      	movs	r2, #3
 80030f0:	fa02 f303 	lsl.w	r3, r2, r3
 80030f4:	43db      	mvns	r3, r3
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	4013      	ands	r3, r2
 80030fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	689a      	ldr	r2, [r3, #8]
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	005b      	lsls	r3, r3, #1
 8003104:	fa02 f303 	lsl.w	r3, r2, r3
 8003108:	69ba      	ldr	r2, [r7, #24]
 800310a:	4313      	orrs	r3, r2
 800310c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	69ba      	ldr	r2, [r7, #24]
 8003112:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f003 0303 	and.w	r3, r3, #3
 800311c:	2b02      	cmp	r3, #2
 800311e:	d123      	bne.n	8003168 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	08da      	lsrs	r2, r3, #3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	3208      	adds	r2, #8
 8003128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800312c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	f003 0307 	and.w	r3, r3, #7
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	220f      	movs	r2, #15
 8003138:	fa02 f303 	lsl.w	r3, r2, r3
 800313c:	43db      	mvns	r3, r3
 800313e:	69ba      	ldr	r2, [r7, #24]
 8003140:	4013      	ands	r3, r2
 8003142:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	691a      	ldr	r2, [r3, #16]
 8003148:	69fb      	ldr	r3, [r7, #28]
 800314a:	f003 0307 	and.w	r3, r3, #7
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	fa02 f303 	lsl.w	r3, r2, r3
 8003154:	69ba      	ldr	r2, [r7, #24]
 8003156:	4313      	orrs	r3, r2
 8003158:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	08da      	lsrs	r2, r3, #3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	3208      	adds	r2, #8
 8003162:	69b9      	ldr	r1, [r7, #24]
 8003164:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	005b      	lsls	r3, r3, #1
 8003172:	2203      	movs	r2, #3
 8003174:	fa02 f303 	lsl.w	r3, r2, r3
 8003178:	43db      	mvns	r3, r3
 800317a:	69ba      	ldr	r2, [r7, #24]
 800317c:	4013      	ands	r3, r2
 800317e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f003 0203 	and.w	r2, r3, #3
 8003188:	69fb      	ldr	r3, [r7, #28]
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	fa02 f303 	lsl.w	r3, r2, r3
 8003190:	69ba      	ldr	r2, [r7, #24]
 8003192:	4313      	orrs	r3, r2
 8003194:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	69ba      	ldr	r2, [r7, #24]
 800319a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	f000 80b4 	beq.w	8003312 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031aa:	2300      	movs	r3, #0
 80031ac:	60fb      	str	r3, [r7, #12]
 80031ae:	4b60      	ldr	r3, [pc, #384]	@ (8003330 <HAL_GPIO_Init+0x30c>)
 80031b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031b2:	4a5f      	ldr	r2, [pc, #380]	@ (8003330 <HAL_GPIO_Init+0x30c>)
 80031b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80031ba:	4b5d      	ldr	r3, [pc, #372]	@ (8003330 <HAL_GPIO_Init+0x30c>)
 80031bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031c2:	60fb      	str	r3, [r7, #12]
 80031c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80031c6:	4a5b      	ldr	r2, [pc, #364]	@ (8003334 <HAL_GPIO_Init+0x310>)
 80031c8:	69fb      	ldr	r3, [r7, #28]
 80031ca:	089b      	lsrs	r3, r3, #2
 80031cc:	3302      	adds	r3, #2
 80031ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	f003 0303 	and.w	r3, r3, #3
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	220f      	movs	r2, #15
 80031de:	fa02 f303 	lsl.w	r3, r2, r3
 80031e2:	43db      	mvns	r3, r3
 80031e4:	69ba      	ldr	r2, [r7, #24]
 80031e6:	4013      	ands	r3, r2
 80031e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a52      	ldr	r2, [pc, #328]	@ (8003338 <HAL_GPIO_Init+0x314>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d02b      	beq.n	800324a <HAL_GPIO_Init+0x226>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a51      	ldr	r2, [pc, #324]	@ (800333c <HAL_GPIO_Init+0x318>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d025      	beq.n	8003246 <HAL_GPIO_Init+0x222>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4a50      	ldr	r2, [pc, #320]	@ (8003340 <HAL_GPIO_Init+0x31c>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d01f      	beq.n	8003242 <HAL_GPIO_Init+0x21e>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	4a4f      	ldr	r2, [pc, #316]	@ (8003344 <HAL_GPIO_Init+0x320>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d019      	beq.n	800323e <HAL_GPIO_Init+0x21a>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4a4e      	ldr	r2, [pc, #312]	@ (8003348 <HAL_GPIO_Init+0x324>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d013      	beq.n	800323a <HAL_GPIO_Init+0x216>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a4d      	ldr	r2, [pc, #308]	@ (800334c <HAL_GPIO_Init+0x328>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d00d      	beq.n	8003236 <HAL_GPIO_Init+0x212>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4a4c      	ldr	r2, [pc, #304]	@ (8003350 <HAL_GPIO_Init+0x32c>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d007      	beq.n	8003232 <HAL_GPIO_Init+0x20e>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4a4b      	ldr	r2, [pc, #300]	@ (8003354 <HAL_GPIO_Init+0x330>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d101      	bne.n	800322e <HAL_GPIO_Init+0x20a>
 800322a:	2307      	movs	r3, #7
 800322c:	e00e      	b.n	800324c <HAL_GPIO_Init+0x228>
 800322e:	2308      	movs	r3, #8
 8003230:	e00c      	b.n	800324c <HAL_GPIO_Init+0x228>
 8003232:	2306      	movs	r3, #6
 8003234:	e00a      	b.n	800324c <HAL_GPIO_Init+0x228>
 8003236:	2305      	movs	r3, #5
 8003238:	e008      	b.n	800324c <HAL_GPIO_Init+0x228>
 800323a:	2304      	movs	r3, #4
 800323c:	e006      	b.n	800324c <HAL_GPIO_Init+0x228>
 800323e:	2303      	movs	r3, #3
 8003240:	e004      	b.n	800324c <HAL_GPIO_Init+0x228>
 8003242:	2302      	movs	r3, #2
 8003244:	e002      	b.n	800324c <HAL_GPIO_Init+0x228>
 8003246:	2301      	movs	r3, #1
 8003248:	e000      	b.n	800324c <HAL_GPIO_Init+0x228>
 800324a:	2300      	movs	r3, #0
 800324c:	69fa      	ldr	r2, [r7, #28]
 800324e:	f002 0203 	and.w	r2, r2, #3
 8003252:	0092      	lsls	r2, r2, #2
 8003254:	4093      	lsls	r3, r2
 8003256:	69ba      	ldr	r2, [r7, #24]
 8003258:	4313      	orrs	r3, r2
 800325a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800325c:	4935      	ldr	r1, [pc, #212]	@ (8003334 <HAL_GPIO_Init+0x310>)
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	089b      	lsrs	r3, r3, #2
 8003262:	3302      	adds	r3, #2
 8003264:	69ba      	ldr	r2, [r7, #24]
 8003266:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800326a:	4b3b      	ldr	r3, [pc, #236]	@ (8003358 <HAL_GPIO_Init+0x334>)
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	43db      	mvns	r3, r3
 8003274:	69ba      	ldr	r2, [r7, #24]
 8003276:	4013      	ands	r3, r2
 8003278:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d003      	beq.n	800328e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003286:	69ba      	ldr	r2, [r7, #24]
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	4313      	orrs	r3, r2
 800328c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800328e:	4a32      	ldr	r2, [pc, #200]	@ (8003358 <HAL_GPIO_Init+0x334>)
 8003290:	69bb      	ldr	r3, [r7, #24]
 8003292:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003294:	4b30      	ldr	r3, [pc, #192]	@ (8003358 <HAL_GPIO_Init+0x334>)
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	43db      	mvns	r3, r3
 800329e:	69ba      	ldr	r2, [r7, #24]
 80032a0:	4013      	ands	r3, r2
 80032a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d003      	beq.n	80032b8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80032b0:	69ba      	ldr	r2, [r7, #24]
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80032b8:	4a27      	ldr	r2, [pc, #156]	@ (8003358 <HAL_GPIO_Init+0x334>)
 80032ba:	69bb      	ldr	r3, [r7, #24]
 80032bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80032be:	4b26      	ldr	r3, [pc, #152]	@ (8003358 <HAL_GPIO_Init+0x334>)
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	43db      	mvns	r3, r3
 80032c8:	69ba      	ldr	r2, [r7, #24]
 80032ca:	4013      	ands	r3, r2
 80032cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d003      	beq.n	80032e2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80032da:	69ba      	ldr	r2, [r7, #24]
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	4313      	orrs	r3, r2
 80032e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80032e2:	4a1d      	ldr	r2, [pc, #116]	@ (8003358 <HAL_GPIO_Init+0x334>)
 80032e4:	69bb      	ldr	r3, [r7, #24]
 80032e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80032e8:	4b1b      	ldr	r3, [pc, #108]	@ (8003358 <HAL_GPIO_Init+0x334>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	43db      	mvns	r3, r3
 80032f2:	69ba      	ldr	r2, [r7, #24]
 80032f4:	4013      	ands	r3, r2
 80032f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003300:	2b00      	cmp	r3, #0
 8003302:	d003      	beq.n	800330c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003304:	69ba      	ldr	r2, [r7, #24]
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	4313      	orrs	r3, r2
 800330a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800330c:	4a12      	ldr	r2, [pc, #72]	@ (8003358 <HAL_GPIO_Init+0x334>)
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	3301      	adds	r3, #1
 8003316:	61fb      	str	r3, [r7, #28]
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	2b0f      	cmp	r3, #15
 800331c:	f67f ae90 	bls.w	8003040 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003320:	bf00      	nop
 8003322:	bf00      	nop
 8003324:	3724      	adds	r7, #36	@ 0x24
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	40023800 	.word	0x40023800
 8003334:	40013800 	.word	0x40013800
 8003338:	40020000 	.word	0x40020000
 800333c:	40020400 	.word	0x40020400
 8003340:	40020800 	.word	0x40020800
 8003344:	40020c00 	.word	0x40020c00
 8003348:	40021000 	.word	0x40021000
 800334c:	40021400 	.word	0x40021400
 8003350:	40021800 	.word	0x40021800
 8003354:	40021c00 	.word	0x40021c00
 8003358:	40013c00 	.word	0x40013c00

0800335c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800335c:	b480      	push	{r7}
 800335e:	b087      	sub	sp, #28
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
 8003364:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003366:	2300      	movs	r3, #0
 8003368:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800336a:	2300      	movs	r3, #0
 800336c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800336e:	2300      	movs	r3, #0
 8003370:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003372:	2300      	movs	r3, #0
 8003374:	617b      	str	r3, [r7, #20]
 8003376:	e0cd      	b.n	8003514 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003378:	2201      	movs	r2, #1
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	fa02 f303 	lsl.w	r3, r2, r3
 8003380:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003382:	683a      	ldr	r2, [r7, #0]
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	4013      	ands	r3, r2
 8003388:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800338a:	68fa      	ldr	r2, [r7, #12]
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	429a      	cmp	r2, r3
 8003390:	f040 80bd 	bne.w	800350e <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003394:	4a65      	ldr	r2, [pc, #404]	@ (800352c <HAL_GPIO_DeInit+0x1d0>)
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	089b      	lsrs	r3, r3, #2
 800339a:	3302      	adds	r3, #2
 800339c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033a0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	f003 0303 	and.w	r3, r3, #3
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	220f      	movs	r2, #15
 80033ac:	fa02 f303 	lsl.w	r3, r2, r3
 80033b0:	68ba      	ldr	r2, [r7, #8]
 80033b2:	4013      	ands	r3, r2
 80033b4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a5d      	ldr	r2, [pc, #372]	@ (8003530 <HAL_GPIO_DeInit+0x1d4>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d02b      	beq.n	8003416 <HAL_GPIO_DeInit+0xba>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a5c      	ldr	r2, [pc, #368]	@ (8003534 <HAL_GPIO_DeInit+0x1d8>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d025      	beq.n	8003412 <HAL_GPIO_DeInit+0xb6>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4a5b      	ldr	r2, [pc, #364]	@ (8003538 <HAL_GPIO_DeInit+0x1dc>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d01f      	beq.n	800340e <HAL_GPIO_DeInit+0xb2>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4a5a      	ldr	r2, [pc, #360]	@ (800353c <HAL_GPIO_DeInit+0x1e0>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d019      	beq.n	800340a <HAL_GPIO_DeInit+0xae>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a59      	ldr	r2, [pc, #356]	@ (8003540 <HAL_GPIO_DeInit+0x1e4>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d013      	beq.n	8003406 <HAL_GPIO_DeInit+0xaa>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a58      	ldr	r2, [pc, #352]	@ (8003544 <HAL_GPIO_DeInit+0x1e8>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d00d      	beq.n	8003402 <HAL_GPIO_DeInit+0xa6>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a57      	ldr	r2, [pc, #348]	@ (8003548 <HAL_GPIO_DeInit+0x1ec>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d007      	beq.n	80033fe <HAL_GPIO_DeInit+0xa2>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a56      	ldr	r2, [pc, #344]	@ (800354c <HAL_GPIO_DeInit+0x1f0>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d101      	bne.n	80033fa <HAL_GPIO_DeInit+0x9e>
 80033f6:	2307      	movs	r3, #7
 80033f8:	e00e      	b.n	8003418 <HAL_GPIO_DeInit+0xbc>
 80033fa:	2308      	movs	r3, #8
 80033fc:	e00c      	b.n	8003418 <HAL_GPIO_DeInit+0xbc>
 80033fe:	2306      	movs	r3, #6
 8003400:	e00a      	b.n	8003418 <HAL_GPIO_DeInit+0xbc>
 8003402:	2305      	movs	r3, #5
 8003404:	e008      	b.n	8003418 <HAL_GPIO_DeInit+0xbc>
 8003406:	2304      	movs	r3, #4
 8003408:	e006      	b.n	8003418 <HAL_GPIO_DeInit+0xbc>
 800340a:	2303      	movs	r3, #3
 800340c:	e004      	b.n	8003418 <HAL_GPIO_DeInit+0xbc>
 800340e:	2302      	movs	r3, #2
 8003410:	e002      	b.n	8003418 <HAL_GPIO_DeInit+0xbc>
 8003412:	2301      	movs	r3, #1
 8003414:	e000      	b.n	8003418 <HAL_GPIO_DeInit+0xbc>
 8003416:	2300      	movs	r3, #0
 8003418:	697a      	ldr	r2, [r7, #20]
 800341a:	f002 0203 	and.w	r2, r2, #3
 800341e:	0092      	lsls	r2, r2, #2
 8003420:	4093      	lsls	r3, r2
 8003422:	68ba      	ldr	r2, [r7, #8]
 8003424:	429a      	cmp	r2, r3
 8003426:	d132      	bne.n	800348e <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003428:	4b49      	ldr	r3, [pc, #292]	@ (8003550 <HAL_GPIO_DeInit+0x1f4>)
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	43db      	mvns	r3, r3
 8003430:	4947      	ldr	r1, [pc, #284]	@ (8003550 <HAL_GPIO_DeInit+0x1f4>)
 8003432:	4013      	ands	r3, r2
 8003434:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003436:	4b46      	ldr	r3, [pc, #280]	@ (8003550 <HAL_GPIO_DeInit+0x1f4>)
 8003438:	685a      	ldr	r2, [r3, #4]
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	43db      	mvns	r3, r3
 800343e:	4944      	ldr	r1, [pc, #272]	@ (8003550 <HAL_GPIO_DeInit+0x1f4>)
 8003440:	4013      	ands	r3, r2
 8003442:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003444:	4b42      	ldr	r3, [pc, #264]	@ (8003550 <HAL_GPIO_DeInit+0x1f4>)
 8003446:	68da      	ldr	r2, [r3, #12]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	43db      	mvns	r3, r3
 800344c:	4940      	ldr	r1, [pc, #256]	@ (8003550 <HAL_GPIO_DeInit+0x1f4>)
 800344e:	4013      	ands	r3, r2
 8003450:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003452:	4b3f      	ldr	r3, [pc, #252]	@ (8003550 <HAL_GPIO_DeInit+0x1f4>)
 8003454:	689a      	ldr	r2, [r3, #8]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	43db      	mvns	r3, r3
 800345a:	493d      	ldr	r1, [pc, #244]	@ (8003550 <HAL_GPIO_DeInit+0x1f4>)
 800345c:	4013      	ands	r3, r2
 800345e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	f003 0303 	and.w	r3, r3, #3
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	220f      	movs	r2, #15
 800346a:	fa02 f303 	lsl.w	r3, r2, r3
 800346e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003470:	4a2e      	ldr	r2, [pc, #184]	@ (800352c <HAL_GPIO_DeInit+0x1d0>)
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	089b      	lsrs	r3, r3, #2
 8003476:	3302      	adds	r3, #2
 8003478:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	43da      	mvns	r2, r3
 8003480:	482a      	ldr	r0, [pc, #168]	@ (800352c <HAL_GPIO_DeInit+0x1d0>)
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	089b      	lsrs	r3, r3, #2
 8003486:	400a      	ands	r2, r1
 8003488:	3302      	adds	r3, #2
 800348a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	005b      	lsls	r3, r3, #1
 8003496:	2103      	movs	r1, #3
 8003498:	fa01 f303 	lsl.w	r3, r1, r3
 800349c:	43db      	mvns	r3, r3
 800349e:	401a      	ands	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	08da      	lsrs	r2, r3, #3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	3208      	adds	r2, #8
 80034ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	f003 0307 	and.w	r3, r3, #7
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	220f      	movs	r2, #15
 80034ba:	fa02 f303 	lsl.w	r3, r2, r3
 80034be:	43db      	mvns	r3, r3
 80034c0:	697a      	ldr	r2, [r7, #20]
 80034c2:	08d2      	lsrs	r2, r2, #3
 80034c4:	4019      	ands	r1, r3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	3208      	adds	r2, #8
 80034ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	68da      	ldr	r2, [r3, #12]
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	005b      	lsls	r3, r3, #1
 80034d6:	2103      	movs	r1, #3
 80034d8:	fa01 f303 	lsl.w	r3, r1, r3
 80034dc:	43db      	mvns	r3, r3
 80034de:	401a      	ands	r2, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	685a      	ldr	r2, [r3, #4]
 80034e8:	2101      	movs	r1, #1
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	fa01 f303 	lsl.w	r3, r1, r3
 80034f0:	43db      	mvns	r3, r3
 80034f2:	401a      	ands	r2, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	689a      	ldr	r2, [r3, #8]
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	005b      	lsls	r3, r3, #1
 8003500:	2103      	movs	r1, #3
 8003502:	fa01 f303 	lsl.w	r3, r1, r3
 8003506:	43db      	mvns	r3, r3
 8003508:	401a      	ands	r2, r3
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	3301      	adds	r3, #1
 8003512:	617b      	str	r3, [r7, #20]
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	2b0f      	cmp	r3, #15
 8003518:	f67f af2e 	bls.w	8003378 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800351c:	bf00      	nop
 800351e:	bf00      	nop
 8003520:	371c      	adds	r7, #28
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr
 800352a:	bf00      	nop
 800352c:	40013800 	.word	0x40013800
 8003530:	40020000 	.word	0x40020000
 8003534:	40020400 	.word	0x40020400
 8003538:	40020800 	.word	0x40020800
 800353c:	40020c00 	.word	0x40020c00
 8003540:	40021000 	.word	0x40021000
 8003544:	40021400 	.word	0x40021400
 8003548:	40021800 	.word	0x40021800
 800354c:	40021c00 	.word	0x40021c00
 8003550:	40013c00 	.word	0x40013c00

08003554 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	460b      	mov	r3, r1
 800355e:	807b      	strh	r3, [r7, #2]
 8003560:	4613      	mov	r3, r2
 8003562:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003564:	787b      	ldrb	r3, [r7, #1]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d003      	beq.n	8003572 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800356a:	887a      	ldrh	r2, [r7, #2]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003570:	e003      	b.n	800357a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003572:	887b      	ldrh	r3, [r7, #2]
 8003574:	041a      	lsls	r2, r3, #16
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	619a      	str	r2, [r3, #24]
}
 800357a:	bf00      	nop
 800357c:	370c      	adds	r7, #12
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr

08003586 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003586:	b480      	push	{r7}
 8003588:	b085      	sub	sp, #20
 800358a:	af00      	add	r7, sp, #0
 800358c:	6078      	str	r0, [r7, #4]
 800358e:	460b      	mov	r3, r1
 8003590:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	695b      	ldr	r3, [r3, #20]
 8003596:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003598:	887a      	ldrh	r2, [r7, #2]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	4013      	ands	r3, r2
 800359e:	041a      	lsls	r2, r3, #16
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	43d9      	mvns	r1, r3
 80035a4:	887b      	ldrh	r3, [r7, #2]
 80035a6:	400b      	ands	r3, r1
 80035a8:	431a      	orrs	r2, r3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	619a      	str	r2, [r3, #24]
}
 80035ae:	bf00      	nop
 80035b0:	3714      	adds	r7, #20
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr
	...

080035bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d101      	bne.n	80035ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e12b      	b.n	8003826 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d106      	bne.n	80035e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f7fd ff0a 	bl	80013fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2224      	movs	r2, #36	@ 0x24
 80035ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f022 0201 	bic.w	r2, r2, #1
 80035fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800360e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800361e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003620:	f003 fc44 	bl	8006eac <HAL_RCC_GetPCLK1Freq>
 8003624:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	4a81      	ldr	r2, [pc, #516]	@ (8003830 <HAL_I2C_Init+0x274>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d807      	bhi.n	8003640 <HAL_I2C_Init+0x84>
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	4a80      	ldr	r2, [pc, #512]	@ (8003834 <HAL_I2C_Init+0x278>)
 8003634:	4293      	cmp	r3, r2
 8003636:	bf94      	ite	ls
 8003638:	2301      	movls	r3, #1
 800363a:	2300      	movhi	r3, #0
 800363c:	b2db      	uxtb	r3, r3
 800363e:	e006      	b.n	800364e <HAL_I2C_Init+0x92>
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	4a7d      	ldr	r2, [pc, #500]	@ (8003838 <HAL_I2C_Init+0x27c>)
 8003644:	4293      	cmp	r3, r2
 8003646:	bf94      	ite	ls
 8003648:	2301      	movls	r3, #1
 800364a:	2300      	movhi	r3, #0
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d001      	beq.n	8003656 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e0e7      	b.n	8003826 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	4a78      	ldr	r2, [pc, #480]	@ (800383c <HAL_I2C_Init+0x280>)
 800365a:	fba2 2303 	umull	r2, r3, r2, r3
 800365e:	0c9b      	lsrs	r3, r3, #18
 8003660:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	68ba      	ldr	r2, [r7, #8]
 8003672:	430a      	orrs	r2, r1
 8003674:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	6a1b      	ldr	r3, [r3, #32]
 800367c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	4a6a      	ldr	r2, [pc, #424]	@ (8003830 <HAL_I2C_Init+0x274>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d802      	bhi.n	8003690 <HAL_I2C_Init+0xd4>
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	3301      	adds	r3, #1
 800368e:	e009      	b.n	80036a4 <HAL_I2C_Init+0xe8>
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003696:	fb02 f303 	mul.w	r3, r2, r3
 800369a:	4a69      	ldr	r2, [pc, #420]	@ (8003840 <HAL_I2C_Init+0x284>)
 800369c:	fba2 2303 	umull	r2, r3, r2, r3
 80036a0:	099b      	lsrs	r3, r3, #6
 80036a2:	3301      	adds	r3, #1
 80036a4:	687a      	ldr	r2, [r7, #4]
 80036a6:	6812      	ldr	r2, [r2, #0]
 80036a8:	430b      	orrs	r3, r1
 80036aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	69db      	ldr	r3, [r3, #28]
 80036b2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80036b6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	495c      	ldr	r1, [pc, #368]	@ (8003830 <HAL_I2C_Init+0x274>)
 80036c0:	428b      	cmp	r3, r1
 80036c2:	d819      	bhi.n	80036f8 <HAL_I2C_Init+0x13c>
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	1e59      	subs	r1, r3, #1
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	005b      	lsls	r3, r3, #1
 80036ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80036d2:	1c59      	adds	r1, r3, #1
 80036d4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80036d8:	400b      	ands	r3, r1
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d00a      	beq.n	80036f4 <HAL_I2C_Init+0x138>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	1e59      	subs	r1, r3, #1
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	005b      	lsls	r3, r3, #1
 80036e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80036ec:	3301      	adds	r3, #1
 80036ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036f2:	e051      	b.n	8003798 <HAL_I2C_Init+0x1dc>
 80036f4:	2304      	movs	r3, #4
 80036f6:	e04f      	b.n	8003798 <HAL_I2C_Init+0x1dc>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d111      	bne.n	8003724 <HAL_I2C_Init+0x168>
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	1e58      	subs	r0, r3, #1
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6859      	ldr	r1, [r3, #4]
 8003708:	460b      	mov	r3, r1
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	440b      	add	r3, r1
 800370e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003712:	3301      	adds	r3, #1
 8003714:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003718:	2b00      	cmp	r3, #0
 800371a:	bf0c      	ite	eq
 800371c:	2301      	moveq	r3, #1
 800371e:	2300      	movne	r3, #0
 8003720:	b2db      	uxtb	r3, r3
 8003722:	e012      	b.n	800374a <HAL_I2C_Init+0x18e>
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	1e58      	subs	r0, r3, #1
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6859      	ldr	r1, [r3, #4]
 800372c:	460b      	mov	r3, r1
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	440b      	add	r3, r1
 8003732:	0099      	lsls	r1, r3, #2
 8003734:	440b      	add	r3, r1
 8003736:	fbb0 f3f3 	udiv	r3, r0, r3
 800373a:	3301      	adds	r3, #1
 800373c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003740:	2b00      	cmp	r3, #0
 8003742:	bf0c      	ite	eq
 8003744:	2301      	moveq	r3, #1
 8003746:	2300      	movne	r3, #0
 8003748:	b2db      	uxtb	r3, r3
 800374a:	2b00      	cmp	r3, #0
 800374c:	d001      	beq.n	8003752 <HAL_I2C_Init+0x196>
 800374e:	2301      	movs	r3, #1
 8003750:	e022      	b.n	8003798 <HAL_I2C_Init+0x1dc>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d10e      	bne.n	8003778 <HAL_I2C_Init+0x1bc>
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	1e58      	subs	r0, r3, #1
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6859      	ldr	r1, [r3, #4]
 8003762:	460b      	mov	r3, r1
 8003764:	005b      	lsls	r3, r3, #1
 8003766:	440b      	add	r3, r1
 8003768:	fbb0 f3f3 	udiv	r3, r0, r3
 800376c:	3301      	adds	r3, #1
 800376e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003772:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003776:	e00f      	b.n	8003798 <HAL_I2C_Init+0x1dc>
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	1e58      	subs	r0, r3, #1
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6859      	ldr	r1, [r3, #4]
 8003780:	460b      	mov	r3, r1
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	440b      	add	r3, r1
 8003786:	0099      	lsls	r1, r3, #2
 8003788:	440b      	add	r3, r1
 800378a:	fbb0 f3f3 	udiv	r3, r0, r3
 800378e:	3301      	adds	r3, #1
 8003790:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003794:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003798:	6879      	ldr	r1, [r7, #4]
 800379a:	6809      	ldr	r1, [r1, #0]
 800379c:	4313      	orrs	r3, r2
 800379e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	69da      	ldr	r2, [r3, #28]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6a1b      	ldr	r3, [r3, #32]
 80037b2:	431a      	orrs	r2, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	430a      	orrs	r2, r1
 80037ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80037c6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	6911      	ldr	r1, [r2, #16]
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	68d2      	ldr	r2, [r2, #12]
 80037d2:	4311      	orrs	r1, r2
 80037d4:	687a      	ldr	r2, [r7, #4]
 80037d6:	6812      	ldr	r2, [r2, #0]
 80037d8:	430b      	orrs	r3, r1
 80037da:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	695a      	ldr	r2, [r3, #20]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	699b      	ldr	r3, [r3, #24]
 80037ee:	431a      	orrs	r2, r3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	430a      	orrs	r2, r1
 80037f6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f042 0201 	orr.w	r2, r2, #1
 8003806:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2220      	movs	r2, #32
 8003812:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003824:	2300      	movs	r3, #0
}
 8003826:	4618      	mov	r0, r3
 8003828:	3710      	adds	r7, #16
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	000186a0 	.word	0x000186a0
 8003834:	001e847f 	.word	0x001e847f
 8003838:	003d08ff 	.word	0x003d08ff
 800383c:	431bde83 	.word	0x431bde83
 8003840:	10624dd3 	.word	0x10624dd3

08003844 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b082      	sub	sp, #8
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d101      	bne.n	8003856 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e021      	b.n	800389a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2224      	movs	r2, #36	@ 0x24
 800385a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f022 0201 	bic.w	r2, r2, #1
 800386c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800386e:	6878      	ldr	r0, [r7, #4]
 8003870:	f7fd fe0c 	bl	800148c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2200      	movs	r2, #0
 800387e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2200      	movs	r2, #0
 800388c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2200      	movs	r2, #0
 8003894:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003898:	2300      	movs	r3, #0
}
 800389a:	4618      	mov	r0, r3
 800389c:	3708      	adds	r7, #8
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
	...

080038a4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b088      	sub	sp, #32
 80038a8:	af02      	add	r7, sp, #8
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	4608      	mov	r0, r1
 80038ae:	4611      	mov	r1, r2
 80038b0:	461a      	mov	r2, r3
 80038b2:	4603      	mov	r3, r0
 80038b4:	817b      	strh	r3, [r7, #10]
 80038b6:	460b      	mov	r3, r1
 80038b8:	813b      	strh	r3, [r7, #8]
 80038ba:	4613      	mov	r3, r2
 80038bc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80038be:	f7fe fea1 	bl	8002604 <HAL_GetTick>
 80038c2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	2b20      	cmp	r3, #32
 80038ce:	f040 80d9 	bne.w	8003a84 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	9300      	str	r3, [sp, #0]
 80038d6:	2319      	movs	r3, #25
 80038d8:	2201      	movs	r2, #1
 80038da:	496d      	ldr	r1, [pc, #436]	@ (8003a90 <HAL_I2C_Mem_Write+0x1ec>)
 80038dc:	68f8      	ldr	r0, [r7, #12]
 80038de:	f000 fc8d 	bl	80041fc <I2C_WaitOnFlagUntilTimeout>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d001      	beq.n	80038ec <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80038e8:	2302      	movs	r3, #2
 80038ea:	e0cc      	b.n	8003a86 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d101      	bne.n	80038fa <HAL_I2C_Mem_Write+0x56>
 80038f6:	2302      	movs	r3, #2
 80038f8:	e0c5      	b.n	8003a86 <HAL_I2C_Mem_Write+0x1e2>
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2201      	movs	r2, #1
 80038fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0301 	and.w	r3, r3, #1
 800390c:	2b01      	cmp	r3, #1
 800390e:	d007      	beq.n	8003920 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f042 0201 	orr.w	r2, r2, #1
 800391e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800392e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2221      	movs	r2, #33	@ 0x21
 8003934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2240      	movs	r2, #64	@ 0x40
 800393c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2200      	movs	r2, #0
 8003944:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6a3a      	ldr	r2, [r7, #32]
 800394a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003950:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003956:	b29a      	uxth	r2, r3
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	4a4d      	ldr	r2, [pc, #308]	@ (8003a94 <HAL_I2C_Mem_Write+0x1f0>)
 8003960:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003962:	88f8      	ldrh	r0, [r7, #6]
 8003964:	893a      	ldrh	r2, [r7, #8]
 8003966:	8979      	ldrh	r1, [r7, #10]
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	9301      	str	r3, [sp, #4]
 800396c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800396e:	9300      	str	r3, [sp, #0]
 8003970:	4603      	mov	r3, r0
 8003972:	68f8      	ldr	r0, [r7, #12]
 8003974:	f000 fac4 	bl	8003f00 <I2C_RequestMemoryWrite>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d052      	beq.n	8003a24 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e081      	b.n	8003a86 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003982:	697a      	ldr	r2, [r7, #20]
 8003984:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003986:	68f8      	ldr	r0, [r7, #12]
 8003988:	f000 fd0e 	bl	80043a8 <I2C_WaitOnTXEFlagUntilTimeout>
 800398c:	4603      	mov	r3, r0
 800398e:	2b00      	cmp	r3, #0
 8003990:	d00d      	beq.n	80039ae <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003996:	2b04      	cmp	r3, #4
 8003998:	d107      	bne.n	80039aa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039a8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e06b      	b.n	8003a86 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b2:	781a      	ldrb	r2, [r3, #0]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039be:	1c5a      	adds	r2, r3, #1
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039c8:	3b01      	subs	r3, #1
 80039ca:	b29a      	uxth	r2, r3
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	3b01      	subs	r3, #1
 80039d8:	b29a      	uxth	r2, r3
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	695b      	ldr	r3, [r3, #20]
 80039e4:	f003 0304 	and.w	r3, r3, #4
 80039e8:	2b04      	cmp	r3, #4
 80039ea:	d11b      	bne.n	8003a24 <HAL_I2C_Mem_Write+0x180>
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d017      	beq.n	8003a24 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f8:	781a      	ldrb	r2, [r3, #0]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a04:	1c5a      	adds	r2, r3, #1
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a0e:	3b01      	subs	r3, #1
 8003a10:	b29a      	uxth	r2, r3
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a1a:	b29b      	uxth	r3, r3
 8003a1c:	3b01      	subs	r3, #1
 8003a1e:	b29a      	uxth	r2, r3
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d1aa      	bne.n	8003982 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a2c:	697a      	ldr	r2, [r7, #20]
 8003a2e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a30:	68f8      	ldr	r0, [r7, #12]
 8003a32:	f000 fcfa 	bl	800442a <I2C_WaitOnBTFFlagUntilTimeout>
 8003a36:	4603      	mov	r3, r0
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d00d      	beq.n	8003a58 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a40:	2b04      	cmp	r3, #4
 8003a42:	d107      	bne.n	8003a54 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a52:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e016      	b.n	8003a86 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2220      	movs	r2, #32
 8003a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2200      	movs	r2, #0
 8003a74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a80:	2300      	movs	r3, #0
 8003a82:	e000      	b.n	8003a86 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003a84:	2302      	movs	r3, #2
  }
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3718      	adds	r7, #24
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	00100002 	.word	0x00100002
 8003a94:	ffff0000 	.word	0xffff0000

08003a98 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b08c      	sub	sp, #48	@ 0x30
 8003a9c:	af02      	add	r7, sp, #8
 8003a9e:	60f8      	str	r0, [r7, #12]
 8003aa0:	4608      	mov	r0, r1
 8003aa2:	4611      	mov	r1, r2
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	817b      	strh	r3, [r7, #10]
 8003aaa:	460b      	mov	r3, r1
 8003aac:	813b      	strh	r3, [r7, #8]
 8003aae:	4613      	mov	r3, r2
 8003ab0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ab2:	f7fe fda7 	bl	8002604 <HAL_GetTick>
 8003ab6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	2b20      	cmp	r3, #32
 8003ac2:	f040 8208 	bne.w	8003ed6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac8:	9300      	str	r3, [sp, #0]
 8003aca:	2319      	movs	r3, #25
 8003acc:	2201      	movs	r2, #1
 8003ace:	497b      	ldr	r1, [pc, #492]	@ (8003cbc <HAL_I2C_Mem_Read+0x224>)
 8003ad0:	68f8      	ldr	r0, [r7, #12]
 8003ad2:	f000 fb93 	bl	80041fc <I2C_WaitOnFlagUntilTimeout>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d001      	beq.n	8003ae0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003adc:	2302      	movs	r3, #2
 8003ade:	e1fb      	b.n	8003ed8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d101      	bne.n	8003aee <HAL_I2C_Mem_Read+0x56>
 8003aea:	2302      	movs	r3, #2
 8003aec:	e1f4      	b.n	8003ed8 <HAL_I2C_Mem_Read+0x440>
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2201      	movs	r2, #1
 8003af2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0301 	and.w	r3, r3, #1
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d007      	beq.n	8003b14 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f042 0201 	orr.w	r2, r2, #1
 8003b12:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b22:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2222      	movs	r2, #34	@ 0x22
 8003b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2240      	movs	r2, #64	@ 0x40
 8003b30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2200      	movs	r2, #0
 8003b38:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b3e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003b44:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b4a:	b29a      	uxth	r2, r3
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	4a5b      	ldr	r2, [pc, #364]	@ (8003cc0 <HAL_I2C_Mem_Read+0x228>)
 8003b54:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b56:	88f8      	ldrh	r0, [r7, #6]
 8003b58:	893a      	ldrh	r2, [r7, #8]
 8003b5a:	8979      	ldrh	r1, [r7, #10]
 8003b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b5e:	9301      	str	r3, [sp, #4]
 8003b60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b62:	9300      	str	r3, [sp, #0]
 8003b64:	4603      	mov	r3, r0
 8003b66:	68f8      	ldr	r0, [r7, #12]
 8003b68:	f000 fa60 	bl	800402c <I2C_RequestMemoryRead>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d001      	beq.n	8003b76 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e1b0      	b.n	8003ed8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d113      	bne.n	8003ba6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b7e:	2300      	movs	r3, #0
 8003b80:	623b      	str	r3, [r7, #32]
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	695b      	ldr	r3, [r3, #20]
 8003b88:	623b      	str	r3, [r7, #32]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	699b      	ldr	r3, [r3, #24]
 8003b90:	623b      	str	r3, [r7, #32]
 8003b92:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ba2:	601a      	str	r2, [r3, #0]
 8003ba4:	e184      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	d11b      	bne.n	8003be6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bbc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	61fb      	str	r3, [r7, #28]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	695b      	ldr	r3, [r3, #20]
 8003bc8:	61fb      	str	r3, [r7, #28]
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	699b      	ldr	r3, [r3, #24]
 8003bd0:	61fb      	str	r3, [r7, #28]
 8003bd2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003be2:	601a      	str	r2, [r3, #0]
 8003be4:	e164      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d11b      	bne.n	8003c26 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bfc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c0c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c0e:	2300      	movs	r3, #0
 8003c10:	61bb      	str	r3, [r7, #24]
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	695b      	ldr	r3, [r3, #20]
 8003c18:	61bb      	str	r3, [r7, #24]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	699b      	ldr	r3, [r3, #24]
 8003c20:	61bb      	str	r3, [r7, #24]
 8003c22:	69bb      	ldr	r3, [r7, #24]
 8003c24:	e144      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c26:	2300      	movs	r3, #0
 8003c28:	617b      	str	r3, [r7, #20]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	695b      	ldr	r3, [r3, #20]
 8003c30:	617b      	str	r3, [r7, #20]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	699b      	ldr	r3, [r3, #24]
 8003c38:	617b      	str	r3, [r7, #20]
 8003c3a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003c3c:	e138      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c42:	2b03      	cmp	r3, #3
 8003c44:	f200 80f1 	bhi.w	8003e2a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d123      	bne.n	8003c98 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c52:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003c54:	68f8      	ldr	r0, [r7, #12]
 8003c56:	f000 fc29 	bl	80044ac <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d001      	beq.n	8003c64 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	e139      	b.n	8003ed8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	691a      	ldr	r2, [r3, #16]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c6e:	b2d2      	uxtb	r2, r2
 8003c70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c76:	1c5a      	adds	r2, r3, #1
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c80:	3b01      	subs	r3, #1
 8003c82:	b29a      	uxth	r2, r3
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	3b01      	subs	r3, #1
 8003c90:	b29a      	uxth	r2, r3
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c96:	e10b      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c9c:	2b02      	cmp	r3, #2
 8003c9e:	d14e      	bne.n	8003d3e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca2:	9300      	str	r3, [sp, #0]
 8003ca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	4906      	ldr	r1, [pc, #24]	@ (8003cc4 <HAL_I2C_Mem_Read+0x22c>)
 8003caa:	68f8      	ldr	r0, [r7, #12]
 8003cac:	f000 faa6 	bl	80041fc <I2C_WaitOnFlagUntilTimeout>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d008      	beq.n	8003cc8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e10e      	b.n	8003ed8 <HAL_I2C_Mem_Read+0x440>
 8003cba:	bf00      	nop
 8003cbc:	00100002 	.word	0x00100002
 8003cc0:	ffff0000 	.word	0xffff0000
 8003cc4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cd6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	691a      	ldr	r2, [r3, #16]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce2:	b2d2      	uxtb	r2, r2
 8003ce4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cea:	1c5a      	adds	r2, r3, #1
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cf4:	3b01      	subs	r3, #1
 8003cf6:	b29a      	uxth	r2, r3
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	3b01      	subs	r3, #1
 8003d04:	b29a      	uxth	r2, r3
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	691a      	ldr	r2, [r3, #16]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d14:	b2d2      	uxtb	r2, r2
 8003d16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d1c:	1c5a      	adds	r2, r3, #1
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d26:	3b01      	subs	r3, #1
 8003d28:	b29a      	uxth	r2, r3
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d32:	b29b      	uxth	r3, r3
 8003d34:	3b01      	subs	r3, #1
 8003d36:	b29a      	uxth	r2, r3
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003d3c:	e0b8      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d40:	9300      	str	r3, [sp, #0]
 8003d42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d44:	2200      	movs	r2, #0
 8003d46:	4966      	ldr	r1, [pc, #408]	@ (8003ee0 <HAL_I2C_Mem_Read+0x448>)
 8003d48:	68f8      	ldr	r0, [r7, #12]
 8003d4a:	f000 fa57 	bl	80041fc <I2C_WaitOnFlagUntilTimeout>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d001      	beq.n	8003d58 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e0bf      	b.n	8003ed8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	691a      	ldr	r2, [r3, #16]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d72:	b2d2      	uxtb	r2, r2
 8003d74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d7a:	1c5a      	adds	r2, r3, #1
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d84:	3b01      	subs	r3, #1
 8003d86:	b29a      	uxth	r2, r3
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d90:	b29b      	uxth	r3, r3
 8003d92:	3b01      	subs	r3, #1
 8003d94:	b29a      	uxth	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d9c:	9300      	str	r3, [sp, #0]
 8003d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003da0:	2200      	movs	r2, #0
 8003da2:	494f      	ldr	r1, [pc, #316]	@ (8003ee0 <HAL_I2C_Mem_Read+0x448>)
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	f000 fa29 	bl	80041fc <I2C_WaitOnFlagUntilTimeout>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d001      	beq.n	8003db4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e091      	b.n	8003ed8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dc2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	691a      	ldr	r2, [r3, #16]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dce:	b2d2      	uxtb	r2, r2
 8003dd0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd6:	1c5a      	adds	r2, r3, #1
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003de0:	3b01      	subs	r3, #1
 8003de2:	b29a      	uxth	r2, r3
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dec:	b29b      	uxth	r3, r3
 8003dee:	3b01      	subs	r3, #1
 8003df0:	b29a      	uxth	r2, r3
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	691a      	ldr	r2, [r3, #16]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e00:	b2d2      	uxtb	r2, r2
 8003e02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e08:	1c5a      	adds	r2, r3, #1
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e12:	3b01      	subs	r3, #1
 8003e14:	b29a      	uxth	r2, r3
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	3b01      	subs	r3, #1
 8003e22:	b29a      	uxth	r2, r3
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003e28:	e042      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e2c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003e2e:	68f8      	ldr	r0, [r7, #12]
 8003e30:	f000 fb3c 	bl	80044ac <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d001      	beq.n	8003e3e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e04c      	b.n	8003ed8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	691a      	ldr	r2, [r3, #16]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e48:	b2d2      	uxtb	r2, r2
 8003e4a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e50:	1c5a      	adds	r2, r3, #1
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	b29a      	uxth	r2, r3
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e66:	b29b      	uxth	r3, r3
 8003e68:	3b01      	subs	r3, #1
 8003e6a:	b29a      	uxth	r2, r3
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	695b      	ldr	r3, [r3, #20]
 8003e76:	f003 0304 	and.w	r3, r3, #4
 8003e7a:	2b04      	cmp	r3, #4
 8003e7c:	d118      	bne.n	8003eb0 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	691a      	ldr	r2, [r3, #16]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e88:	b2d2      	uxtb	r2, r2
 8003e8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e90:	1c5a      	adds	r2, r3, #1
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e9a:	3b01      	subs	r3, #1
 8003e9c:	b29a      	uxth	r2, r3
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	3b01      	subs	r3, #1
 8003eaa:	b29a      	uxth	r2, r3
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	f47f aec2 	bne.w	8003c3e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2220      	movs	r2, #32
 8003ebe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	e000      	b.n	8003ed8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003ed6:	2302      	movs	r3, #2
  }
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3728      	adds	r7, #40	@ 0x28
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}
 8003ee0:	00010004 	.word	0x00010004

08003ee4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ef2:	b2db      	uxtb	r3, r3
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	370c      	adds	r7, #12
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efe:	4770      	bx	lr

08003f00 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b088      	sub	sp, #32
 8003f04:	af02      	add	r7, sp, #8
 8003f06:	60f8      	str	r0, [r7, #12]
 8003f08:	4608      	mov	r0, r1
 8003f0a:	4611      	mov	r1, r2
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	4603      	mov	r3, r0
 8003f10:	817b      	strh	r3, [r7, #10]
 8003f12:	460b      	mov	r3, r1
 8003f14:	813b      	strh	r3, [r7, #8]
 8003f16:	4613      	mov	r3, r2
 8003f18:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f28:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f2c:	9300      	str	r3, [sp, #0]
 8003f2e:	6a3b      	ldr	r3, [r7, #32]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f36:	68f8      	ldr	r0, [r7, #12]
 8003f38:	f000 f960 	bl	80041fc <I2C_WaitOnFlagUntilTimeout>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d00d      	beq.n	8003f5e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f50:	d103      	bne.n	8003f5a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f58:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	e05f      	b.n	800401e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f5e:	897b      	ldrh	r3, [r7, #10]
 8003f60:	b2db      	uxtb	r3, r3
 8003f62:	461a      	mov	r2, r3
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003f6c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f70:	6a3a      	ldr	r2, [r7, #32]
 8003f72:	492d      	ldr	r1, [pc, #180]	@ (8004028 <I2C_RequestMemoryWrite+0x128>)
 8003f74:	68f8      	ldr	r0, [r7, #12]
 8003f76:	f000 f998 	bl	80042aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d001      	beq.n	8003f84 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e04c      	b.n	800401e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f84:	2300      	movs	r3, #0
 8003f86:	617b      	str	r3, [r7, #20]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	695b      	ldr	r3, [r3, #20]
 8003f8e:	617b      	str	r3, [r7, #20]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	699b      	ldr	r3, [r3, #24]
 8003f96:	617b      	str	r3, [r7, #20]
 8003f98:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f9c:	6a39      	ldr	r1, [r7, #32]
 8003f9e:	68f8      	ldr	r0, [r7, #12]
 8003fa0:	f000 fa02 	bl	80043a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d00d      	beq.n	8003fc6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fae:	2b04      	cmp	r3, #4
 8003fb0:	d107      	bne.n	8003fc2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fc0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e02b      	b.n	800401e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003fc6:	88fb      	ldrh	r3, [r7, #6]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d105      	bne.n	8003fd8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003fcc:	893b      	ldrh	r3, [r7, #8]
 8003fce:	b2da      	uxtb	r2, r3
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	611a      	str	r2, [r3, #16]
 8003fd6:	e021      	b.n	800401c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003fd8:	893b      	ldrh	r3, [r7, #8]
 8003fda:	0a1b      	lsrs	r3, r3, #8
 8003fdc:	b29b      	uxth	r3, r3
 8003fde:	b2da      	uxtb	r2, r3
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fe6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fe8:	6a39      	ldr	r1, [r7, #32]
 8003fea:	68f8      	ldr	r0, [r7, #12]
 8003fec:	f000 f9dc 	bl	80043a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d00d      	beq.n	8004012 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffa:	2b04      	cmp	r3, #4
 8003ffc:	d107      	bne.n	800400e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800400c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e005      	b.n	800401e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004012:	893b      	ldrh	r3, [r7, #8]
 8004014:	b2da      	uxtb	r2, r3
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800401c:	2300      	movs	r3, #0
}
 800401e:	4618      	mov	r0, r3
 8004020:	3718      	adds	r7, #24
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	00010002 	.word	0x00010002

0800402c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b088      	sub	sp, #32
 8004030:	af02      	add	r7, sp, #8
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	4608      	mov	r0, r1
 8004036:	4611      	mov	r1, r2
 8004038:	461a      	mov	r2, r3
 800403a:	4603      	mov	r3, r0
 800403c:	817b      	strh	r3, [r7, #10]
 800403e:	460b      	mov	r3, r1
 8004040:	813b      	strh	r3, [r7, #8]
 8004042:	4613      	mov	r3, r2
 8004044:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004054:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004064:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004068:	9300      	str	r3, [sp, #0]
 800406a:	6a3b      	ldr	r3, [r7, #32]
 800406c:	2200      	movs	r2, #0
 800406e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004072:	68f8      	ldr	r0, [r7, #12]
 8004074:	f000 f8c2 	bl	80041fc <I2C_WaitOnFlagUntilTimeout>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d00d      	beq.n	800409a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004088:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800408c:	d103      	bne.n	8004096 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004094:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e0aa      	b.n	80041f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800409a:	897b      	ldrh	r3, [r7, #10]
 800409c:	b2db      	uxtb	r3, r3
 800409e:	461a      	mov	r2, r3
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80040a8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ac:	6a3a      	ldr	r2, [r7, #32]
 80040ae:	4952      	ldr	r1, [pc, #328]	@ (80041f8 <I2C_RequestMemoryRead+0x1cc>)
 80040b0:	68f8      	ldr	r0, [r7, #12]
 80040b2:	f000 f8fa 	bl	80042aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040b6:	4603      	mov	r3, r0
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d001      	beq.n	80040c0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	e097      	b.n	80041f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040c0:	2300      	movs	r3, #0
 80040c2:	617b      	str	r3, [r7, #20]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	695b      	ldr	r3, [r3, #20]
 80040ca:	617b      	str	r3, [r7, #20]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	699b      	ldr	r3, [r3, #24]
 80040d2:	617b      	str	r3, [r7, #20]
 80040d4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040d8:	6a39      	ldr	r1, [r7, #32]
 80040da:	68f8      	ldr	r0, [r7, #12]
 80040dc:	f000 f964 	bl	80043a8 <I2C_WaitOnTXEFlagUntilTimeout>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d00d      	beq.n	8004102 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ea:	2b04      	cmp	r3, #4
 80040ec:	d107      	bne.n	80040fe <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040fc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e076      	b.n	80041f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004102:	88fb      	ldrh	r3, [r7, #6]
 8004104:	2b01      	cmp	r3, #1
 8004106:	d105      	bne.n	8004114 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004108:	893b      	ldrh	r3, [r7, #8]
 800410a:	b2da      	uxtb	r2, r3
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	611a      	str	r2, [r3, #16]
 8004112:	e021      	b.n	8004158 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004114:	893b      	ldrh	r3, [r7, #8]
 8004116:	0a1b      	lsrs	r3, r3, #8
 8004118:	b29b      	uxth	r3, r3
 800411a:	b2da      	uxtb	r2, r3
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004122:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004124:	6a39      	ldr	r1, [r7, #32]
 8004126:	68f8      	ldr	r0, [r7, #12]
 8004128:	f000 f93e 	bl	80043a8 <I2C_WaitOnTXEFlagUntilTimeout>
 800412c:	4603      	mov	r3, r0
 800412e:	2b00      	cmp	r3, #0
 8004130:	d00d      	beq.n	800414e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004136:	2b04      	cmp	r3, #4
 8004138:	d107      	bne.n	800414a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004148:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e050      	b.n	80041f0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800414e:	893b      	ldrh	r3, [r7, #8]
 8004150:	b2da      	uxtb	r2, r3
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004158:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800415a:	6a39      	ldr	r1, [r7, #32]
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f000 f923 	bl	80043a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00d      	beq.n	8004184 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800416c:	2b04      	cmp	r3, #4
 800416e:	d107      	bne.n	8004180 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800417e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e035      	b.n	80041f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004192:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004196:	9300      	str	r3, [sp, #0]
 8004198:	6a3b      	ldr	r3, [r7, #32]
 800419a:	2200      	movs	r2, #0
 800419c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80041a0:	68f8      	ldr	r0, [r7, #12]
 80041a2:	f000 f82b 	bl	80041fc <I2C_WaitOnFlagUntilTimeout>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d00d      	beq.n	80041c8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041ba:	d103      	bne.n	80041c4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041c2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	e013      	b.n	80041f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80041c8:	897b      	ldrh	r3, [r7, #10]
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	f043 0301 	orr.w	r3, r3, #1
 80041d0:	b2da      	uxtb	r2, r3
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041da:	6a3a      	ldr	r2, [r7, #32]
 80041dc:	4906      	ldr	r1, [pc, #24]	@ (80041f8 <I2C_RequestMemoryRead+0x1cc>)
 80041de:	68f8      	ldr	r0, [r7, #12]
 80041e0:	f000 f863 	bl	80042aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041e4:	4603      	mov	r3, r0
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d001      	beq.n	80041ee <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	e000      	b.n	80041f0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80041ee:	2300      	movs	r3, #0
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	3718      	adds	r7, #24
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	00010002 	.word	0x00010002

080041fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	60f8      	str	r0, [r7, #12]
 8004204:	60b9      	str	r1, [r7, #8]
 8004206:	603b      	str	r3, [r7, #0]
 8004208:	4613      	mov	r3, r2
 800420a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800420c:	e025      	b.n	800425a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004214:	d021      	beq.n	800425a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004216:	f7fe f9f5 	bl	8002604 <HAL_GetTick>
 800421a:	4602      	mov	r2, r0
 800421c:	69bb      	ldr	r3, [r7, #24]
 800421e:	1ad3      	subs	r3, r2, r3
 8004220:	683a      	ldr	r2, [r7, #0]
 8004222:	429a      	cmp	r2, r3
 8004224:	d302      	bcc.n	800422c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d116      	bne.n	800425a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2200      	movs	r2, #0
 8004230:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2220      	movs	r2, #32
 8004236:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2200      	movs	r2, #0
 800423e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004246:	f043 0220 	orr.w	r2, r3, #32
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2200      	movs	r2, #0
 8004252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e023      	b.n	80042a2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	0c1b      	lsrs	r3, r3, #16
 800425e:	b2db      	uxtb	r3, r3
 8004260:	2b01      	cmp	r3, #1
 8004262:	d10d      	bne.n	8004280 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	695b      	ldr	r3, [r3, #20]
 800426a:	43da      	mvns	r2, r3
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	4013      	ands	r3, r2
 8004270:	b29b      	uxth	r3, r3
 8004272:	2b00      	cmp	r3, #0
 8004274:	bf0c      	ite	eq
 8004276:	2301      	moveq	r3, #1
 8004278:	2300      	movne	r3, #0
 800427a:	b2db      	uxtb	r3, r3
 800427c:	461a      	mov	r2, r3
 800427e:	e00c      	b.n	800429a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	699b      	ldr	r3, [r3, #24]
 8004286:	43da      	mvns	r2, r3
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	4013      	ands	r3, r2
 800428c:	b29b      	uxth	r3, r3
 800428e:	2b00      	cmp	r3, #0
 8004290:	bf0c      	ite	eq
 8004292:	2301      	moveq	r3, #1
 8004294:	2300      	movne	r3, #0
 8004296:	b2db      	uxtb	r3, r3
 8004298:	461a      	mov	r2, r3
 800429a:	79fb      	ldrb	r3, [r7, #7]
 800429c:	429a      	cmp	r2, r3
 800429e:	d0b6      	beq.n	800420e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3710      	adds	r7, #16
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80042aa:	b580      	push	{r7, lr}
 80042ac:	b084      	sub	sp, #16
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	60f8      	str	r0, [r7, #12]
 80042b2:	60b9      	str	r1, [r7, #8]
 80042b4:	607a      	str	r2, [r7, #4]
 80042b6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042b8:	e051      	b.n	800435e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	695b      	ldr	r3, [r3, #20]
 80042c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042c8:	d123      	bne.n	8004312 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042d8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80042e2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2200      	movs	r2, #0
 80042e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2220      	movs	r2, #32
 80042ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042fe:	f043 0204 	orr.w	r2, r3, #4
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800430e:	2301      	movs	r3, #1
 8004310:	e046      	b.n	80043a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004318:	d021      	beq.n	800435e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800431a:	f7fe f973 	bl	8002604 <HAL_GetTick>
 800431e:	4602      	mov	r2, r0
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	1ad3      	subs	r3, r2, r3
 8004324:	687a      	ldr	r2, [r7, #4]
 8004326:	429a      	cmp	r2, r3
 8004328:	d302      	bcc.n	8004330 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d116      	bne.n	800435e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2200      	movs	r2, #0
 8004334:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2220      	movs	r2, #32
 800433a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2200      	movs	r2, #0
 8004342:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800434a:	f043 0220 	orr.w	r2, r3, #32
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2200      	movs	r2, #0
 8004356:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e020      	b.n	80043a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	0c1b      	lsrs	r3, r3, #16
 8004362:	b2db      	uxtb	r3, r3
 8004364:	2b01      	cmp	r3, #1
 8004366:	d10c      	bne.n	8004382 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	695b      	ldr	r3, [r3, #20]
 800436e:	43da      	mvns	r2, r3
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	4013      	ands	r3, r2
 8004374:	b29b      	uxth	r3, r3
 8004376:	2b00      	cmp	r3, #0
 8004378:	bf14      	ite	ne
 800437a:	2301      	movne	r3, #1
 800437c:	2300      	moveq	r3, #0
 800437e:	b2db      	uxtb	r3, r3
 8004380:	e00b      	b.n	800439a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	699b      	ldr	r3, [r3, #24]
 8004388:	43da      	mvns	r2, r3
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	4013      	ands	r3, r2
 800438e:	b29b      	uxth	r3, r3
 8004390:	2b00      	cmp	r3, #0
 8004392:	bf14      	ite	ne
 8004394:	2301      	movne	r3, #1
 8004396:	2300      	moveq	r3, #0
 8004398:	b2db      	uxtb	r3, r3
 800439a:	2b00      	cmp	r3, #0
 800439c:	d18d      	bne.n	80042ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800439e:	2300      	movs	r3, #0
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3710      	adds	r7, #16
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}

080043a8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b084      	sub	sp, #16
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043b4:	e02d      	b.n	8004412 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043b6:	68f8      	ldr	r0, [r7, #12]
 80043b8:	f000 f8ce 	bl	8004558 <I2C_IsAcknowledgeFailed>
 80043bc:	4603      	mov	r3, r0
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d001      	beq.n	80043c6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e02d      	b.n	8004422 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043cc:	d021      	beq.n	8004412 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043ce:	f7fe f919 	bl	8002604 <HAL_GetTick>
 80043d2:	4602      	mov	r2, r0
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	68ba      	ldr	r2, [r7, #8]
 80043da:	429a      	cmp	r2, r3
 80043dc:	d302      	bcc.n	80043e4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d116      	bne.n	8004412 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2200      	movs	r2, #0
 80043e8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2220      	movs	r2, #32
 80043ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2200      	movs	r2, #0
 80043f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fe:	f043 0220 	orr.w	r2, r3, #32
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2200      	movs	r2, #0
 800440a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	e007      	b.n	8004422 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	695b      	ldr	r3, [r3, #20]
 8004418:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800441c:	2b80      	cmp	r3, #128	@ 0x80
 800441e:	d1ca      	bne.n	80043b6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004420:	2300      	movs	r3, #0
}
 8004422:	4618      	mov	r0, r3
 8004424:	3710      	adds	r7, #16
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}

0800442a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800442a:	b580      	push	{r7, lr}
 800442c:	b084      	sub	sp, #16
 800442e:	af00      	add	r7, sp, #0
 8004430:	60f8      	str	r0, [r7, #12]
 8004432:	60b9      	str	r1, [r7, #8]
 8004434:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004436:	e02d      	b.n	8004494 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004438:	68f8      	ldr	r0, [r7, #12]
 800443a:	f000 f88d 	bl	8004558 <I2C_IsAcknowledgeFailed>
 800443e:	4603      	mov	r3, r0
 8004440:	2b00      	cmp	r3, #0
 8004442:	d001      	beq.n	8004448 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e02d      	b.n	80044a4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800444e:	d021      	beq.n	8004494 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004450:	f7fe f8d8 	bl	8002604 <HAL_GetTick>
 8004454:	4602      	mov	r2, r0
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	1ad3      	subs	r3, r2, r3
 800445a:	68ba      	ldr	r2, [r7, #8]
 800445c:	429a      	cmp	r2, r3
 800445e:	d302      	bcc.n	8004466 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d116      	bne.n	8004494 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2200      	movs	r2, #0
 800446a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2220      	movs	r2, #32
 8004470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2200      	movs	r2, #0
 8004478:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004480:	f043 0220 	orr.w	r2, r3, #32
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2200      	movs	r2, #0
 800448c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	e007      	b.n	80044a4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	695b      	ldr	r3, [r3, #20]
 800449a:	f003 0304 	and.w	r3, r3, #4
 800449e:	2b04      	cmp	r3, #4
 80044a0:	d1ca      	bne.n	8004438 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80044a2:	2300      	movs	r3, #0
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3710      	adds	r7, #16
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	60f8      	str	r0, [r7, #12]
 80044b4:	60b9      	str	r1, [r7, #8]
 80044b6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80044b8:	e042      	b.n	8004540 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	695b      	ldr	r3, [r3, #20]
 80044c0:	f003 0310 	and.w	r3, r3, #16
 80044c4:	2b10      	cmp	r3, #16
 80044c6:	d119      	bne.n	80044fc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f06f 0210 	mvn.w	r2, #16
 80044d0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2200      	movs	r2, #0
 80044d6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2220      	movs	r2, #32
 80044dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2200      	movs	r2, #0
 80044e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	e029      	b.n	8004550 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044fc:	f7fe f882 	bl	8002604 <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	68ba      	ldr	r2, [r7, #8]
 8004508:	429a      	cmp	r2, r3
 800450a:	d302      	bcc.n	8004512 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d116      	bne.n	8004540 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2200      	movs	r2, #0
 8004516:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2220      	movs	r2, #32
 800451c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2200      	movs	r2, #0
 8004524:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452c:	f043 0220 	orr.w	r2, r3, #32
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2200      	movs	r2, #0
 8004538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	e007      	b.n	8004550 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	695b      	ldr	r3, [r3, #20]
 8004546:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800454a:	2b40      	cmp	r3, #64	@ 0x40
 800454c:	d1b5      	bne.n	80044ba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800454e:	2300      	movs	r3, #0
}
 8004550:	4618      	mov	r0, r3
 8004552:	3710      	adds	r7, #16
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}

08004558 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004558:	b480      	push	{r7}
 800455a:	b083      	sub	sp, #12
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	695b      	ldr	r3, [r3, #20]
 8004566:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800456a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800456e:	d11b      	bne.n	80045a8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004578:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2200      	movs	r2, #0
 800457e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2220      	movs	r2, #32
 8004584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004594:	f043 0204 	orr.w	r2, r3, #4
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2200      	movs	r2, #0
 80045a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e000      	b.n	80045aa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80045a8:	2300      	movs	r3, #0
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	370c      	adds	r7, #12
 80045ae:	46bd      	mov	sp, r7
 80045b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b4:	4770      	bx	lr
	...

080045b8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b088      	sub	sp, #32
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d101      	bne.n	80045ca <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	e128      	b.n	800481c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d109      	bne.n	80045ea <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4a90      	ldr	r2, [pc, #576]	@ (8004824 <HAL_I2S_Init+0x26c>)
 80045e2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f7fc ff73 	bl	80014d0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2202      	movs	r2, #2
 80045ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	69db      	ldr	r3, [r3, #28]
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	6812      	ldr	r2, [r2, #0]
 80045fc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004600:	f023 030f 	bic.w	r3, r3, #15
 8004604:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	2202      	movs	r2, #2
 800460c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	695b      	ldr	r3, [r3, #20]
 8004612:	2b02      	cmp	r3, #2
 8004614:	d060      	beq.n	80046d8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	68db      	ldr	r3, [r3, #12]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d102      	bne.n	8004624 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800461e:	2310      	movs	r3, #16
 8004620:	617b      	str	r3, [r7, #20]
 8004622:	e001      	b.n	8004628 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004624:	2320      	movs	r3, #32
 8004626:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	2b20      	cmp	r3, #32
 800462e:	d802      	bhi.n	8004636 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	005b      	lsls	r3, r3, #1
 8004634:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004636:	2001      	movs	r0, #1
 8004638:	f002 fd5a 	bl	80070f0 <HAL_RCCEx_GetPeriphCLKFreq>
 800463c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	691b      	ldr	r3, [r3, #16]
 8004642:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004646:	d125      	bne.n	8004694 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	68db      	ldr	r3, [r3, #12]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d010      	beq.n	8004672 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	68fa      	ldr	r2, [r7, #12]
 8004656:	fbb2 f2f3 	udiv	r2, r2, r3
 800465a:	4613      	mov	r3, r2
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	4413      	add	r3, r2
 8004660:	005b      	lsls	r3, r3, #1
 8004662:	461a      	mov	r2, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	695b      	ldr	r3, [r3, #20]
 8004668:	fbb2 f3f3 	udiv	r3, r2, r3
 800466c:	3305      	adds	r3, #5
 800466e:	613b      	str	r3, [r7, #16]
 8004670:	e01f      	b.n	80046b2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	00db      	lsls	r3, r3, #3
 8004676:	68fa      	ldr	r2, [r7, #12]
 8004678:	fbb2 f2f3 	udiv	r2, r2, r3
 800467c:	4613      	mov	r3, r2
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	4413      	add	r3, r2
 8004682:	005b      	lsls	r3, r3, #1
 8004684:	461a      	mov	r2, r3
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	695b      	ldr	r3, [r3, #20]
 800468a:	fbb2 f3f3 	udiv	r3, r2, r3
 800468e:	3305      	adds	r3, #5
 8004690:	613b      	str	r3, [r7, #16]
 8004692:	e00e      	b.n	80046b2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004694:	68fa      	ldr	r2, [r7, #12]
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	fbb2 f2f3 	udiv	r2, r2, r3
 800469c:	4613      	mov	r3, r2
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	4413      	add	r3, r2
 80046a2:	005b      	lsls	r3, r3, #1
 80046a4:	461a      	mov	r2, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	695b      	ldr	r3, [r3, #20]
 80046aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80046ae:	3305      	adds	r3, #5
 80046b0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	4a5c      	ldr	r2, [pc, #368]	@ (8004828 <HAL_I2S_Init+0x270>)
 80046b6:	fba2 2303 	umull	r2, r3, r2, r3
 80046ba:	08db      	lsrs	r3, r3, #3
 80046bc:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	f003 0301 	and.w	r3, r3, #1
 80046c4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80046c6:	693a      	ldr	r2, [r7, #16]
 80046c8:	69bb      	ldr	r3, [r7, #24]
 80046ca:	1ad3      	subs	r3, r2, r3
 80046cc:	085b      	lsrs	r3, r3, #1
 80046ce:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	021b      	lsls	r3, r3, #8
 80046d4:	61bb      	str	r3, [r7, #24]
 80046d6:	e003      	b.n	80046e0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80046d8:	2302      	movs	r3, #2
 80046da:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80046dc:	2300      	movs	r3, #0
 80046de:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d902      	bls.n	80046ec <HAL_I2S_Init+0x134>
 80046e6:	69fb      	ldr	r3, [r7, #28]
 80046e8:	2bff      	cmp	r3, #255	@ 0xff
 80046ea:	d907      	bls.n	80046fc <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f0:	f043 0210 	orr.w	r2, r3, #16
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	e08f      	b.n	800481c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	691a      	ldr	r2, [r3, #16]
 8004700:	69bb      	ldr	r3, [r7, #24]
 8004702:	ea42 0103 	orr.w	r1, r2, r3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	69fa      	ldr	r2, [r7, #28]
 800470c:	430a      	orrs	r2, r1
 800470e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	69db      	ldr	r3, [r3, #28]
 8004716:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800471a:	f023 030f 	bic.w	r3, r3, #15
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	6851      	ldr	r1, [r2, #4]
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	6892      	ldr	r2, [r2, #8]
 8004726:	4311      	orrs	r1, r2
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	68d2      	ldr	r2, [r2, #12]
 800472c:	4311      	orrs	r1, r2
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	6992      	ldr	r2, [r2, #24]
 8004732:	430a      	orrs	r2, r1
 8004734:	431a      	orrs	r2, r3
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800473e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6a1b      	ldr	r3, [r3, #32]
 8004744:	2b01      	cmp	r3, #1
 8004746:	d161      	bne.n	800480c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	4a38      	ldr	r2, [pc, #224]	@ (800482c <HAL_I2S_Init+0x274>)
 800474c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a37      	ldr	r2, [pc, #220]	@ (8004830 <HAL_I2S_Init+0x278>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d101      	bne.n	800475c <HAL_I2S_Init+0x1a4>
 8004758:	4b36      	ldr	r3, [pc, #216]	@ (8004834 <HAL_I2S_Init+0x27c>)
 800475a:	e001      	b.n	8004760 <HAL_I2S_Init+0x1a8>
 800475c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004760:	69db      	ldr	r3, [r3, #28]
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	6812      	ldr	r2, [r2, #0]
 8004766:	4932      	ldr	r1, [pc, #200]	@ (8004830 <HAL_I2S_Init+0x278>)
 8004768:	428a      	cmp	r2, r1
 800476a:	d101      	bne.n	8004770 <HAL_I2S_Init+0x1b8>
 800476c:	4a31      	ldr	r2, [pc, #196]	@ (8004834 <HAL_I2S_Init+0x27c>)
 800476e:	e001      	b.n	8004774 <HAL_I2S_Init+0x1bc>
 8004770:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004774:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004778:	f023 030f 	bic.w	r3, r3, #15
 800477c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a2b      	ldr	r2, [pc, #172]	@ (8004830 <HAL_I2S_Init+0x278>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d101      	bne.n	800478c <HAL_I2S_Init+0x1d4>
 8004788:	4b2a      	ldr	r3, [pc, #168]	@ (8004834 <HAL_I2S_Init+0x27c>)
 800478a:	e001      	b.n	8004790 <HAL_I2S_Init+0x1d8>
 800478c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004790:	2202      	movs	r2, #2
 8004792:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a25      	ldr	r2, [pc, #148]	@ (8004830 <HAL_I2S_Init+0x278>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d101      	bne.n	80047a2 <HAL_I2S_Init+0x1ea>
 800479e:	4b25      	ldr	r3, [pc, #148]	@ (8004834 <HAL_I2S_Init+0x27c>)
 80047a0:	e001      	b.n	80047a6 <HAL_I2S_Init+0x1ee>
 80047a2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80047a6:	69db      	ldr	r3, [r3, #28]
 80047a8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047b2:	d003      	beq.n	80047bc <HAL_I2S_Init+0x204>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d103      	bne.n	80047c4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80047bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80047c0:	613b      	str	r3, [r7, #16]
 80047c2:	e001      	b.n	80047c8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80047c4:	2300      	movs	r3, #0
 80047c6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80047d2:	4313      	orrs	r3, r2
 80047d4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	68db      	ldr	r3, [r3, #12]
 80047da:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80047dc:	4313      	orrs	r3, r2
 80047de:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	699b      	ldr	r3, [r3, #24]
 80047e4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80047e6:	4313      	orrs	r3, r2
 80047e8:	b29a      	uxth	r2, r3
 80047ea:	897b      	ldrh	r3, [r7, #10]
 80047ec:	4313      	orrs	r3, r2
 80047ee:	b29b      	uxth	r3, r3
 80047f0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80047f4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a0d      	ldr	r2, [pc, #52]	@ (8004830 <HAL_I2S_Init+0x278>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d101      	bne.n	8004804 <HAL_I2S_Init+0x24c>
 8004800:	4b0c      	ldr	r3, [pc, #48]	@ (8004834 <HAL_I2S_Init+0x27c>)
 8004802:	e001      	b.n	8004808 <HAL_I2S_Init+0x250>
 8004804:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004808:	897a      	ldrh	r2, [r7, #10]
 800480a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2201      	movs	r2, #1
 8004816:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 800481a:	2300      	movs	r3, #0
}
 800481c:	4618      	mov	r0, r3
 800481e:	3720      	adds	r7, #32
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}
 8004824:	08004b09 	.word	0x08004b09
 8004828:	cccccccd 	.word	0xcccccccd
 800482c:	08004c1d 	.word	0x08004c1d
 8004830:	40003800 	.word	0x40003800
 8004834:	40003400 	.word	0x40003400

08004838 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b086      	sub	sp, #24
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	60b9      	str	r1, [r7, #8]
 8004842:	4613      	mov	r3, r2
 8004844:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d002      	beq.n	8004852 <HAL_I2S_Transmit_DMA+0x1a>
 800484c:	88fb      	ldrh	r3, [r7, #6]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d101      	bne.n	8004856 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e08e      	b.n	8004974 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800485c:	b2db      	uxtb	r3, r3
 800485e:	2b01      	cmp	r3, #1
 8004860:	d101      	bne.n	8004866 <HAL_I2S_Transmit_DMA+0x2e>
 8004862:	2302      	movs	r3, #2
 8004864:	e086      	b.n	8004974 <HAL_I2S_Transmit_DMA+0x13c>
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2201      	movs	r2, #1
 800486a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004874:	b2db      	uxtb	r3, r3
 8004876:	2b01      	cmp	r3, #1
 8004878:	d005      	beq.n	8004886 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2200      	movs	r2, #0
 800487e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_BUSY;
 8004882:	2302      	movs	r3, #2
 8004884:	e076      	b.n	8004974 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2203      	movs	r2, #3
 800488a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2200      	movs	r2, #0
 8004892:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	68ba      	ldr	r2, [r7, #8]
 8004898:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	69db      	ldr	r3, [r3, #28]
 80048a0:	f003 0307 	and.w	r3, r3, #7
 80048a4:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	2b03      	cmp	r3, #3
 80048aa:	d002      	beq.n	80048b2 <HAL_I2S_Transmit_DMA+0x7a>
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	2b05      	cmp	r3, #5
 80048b0:	d10a      	bne.n	80048c8 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 80048b2:	88fb      	ldrh	r3, [r7, #6]
 80048b4:	005b      	lsls	r3, r3, #1
 80048b6:	b29a      	uxth	r2, r3
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 80048bc:	88fb      	ldrh	r3, [r7, #6]
 80048be:	005b      	lsls	r3, r3, #1
 80048c0:	b29a      	uxth	r2, r3
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80048c6:	e005      	b.n	80048d4 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	88fa      	ldrh	r2, [r7, #6]
 80048cc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	88fa      	ldrh	r2, [r7, #6]
 80048d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048d8:	4a28      	ldr	r2, [pc, #160]	@ (800497c <HAL_I2S_Transmit_DMA+0x144>)
 80048da:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048e0:	4a27      	ldr	r2, [pc, #156]	@ (8004980 <HAL_I2S_Transmit_DMA+0x148>)
 80048e2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048e8:	4a26      	ldr	r2, [pc, #152]	@ (8004984 <HAL_I2S_Transmit_DMA+0x14c>)
 80048ea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80048f4:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80048fc:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004902:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004904:	f7fe f8cc 	bl	8002aa0 <HAL_DMA_Start_IT>
 8004908:	4603      	mov	r3, r0
 800490a:	2b00      	cmp	r3, #0
 800490c:	d00f      	beq.n	800492e <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004912:	f043 0208 	orr.w	r2, r3, #8
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2201      	movs	r2, #1
 800491e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2200      	movs	r2, #0
 8004926:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e022      	b.n	8004974 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	69db      	ldr	r3, [r3, #28]
 8004934:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004938:	2b00      	cmp	r3, #0
 800493a:	d107      	bne.n	800494c <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	69da      	ldr	r2, [r3, #28]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800494a:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	f003 0302 	and.w	r3, r3, #2
 8004956:	2b00      	cmp	r3, #0
 8004958:	d107      	bne.n	800496a <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	685a      	ldr	r2, [r3, #4]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f042 0202 	orr.w	r2, r2, #2
 8004968:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2200      	movs	r2, #0
 800496e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  return HAL_OK;
 8004972:	2300      	movs	r3, #0
}
 8004974:	4618      	mov	r0, r3
 8004976:	3718      	adds	r7, #24
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}
 800497c:	080049e7 	.word	0x080049e7
 8004980:	080049a5 	.word	0x080049a5
 8004984:	08004a03 	.word	0x08004a03

08004988 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 8004988:	b480      	push	{r7}
 800498a:	b083      	sub	sp, #12
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004996:	b2db      	uxtb	r3, r3
}
 8004998:	4618      	mov	r0, r3
 800499a:	370c      	adds	r7, #12
 800499c:	46bd      	mov	sp, r7
 800499e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a2:	4770      	bx	lr

080049a4 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b084      	sub	sp, #16
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b0:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	69db      	ldr	r3, [r3, #28]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d10e      	bne.n	80049d8 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	685a      	ldr	r2, [r3, #4]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f022 0202 	bic.w	r2, r2, #2
 80049c8:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2200      	movs	r2, #0
 80049ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80049d8:	68f8      	ldr	r0, [r7, #12]
 80049da:	f7fd fbf7 	bl	80021cc <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80049de:	bf00      	nop
 80049e0:	3710      	adds	r7, #16
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}

080049e6 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80049e6:	b580      	push	{r7, lr}
 80049e8:	b084      	sub	sp, #16
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049f2:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80049f4:	68f8      	ldr	r0, [r7, #12]
 80049f6:	f7fd fbfb 	bl	80021f0 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80049fa:	bf00      	nop
 80049fc:	3710      	adds	r7, #16
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}

08004a02 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8004a02:	b580      	push	{r7, lr}
 8004a04:	b084      	sub	sp, #16
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a0e:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	685a      	ldr	r2, [r3, #4]
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f022 0203 	bic.w	r2, r2, #3
 8004a1e:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2200      	movs	r2, #0
 8004a24:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a38:	f043 0208 	orr.w	r2, r3, #8
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8004a40:	68f8      	ldr	r0, [r7, #12]
 8004a42:	f7fd fd5f 	bl	8002504 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004a46:	bf00      	nop
 8004a48:	3710      	adds	r7, #16
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}

08004a4e <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004a4e:	b580      	push	{r7, lr}
 8004a50:	b082      	sub	sp, #8
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a5a:	881a      	ldrh	r2, [r3, #0]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a66:	1c9a      	adds	r2, r3, #2
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a70:	b29b      	uxth	r3, r3
 8004a72:	3b01      	subs	r3, #1
 8004a74:	b29a      	uxth	r2, r3
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d10e      	bne.n	8004aa2 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	685a      	ldr	r2, [r3, #4]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004a92:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2201      	movs	r2, #1
 8004a98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004a9c:	6878      	ldr	r0, [r7, #4]
 8004a9e:	f7fd fb95 	bl	80021cc <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004aa2:	bf00      	nop
 8004aa4:	3708      	adds	r7, #8
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}

08004aaa <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004aaa:	b580      	push	{r7, lr}
 8004aac:	b082      	sub	sp, #8
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	68da      	ldr	r2, [r3, #12]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004abc:	b292      	uxth	r2, r2
 8004abe:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac4:	1c9a      	adds	r2, r3, #2
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	3b01      	subs	r3, #1
 8004ad2:	b29a      	uxth	r2, r3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d10e      	bne.n	8004b00 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	685a      	ldr	r2, [r3, #4]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004af0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2201      	movs	r2, #1
 8004af6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f7fd fcea 	bl	80024d4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004b00:	bf00      	nop
 8004b02:	3708      	adds	r7, #8
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}

08004b08 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b086      	sub	sp, #24
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	2b04      	cmp	r3, #4
 8004b22:	d13a      	bne.n	8004b9a <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	f003 0301 	and.w	r3, r3, #1
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d109      	bne.n	8004b42 <I2S_IRQHandler+0x3a>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b38:	2b40      	cmp	r3, #64	@ 0x40
 8004b3a:	d102      	bne.n	8004b42 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f7ff ffb4 	bl	8004aaa <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b48:	2b40      	cmp	r3, #64	@ 0x40
 8004b4a:	d126      	bne.n	8004b9a <I2S_IRQHandler+0x92>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	f003 0320 	and.w	r3, r3, #32
 8004b56:	2b20      	cmp	r3, #32
 8004b58:	d11f      	bne.n	8004b9a <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	685a      	ldr	r2, [r3, #4]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004b68:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	613b      	str	r3, [r7, #16]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	68db      	ldr	r3, [r3, #12]
 8004b74:	613b      	str	r3, [r7, #16]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	613b      	str	r3, [r7, #16]
 8004b7e:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2201      	movs	r2, #1
 8004b84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b8c:	f043 0202 	orr.w	r2, r3, #2
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004b94:	6878      	ldr	r0, [r7, #4]
 8004b96:	f7fd fcb5 	bl	8002504 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	2b03      	cmp	r3, #3
 8004ba4:	d136      	bne.n	8004c14 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	f003 0302 	and.w	r3, r3, #2
 8004bac:	2b02      	cmp	r3, #2
 8004bae:	d109      	bne.n	8004bc4 <I2S_IRQHandler+0xbc>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bba:	2b80      	cmp	r3, #128	@ 0x80
 8004bbc:	d102      	bne.n	8004bc4 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f7ff ff45 	bl	8004a4e <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	f003 0308 	and.w	r3, r3, #8
 8004bca:	2b08      	cmp	r3, #8
 8004bcc:	d122      	bne.n	8004c14 <I2S_IRQHandler+0x10c>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	f003 0320 	and.w	r3, r3, #32
 8004bd8:	2b20      	cmp	r3, #32
 8004bda:	d11b      	bne.n	8004c14 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	685a      	ldr	r2, [r3, #4]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004bea:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004bec:	2300      	movs	r3, #0
 8004bee:	60fb      	str	r3, [r7, #12]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	60fb      	str	r3, [r7, #12]
 8004bf8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c06:	f043 0204 	orr.w	r2, r3, #4
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	f7fd fc78 	bl	8002504 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004c14:	bf00      	nop
 8004c16:	3718      	adds	r7, #24
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}

08004c1c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b088      	sub	sp, #32
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a92      	ldr	r2, [pc, #584]	@ (8004e7c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d101      	bne.n	8004c3a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004c36:	4b92      	ldr	r3, [pc, #584]	@ (8004e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004c38:	e001      	b.n	8004c3e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004c3a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a8b      	ldr	r2, [pc, #556]	@ (8004e7c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d101      	bne.n	8004c58 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004c54:	4b8a      	ldr	r3, [pc, #552]	@ (8004e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004c56:	e001      	b.n	8004c5c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004c58:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c68:	d004      	beq.n	8004c74 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	f040 8099 	bne.w	8004da6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004c74:	69fb      	ldr	r3, [r7, #28]
 8004c76:	f003 0302 	and.w	r3, r3, #2
 8004c7a:	2b02      	cmp	r3, #2
 8004c7c:	d107      	bne.n	8004c8e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d002      	beq.n	8004c8e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004c88:	6878      	ldr	r0, [r7, #4]
 8004c8a:	f000 f925 	bl	8004ed8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004c8e:	69bb      	ldr	r3, [r7, #24]
 8004c90:	f003 0301 	and.w	r3, r3, #1
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d107      	bne.n	8004ca8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d002      	beq.n	8004ca8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f000 f9c8 	bl	8005038 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004ca8:	69bb      	ldr	r3, [r7, #24]
 8004caa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cae:	2b40      	cmp	r3, #64	@ 0x40
 8004cb0:	d13a      	bne.n	8004d28 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	f003 0320 	and.w	r3, r3, #32
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d035      	beq.n	8004d28 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a6e      	ldr	r2, [pc, #440]	@ (8004e7c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d101      	bne.n	8004cca <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004cc6:	4b6e      	ldr	r3, [pc, #440]	@ (8004e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004cc8:	e001      	b.n	8004cce <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004cca:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004cce:	685a      	ldr	r2, [r3, #4]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4969      	ldr	r1, [pc, #420]	@ (8004e7c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004cd6:	428b      	cmp	r3, r1
 8004cd8:	d101      	bne.n	8004cde <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004cda:	4b69      	ldr	r3, [pc, #420]	@ (8004e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004cdc:	e001      	b.n	8004ce2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004cde:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004ce2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004ce6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	685a      	ldr	r2, [r3, #4]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004cf6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	60fb      	str	r3, [r7, #12]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	60fb      	str	r3, [r7, #12]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	60fb      	str	r3, [r7, #12]
 8004d0c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2201      	movs	r2, #1
 8004d12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d1a:	f043 0202 	orr.w	r2, r3, #2
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f7fd fbee 	bl	8002504 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	f003 0308 	and.w	r3, r3, #8
 8004d2e:	2b08      	cmp	r3, #8
 8004d30:	f040 80c3 	bne.w	8004eba <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	f003 0320 	and.w	r3, r3, #32
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	f000 80bd 	beq.w	8004eba <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	685a      	ldr	r2, [r3, #4]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004d4e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a49      	ldr	r2, [pc, #292]	@ (8004e7c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d101      	bne.n	8004d5e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004d5a:	4b49      	ldr	r3, [pc, #292]	@ (8004e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004d5c:	e001      	b.n	8004d62 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004d5e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d62:	685a      	ldr	r2, [r3, #4]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4944      	ldr	r1, [pc, #272]	@ (8004e7c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004d6a:	428b      	cmp	r3, r1
 8004d6c:	d101      	bne.n	8004d72 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004d6e:	4b44      	ldr	r3, [pc, #272]	@ (8004e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004d70:	e001      	b.n	8004d76 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004d72:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d76:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004d7a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	60bb      	str	r3, [r7, #8]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	60bb      	str	r3, [r7, #8]
 8004d88:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d96:	f043 0204 	orr.w	r2, r3, #4
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f7fd fbb0 	bl	8002504 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004da4:	e089      	b.n	8004eba <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004da6:	69bb      	ldr	r3, [r7, #24]
 8004da8:	f003 0302 	and.w	r3, r3, #2
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d107      	bne.n	8004dc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d002      	beq.n	8004dc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f000 f8be 	bl	8004f3c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004dc0:	69fb      	ldr	r3, [r7, #28]
 8004dc2:	f003 0301 	and.w	r3, r3, #1
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d107      	bne.n	8004dda <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d002      	beq.n	8004dda <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	f000 f8fd 	bl	8004fd4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004de0:	2b40      	cmp	r3, #64	@ 0x40
 8004de2:	d12f      	bne.n	8004e44 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	f003 0320 	and.w	r3, r3, #32
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d02a      	beq.n	8004e44 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	685a      	ldr	r2, [r3, #4]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004dfc:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a1e      	ldr	r2, [pc, #120]	@ (8004e7c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d101      	bne.n	8004e0c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004e08:	4b1d      	ldr	r3, [pc, #116]	@ (8004e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004e0a:	e001      	b.n	8004e10 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004e0c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004e10:	685a      	ldr	r2, [r3, #4]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4919      	ldr	r1, [pc, #100]	@ (8004e7c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004e18:	428b      	cmp	r3, r1
 8004e1a:	d101      	bne.n	8004e20 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004e1c:	4b18      	ldr	r3, [pc, #96]	@ (8004e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004e1e:	e001      	b.n	8004e24 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004e20:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004e24:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004e28:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e36:	f043 0202 	orr.w	r2, r3, #2
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f7fd fb60 	bl	8002504 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004e44:	69bb      	ldr	r3, [r7, #24]
 8004e46:	f003 0308 	and.w	r3, r3, #8
 8004e4a:	2b08      	cmp	r3, #8
 8004e4c:	d136      	bne.n	8004ebc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	f003 0320 	and.w	r3, r3, #32
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d031      	beq.n	8004ebc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a07      	ldr	r2, [pc, #28]	@ (8004e7c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d101      	bne.n	8004e66 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004e62:	4b07      	ldr	r3, [pc, #28]	@ (8004e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004e64:	e001      	b.n	8004e6a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004e66:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004e6a:	685a      	ldr	r2, [r3, #4]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4902      	ldr	r1, [pc, #8]	@ (8004e7c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004e72:	428b      	cmp	r3, r1
 8004e74:	d106      	bne.n	8004e84 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004e76:	4b02      	ldr	r3, [pc, #8]	@ (8004e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004e78:	e006      	b.n	8004e88 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004e7a:	bf00      	nop
 8004e7c:	40003800 	.word	0x40003800
 8004e80:	40003400 	.word	0x40003400
 8004e84:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004e88:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004e8c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	685a      	ldr	r2, [r3, #4]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004e9c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eaa:	f043 0204 	orr.w	r2, r3, #4
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f7fd fb26 	bl	8002504 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004eb8:	e000      	b.n	8004ebc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004eba:	bf00      	nop
}
 8004ebc:	bf00      	nop
 8004ebe:	3720      	adds	r7, #32
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b083      	sub	sp, #12
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004ecc:	bf00      	nop
 8004ece:	370c      	adds	r7, #12
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed6:	4770      	bx	lr

08004ed8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b082      	sub	sp, #8
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee4:	1c99      	adds	r1, r3, #2
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	6251      	str	r1, [r2, #36]	@ 0x24
 8004eea:	881a      	ldrh	r2, [r3, #0]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ef6:	b29b      	uxth	r3, r3
 8004ef8:	3b01      	subs	r3, #1
 8004efa:	b29a      	uxth	r2, r3
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d113      	bne.n	8004f32 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	685a      	ldr	r2, [r3, #4]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004f18:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d106      	bne.n	8004f32 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004f2c:	6878      	ldr	r0, [r7, #4]
 8004f2e:	f7ff ffc9 	bl	8004ec4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004f32:	bf00      	nop
 8004f34:	3708      	adds	r7, #8
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
	...

08004f3c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f48:	1c99      	adds	r1, r3, #2
 8004f4a:	687a      	ldr	r2, [r7, #4]
 8004f4c:	6251      	str	r1, [r2, #36]	@ 0x24
 8004f4e:	8819      	ldrh	r1, [r3, #0]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a1d      	ldr	r2, [pc, #116]	@ (8004fcc <I2SEx_TxISR_I2SExt+0x90>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d101      	bne.n	8004f5e <I2SEx_TxISR_I2SExt+0x22>
 8004f5a:	4b1d      	ldr	r3, [pc, #116]	@ (8004fd0 <I2SEx_TxISR_I2SExt+0x94>)
 8004f5c:	e001      	b.n	8004f62 <I2SEx_TxISR_I2SExt+0x26>
 8004f5e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004f62:	460a      	mov	r2, r1
 8004f64:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f6a:	b29b      	uxth	r3, r3
 8004f6c:	3b01      	subs	r3, #1
 8004f6e:	b29a      	uxth	r2, r3
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f78:	b29b      	uxth	r3, r3
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d121      	bne.n	8004fc2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a12      	ldr	r2, [pc, #72]	@ (8004fcc <I2SEx_TxISR_I2SExt+0x90>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d101      	bne.n	8004f8c <I2SEx_TxISR_I2SExt+0x50>
 8004f88:	4b11      	ldr	r3, [pc, #68]	@ (8004fd0 <I2SEx_TxISR_I2SExt+0x94>)
 8004f8a:	e001      	b.n	8004f90 <I2SEx_TxISR_I2SExt+0x54>
 8004f8c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004f90:	685a      	ldr	r2, [r3, #4]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	490d      	ldr	r1, [pc, #52]	@ (8004fcc <I2SEx_TxISR_I2SExt+0x90>)
 8004f98:	428b      	cmp	r3, r1
 8004f9a:	d101      	bne.n	8004fa0 <I2SEx_TxISR_I2SExt+0x64>
 8004f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8004fd0 <I2SEx_TxISR_I2SExt+0x94>)
 8004f9e:	e001      	b.n	8004fa4 <I2SEx_TxISR_I2SExt+0x68>
 8004fa0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004fa4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004fa8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d106      	bne.n	8004fc2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004fbc:	6878      	ldr	r0, [r7, #4]
 8004fbe:	f7ff ff81 	bl	8004ec4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004fc2:	bf00      	nop
 8004fc4:	3708      	adds	r7, #8
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}
 8004fca:	bf00      	nop
 8004fcc:	40003800 	.word	0x40003800
 8004fd0:	40003400 	.word	0x40003400

08004fd4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b082      	sub	sp, #8
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	68d8      	ldr	r0, [r3, #12]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe6:	1c99      	adds	r1, r3, #2
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004fec:	b282      	uxth	r2, r0
 8004fee:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	3b01      	subs	r3, #1
 8004ff8:	b29a      	uxth	r2, r3
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005002:	b29b      	uxth	r3, r3
 8005004:	2b00      	cmp	r3, #0
 8005006:	d113      	bne.n	8005030 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	685a      	ldr	r2, [r3, #4]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005016:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800501c:	b29b      	uxth	r3, r3
 800501e:	2b00      	cmp	r3, #0
 8005020:	d106      	bne.n	8005030 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2201      	movs	r2, #1
 8005026:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f7ff ff4a 	bl	8004ec4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005030:	bf00      	nop
 8005032:	3708      	adds	r7, #8
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}

08005038 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b082      	sub	sp, #8
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a20      	ldr	r2, [pc, #128]	@ (80050c8 <I2SEx_RxISR_I2SExt+0x90>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d101      	bne.n	800504e <I2SEx_RxISR_I2SExt+0x16>
 800504a:	4b20      	ldr	r3, [pc, #128]	@ (80050cc <I2SEx_RxISR_I2SExt+0x94>)
 800504c:	e001      	b.n	8005052 <I2SEx_RxISR_I2SExt+0x1a>
 800504e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005052:	68d8      	ldr	r0, [r3, #12]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005058:	1c99      	adds	r1, r3, #2
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800505e:	b282      	uxth	r2, r0
 8005060:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005066:	b29b      	uxth	r3, r3
 8005068:	3b01      	subs	r3, #1
 800506a:	b29a      	uxth	r2, r3
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005074:	b29b      	uxth	r3, r3
 8005076:	2b00      	cmp	r3, #0
 8005078:	d121      	bne.n	80050be <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a12      	ldr	r2, [pc, #72]	@ (80050c8 <I2SEx_RxISR_I2SExt+0x90>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d101      	bne.n	8005088 <I2SEx_RxISR_I2SExt+0x50>
 8005084:	4b11      	ldr	r3, [pc, #68]	@ (80050cc <I2SEx_RxISR_I2SExt+0x94>)
 8005086:	e001      	b.n	800508c <I2SEx_RxISR_I2SExt+0x54>
 8005088:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800508c:	685a      	ldr	r2, [r3, #4]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	490d      	ldr	r1, [pc, #52]	@ (80050c8 <I2SEx_RxISR_I2SExt+0x90>)
 8005094:	428b      	cmp	r3, r1
 8005096:	d101      	bne.n	800509c <I2SEx_RxISR_I2SExt+0x64>
 8005098:	4b0c      	ldr	r3, [pc, #48]	@ (80050cc <I2SEx_RxISR_I2SExt+0x94>)
 800509a:	e001      	b.n	80050a0 <I2SEx_RxISR_I2SExt+0x68>
 800509c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80050a0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80050a4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d106      	bne.n	80050be <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80050b8:	6878      	ldr	r0, [r7, #4]
 80050ba:	f7ff ff03 	bl	8004ec4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80050be:	bf00      	nop
 80050c0:	3708      	adds	r7, #8
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}
 80050c6:	bf00      	nop
 80050c8:	40003800 	.word	0x40003800
 80050cc:	40003400 	.word	0x40003400

080050d0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80050d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050d2:	b08f      	sub	sp, #60	@ 0x3c
 80050d4:	af0a      	add	r7, sp, #40	@ 0x28
 80050d6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d101      	bne.n	80050e2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80050de:	2301      	movs	r3, #1
 80050e0:	e10f      	b.n	8005302 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 80050ee:	b2db      	uxtb	r3, r3
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d106      	bne.n	8005102 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2200      	movs	r2, #0
 80050f8:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80050fc:	6878      	ldr	r0, [r7, #4]
 80050fe:	f005 fe8b 	bl	800ae18 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2203      	movs	r2, #3
 8005106:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800510e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005112:	2b00      	cmp	r3, #0
 8005114:	d102      	bne.n	800511c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2200      	movs	r2, #0
 800511a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4618      	mov	r0, r3
 8005122:	f002 f9e0 	bl	80074e6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	603b      	str	r3, [r7, #0]
 800512c:	687e      	ldr	r6, [r7, #4]
 800512e:	466d      	mov	r5, sp
 8005130:	f106 0410 	add.w	r4, r6, #16
 8005134:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005136:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005138:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800513a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800513c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005140:	e885 0003 	stmia.w	r5, {r0, r1}
 8005144:	1d33      	adds	r3, r6, #4
 8005146:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005148:	6838      	ldr	r0, [r7, #0]
 800514a:	f002 f8b8 	bl	80072be <USB_CoreInit>
 800514e:	4603      	mov	r3, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	d005      	beq.n	8005160 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2202      	movs	r2, #2
 8005158:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	e0d0      	b.n	8005302 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	2100      	movs	r1, #0
 8005166:	4618      	mov	r0, r3
 8005168:	f002 f9ce 	bl	8007508 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800516c:	2300      	movs	r3, #0
 800516e:	73fb      	strb	r3, [r7, #15]
 8005170:	e04a      	b.n	8005208 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005172:	7bfa      	ldrb	r2, [r7, #15]
 8005174:	6879      	ldr	r1, [r7, #4]
 8005176:	4613      	mov	r3, r2
 8005178:	00db      	lsls	r3, r3, #3
 800517a:	4413      	add	r3, r2
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	440b      	add	r3, r1
 8005180:	333d      	adds	r3, #61	@ 0x3d
 8005182:	2201      	movs	r2, #1
 8005184:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005186:	7bfa      	ldrb	r2, [r7, #15]
 8005188:	6879      	ldr	r1, [r7, #4]
 800518a:	4613      	mov	r3, r2
 800518c:	00db      	lsls	r3, r3, #3
 800518e:	4413      	add	r3, r2
 8005190:	009b      	lsls	r3, r3, #2
 8005192:	440b      	add	r3, r1
 8005194:	333c      	adds	r3, #60	@ 0x3c
 8005196:	7bfa      	ldrb	r2, [r7, #15]
 8005198:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800519a:	7bfa      	ldrb	r2, [r7, #15]
 800519c:	7bfb      	ldrb	r3, [r7, #15]
 800519e:	b298      	uxth	r0, r3
 80051a0:	6879      	ldr	r1, [r7, #4]
 80051a2:	4613      	mov	r3, r2
 80051a4:	00db      	lsls	r3, r3, #3
 80051a6:	4413      	add	r3, r2
 80051a8:	009b      	lsls	r3, r3, #2
 80051aa:	440b      	add	r3, r1
 80051ac:	3344      	adds	r3, #68	@ 0x44
 80051ae:	4602      	mov	r2, r0
 80051b0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80051b2:	7bfa      	ldrb	r2, [r7, #15]
 80051b4:	6879      	ldr	r1, [r7, #4]
 80051b6:	4613      	mov	r3, r2
 80051b8:	00db      	lsls	r3, r3, #3
 80051ba:	4413      	add	r3, r2
 80051bc:	009b      	lsls	r3, r3, #2
 80051be:	440b      	add	r3, r1
 80051c0:	3340      	adds	r3, #64	@ 0x40
 80051c2:	2200      	movs	r2, #0
 80051c4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80051c6:	7bfa      	ldrb	r2, [r7, #15]
 80051c8:	6879      	ldr	r1, [r7, #4]
 80051ca:	4613      	mov	r3, r2
 80051cc:	00db      	lsls	r3, r3, #3
 80051ce:	4413      	add	r3, r2
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	440b      	add	r3, r1
 80051d4:	3348      	adds	r3, #72	@ 0x48
 80051d6:	2200      	movs	r2, #0
 80051d8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80051da:	7bfa      	ldrb	r2, [r7, #15]
 80051dc:	6879      	ldr	r1, [r7, #4]
 80051de:	4613      	mov	r3, r2
 80051e0:	00db      	lsls	r3, r3, #3
 80051e2:	4413      	add	r3, r2
 80051e4:	009b      	lsls	r3, r3, #2
 80051e6:	440b      	add	r3, r1
 80051e8:	334c      	adds	r3, #76	@ 0x4c
 80051ea:	2200      	movs	r2, #0
 80051ec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80051ee:	7bfa      	ldrb	r2, [r7, #15]
 80051f0:	6879      	ldr	r1, [r7, #4]
 80051f2:	4613      	mov	r3, r2
 80051f4:	00db      	lsls	r3, r3, #3
 80051f6:	4413      	add	r3, r2
 80051f8:	009b      	lsls	r3, r3, #2
 80051fa:	440b      	add	r3, r1
 80051fc:	3354      	adds	r3, #84	@ 0x54
 80051fe:	2200      	movs	r2, #0
 8005200:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005202:	7bfb      	ldrb	r3, [r7, #15]
 8005204:	3301      	adds	r3, #1
 8005206:	73fb      	strb	r3, [r7, #15]
 8005208:	7bfa      	ldrb	r2, [r7, #15]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	429a      	cmp	r2, r3
 8005210:	d3af      	bcc.n	8005172 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005212:	2300      	movs	r3, #0
 8005214:	73fb      	strb	r3, [r7, #15]
 8005216:	e044      	b.n	80052a2 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005218:	7bfa      	ldrb	r2, [r7, #15]
 800521a:	6879      	ldr	r1, [r7, #4]
 800521c:	4613      	mov	r3, r2
 800521e:	00db      	lsls	r3, r3, #3
 8005220:	4413      	add	r3, r2
 8005222:	009b      	lsls	r3, r3, #2
 8005224:	440b      	add	r3, r1
 8005226:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 800522a:	2200      	movs	r2, #0
 800522c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800522e:	7bfa      	ldrb	r2, [r7, #15]
 8005230:	6879      	ldr	r1, [r7, #4]
 8005232:	4613      	mov	r3, r2
 8005234:	00db      	lsls	r3, r3, #3
 8005236:	4413      	add	r3, r2
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	440b      	add	r3, r1
 800523c:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8005240:	7bfa      	ldrb	r2, [r7, #15]
 8005242:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005244:	7bfa      	ldrb	r2, [r7, #15]
 8005246:	6879      	ldr	r1, [r7, #4]
 8005248:	4613      	mov	r3, r2
 800524a:	00db      	lsls	r3, r3, #3
 800524c:	4413      	add	r3, r2
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	440b      	add	r3, r1
 8005252:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8005256:	2200      	movs	r2, #0
 8005258:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800525a:	7bfa      	ldrb	r2, [r7, #15]
 800525c:	6879      	ldr	r1, [r7, #4]
 800525e:	4613      	mov	r3, r2
 8005260:	00db      	lsls	r3, r3, #3
 8005262:	4413      	add	r3, r2
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	440b      	add	r3, r1
 8005268:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800526c:	2200      	movs	r2, #0
 800526e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005270:	7bfa      	ldrb	r2, [r7, #15]
 8005272:	6879      	ldr	r1, [r7, #4]
 8005274:	4613      	mov	r3, r2
 8005276:	00db      	lsls	r3, r3, #3
 8005278:	4413      	add	r3, r2
 800527a:	009b      	lsls	r3, r3, #2
 800527c:	440b      	add	r3, r1
 800527e:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8005282:	2200      	movs	r2, #0
 8005284:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005286:	7bfa      	ldrb	r2, [r7, #15]
 8005288:	6879      	ldr	r1, [r7, #4]
 800528a:	4613      	mov	r3, r2
 800528c:	00db      	lsls	r3, r3, #3
 800528e:	4413      	add	r3, r2
 8005290:	009b      	lsls	r3, r3, #2
 8005292:	440b      	add	r3, r1
 8005294:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 8005298:	2200      	movs	r2, #0
 800529a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800529c:	7bfb      	ldrb	r3, [r7, #15]
 800529e:	3301      	adds	r3, #1
 80052a0:	73fb      	strb	r3, [r7, #15]
 80052a2:	7bfa      	ldrb	r2, [r7, #15]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d3b5      	bcc.n	8005218 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	603b      	str	r3, [r7, #0]
 80052b2:	687e      	ldr	r6, [r7, #4]
 80052b4:	466d      	mov	r5, sp
 80052b6:	f106 0410 	add.w	r4, r6, #16
 80052ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80052bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80052be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80052c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80052c2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80052c6:	e885 0003 	stmia.w	r5, {r0, r1}
 80052ca:	1d33      	adds	r3, r6, #4
 80052cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80052ce:	6838      	ldr	r0, [r7, #0]
 80052d0:	f002 f966 	bl	80075a0 <USB_DevInit>
 80052d4:	4603      	mov	r3, r0
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d005      	beq.n	80052e6 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2202      	movs	r2, #2
 80052de:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e00d      	b.n	8005302 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2200      	movs	r2, #0
 80052ea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2201      	movs	r2, #1
 80052f2:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4618      	mov	r0, r3
 80052fc:	f003 fab5 	bl	800886a <USB_DevDisconnect>

  return HAL_OK;
 8005300:	2300      	movs	r3, #0
}
 8005302:	4618      	mov	r0, r3
 8005304:	3714      	adds	r7, #20
 8005306:	46bd      	mov	sp, r7
 8005308:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800530a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800530a:	b580      	push	{r7, lr}
 800530c:	b084      	sub	sp, #16
 800530e:	af00      	add	r7, sp, #0
 8005310:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 800531e:	2b01      	cmp	r3, #1
 8005320:	d101      	bne.n	8005326 <HAL_PCD_Start+0x1c>
 8005322:	2302      	movs	r3, #2
 8005324:	e020      	b.n	8005368 <HAL_PCD_Start+0x5e>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2201      	movs	r2, #1
 800532a:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005332:	2b01      	cmp	r3, #1
 8005334:	d109      	bne.n	800534a <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800533a:	2b01      	cmp	r3, #1
 800533c:	d005      	beq.n	800534a <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005342:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4618      	mov	r0, r3
 8005350:	f002 f8b8 	bl	80074c4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4618      	mov	r0, r3
 800535a:	f003 fa65 	bl	8008828 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8005366:	2300      	movs	r3, #0
}
 8005368:	4618      	mov	r0, r3
 800536a:	3710      	adds	r7, #16
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}

08005370 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005370:	b590      	push	{r4, r7, lr}
 8005372:	b08d      	sub	sp, #52	@ 0x34
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800537e:	6a3b      	ldr	r3, [r7, #32]
 8005380:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4618      	mov	r0, r3
 8005388:	f003 fb23 	bl	80089d2 <USB_GetMode>
 800538c:	4603      	mov	r3, r0
 800538e:	2b00      	cmp	r3, #0
 8005390:	f040 848a 	bne.w	8005ca8 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4618      	mov	r0, r3
 800539a:	f003 fa87 	bl	80088ac <USB_ReadInterrupts>
 800539e:	4603      	mov	r3, r0
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	f000 8480 	beq.w	8005ca6 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80053a6:	69fb      	ldr	r3, [r7, #28]
 80053a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	0a1b      	lsrs	r3, r3, #8
 80053b0:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f8c3 24fc 	str.w	r2, [r3, #1276]	@ 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4618      	mov	r0, r3
 80053c0:	f003 fa74 	bl	80088ac <USB_ReadInterrupts>
 80053c4:	4603      	mov	r3, r0
 80053c6:	f003 0302 	and.w	r3, r3, #2
 80053ca:	2b02      	cmp	r3, #2
 80053cc:	d107      	bne.n	80053de <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	695a      	ldr	r2, [r3, #20]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f002 0202 	and.w	r2, r2, #2
 80053dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4618      	mov	r0, r3
 80053e4:	f003 fa62 	bl	80088ac <USB_ReadInterrupts>
 80053e8:	4603      	mov	r3, r0
 80053ea:	f003 0310 	and.w	r3, r3, #16
 80053ee:	2b10      	cmp	r3, #16
 80053f0:	d161      	bne.n	80054b6 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	699a      	ldr	r2, [r3, #24]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f022 0210 	bic.w	r2, r2, #16
 8005400:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005402:	6a3b      	ldr	r3, [r7, #32]
 8005404:	6a1b      	ldr	r3, [r3, #32]
 8005406:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005408:	69bb      	ldr	r3, [r7, #24]
 800540a:	f003 020f 	and.w	r2, r3, #15
 800540e:	4613      	mov	r3, r2
 8005410:	00db      	lsls	r3, r3, #3
 8005412:	4413      	add	r3, r2
 8005414:	009b      	lsls	r3, r3, #2
 8005416:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800541a:	687a      	ldr	r2, [r7, #4]
 800541c:	4413      	add	r3, r2
 800541e:	3304      	adds	r3, #4
 8005420:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	0c5b      	lsrs	r3, r3, #17
 8005426:	f003 030f 	and.w	r3, r3, #15
 800542a:	2b02      	cmp	r3, #2
 800542c:	d124      	bne.n	8005478 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800542e:	69ba      	ldr	r2, [r7, #24]
 8005430:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8005434:	4013      	ands	r3, r2
 8005436:	2b00      	cmp	r3, #0
 8005438:	d035      	beq.n	80054a6 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800543e:	69bb      	ldr	r3, [r7, #24]
 8005440:	091b      	lsrs	r3, r3, #4
 8005442:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005444:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005448:	b29b      	uxth	r3, r3
 800544a:	461a      	mov	r2, r3
 800544c:	6a38      	ldr	r0, [r7, #32]
 800544e:	f003 f899 	bl	8008584 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	691a      	ldr	r2, [r3, #16]
 8005456:	69bb      	ldr	r3, [r7, #24]
 8005458:	091b      	lsrs	r3, r3, #4
 800545a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800545e:	441a      	add	r2, r3
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	6a1a      	ldr	r2, [r3, #32]
 8005468:	69bb      	ldr	r3, [r7, #24]
 800546a:	091b      	lsrs	r3, r3, #4
 800546c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005470:	441a      	add	r2, r3
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	621a      	str	r2, [r3, #32]
 8005476:	e016      	b.n	80054a6 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005478:	69bb      	ldr	r3, [r7, #24]
 800547a:	0c5b      	lsrs	r3, r3, #17
 800547c:	f003 030f 	and.w	r3, r3, #15
 8005480:	2b06      	cmp	r3, #6
 8005482:	d110      	bne.n	80054a6 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800548a:	2208      	movs	r2, #8
 800548c:	4619      	mov	r1, r3
 800548e:	6a38      	ldr	r0, [r7, #32]
 8005490:	f003 f878 	bl	8008584 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	6a1a      	ldr	r2, [r3, #32]
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	091b      	lsrs	r3, r3, #4
 800549c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80054a0:	441a      	add	r2, r3
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	699a      	ldr	r2, [r3, #24]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f042 0210 	orr.w	r2, r2, #16
 80054b4:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4618      	mov	r0, r3
 80054bc:	f003 f9f6 	bl	80088ac <USB_ReadInterrupts>
 80054c0:	4603      	mov	r3, r0
 80054c2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80054c6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80054ca:	f040 80a7 	bne.w	800561c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80054ce:	2300      	movs	r3, #0
 80054d0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4618      	mov	r0, r3
 80054d8:	f003 f9fb 	bl	80088d2 <USB_ReadDevAllOutEpInterrupt>
 80054dc:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80054de:	e099      	b.n	8005614 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80054e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054e2:	f003 0301 	and.w	r3, r3, #1
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	f000 808e 	beq.w	8005608 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054f2:	b2d2      	uxtb	r2, r2
 80054f4:	4611      	mov	r1, r2
 80054f6:	4618      	mov	r0, r3
 80054f8:	f003 fa1f 	bl	800893a <USB_ReadDevOutEPInterrupt>
 80054fc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	f003 0301 	and.w	r3, r3, #1
 8005504:	2b00      	cmp	r3, #0
 8005506:	d00c      	beq.n	8005522 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800550a:	015a      	lsls	r2, r3, #5
 800550c:	69fb      	ldr	r3, [r7, #28]
 800550e:	4413      	add	r3, r2
 8005510:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005514:	461a      	mov	r2, r3
 8005516:	2301      	movs	r3, #1
 8005518:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800551a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f000 fec3 	bl	80062a8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	f003 0308 	and.w	r3, r3, #8
 8005528:	2b00      	cmp	r3, #0
 800552a:	d00c      	beq.n	8005546 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800552c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800552e:	015a      	lsls	r2, r3, #5
 8005530:	69fb      	ldr	r3, [r7, #28]
 8005532:	4413      	add	r3, r2
 8005534:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005538:	461a      	mov	r2, r3
 800553a:	2308      	movs	r3, #8
 800553c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800553e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005540:	6878      	ldr	r0, [r7, #4]
 8005542:	f000 ff99 	bl	8006478 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	f003 0310 	and.w	r3, r3, #16
 800554c:	2b00      	cmp	r3, #0
 800554e:	d008      	beq.n	8005562 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005552:	015a      	lsls	r2, r3, #5
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	4413      	add	r3, r2
 8005558:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800555c:	461a      	mov	r2, r3
 800555e:	2310      	movs	r3, #16
 8005560:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	f003 0302 	and.w	r3, r3, #2
 8005568:	2b00      	cmp	r3, #0
 800556a:	d030      	beq.n	80055ce <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800556c:	6a3b      	ldr	r3, [r7, #32]
 800556e:	695b      	ldr	r3, [r3, #20]
 8005570:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005574:	2b80      	cmp	r3, #128	@ 0x80
 8005576:	d109      	bne.n	800558c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005578:	69fb      	ldr	r3, [r7, #28]
 800557a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	69fa      	ldr	r2, [r7, #28]
 8005582:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005586:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800558a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800558c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800558e:	4613      	mov	r3, r2
 8005590:	00db      	lsls	r3, r3, #3
 8005592:	4413      	add	r3, r2
 8005594:	009b      	lsls	r3, r3, #2
 8005596:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800559a:	687a      	ldr	r2, [r7, #4]
 800559c:	4413      	add	r3, r2
 800559e:	3304      	adds	r3, #4
 80055a0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	78db      	ldrb	r3, [r3, #3]
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d108      	bne.n	80055bc <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	2200      	movs	r2, #0
 80055ae:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80055b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	4619      	mov	r1, r3
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f005 fd42 	bl	800b040 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80055bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055be:	015a      	lsls	r2, r3, #5
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	4413      	add	r3, r2
 80055c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055c8:	461a      	mov	r2, r3
 80055ca:	2302      	movs	r3, #2
 80055cc:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	f003 0320 	and.w	r3, r3, #32
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d008      	beq.n	80055ea <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80055d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055da:	015a      	lsls	r2, r3, #5
 80055dc:	69fb      	ldr	r3, [r7, #28]
 80055de:	4413      	add	r3, r2
 80055e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055e4:	461a      	mov	r2, r3
 80055e6:	2320      	movs	r3, #32
 80055e8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d009      	beq.n	8005608 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80055f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f6:	015a      	lsls	r2, r3, #5
 80055f8:	69fb      	ldr	r3, [r7, #28]
 80055fa:	4413      	add	r3, r2
 80055fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005600:	461a      	mov	r2, r3
 8005602:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005606:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800560a:	3301      	adds	r3, #1
 800560c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800560e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005610:	085b      	lsrs	r3, r3, #1
 8005612:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005616:	2b00      	cmp	r3, #0
 8005618:	f47f af62 	bne.w	80054e0 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4618      	mov	r0, r3
 8005622:	f003 f943 	bl	80088ac <USB_ReadInterrupts>
 8005626:	4603      	mov	r3, r0
 8005628:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800562c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005630:	f040 80db 	bne.w	80057ea <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4618      	mov	r0, r3
 800563a:	f003 f964 	bl	8008906 <USB_ReadDevAllInEpInterrupt>
 800563e:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005640:	2300      	movs	r3, #0
 8005642:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005644:	e0cd      	b.n	80057e2 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005648:	f003 0301 	and.w	r3, r3, #1
 800564c:	2b00      	cmp	r3, #0
 800564e:	f000 80c2 	beq.w	80057d6 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005658:	b2d2      	uxtb	r2, r2
 800565a:	4611      	mov	r1, r2
 800565c:	4618      	mov	r0, r3
 800565e:	f003 f98a 	bl	8008976 <USB_ReadDevInEPInterrupt>
 8005662:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	f003 0301 	and.w	r3, r3, #1
 800566a:	2b00      	cmp	r3, #0
 800566c:	d057      	beq.n	800571e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800566e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005670:	f003 030f 	and.w	r3, r3, #15
 8005674:	2201      	movs	r2, #1
 8005676:	fa02 f303 	lsl.w	r3, r2, r3
 800567a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800567c:	69fb      	ldr	r3, [r7, #28]
 800567e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005682:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	43db      	mvns	r3, r3
 8005688:	69f9      	ldr	r1, [r7, #28]
 800568a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800568e:	4013      	ands	r3, r2
 8005690:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005694:	015a      	lsls	r2, r3, #5
 8005696:	69fb      	ldr	r3, [r7, #28]
 8005698:	4413      	add	r3, r2
 800569a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800569e:	461a      	mov	r2, r3
 80056a0:	2301      	movs	r3, #1
 80056a2:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	691b      	ldr	r3, [r3, #16]
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d132      	bne.n	8005712 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80056ac:	6879      	ldr	r1, [r7, #4]
 80056ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056b0:	4613      	mov	r3, r2
 80056b2:	00db      	lsls	r3, r3, #3
 80056b4:	4413      	add	r3, r2
 80056b6:	009b      	lsls	r3, r3, #2
 80056b8:	440b      	add	r3, r1
 80056ba:	334c      	adds	r3, #76	@ 0x4c
 80056bc:	6819      	ldr	r1, [r3, #0]
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056c2:	4613      	mov	r3, r2
 80056c4:	00db      	lsls	r3, r3, #3
 80056c6:	4413      	add	r3, r2
 80056c8:	009b      	lsls	r3, r3, #2
 80056ca:	4403      	add	r3, r0
 80056cc:	3348      	adds	r3, #72	@ 0x48
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4419      	add	r1, r3
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056d6:	4613      	mov	r3, r2
 80056d8:	00db      	lsls	r3, r3, #3
 80056da:	4413      	add	r3, r2
 80056dc:	009b      	lsls	r3, r3, #2
 80056de:	4403      	add	r3, r0
 80056e0:	334c      	adds	r3, #76	@ 0x4c
 80056e2:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80056e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d113      	bne.n	8005712 <HAL_PCD_IRQHandler+0x3a2>
 80056ea:	6879      	ldr	r1, [r7, #4]
 80056ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056ee:	4613      	mov	r3, r2
 80056f0:	00db      	lsls	r3, r3, #3
 80056f2:	4413      	add	r3, r2
 80056f4:	009b      	lsls	r3, r3, #2
 80056f6:	440b      	add	r3, r1
 80056f8:	3354      	adds	r3, #84	@ 0x54
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d108      	bne.n	8005712 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6818      	ldr	r0, [r3, #0]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800570a:	461a      	mov	r2, r3
 800570c:	2101      	movs	r1, #1
 800570e:	f003 f991 	bl	8008a34 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005714:	b2db      	uxtb	r3, r3
 8005716:	4619      	mov	r1, r3
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f005 fc0c 	bl	800af36 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	f003 0308 	and.w	r3, r3, #8
 8005724:	2b00      	cmp	r3, #0
 8005726:	d008      	beq.n	800573a <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800572a:	015a      	lsls	r2, r3, #5
 800572c:	69fb      	ldr	r3, [r7, #28]
 800572e:	4413      	add	r3, r2
 8005730:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005734:	461a      	mov	r2, r3
 8005736:	2308      	movs	r3, #8
 8005738:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	f003 0310 	and.w	r3, r3, #16
 8005740:	2b00      	cmp	r3, #0
 8005742:	d008      	beq.n	8005756 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005746:	015a      	lsls	r2, r3, #5
 8005748:	69fb      	ldr	r3, [r7, #28]
 800574a:	4413      	add	r3, r2
 800574c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005750:	461a      	mov	r2, r3
 8005752:	2310      	movs	r3, #16
 8005754:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800575c:	2b00      	cmp	r3, #0
 800575e:	d008      	beq.n	8005772 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005762:	015a      	lsls	r2, r3, #5
 8005764:	69fb      	ldr	r3, [r7, #28]
 8005766:	4413      	add	r3, r2
 8005768:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800576c:	461a      	mov	r2, r3
 800576e:	2340      	movs	r3, #64	@ 0x40
 8005770:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	f003 0302 	and.w	r3, r3, #2
 8005778:	2b00      	cmp	r3, #0
 800577a:	d023      	beq.n	80057c4 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800577c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800577e:	6a38      	ldr	r0, [r7, #32]
 8005780:	f002 f872 	bl	8007868 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005784:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005786:	4613      	mov	r3, r2
 8005788:	00db      	lsls	r3, r3, #3
 800578a:	4413      	add	r3, r2
 800578c:	009b      	lsls	r3, r3, #2
 800578e:	3338      	adds	r3, #56	@ 0x38
 8005790:	687a      	ldr	r2, [r7, #4]
 8005792:	4413      	add	r3, r2
 8005794:	3304      	adds	r3, #4
 8005796:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	78db      	ldrb	r3, [r3, #3]
 800579c:	2b01      	cmp	r3, #1
 800579e:	d108      	bne.n	80057b2 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	2200      	movs	r2, #0
 80057a4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80057a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	4619      	mov	r1, r3
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f005 fc59 	bl	800b064 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80057b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b4:	015a      	lsls	r2, r3, #5
 80057b6:	69fb      	ldr	r3, [r7, #28]
 80057b8:	4413      	add	r3, r2
 80057ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057be:	461a      	mov	r2, r3
 80057c0:	2302      	movs	r3, #2
 80057c2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d003      	beq.n	80057d6 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80057ce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	f000 fcdb 	bl	800618c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80057d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d8:	3301      	adds	r3, #1
 80057da:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80057dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057de:	085b      	lsrs	r3, r3, #1
 80057e0:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80057e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	f47f af2e 	bne.w	8005646 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4618      	mov	r0, r3
 80057f0:	f003 f85c 	bl	80088ac <USB_ReadInterrupts>
 80057f4:	4603      	mov	r3, r0
 80057f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80057fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80057fe:	d122      	bne.n	8005846 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005800:	69fb      	ldr	r3, [r7, #28]
 8005802:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	69fa      	ldr	r2, [r7, #28]
 800580a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800580e:	f023 0301 	bic.w	r3, r3, #1
 8005812:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 800581a:	2b01      	cmp	r3, #1
 800581c:	d108      	bne.n	8005830 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2200      	movs	r2, #0
 8005822:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005826:	2100      	movs	r1, #0
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f000 fec3 	bl	80065b4 <HAL_PCDEx_LPM_Callback>
 800582e:	e002      	b.n	8005836 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	f005 fbf7 	bl	800b024 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	695a      	ldr	r2, [r3, #20]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005844:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4618      	mov	r0, r3
 800584c:	f003 f82e 	bl	80088ac <USB_ReadInterrupts>
 8005850:	4603      	mov	r3, r0
 8005852:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005856:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800585a:	d112      	bne.n	8005882 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	f003 0301 	and.w	r3, r3, #1
 8005868:	2b01      	cmp	r3, #1
 800586a:	d102      	bne.n	8005872 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f005 fbb3 	bl	800afd8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	695a      	ldr	r2, [r3, #20]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005880:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4618      	mov	r0, r3
 8005888:	f003 f810 	bl	80088ac <USB_ReadInterrupts>
 800588c:	4603      	mov	r3, r0
 800588e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005892:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005896:	f040 80b7 	bne.w	8005a08 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800589a:	69fb      	ldr	r3, [r7, #28]
 800589c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	69fa      	ldr	r2, [r7, #28]
 80058a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80058a8:	f023 0301 	bic.w	r3, r3, #1
 80058ac:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	2110      	movs	r1, #16
 80058b4:	4618      	mov	r0, r3
 80058b6:	f001 ffd7 	bl	8007868 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80058ba:	2300      	movs	r3, #0
 80058bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058be:	e046      	b.n	800594e <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80058c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058c2:	015a      	lsls	r2, r3, #5
 80058c4:	69fb      	ldr	r3, [r7, #28]
 80058c6:	4413      	add	r3, r2
 80058c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058cc:	461a      	mov	r2, r3
 80058ce:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80058d2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80058d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058d6:	015a      	lsls	r2, r3, #5
 80058d8:	69fb      	ldr	r3, [r7, #28]
 80058da:	4413      	add	r3, r2
 80058dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058e4:	0151      	lsls	r1, r2, #5
 80058e6:	69fa      	ldr	r2, [r7, #28]
 80058e8:	440a      	add	r2, r1
 80058ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80058ee:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80058f2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80058f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058f6:	015a      	lsls	r2, r3, #5
 80058f8:	69fb      	ldr	r3, [r7, #28]
 80058fa:	4413      	add	r3, r2
 80058fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005900:	461a      	mov	r2, r3
 8005902:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005906:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800590a:	015a      	lsls	r2, r3, #5
 800590c:	69fb      	ldr	r3, [r7, #28]
 800590e:	4413      	add	r3, r2
 8005910:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005918:	0151      	lsls	r1, r2, #5
 800591a:	69fa      	ldr	r2, [r7, #28]
 800591c:	440a      	add	r2, r1
 800591e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005922:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005926:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800592a:	015a      	lsls	r2, r3, #5
 800592c:	69fb      	ldr	r3, [r7, #28]
 800592e:	4413      	add	r3, r2
 8005930:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005938:	0151      	lsls	r1, r2, #5
 800593a:	69fa      	ldr	r2, [r7, #28]
 800593c:	440a      	add	r2, r1
 800593e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005942:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005946:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800594a:	3301      	adds	r3, #1
 800594c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005954:	429a      	cmp	r2, r3
 8005956:	d3b3      	bcc.n	80058c0 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800595e:	69db      	ldr	r3, [r3, #28]
 8005960:	69fa      	ldr	r2, [r7, #28]
 8005962:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005966:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800596a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005970:	2b00      	cmp	r3, #0
 8005972:	d016      	beq.n	80059a2 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005974:	69fb      	ldr	r3, [r7, #28]
 8005976:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800597a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800597e:	69fa      	ldr	r2, [r7, #28]
 8005980:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005984:	f043 030b 	orr.w	r3, r3, #11
 8005988:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800598c:	69fb      	ldr	r3, [r7, #28]
 800598e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005992:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005994:	69fa      	ldr	r2, [r7, #28]
 8005996:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800599a:	f043 030b 	orr.w	r3, r3, #11
 800599e:	6453      	str	r3, [r2, #68]	@ 0x44
 80059a0:	e015      	b.n	80059ce <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80059a2:	69fb      	ldr	r3, [r7, #28]
 80059a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059a8:	695b      	ldr	r3, [r3, #20]
 80059aa:	69fa      	ldr	r2, [r7, #28]
 80059ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80059b0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80059b4:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80059b8:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80059ba:	69fb      	ldr	r3, [r7, #28]
 80059bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059c0:	691b      	ldr	r3, [r3, #16]
 80059c2:	69fa      	ldr	r2, [r7, #28]
 80059c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80059c8:	f043 030b 	orr.w	r3, r3, #11
 80059cc:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80059ce:	69fb      	ldr	r3, [r7, #28]
 80059d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	69fa      	ldr	r2, [r7, #28]
 80059d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80059dc:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80059e0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6818      	ldr	r0, [r3, #0]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	691b      	ldr	r3, [r3, #16]
 80059ea:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80059f2:	461a      	mov	r2, r3
 80059f4:	f003 f81e 	bl	8008a34 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	695a      	ldr	r2, [r3, #20]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005a06:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f002 ff4d 	bl	80088ac <USB_ReadInterrupts>
 8005a12:	4603      	mov	r3, r0
 8005a14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a1c:	d124      	bne.n	8005a68 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4618      	mov	r0, r3
 8005a24:	f002 ffe3 	bl	80089ee <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f001 ff98 	bl	8007962 <USB_GetDevSpeed>
 8005a32:	4603      	mov	r3, r0
 8005a34:	461a      	mov	r2, r3
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681c      	ldr	r4, [r3, #0]
 8005a3e:	f001 fa29 	bl	8006e94 <HAL_RCC_GetHCLKFreq>
 8005a42:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005a48:	b2db      	uxtb	r3, r3
 8005a4a:	461a      	mov	r2, r3
 8005a4c:	4620      	mov	r0, r4
 8005a4e:	f001 fc97 	bl	8007380 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f005 fa97 	bl	800af86 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	695a      	ldr	r2, [r3, #20]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005a66:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	f002 ff1d 	bl	80088ac <USB_ReadInterrupts>
 8005a72:	4603      	mov	r3, r0
 8005a74:	f003 0308 	and.w	r3, r3, #8
 8005a78:	2b08      	cmp	r3, #8
 8005a7a:	d10a      	bne.n	8005a92 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f005 fa74 	bl	800af6a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	695a      	ldr	r2, [r3, #20]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f002 0208 	and.w	r2, r2, #8
 8005a90:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4618      	mov	r0, r3
 8005a98:	f002 ff08 	bl	80088ac <USB_ReadInterrupts>
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005aa2:	2b80      	cmp	r3, #128	@ 0x80
 8005aa4:	d122      	bne.n	8005aec <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005aa6:	6a3b      	ldr	r3, [r7, #32]
 8005aa8:	699b      	ldr	r3, [r3, #24]
 8005aaa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005aae:	6a3b      	ldr	r3, [r7, #32]
 8005ab0:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ab6:	e014      	b.n	8005ae2 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005ab8:	6879      	ldr	r1, [r7, #4]
 8005aba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005abc:	4613      	mov	r3, r2
 8005abe:	00db      	lsls	r3, r3, #3
 8005ac0:	4413      	add	r3, r2
 8005ac2:	009b      	lsls	r3, r3, #2
 8005ac4:	440b      	add	r3, r1
 8005ac6:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8005aca:	781b      	ldrb	r3, [r3, #0]
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d105      	bne.n	8005adc <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad2:	b2db      	uxtb	r3, r3
 8005ad4:	4619      	mov	r1, r3
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f000 fb27 	bl	800612a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ade:	3301      	adds	r3, #1
 8005ae0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d3e5      	bcc.n	8005ab8 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4618      	mov	r0, r3
 8005af2:	f002 fedb 	bl	80088ac <USB_ReadInterrupts>
 8005af6:	4603      	mov	r3, r0
 8005af8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005afc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b00:	d13b      	bne.n	8005b7a <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005b02:	2301      	movs	r3, #1
 8005b04:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b06:	e02b      	b.n	8005b60 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b0a:	015a      	lsls	r2, r3, #5
 8005b0c:	69fb      	ldr	r3, [r7, #28]
 8005b0e:	4413      	add	r3, r2
 8005b10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005b18:	6879      	ldr	r1, [r7, #4]
 8005b1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b1c:	4613      	mov	r3, r2
 8005b1e:	00db      	lsls	r3, r3, #3
 8005b20:	4413      	add	r3, r2
 8005b22:	009b      	lsls	r3, r3, #2
 8005b24:	440b      	add	r3, r1
 8005b26:	3340      	adds	r3, #64	@ 0x40
 8005b28:	781b      	ldrb	r3, [r3, #0]
 8005b2a:	2b01      	cmp	r3, #1
 8005b2c:	d115      	bne.n	8005b5a <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005b2e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	da12      	bge.n	8005b5a <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005b34:	6879      	ldr	r1, [r7, #4]
 8005b36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b38:	4613      	mov	r3, r2
 8005b3a:	00db      	lsls	r3, r3, #3
 8005b3c:	4413      	add	r3, r2
 8005b3e:	009b      	lsls	r3, r3, #2
 8005b40:	440b      	add	r3, r1
 8005b42:	333f      	adds	r3, #63	@ 0x3f
 8005b44:	2201      	movs	r2, #1
 8005b46:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005b50:	b2db      	uxtb	r3, r3
 8005b52:	4619      	mov	r1, r3
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f000 fae8 	bl	800612a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5c:	3301      	adds	r3, #1
 8005b5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d3ce      	bcc.n	8005b08 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	695a      	ldr	r2, [r3, #20]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005b78:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f002 fe94 	bl	80088ac <USB_ReadInterrupts>
 8005b84:	4603      	mov	r3, r0
 8005b86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005b8a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005b8e:	d155      	bne.n	8005c3c <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005b90:	2301      	movs	r3, #1
 8005b92:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b94:	e045      	b.n	8005c22 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b98:	015a      	lsls	r2, r3, #5
 8005b9a:	69fb      	ldr	r3, [r7, #28]
 8005b9c:	4413      	add	r3, r2
 8005b9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005ba6:	6879      	ldr	r1, [r7, #4]
 8005ba8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005baa:	4613      	mov	r3, r2
 8005bac:	00db      	lsls	r3, r3, #3
 8005bae:	4413      	add	r3, r2
 8005bb0:	009b      	lsls	r3, r3, #2
 8005bb2:	440b      	add	r3, r1
 8005bb4:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8005bb8:	781b      	ldrb	r3, [r3, #0]
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	d12e      	bne.n	8005c1c <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005bbe:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	da2b      	bge.n	8005c1c <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005bc4:	69bb      	ldr	r3, [r7, #24]
 8005bc6:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	@ 0x4fc
 8005bd0:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d121      	bne.n	8005c1c <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005bd8:	6879      	ldr	r1, [r7, #4]
 8005bda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bdc:	4613      	mov	r3, r2
 8005bde:	00db      	lsls	r3, r3, #3
 8005be0:	4413      	add	r3, r2
 8005be2:	009b      	lsls	r3, r3, #2
 8005be4:	440b      	add	r3, r1
 8005be6:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8005bea:	2201      	movs	r2, #1
 8005bec:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005bee:	6a3b      	ldr	r3, [r7, #32]
 8005bf0:	699b      	ldr	r3, [r3, #24]
 8005bf2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005bf6:	6a3b      	ldr	r3, [r7, #32]
 8005bf8:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005bfa:	6a3b      	ldr	r3, [r7, #32]
 8005bfc:	695b      	ldr	r3, [r3, #20]
 8005bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d10a      	bne.n	8005c1c <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005c06:	69fb      	ldr	r3, [r7, #28]
 8005c08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	69fa      	ldr	r2, [r7, #28]
 8005c10:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c14:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005c18:	6053      	str	r3, [r2, #4]
            break;
 8005c1a:	e007      	b.n	8005c2c <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c1e:	3301      	adds	r3, #1
 8005c20:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	d3b4      	bcc.n	8005b96 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	695a      	ldr	r2, [r3, #20]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005c3a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4618      	mov	r0, r3
 8005c42:	f002 fe33 	bl	80088ac <USB_ReadInterrupts>
 8005c46:	4603      	mov	r3, r0
 8005c48:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c50:	d10a      	bne.n	8005c68 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f005 fa18 	bl	800b088 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	695a      	ldr	r2, [r3, #20]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005c66:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f002 fe1d 	bl	80088ac <USB_ReadInterrupts>
 8005c72:	4603      	mov	r3, r0
 8005c74:	f003 0304 	and.w	r3, r3, #4
 8005c78:	2b04      	cmp	r3, #4
 8005c7a:	d115      	bne.n	8005ca8 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005c84:	69bb      	ldr	r3, [r7, #24]
 8005c86:	f003 0304 	and.w	r3, r3, #4
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d002      	beq.n	8005c94 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f005 fa08 	bl	800b0a4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	6859      	ldr	r1, [r3, #4]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	69ba      	ldr	r2, [r7, #24]
 8005ca0:	430a      	orrs	r2, r1
 8005ca2:	605a      	str	r2, [r3, #4]
 8005ca4:	e000      	b.n	8005ca8 <HAL_PCD_IRQHandler+0x938>
      return;
 8005ca6:	bf00      	nop
    }
  }
}
 8005ca8:	3734      	adds	r7, #52	@ 0x34
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd90      	pop	{r4, r7, pc}

08005cae <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005cae:	b580      	push	{r7, lr}
 8005cb0:	b082      	sub	sp, #8
 8005cb2:	af00      	add	r7, sp, #0
 8005cb4:	6078      	str	r0, [r7, #4]
 8005cb6:	460b      	mov	r3, r1
 8005cb8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	d101      	bne.n	8005cc8 <HAL_PCD_SetAddress+0x1a>
 8005cc4:	2302      	movs	r3, #2
 8005cc6:	e013      	b.n	8005cf0 <HAL_PCD_SetAddress+0x42>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  hpcd->USB_Address = address;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	78fa      	ldrb	r2, [r7, #3]
 8005cd4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	78fa      	ldrb	r2, [r7, #3]
 8005cde:	4611      	mov	r1, r2
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f002 fd7b 	bl	80087dc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8005cee:	2300      	movs	r3, #0
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3708      	adds	r7, #8
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}

08005cf8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b084      	sub	sp, #16
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
 8005d00:	4608      	mov	r0, r1
 8005d02:	4611      	mov	r1, r2
 8005d04:	461a      	mov	r2, r3
 8005d06:	4603      	mov	r3, r0
 8005d08:	70fb      	strb	r3, [r7, #3]
 8005d0a:	460b      	mov	r3, r1
 8005d0c:	803b      	strh	r3, [r7, #0]
 8005d0e:	4613      	mov	r3, r2
 8005d10:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005d12:	2300      	movs	r3, #0
 8005d14:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005d16:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	da0f      	bge.n	8005d3e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d1e:	78fb      	ldrb	r3, [r7, #3]
 8005d20:	f003 020f 	and.w	r2, r3, #15
 8005d24:	4613      	mov	r3, r2
 8005d26:	00db      	lsls	r3, r3, #3
 8005d28:	4413      	add	r3, r2
 8005d2a:	009b      	lsls	r3, r3, #2
 8005d2c:	3338      	adds	r3, #56	@ 0x38
 8005d2e:	687a      	ldr	r2, [r7, #4]
 8005d30:	4413      	add	r3, r2
 8005d32:	3304      	adds	r3, #4
 8005d34:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2201      	movs	r2, #1
 8005d3a:	705a      	strb	r2, [r3, #1]
 8005d3c:	e00f      	b.n	8005d5e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005d3e:	78fb      	ldrb	r3, [r7, #3]
 8005d40:	f003 020f 	and.w	r2, r3, #15
 8005d44:	4613      	mov	r3, r2
 8005d46:	00db      	lsls	r3, r3, #3
 8005d48:	4413      	add	r3, r2
 8005d4a:	009b      	lsls	r3, r3, #2
 8005d4c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005d50:	687a      	ldr	r2, [r7, #4]
 8005d52:	4413      	add	r3, r2
 8005d54:	3304      	adds	r3, #4
 8005d56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005d5e:	78fb      	ldrb	r3, [r7, #3]
 8005d60:	f003 030f 	and.w	r3, r3, #15
 8005d64:	b2da      	uxtb	r2, r3
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005d6a:	883a      	ldrh	r2, [r7, #0]
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	78ba      	ldrb	r2, [r7, #2]
 8005d74:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	785b      	ldrb	r3, [r3, #1]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d004      	beq.n	8005d88 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	781b      	ldrb	r3, [r3, #0]
 8005d82:	461a      	mov	r2, r3
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005d88:	78bb      	ldrb	r3, [r7, #2]
 8005d8a:	2b02      	cmp	r3, #2
 8005d8c:	d102      	bne.n	8005d94 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2200      	movs	r2, #0
 8005d92:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d101      	bne.n	8005da2 <HAL_PCD_EP_Open+0xaa>
 8005d9e:	2302      	movs	r3, #2
 8005da0:	e00e      	b.n	8005dc0 <HAL_PCD_EP_Open+0xc8>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2201      	movs	r2, #1
 8005da6:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	68f9      	ldr	r1, [r7, #12]
 8005db0:	4618      	mov	r0, r3
 8005db2:	f001 fdfb 	bl	80079ac <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2200      	movs	r2, #0
 8005dba:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return ret;
 8005dbe:	7afb      	ldrb	r3, [r7, #11]
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3710      	adds	r7, #16
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}

08005dc8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b084      	sub	sp, #16
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
 8005dd0:	460b      	mov	r3, r1
 8005dd2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005dd4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	da0f      	bge.n	8005dfc <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ddc:	78fb      	ldrb	r3, [r7, #3]
 8005dde:	f003 020f 	and.w	r2, r3, #15
 8005de2:	4613      	mov	r3, r2
 8005de4:	00db      	lsls	r3, r3, #3
 8005de6:	4413      	add	r3, r2
 8005de8:	009b      	lsls	r3, r3, #2
 8005dea:	3338      	adds	r3, #56	@ 0x38
 8005dec:	687a      	ldr	r2, [r7, #4]
 8005dee:	4413      	add	r3, r2
 8005df0:	3304      	adds	r3, #4
 8005df2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2201      	movs	r2, #1
 8005df8:	705a      	strb	r2, [r3, #1]
 8005dfa:	e00f      	b.n	8005e1c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005dfc:	78fb      	ldrb	r3, [r7, #3]
 8005dfe:	f003 020f 	and.w	r2, r3, #15
 8005e02:	4613      	mov	r3, r2
 8005e04:	00db      	lsls	r3, r3, #3
 8005e06:	4413      	add	r3, r2
 8005e08:	009b      	lsls	r3, r3, #2
 8005e0a:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	4413      	add	r3, r2
 8005e12:	3304      	adds	r3, #4
 8005e14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005e1c:	78fb      	ldrb	r3, [r7, #3]
 8005e1e:	f003 030f 	and.w	r3, r3, #15
 8005e22:	b2da      	uxtb	r2, r3
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d101      	bne.n	8005e36 <HAL_PCD_EP_Close+0x6e>
 8005e32:	2302      	movs	r3, #2
 8005e34:	e00e      	b.n	8005e54 <HAL_PCD_EP_Close+0x8c>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2201      	movs	r2, #1
 8005e3a:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	68f9      	ldr	r1, [r7, #12]
 8005e44:	4618      	mov	r0, r3
 8005e46:	f001 fe39 	bl	8007abc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  return HAL_OK;
 8005e52:	2300      	movs	r3, #0
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	3710      	adds	r7, #16
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd80      	pop	{r7, pc}

08005e5c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b086      	sub	sp, #24
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	607a      	str	r2, [r7, #4]
 8005e66:	603b      	str	r3, [r7, #0]
 8005e68:	460b      	mov	r3, r1
 8005e6a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005e6c:	7afb      	ldrb	r3, [r7, #11]
 8005e6e:	f003 020f 	and.w	r2, r3, #15
 8005e72:	4613      	mov	r3, r2
 8005e74:	00db      	lsls	r3, r3, #3
 8005e76:	4413      	add	r3, r2
 8005e78:	009b      	lsls	r3, r3, #2
 8005e7a:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005e7e:	68fa      	ldr	r2, [r7, #12]
 8005e80:	4413      	add	r3, r2
 8005e82:	3304      	adds	r3, #4
 8005e84:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	687a      	ldr	r2, [r7, #4]
 8005e8a:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	683a      	ldr	r2, [r7, #0]
 8005e90:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	2200      	movs	r2, #0
 8005e96:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005e9e:	7afb      	ldrb	r3, [r7, #11]
 8005ea0:	f003 030f 	and.w	r3, r3, #15
 8005ea4:	b2da      	uxtb	r2, r3
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d102      	bne.n	8005eb8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005eb2:	687a      	ldr	r2, [r7, #4]
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005eb8:	7afb      	ldrb	r3, [r7, #11]
 8005eba:	f003 030f 	and.w	r3, r3, #15
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d109      	bne.n	8005ed6 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	6818      	ldr	r0, [r3, #0]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	691b      	ldr	r3, [r3, #16]
 8005eca:	b2db      	uxtb	r3, r3
 8005ecc:	461a      	mov	r2, r3
 8005ece:	6979      	ldr	r1, [r7, #20]
 8005ed0:	f002 f918 	bl	8008104 <USB_EP0StartXfer>
 8005ed4:	e008      	b.n	8005ee8 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	6818      	ldr	r0, [r3, #0]
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	691b      	ldr	r3, [r3, #16]
 8005ede:	b2db      	uxtb	r3, r3
 8005ee0:	461a      	mov	r2, r3
 8005ee2:	6979      	ldr	r1, [r7, #20]
 8005ee4:	f001 fec6 	bl	8007c74 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005ee8:	2300      	movs	r3, #0
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3718      	adds	r7, #24
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}

08005ef2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005ef2:	b480      	push	{r7}
 8005ef4:	b083      	sub	sp, #12
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	6078      	str	r0, [r7, #4]
 8005efa:	460b      	mov	r3, r1
 8005efc:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005efe:	78fb      	ldrb	r3, [r7, #3]
 8005f00:	f003 020f 	and.w	r2, r3, #15
 8005f04:	6879      	ldr	r1, [r7, #4]
 8005f06:	4613      	mov	r3, r2
 8005f08:	00db      	lsls	r3, r3, #3
 8005f0a:	4413      	add	r3, r2
 8005f0c:	009b      	lsls	r3, r3, #2
 8005f0e:	440b      	add	r3, r1
 8005f10:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 8005f14:	681b      	ldr	r3, [r3, #0]
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	370c      	adds	r7, #12
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f20:	4770      	bx	lr

08005f22 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005f22:	b580      	push	{r7, lr}
 8005f24:	b086      	sub	sp, #24
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	60f8      	str	r0, [r7, #12]
 8005f2a:	607a      	str	r2, [r7, #4]
 8005f2c:	603b      	str	r3, [r7, #0]
 8005f2e:	460b      	mov	r3, r1
 8005f30:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f32:	7afb      	ldrb	r3, [r7, #11]
 8005f34:	f003 020f 	and.w	r2, r3, #15
 8005f38:	4613      	mov	r3, r2
 8005f3a:	00db      	lsls	r3, r3, #3
 8005f3c:	4413      	add	r3, r2
 8005f3e:	009b      	lsls	r3, r3, #2
 8005f40:	3338      	adds	r3, #56	@ 0x38
 8005f42:	68fa      	ldr	r2, [r7, #12]
 8005f44:	4413      	add	r3, r2
 8005f46:	3304      	adds	r3, #4
 8005f48:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	687a      	ldr	r2, [r7, #4]
 8005f4e:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	683a      	ldr	r2, [r7, #0]
 8005f54:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005f62:	7afb      	ldrb	r3, [r7, #11]
 8005f64:	f003 030f 	and.w	r3, r3, #15
 8005f68:	b2da      	uxtb	r2, r3
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	691b      	ldr	r3, [r3, #16]
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d102      	bne.n	8005f7c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005f7c:	7afb      	ldrb	r3, [r7, #11]
 8005f7e:	f003 030f 	and.w	r3, r3, #15
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d109      	bne.n	8005f9a <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	6818      	ldr	r0, [r3, #0]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	691b      	ldr	r3, [r3, #16]
 8005f8e:	b2db      	uxtb	r3, r3
 8005f90:	461a      	mov	r2, r3
 8005f92:	6979      	ldr	r1, [r7, #20]
 8005f94:	f002 f8b6 	bl	8008104 <USB_EP0StartXfer>
 8005f98:	e008      	b.n	8005fac <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	6818      	ldr	r0, [r3, #0]
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	691b      	ldr	r3, [r3, #16]
 8005fa2:	b2db      	uxtb	r3, r3
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	6979      	ldr	r1, [r7, #20]
 8005fa8:	f001 fe64 	bl	8007c74 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005fac:	2300      	movs	r3, #0
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3718      	adds	r7, #24
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}

08005fb6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005fb6:	b580      	push	{r7, lr}
 8005fb8:	b084      	sub	sp, #16
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	6078      	str	r0, [r7, #4]
 8005fbe:	460b      	mov	r3, r1
 8005fc0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005fc2:	78fb      	ldrb	r3, [r7, #3]
 8005fc4:	f003 020f 	and.w	r2, r3, #15
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d901      	bls.n	8005fd4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	e050      	b.n	8006076 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005fd4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	da0f      	bge.n	8005ffc <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005fdc:	78fb      	ldrb	r3, [r7, #3]
 8005fde:	f003 020f 	and.w	r2, r3, #15
 8005fe2:	4613      	mov	r3, r2
 8005fe4:	00db      	lsls	r3, r3, #3
 8005fe6:	4413      	add	r3, r2
 8005fe8:	009b      	lsls	r3, r3, #2
 8005fea:	3338      	adds	r3, #56	@ 0x38
 8005fec:	687a      	ldr	r2, [r7, #4]
 8005fee:	4413      	add	r3, r2
 8005ff0:	3304      	adds	r3, #4
 8005ff2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	705a      	strb	r2, [r3, #1]
 8005ffa:	e00d      	b.n	8006018 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005ffc:	78fa      	ldrb	r2, [r7, #3]
 8005ffe:	4613      	mov	r3, r2
 8006000:	00db      	lsls	r3, r3, #3
 8006002:	4413      	add	r3, r2
 8006004:	009b      	lsls	r3, r3, #2
 8006006:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800600a:	687a      	ldr	r2, [r7, #4]
 800600c:	4413      	add	r3, r2
 800600e:	3304      	adds	r3, #4
 8006010:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	2200      	movs	r2, #0
 8006016:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2201      	movs	r2, #1
 800601c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800601e:	78fb      	ldrb	r3, [r7, #3]
 8006020:	f003 030f 	and.w	r3, r3, #15
 8006024:	b2da      	uxtb	r2, r3
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8006030:	2b01      	cmp	r3, #1
 8006032:	d101      	bne.n	8006038 <HAL_PCD_EP_SetStall+0x82>
 8006034:	2302      	movs	r3, #2
 8006036:	e01e      	b.n	8006076 <HAL_PCD_EP_SetStall+0xc0>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	68f9      	ldr	r1, [r7, #12]
 8006046:	4618      	mov	r0, r3
 8006048:	f002 faf4 	bl	8008634 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800604c:	78fb      	ldrb	r3, [r7, #3]
 800604e:	f003 030f 	and.w	r3, r3, #15
 8006052:	2b00      	cmp	r3, #0
 8006054:	d10a      	bne.n	800606c <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6818      	ldr	r0, [r3, #0]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	691b      	ldr	r3, [r3, #16]
 800605e:	b2d9      	uxtb	r1, r3
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8006066:	461a      	mov	r2, r3
 8006068:	f002 fce4 	bl	8008a34 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8006074:	2300      	movs	r3, #0
}
 8006076:	4618      	mov	r0, r3
 8006078:	3710      	adds	r7, #16
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}

0800607e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800607e:	b580      	push	{r7, lr}
 8006080:	b084      	sub	sp, #16
 8006082:	af00      	add	r7, sp, #0
 8006084:	6078      	str	r0, [r7, #4]
 8006086:	460b      	mov	r3, r1
 8006088:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800608a:	78fb      	ldrb	r3, [r7, #3]
 800608c:	f003 020f 	and.w	r2, r3, #15
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	429a      	cmp	r2, r3
 8006096:	d901      	bls.n	800609c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	e042      	b.n	8006122 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800609c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	da0f      	bge.n	80060c4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80060a4:	78fb      	ldrb	r3, [r7, #3]
 80060a6:	f003 020f 	and.w	r2, r3, #15
 80060aa:	4613      	mov	r3, r2
 80060ac:	00db      	lsls	r3, r3, #3
 80060ae:	4413      	add	r3, r2
 80060b0:	009b      	lsls	r3, r3, #2
 80060b2:	3338      	adds	r3, #56	@ 0x38
 80060b4:	687a      	ldr	r2, [r7, #4]
 80060b6:	4413      	add	r3, r2
 80060b8:	3304      	adds	r3, #4
 80060ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2201      	movs	r2, #1
 80060c0:	705a      	strb	r2, [r3, #1]
 80060c2:	e00f      	b.n	80060e4 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80060c4:	78fb      	ldrb	r3, [r7, #3]
 80060c6:	f003 020f 	and.w	r2, r3, #15
 80060ca:	4613      	mov	r3, r2
 80060cc:	00db      	lsls	r3, r3, #3
 80060ce:	4413      	add	r3, r2
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80060d6:	687a      	ldr	r2, [r7, #4]
 80060d8:	4413      	add	r3, r2
 80060da:	3304      	adds	r3, #4
 80060dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2200      	movs	r2, #0
 80060e2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	2200      	movs	r2, #0
 80060e8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80060ea:	78fb      	ldrb	r3, [r7, #3]
 80060ec:	f003 030f 	and.w	r3, r3, #15
 80060f0:	b2da      	uxtb	r2, r3
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 80060fc:	2b01      	cmp	r3, #1
 80060fe:	d101      	bne.n	8006104 <HAL_PCD_EP_ClrStall+0x86>
 8006100:	2302      	movs	r3, #2
 8006102:	e00e      	b.n	8006122 <HAL_PCD_EP_ClrStall+0xa4>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2201      	movs	r2, #1
 8006108:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	68f9      	ldr	r1, [r7, #12]
 8006112:	4618      	mov	r0, r3
 8006114:	f002 fafc 	bl	8008710 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2200      	movs	r2, #0
 800611c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8006120:	2300      	movs	r3, #0
}
 8006122:	4618      	mov	r0, r3
 8006124:	3710      	adds	r7, #16
 8006126:	46bd      	mov	sp, r7
 8006128:	bd80      	pop	{r7, pc}

0800612a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800612a:	b580      	push	{r7, lr}
 800612c:	b084      	sub	sp, #16
 800612e:	af00      	add	r7, sp, #0
 8006130:	6078      	str	r0, [r7, #4]
 8006132:	460b      	mov	r3, r1
 8006134:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006136:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800613a:	2b00      	cmp	r3, #0
 800613c:	da0c      	bge.n	8006158 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800613e:	78fb      	ldrb	r3, [r7, #3]
 8006140:	f003 020f 	and.w	r2, r3, #15
 8006144:	4613      	mov	r3, r2
 8006146:	00db      	lsls	r3, r3, #3
 8006148:	4413      	add	r3, r2
 800614a:	009b      	lsls	r3, r3, #2
 800614c:	3338      	adds	r3, #56	@ 0x38
 800614e:	687a      	ldr	r2, [r7, #4]
 8006150:	4413      	add	r3, r2
 8006152:	3304      	adds	r3, #4
 8006154:	60fb      	str	r3, [r7, #12]
 8006156:	e00c      	b.n	8006172 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006158:	78fb      	ldrb	r3, [r7, #3]
 800615a:	f003 020f 	and.w	r2, r3, #15
 800615e:	4613      	mov	r3, r2
 8006160:	00db      	lsls	r3, r3, #3
 8006162:	4413      	add	r3, r2
 8006164:	009b      	lsls	r3, r3, #2
 8006166:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800616a:	687a      	ldr	r2, [r7, #4]
 800616c:	4413      	add	r3, r2
 800616e:	3304      	adds	r3, #4
 8006170:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	68f9      	ldr	r1, [r7, #12]
 8006178:	4618      	mov	r0, r3
 800617a:	f002 f91b 	bl	80083b4 <USB_EPStopXfer>
 800617e:	4603      	mov	r3, r0
 8006180:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006182:	7afb      	ldrb	r3, [r7, #11]
}
 8006184:	4618      	mov	r0, r3
 8006186:	3710      	adds	r7, #16
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}

0800618c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b08a      	sub	sp, #40	@ 0x28
 8006190:	af02      	add	r7, sp, #8
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80061a0:	683a      	ldr	r2, [r7, #0]
 80061a2:	4613      	mov	r3, r2
 80061a4:	00db      	lsls	r3, r3, #3
 80061a6:	4413      	add	r3, r2
 80061a8:	009b      	lsls	r3, r3, #2
 80061aa:	3338      	adds	r3, #56	@ 0x38
 80061ac:	687a      	ldr	r2, [r7, #4]
 80061ae:	4413      	add	r3, r2
 80061b0:	3304      	adds	r3, #4
 80061b2:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	6a1a      	ldr	r2, [r3, #32]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	699b      	ldr	r3, [r3, #24]
 80061bc:	429a      	cmp	r2, r3
 80061be:	d901      	bls.n	80061c4 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80061c0:	2301      	movs	r3, #1
 80061c2:	e06c      	b.n	800629e <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	699a      	ldr	r2, [r3, #24]
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	6a1b      	ldr	r3, [r3, #32]
 80061cc:	1ad3      	subs	r3, r2, r3
 80061ce:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	68db      	ldr	r3, [r3, #12]
 80061d4:	69fa      	ldr	r2, [r7, #28]
 80061d6:	429a      	cmp	r2, r3
 80061d8:	d902      	bls.n	80061e0 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	68db      	ldr	r3, [r3, #12]
 80061de:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80061e0:	69fb      	ldr	r3, [r7, #28]
 80061e2:	3303      	adds	r3, #3
 80061e4:	089b      	lsrs	r3, r3, #2
 80061e6:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80061e8:	e02b      	b.n	8006242 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	699a      	ldr	r2, [r3, #24]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	6a1b      	ldr	r3, [r3, #32]
 80061f2:	1ad3      	subs	r3, r2, r3
 80061f4:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	68db      	ldr	r3, [r3, #12]
 80061fa:	69fa      	ldr	r2, [r7, #28]
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d902      	bls.n	8006206 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	68db      	ldr	r3, [r3, #12]
 8006204:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006206:	69fb      	ldr	r3, [r7, #28]
 8006208:	3303      	adds	r3, #3
 800620a:	089b      	lsrs	r3, r3, #2
 800620c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	6919      	ldr	r1, [r3, #16]
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	b2da      	uxtb	r2, r3
 8006216:	69fb      	ldr	r3, [r7, #28]
 8006218:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800621e:	b2db      	uxtb	r3, r3
 8006220:	9300      	str	r3, [sp, #0]
 8006222:	4603      	mov	r3, r0
 8006224:	6978      	ldr	r0, [r7, #20]
 8006226:	f002 f96f 	bl	8008508 <USB_WritePacket>

    ep->xfer_buff  += len;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	691a      	ldr	r2, [r3, #16]
 800622e:	69fb      	ldr	r3, [r7, #28]
 8006230:	441a      	add	r2, r3
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	6a1a      	ldr	r2, [r3, #32]
 800623a:	69fb      	ldr	r3, [r7, #28]
 800623c:	441a      	add	r2, r3
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	015a      	lsls	r2, r3, #5
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	4413      	add	r3, r2
 800624a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800624e:	699b      	ldr	r3, [r3, #24]
 8006250:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006252:	69ba      	ldr	r2, [r7, #24]
 8006254:	429a      	cmp	r2, r3
 8006256:	d809      	bhi.n	800626c <PCD_WriteEmptyTxFifo+0xe0>
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	6a1a      	ldr	r2, [r3, #32]
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006260:	429a      	cmp	r2, r3
 8006262:	d203      	bcs.n	800626c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	699b      	ldr	r3, [r3, #24]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d1be      	bne.n	80061ea <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	699a      	ldr	r2, [r3, #24]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	6a1b      	ldr	r3, [r3, #32]
 8006274:	429a      	cmp	r2, r3
 8006276:	d811      	bhi.n	800629c <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	f003 030f 	and.w	r3, r3, #15
 800627e:	2201      	movs	r2, #1
 8006280:	fa02 f303 	lsl.w	r3, r2, r3
 8006284:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800628c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	43db      	mvns	r3, r3
 8006292:	6939      	ldr	r1, [r7, #16]
 8006294:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006298:	4013      	ands	r3, r2
 800629a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800629c:	2300      	movs	r3, #0
}
 800629e:	4618      	mov	r0, r3
 80062a0:	3720      	adds	r7, #32
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}
	...

080062a8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b088      	sub	sp, #32
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062b8:	69fb      	ldr	r3, [r7, #28]
 80062ba:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	333c      	adds	r3, #60	@ 0x3c
 80062c0:	3304      	adds	r3, #4
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	015a      	lsls	r2, r3, #5
 80062ca:	69bb      	ldr	r3, [r7, #24]
 80062cc:	4413      	add	r3, r2
 80062ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	691b      	ldr	r3, [r3, #16]
 80062da:	2b01      	cmp	r3, #1
 80062dc:	d17b      	bne.n	80063d6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	f003 0308 	and.w	r3, r3, #8
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d015      	beq.n	8006314 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	4a61      	ldr	r2, [pc, #388]	@ (8006470 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	f240 80b9 	bls.w	8006464 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	f000 80b3 	beq.w	8006464 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	015a      	lsls	r2, r3, #5
 8006302:	69bb      	ldr	r3, [r7, #24]
 8006304:	4413      	add	r3, r2
 8006306:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800630a:	461a      	mov	r2, r3
 800630c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006310:	6093      	str	r3, [r2, #8]
 8006312:	e0a7      	b.n	8006464 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	f003 0320 	and.w	r3, r3, #32
 800631a:	2b00      	cmp	r3, #0
 800631c:	d009      	beq.n	8006332 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	015a      	lsls	r2, r3, #5
 8006322:	69bb      	ldr	r3, [r7, #24]
 8006324:	4413      	add	r3, r2
 8006326:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800632a:	461a      	mov	r2, r3
 800632c:	2320      	movs	r3, #32
 800632e:	6093      	str	r3, [r2, #8]
 8006330:	e098      	b.n	8006464 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006338:	2b00      	cmp	r3, #0
 800633a:	f040 8093 	bne.w	8006464 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	4a4b      	ldr	r2, [pc, #300]	@ (8006470 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d90f      	bls.n	8006366 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800634c:	2b00      	cmp	r3, #0
 800634e:	d00a      	beq.n	8006366 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	015a      	lsls	r2, r3, #5
 8006354:	69bb      	ldr	r3, [r7, #24]
 8006356:	4413      	add	r3, r2
 8006358:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800635c:	461a      	mov	r2, r3
 800635e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006362:	6093      	str	r3, [r2, #8]
 8006364:	e07e      	b.n	8006464 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8006366:	683a      	ldr	r2, [r7, #0]
 8006368:	4613      	mov	r3, r2
 800636a:	00db      	lsls	r3, r3, #3
 800636c:	4413      	add	r3, r2
 800636e:	009b      	lsls	r3, r3, #2
 8006370:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8006374:	687a      	ldr	r2, [r7, #4]
 8006376:	4413      	add	r3, r2
 8006378:	3304      	adds	r3, #4
 800637a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	69da      	ldr	r2, [r3, #28]
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	0159      	lsls	r1, r3, #5
 8006384:	69bb      	ldr	r3, [r7, #24]
 8006386:	440b      	add	r3, r1
 8006388:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800638c:	691b      	ldr	r3, [r3, #16]
 800638e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006392:	1ad2      	subs	r2, r2, r3
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d114      	bne.n	80063c8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	699b      	ldr	r3, [r3, #24]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d109      	bne.n	80063ba <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6818      	ldr	r0, [r3, #0]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 80063b0:	461a      	mov	r2, r3
 80063b2:	2101      	movs	r1, #1
 80063b4:	f002 fb3e 	bl	8008a34 <USB_EP0_OutStart>
 80063b8:	e006      	b.n	80063c8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	691a      	ldr	r2, [r3, #16]
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	6a1b      	ldr	r3, [r3, #32]
 80063c2:	441a      	add	r2, r3
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	b2db      	uxtb	r3, r3
 80063cc:	4619      	mov	r1, r3
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f004 fd96 	bl	800af00 <HAL_PCD_DataOutStageCallback>
 80063d4:	e046      	b.n	8006464 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	4a26      	ldr	r2, [pc, #152]	@ (8006474 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d124      	bne.n	8006428 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d00a      	beq.n	80063fe <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	015a      	lsls	r2, r3, #5
 80063ec:	69bb      	ldr	r3, [r7, #24]
 80063ee:	4413      	add	r3, r2
 80063f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063f4:	461a      	mov	r2, r3
 80063f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80063fa:	6093      	str	r3, [r2, #8]
 80063fc:	e032      	b.n	8006464 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80063fe:	693b      	ldr	r3, [r7, #16]
 8006400:	f003 0320 	and.w	r3, r3, #32
 8006404:	2b00      	cmp	r3, #0
 8006406:	d008      	beq.n	800641a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	015a      	lsls	r2, r3, #5
 800640c:	69bb      	ldr	r3, [r7, #24]
 800640e:	4413      	add	r3, r2
 8006410:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006414:	461a      	mov	r2, r3
 8006416:	2320      	movs	r3, #32
 8006418:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	b2db      	uxtb	r3, r3
 800641e:	4619      	mov	r1, r3
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f004 fd6d 	bl	800af00 <HAL_PCD_DataOutStageCallback>
 8006426:	e01d      	b.n	8006464 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d114      	bne.n	8006458 <PCD_EP_OutXfrComplete_int+0x1b0>
 800642e:	6879      	ldr	r1, [r7, #4]
 8006430:	683a      	ldr	r2, [r7, #0]
 8006432:	4613      	mov	r3, r2
 8006434:	00db      	lsls	r3, r3, #3
 8006436:	4413      	add	r3, r2
 8006438:	009b      	lsls	r3, r3, #2
 800643a:	440b      	add	r3, r1
 800643c:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d108      	bne.n	8006458 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6818      	ldr	r0, [r3, #0]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8006450:	461a      	mov	r2, r3
 8006452:	2100      	movs	r1, #0
 8006454:	f002 faee 	bl	8008a34 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	b2db      	uxtb	r3, r3
 800645c:	4619      	mov	r1, r3
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f004 fd4e 	bl	800af00 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006464:	2300      	movs	r3, #0
}
 8006466:	4618      	mov	r0, r3
 8006468:	3720      	adds	r7, #32
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}
 800646e:	bf00      	nop
 8006470:	4f54300a 	.word	0x4f54300a
 8006474:	4f54310a 	.word	0x4f54310a

08006478 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b086      	sub	sp, #24
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
 8006480:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	333c      	adds	r3, #60	@ 0x3c
 8006490:	3304      	adds	r3, #4
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	015a      	lsls	r2, r3, #5
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	4413      	add	r3, r2
 800649e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	4a15      	ldr	r2, [pc, #84]	@ (8006500 <PCD_EP_OutSetupPacket_int+0x88>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d90e      	bls.n	80064cc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d009      	beq.n	80064cc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	015a      	lsls	r2, r3, #5
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	4413      	add	r3, r2
 80064c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064c4:	461a      	mov	r2, r3
 80064c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064ca:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80064cc:	6878      	ldr	r0, [r7, #4]
 80064ce:	f004 fd05 	bl	800aedc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	4a0a      	ldr	r2, [pc, #40]	@ (8006500 <PCD_EP_OutSetupPacket_int+0x88>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d90c      	bls.n	80064f4 <PCD_EP_OutSetupPacket_int+0x7c>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	691b      	ldr	r3, [r3, #16]
 80064de:	2b01      	cmp	r3, #1
 80064e0:	d108      	bne.n	80064f4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6818      	ldr	r0, [r3, #0]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 80064ec:	461a      	mov	r2, r3
 80064ee:	2101      	movs	r1, #1
 80064f0:	f002 faa0 	bl	8008a34 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80064f4:	2300      	movs	r3, #0
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3718      	adds	r7, #24
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}
 80064fe:	bf00      	nop
 8006500:	4f54300a 	.word	0x4f54300a

08006504 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006504:	b480      	push	{r7}
 8006506:	b085      	sub	sp, #20
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
 800650c:	460b      	mov	r3, r1
 800650e:	70fb      	strb	r3, [r7, #3]
 8006510:	4613      	mov	r3, r2
 8006512:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800651a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800651c:	78fb      	ldrb	r3, [r7, #3]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d107      	bne.n	8006532 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006522:	883b      	ldrh	r3, [r7, #0]
 8006524:	0419      	lsls	r1, r3, #16
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	68ba      	ldr	r2, [r7, #8]
 800652c:	430a      	orrs	r2, r1
 800652e:	629a      	str	r2, [r3, #40]	@ 0x28
 8006530:	e028      	b.n	8006584 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006538:	0c1b      	lsrs	r3, r3, #16
 800653a:	68ba      	ldr	r2, [r7, #8]
 800653c:	4413      	add	r3, r2
 800653e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006540:	2300      	movs	r3, #0
 8006542:	73fb      	strb	r3, [r7, #15]
 8006544:	e00d      	b.n	8006562 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681a      	ldr	r2, [r3, #0]
 800654a:	7bfb      	ldrb	r3, [r7, #15]
 800654c:	3340      	adds	r3, #64	@ 0x40
 800654e:	009b      	lsls	r3, r3, #2
 8006550:	4413      	add	r3, r2
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	0c1b      	lsrs	r3, r3, #16
 8006556:	68ba      	ldr	r2, [r7, #8]
 8006558:	4413      	add	r3, r2
 800655a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800655c:	7bfb      	ldrb	r3, [r7, #15]
 800655e:	3301      	adds	r3, #1
 8006560:	73fb      	strb	r3, [r7, #15]
 8006562:	7bfa      	ldrb	r2, [r7, #15]
 8006564:	78fb      	ldrb	r3, [r7, #3]
 8006566:	3b01      	subs	r3, #1
 8006568:	429a      	cmp	r2, r3
 800656a:	d3ec      	bcc.n	8006546 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800656c:	883b      	ldrh	r3, [r7, #0]
 800656e:	0418      	lsls	r0, r3, #16
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6819      	ldr	r1, [r3, #0]
 8006574:	78fb      	ldrb	r3, [r7, #3]
 8006576:	3b01      	subs	r3, #1
 8006578:	68ba      	ldr	r2, [r7, #8]
 800657a:	4302      	orrs	r2, r0
 800657c:	3340      	adds	r3, #64	@ 0x40
 800657e:	009b      	lsls	r3, r3, #2
 8006580:	440b      	add	r3, r1
 8006582:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006584:	2300      	movs	r3, #0
}
 8006586:	4618      	mov	r0, r3
 8006588:	3714      	adds	r7, #20
 800658a:	46bd      	mov	sp, r7
 800658c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006590:	4770      	bx	lr

08006592 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006592:	b480      	push	{r7}
 8006594:	b083      	sub	sp, #12
 8006596:	af00      	add	r7, sp, #0
 8006598:	6078      	str	r0, [r7, #4]
 800659a:	460b      	mov	r3, r1
 800659c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	887a      	ldrh	r2, [r7, #2]
 80065a4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80065a6:	2300      	movs	r3, #0
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	370c      	adds	r7, #12
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr

080065b4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
 80065bc:	460b      	mov	r3, r1
 80065be:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80065c0:	bf00      	nop
 80065c2:	370c      	adds	r7, #12
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr

080065cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b086      	sub	sp, #24
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d101      	bne.n	80065de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	e267      	b.n	8006aae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f003 0301 	and.w	r3, r3, #1
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d075      	beq.n	80066d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80065ea:	4b88      	ldr	r3, [pc, #544]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 80065ec:	689b      	ldr	r3, [r3, #8]
 80065ee:	f003 030c 	and.w	r3, r3, #12
 80065f2:	2b04      	cmp	r3, #4
 80065f4:	d00c      	beq.n	8006610 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80065f6:	4b85      	ldr	r3, [pc, #532]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80065fe:	2b08      	cmp	r3, #8
 8006600:	d112      	bne.n	8006628 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006602:	4b82      	ldr	r3, [pc, #520]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800660a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800660e:	d10b      	bne.n	8006628 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006610:	4b7e      	ldr	r3, [pc, #504]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006618:	2b00      	cmp	r3, #0
 800661a:	d05b      	beq.n	80066d4 <HAL_RCC_OscConfig+0x108>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d157      	bne.n	80066d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006624:	2301      	movs	r3, #1
 8006626:	e242      	b.n	8006aae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006630:	d106      	bne.n	8006640 <HAL_RCC_OscConfig+0x74>
 8006632:	4b76      	ldr	r3, [pc, #472]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a75      	ldr	r2, [pc, #468]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 8006638:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800663c:	6013      	str	r3, [r2, #0]
 800663e:	e01d      	b.n	800667c <HAL_RCC_OscConfig+0xb0>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006648:	d10c      	bne.n	8006664 <HAL_RCC_OscConfig+0x98>
 800664a:	4b70      	ldr	r3, [pc, #448]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a6f      	ldr	r2, [pc, #444]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 8006650:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006654:	6013      	str	r3, [r2, #0]
 8006656:	4b6d      	ldr	r3, [pc, #436]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a6c      	ldr	r2, [pc, #432]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 800665c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006660:	6013      	str	r3, [r2, #0]
 8006662:	e00b      	b.n	800667c <HAL_RCC_OscConfig+0xb0>
 8006664:	4b69      	ldr	r3, [pc, #420]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a68      	ldr	r2, [pc, #416]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 800666a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800666e:	6013      	str	r3, [r2, #0]
 8006670:	4b66      	ldr	r3, [pc, #408]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4a65      	ldr	r2, [pc, #404]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 8006676:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800667a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d013      	beq.n	80066ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006684:	f7fb ffbe 	bl	8002604 <HAL_GetTick>
 8006688:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800668a:	e008      	b.n	800669e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800668c:	f7fb ffba 	bl	8002604 <HAL_GetTick>
 8006690:	4602      	mov	r2, r0
 8006692:	693b      	ldr	r3, [r7, #16]
 8006694:	1ad3      	subs	r3, r2, r3
 8006696:	2b64      	cmp	r3, #100	@ 0x64
 8006698:	d901      	bls.n	800669e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800669a:	2303      	movs	r3, #3
 800669c:	e207      	b.n	8006aae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800669e:	4b5b      	ldr	r3, [pc, #364]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d0f0      	beq.n	800668c <HAL_RCC_OscConfig+0xc0>
 80066aa:	e014      	b.n	80066d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066ac:	f7fb ffaa 	bl	8002604 <HAL_GetTick>
 80066b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80066b2:	e008      	b.n	80066c6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80066b4:	f7fb ffa6 	bl	8002604 <HAL_GetTick>
 80066b8:	4602      	mov	r2, r0
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	1ad3      	subs	r3, r2, r3
 80066be:	2b64      	cmp	r3, #100	@ 0x64
 80066c0:	d901      	bls.n	80066c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80066c2:	2303      	movs	r3, #3
 80066c4:	e1f3      	b.n	8006aae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80066c6:	4b51      	ldr	r3, [pc, #324]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d1f0      	bne.n	80066b4 <HAL_RCC_OscConfig+0xe8>
 80066d2:	e000      	b.n	80066d6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f003 0302 	and.w	r3, r3, #2
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d063      	beq.n	80067aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80066e2:	4b4a      	ldr	r3, [pc, #296]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	f003 030c 	and.w	r3, r3, #12
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d00b      	beq.n	8006706 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80066ee:	4b47      	ldr	r3, [pc, #284]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80066f6:	2b08      	cmp	r3, #8
 80066f8:	d11c      	bne.n	8006734 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80066fa:	4b44      	ldr	r3, [pc, #272]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006702:	2b00      	cmp	r3, #0
 8006704:	d116      	bne.n	8006734 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006706:	4b41      	ldr	r3, [pc, #260]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f003 0302 	and.w	r3, r3, #2
 800670e:	2b00      	cmp	r3, #0
 8006710:	d005      	beq.n	800671e <HAL_RCC_OscConfig+0x152>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	68db      	ldr	r3, [r3, #12]
 8006716:	2b01      	cmp	r3, #1
 8006718:	d001      	beq.n	800671e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800671a:	2301      	movs	r3, #1
 800671c:	e1c7      	b.n	8006aae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800671e:	4b3b      	ldr	r3, [pc, #236]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	691b      	ldr	r3, [r3, #16]
 800672a:	00db      	lsls	r3, r3, #3
 800672c:	4937      	ldr	r1, [pc, #220]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 800672e:	4313      	orrs	r3, r2
 8006730:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006732:	e03a      	b.n	80067aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	68db      	ldr	r3, [r3, #12]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d020      	beq.n	800677e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800673c:	4b34      	ldr	r3, [pc, #208]	@ (8006810 <HAL_RCC_OscConfig+0x244>)
 800673e:	2201      	movs	r2, #1
 8006740:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006742:	f7fb ff5f 	bl	8002604 <HAL_GetTick>
 8006746:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006748:	e008      	b.n	800675c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800674a:	f7fb ff5b 	bl	8002604 <HAL_GetTick>
 800674e:	4602      	mov	r2, r0
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	1ad3      	subs	r3, r2, r3
 8006754:	2b02      	cmp	r3, #2
 8006756:	d901      	bls.n	800675c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006758:	2303      	movs	r3, #3
 800675a:	e1a8      	b.n	8006aae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800675c:	4b2b      	ldr	r3, [pc, #172]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f003 0302 	and.w	r3, r3, #2
 8006764:	2b00      	cmp	r3, #0
 8006766:	d0f0      	beq.n	800674a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006768:	4b28      	ldr	r3, [pc, #160]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	691b      	ldr	r3, [r3, #16]
 8006774:	00db      	lsls	r3, r3, #3
 8006776:	4925      	ldr	r1, [pc, #148]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 8006778:	4313      	orrs	r3, r2
 800677a:	600b      	str	r3, [r1, #0]
 800677c:	e015      	b.n	80067aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800677e:	4b24      	ldr	r3, [pc, #144]	@ (8006810 <HAL_RCC_OscConfig+0x244>)
 8006780:	2200      	movs	r2, #0
 8006782:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006784:	f7fb ff3e 	bl	8002604 <HAL_GetTick>
 8006788:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800678a:	e008      	b.n	800679e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800678c:	f7fb ff3a 	bl	8002604 <HAL_GetTick>
 8006790:	4602      	mov	r2, r0
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	1ad3      	subs	r3, r2, r3
 8006796:	2b02      	cmp	r3, #2
 8006798:	d901      	bls.n	800679e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800679a:	2303      	movs	r3, #3
 800679c:	e187      	b.n	8006aae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800679e:	4b1b      	ldr	r3, [pc, #108]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f003 0302 	and.w	r3, r3, #2
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d1f0      	bne.n	800678c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f003 0308 	and.w	r3, r3, #8
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d036      	beq.n	8006824 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	695b      	ldr	r3, [r3, #20]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d016      	beq.n	80067ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80067be:	4b15      	ldr	r3, [pc, #84]	@ (8006814 <HAL_RCC_OscConfig+0x248>)
 80067c0:	2201      	movs	r2, #1
 80067c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067c4:	f7fb ff1e 	bl	8002604 <HAL_GetTick>
 80067c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80067ca:	e008      	b.n	80067de <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80067cc:	f7fb ff1a 	bl	8002604 <HAL_GetTick>
 80067d0:	4602      	mov	r2, r0
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	1ad3      	subs	r3, r2, r3
 80067d6:	2b02      	cmp	r3, #2
 80067d8:	d901      	bls.n	80067de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80067da:	2303      	movs	r3, #3
 80067dc:	e167      	b.n	8006aae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80067de:	4b0b      	ldr	r3, [pc, #44]	@ (800680c <HAL_RCC_OscConfig+0x240>)
 80067e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067e2:	f003 0302 	and.w	r3, r3, #2
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d0f0      	beq.n	80067cc <HAL_RCC_OscConfig+0x200>
 80067ea:	e01b      	b.n	8006824 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80067ec:	4b09      	ldr	r3, [pc, #36]	@ (8006814 <HAL_RCC_OscConfig+0x248>)
 80067ee:	2200      	movs	r2, #0
 80067f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067f2:	f7fb ff07 	bl	8002604 <HAL_GetTick>
 80067f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067f8:	e00e      	b.n	8006818 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80067fa:	f7fb ff03 	bl	8002604 <HAL_GetTick>
 80067fe:	4602      	mov	r2, r0
 8006800:	693b      	ldr	r3, [r7, #16]
 8006802:	1ad3      	subs	r3, r2, r3
 8006804:	2b02      	cmp	r3, #2
 8006806:	d907      	bls.n	8006818 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006808:	2303      	movs	r3, #3
 800680a:	e150      	b.n	8006aae <HAL_RCC_OscConfig+0x4e2>
 800680c:	40023800 	.word	0x40023800
 8006810:	42470000 	.word	0x42470000
 8006814:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006818:	4b88      	ldr	r3, [pc, #544]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 800681a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800681c:	f003 0302 	and.w	r3, r3, #2
 8006820:	2b00      	cmp	r3, #0
 8006822:	d1ea      	bne.n	80067fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f003 0304 	and.w	r3, r3, #4
 800682c:	2b00      	cmp	r3, #0
 800682e:	f000 8097 	beq.w	8006960 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006832:	2300      	movs	r3, #0
 8006834:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006836:	4b81      	ldr	r3, [pc, #516]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 8006838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800683a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800683e:	2b00      	cmp	r3, #0
 8006840:	d10f      	bne.n	8006862 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006842:	2300      	movs	r3, #0
 8006844:	60bb      	str	r3, [r7, #8]
 8006846:	4b7d      	ldr	r3, [pc, #500]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 8006848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800684a:	4a7c      	ldr	r2, [pc, #496]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 800684c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006850:	6413      	str	r3, [r2, #64]	@ 0x40
 8006852:	4b7a      	ldr	r3, [pc, #488]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 8006854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006856:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800685a:	60bb      	str	r3, [r7, #8]
 800685c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800685e:	2301      	movs	r3, #1
 8006860:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006862:	4b77      	ldr	r3, [pc, #476]	@ (8006a40 <HAL_RCC_OscConfig+0x474>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800686a:	2b00      	cmp	r3, #0
 800686c:	d118      	bne.n	80068a0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800686e:	4b74      	ldr	r3, [pc, #464]	@ (8006a40 <HAL_RCC_OscConfig+0x474>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4a73      	ldr	r2, [pc, #460]	@ (8006a40 <HAL_RCC_OscConfig+0x474>)
 8006874:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006878:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800687a:	f7fb fec3 	bl	8002604 <HAL_GetTick>
 800687e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006880:	e008      	b.n	8006894 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006882:	f7fb febf 	bl	8002604 <HAL_GetTick>
 8006886:	4602      	mov	r2, r0
 8006888:	693b      	ldr	r3, [r7, #16]
 800688a:	1ad3      	subs	r3, r2, r3
 800688c:	2b02      	cmp	r3, #2
 800688e:	d901      	bls.n	8006894 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006890:	2303      	movs	r3, #3
 8006892:	e10c      	b.n	8006aae <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006894:	4b6a      	ldr	r3, [pc, #424]	@ (8006a40 <HAL_RCC_OscConfig+0x474>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800689c:	2b00      	cmp	r3, #0
 800689e:	d0f0      	beq.n	8006882 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	689b      	ldr	r3, [r3, #8]
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d106      	bne.n	80068b6 <HAL_RCC_OscConfig+0x2ea>
 80068a8:	4b64      	ldr	r3, [pc, #400]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 80068aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068ac:	4a63      	ldr	r2, [pc, #396]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 80068ae:	f043 0301 	orr.w	r3, r3, #1
 80068b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80068b4:	e01c      	b.n	80068f0 <HAL_RCC_OscConfig+0x324>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	689b      	ldr	r3, [r3, #8]
 80068ba:	2b05      	cmp	r3, #5
 80068bc:	d10c      	bne.n	80068d8 <HAL_RCC_OscConfig+0x30c>
 80068be:	4b5f      	ldr	r3, [pc, #380]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 80068c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068c2:	4a5e      	ldr	r2, [pc, #376]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 80068c4:	f043 0304 	orr.w	r3, r3, #4
 80068c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80068ca:	4b5c      	ldr	r3, [pc, #368]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 80068cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068ce:	4a5b      	ldr	r2, [pc, #364]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 80068d0:	f043 0301 	orr.w	r3, r3, #1
 80068d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80068d6:	e00b      	b.n	80068f0 <HAL_RCC_OscConfig+0x324>
 80068d8:	4b58      	ldr	r3, [pc, #352]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 80068da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068dc:	4a57      	ldr	r2, [pc, #348]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 80068de:	f023 0301 	bic.w	r3, r3, #1
 80068e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80068e4:	4b55      	ldr	r3, [pc, #340]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 80068e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068e8:	4a54      	ldr	r2, [pc, #336]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 80068ea:	f023 0304 	bic.w	r3, r3, #4
 80068ee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	689b      	ldr	r3, [r3, #8]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d015      	beq.n	8006924 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068f8:	f7fb fe84 	bl	8002604 <HAL_GetTick>
 80068fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068fe:	e00a      	b.n	8006916 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006900:	f7fb fe80 	bl	8002604 <HAL_GetTick>
 8006904:	4602      	mov	r2, r0
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	1ad3      	subs	r3, r2, r3
 800690a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800690e:	4293      	cmp	r3, r2
 8006910:	d901      	bls.n	8006916 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006912:	2303      	movs	r3, #3
 8006914:	e0cb      	b.n	8006aae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006916:	4b49      	ldr	r3, [pc, #292]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 8006918:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800691a:	f003 0302 	and.w	r3, r3, #2
 800691e:	2b00      	cmp	r3, #0
 8006920:	d0ee      	beq.n	8006900 <HAL_RCC_OscConfig+0x334>
 8006922:	e014      	b.n	800694e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006924:	f7fb fe6e 	bl	8002604 <HAL_GetTick>
 8006928:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800692a:	e00a      	b.n	8006942 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800692c:	f7fb fe6a 	bl	8002604 <HAL_GetTick>
 8006930:	4602      	mov	r2, r0
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	1ad3      	subs	r3, r2, r3
 8006936:	f241 3288 	movw	r2, #5000	@ 0x1388
 800693a:	4293      	cmp	r3, r2
 800693c:	d901      	bls.n	8006942 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800693e:	2303      	movs	r3, #3
 8006940:	e0b5      	b.n	8006aae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006942:	4b3e      	ldr	r3, [pc, #248]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 8006944:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006946:	f003 0302 	and.w	r3, r3, #2
 800694a:	2b00      	cmp	r3, #0
 800694c:	d1ee      	bne.n	800692c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800694e:	7dfb      	ldrb	r3, [r7, #23]
 8006950:	2b01      	cmp	r3, #1
 8006952:	d105      	bne.n	8006960 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006954:	4b39      	ldr	r3, [pc, #228]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 8006956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006958:	4a38      	ldr	r2, [pc, #224]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 800695a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800695e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	699b      	ldr	r3, [r3, #24]
 8006964:	2b00      	cmp	r3, #0
 8006966:	f000 80a1 	beq.w	8006aac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800696a:	4b34      	ldr	r3, [pc, #208]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 800696c:	689b      	ldr	r3, [r3, #8]
 800696e:	f003 030c 	and.w	r3, r3, #12
 8006972:	2b08      	cmp	r3, #8
 8006974:	d05c      	beq.n	8006a30 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	699b      	ldr	r3, [r3, #24]
 800697a:	2b02      	cmp	r3, #2
 800697c:	d141      	bne.n	8006a02 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800697e:	4b31      	ldr	r3, [pc, #196]	@ (8006a44 <HAL_RCC_OscConfig+0x478>)
 8006980:	2200      	movs	r2, #0
 8006982:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006984:	f7fb fe3e 	bl	8002604 <HAL_GetTick>
 8006988:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800698a:	e008      	b.n	800699e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800698c:	f7fb fe3a 	bl	8002604 <HAL_GetTick>
 8006990:	4602      	mov	r2, r0
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	1ad3      	subs	r3, r2, r3
 8006996:	2b02      	cmp	r3, #2
 8006998:	d901      	bls.n	800699e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800699a:	2303      	movs	r3, #3
 800699c:	e087      	b.n	8006aae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800699e:	4b27      	ldr	r3, [pc, #156]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d1f0      	bne.n	800698c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	69da      	ldr	r2, [r3, #28]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6a1b      	ldr	r3, [r3, #32]
 80069b2:	431a      	orrs	r2, r3
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069b8:	019b      	lsls	r3, r3, #6
 80069ba:	431a      	orrs	r2, r3
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069c0:	085b      	lsrs	r3, r3, #1
 80069c2:	3b01      	subs	r3, #1
 80069c4:	041b      	lsls	r3, r3, #16
 80069c6:	431a      	orrs	r2, r3
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069cc:	061b      	lsls	r3, r3, #24
 80069ce:	491b      	ldr	r1, [pc, #108]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 80069d0:	4313      	orrs	r3, r2
 80069d2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80069d4:	4b1b      	ldr	r3, [pc, #108]	@ (8006a44 <HAL_RCC_OscConfig+0x478>)
 80069d6:	2201      	movs	r2, #1
 80069d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069da:	f7fb fe13 	bl	8002604 <HAL_GetTick>
 80069de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069e0:	e008      	b.n	80069f4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80069e2:	f7fb fe0f 	bl	8002604 <HAL_GetTick>
 80069e6:	4602      	mov	r2, r0
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	1ad3      	subs	r3, r2, r3
 80069ec:	2b02      	cmp	r3, #2
 80069ee:	d901      	bls.n	80069f4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80069f0:	2303      	movs	r3, #3
 80069f2:	e05c      	b.n	8006aae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069f4:	4b11      	ldr	r3, [pc, #68]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d0f0      	beq.n	80069e2 <HAL_RCC_OscConfig+0x416>
 8006a00:	e054      	b.n	8006aac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a02:	4b10      	ldr	r3, [pc, #64]	@ (8006a44 <HAL_RCC_OscConfig+0x478>)
 8006a04:	2200      	movs	r2, #0
 8006a06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a08:	f7fb fdfc 	bl	8002604 <HAL_GetTick>
 8006a0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a0e:	e008      	b.n	8006a22 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a10:	f7fb fdf8 	bl	8002604 <HAL_GetTick>
 8006a14:	4602      	mov	r2, r0
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	1ad3      	subs	r3, r2, r3
 8006a1a:	2b02      	cmp	r3, #2
 8006a1c:	d901      	bls.n	8006a22 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006a1e:	2303      	movs	r3, #3
 8006a20:	e045      	b.n	8006aae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a22:	4b06      	ldr	r3, [pc, #24]	@ (8006a3c <HAL_RCC_OscConfig+0x470>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d1f0      	bne.n	8006a10 <HAL_RCC_OscConfig+0x444>
 8006a2e:	e03d      	b.n	8006aac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	699b      	ldr	r3, [r3, #24]
 8006a34:	2b01      	cmp	r3, #1
 8006a36:	d107      	bne.n	8006a48 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	e038      	b.n	8006aae <HAL_RCC_OscConfig+0x4e2>
 8006a3c:	40023800 	.word	0x40023800
 8006a40:	40007000 	.word	0x40007000
 8006a44:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006a48:	4b1b      	ldr	r3, [pc, #108]	@ (8006ab8 <HAL_RCC_OscConfig+0x4ec>)
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	699b      	ldr	r3, [r3, #24]
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	d028      	beq.n	8006aa8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a60:	429a      	cmp	r2, r3
 8006a62:	d121      	bne.n	8006aa8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a6e:	429a      	cmp	r2, r3
 8006a70:	d11a      	bne.n	8006aa8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006a72:	68fa      	ldr	r2, [r7, #12]
 8006a74:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006a78:	4013      	ands	r3, r2
 8006a7a:	687a      	ldr	r2, [r7, #4]
 8006a7c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006a7e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d111      	bne.n	8006aa8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a8e:	085b      	lsrs	r3, r3, #1
 8006a90:	3b01      	subs	r3, #1
 8006a92:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006a94:	429a      	cmp	r2, r3
 8006a96:	d107      	bne.n	8006aa8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aa2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	d001      	beq.n	8006aac <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	e000      	b.n	8006aae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006aac:	2300      	movs	r3, #0
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	3718      	adds	r7, #24
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}
 8006ab6:	bf00      	nop
 8006ab8:	40023800 	.word	0x40023800

08006abc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b084      	sub	sp, #16
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
 8006ac4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d101      	bne.n	8006ad0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006acc:	2301      	movs	r3, #1
 8006ace:	e0cc      	b.n	8006c6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006ad0:	4b68      	ldr	r3, [pc, #416]	@ (8006c74 <HAL_RCC_ClockConfig+0x1b8>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f003 0307 	and.w	r3, r3, #7
 8006ad8:	683a      	ldr	r2, [r7, #0]
 8006ada:	429a      	cmp	r2, r3
 8006adc:	d90c      	bls.n	8006af8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ade:	4b65      	ldr	r3, [pc, #404]	@ (8006c74 <HAL_RCC_ClockConfig+0x1b8>)
 8006ae0:	683a      	ldr	r2, [r7, #0]
 8006ae2:	b2d2      	uxtb	r2, r2
 8006ae4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ae6:	4b63      	ldr	r3, [pc, #396]	@ (8006c74 <HAL_RCC_ClockConfig+0x1b8>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f003 0307 	and.w	r3, r3, #7
 8006aee:	683a      	ldr	r2, [r7, #0]
 8006af0:	429a      	cmp	r2, r3
 8006af2:	d001      	beq.n	8006af8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006af4:	2301      	movs	r3, #1
 8006af6:	e0b8      	b.n	8006c6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f003 0302 	and.w	r3, r3, #2
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d020      	beq.n	8006b46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f003 0304 	and.w	r3, r3, #4
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d005      	beq.n	8006b1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006b10:	4b59      	ldr	r3, [pc, #356]	@ (8006c78 <HAL_RCC_ClockConfig+0x1bc>)
 8006b12:	689b      	ldr	r3, [r3, #8]
 8006b14:	4a58      	ldr	r2, [pc, #352]	@ (8006c78 <HAL_RCC_ClockConfig+0x1bc>)
 8006b16:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006b1a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f003 0308 	and.w	r3, r3, #8
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d005      	beq.n	8006b34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006b28:	4b53      	ldr	r3, [pc, #332]	@ (8006c78 <HAL_RCC_ClockConfig+0x1bc>)
 8006b2a:	689b      	ldr	r3, [r3, #8]
 8006b2c:	4a52      	ldr	r2, [pc, #328]	@ (8006c78 <HAL_RCC_ClockConfig+0x1bc>)
 8006b2e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006b32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b34:	4b50      	ldr	r3, [pc, #320]	@ (8006c78 <HAL_RCC_ClockConfig+0x1bc>)
 8006b36:	689b      	ldr	r3, [r3, #8]
 8006b38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	689b      	ldr	r3, [r3, #8]
 8006b40:	494d      	ldr	r1, [pc, #308]	@ (8006c78 <HAL_RCC_ClockConfig+0x1bc>)
 8006b42:	4313      	orrs	r3, r2
 8006b44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f003 0301 	and.w	r3, r3, #1
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d044      	beq.n	8006bdc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	2b01      	cmp	r3, #1
 8006b58:	d107      	bne.n	8006b6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b5a:	4b47      	ldr	r3, [pc, #284]	@ (8006c78 <HAL_RCC_ClockConfig+0x1bc>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d119      	bne.n	8006b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b66:	2301      	movs	r3, #1
 8006b68:	e07f      	b.n	8006c6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	2b02      	cmp	r3, #2
 8006b70:	d003      	beq.n	8006b7a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006b76:	2b03      	cmp	r3, #3
 8006b78:	d107      	bne.n	8006b8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b7a:	4b3f      	ldr	r3, [pc, #252]	@ (8006c78 <HAL_RCC_ClockConfig+0x1bc>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d109      	bne.n	8006b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	e06f      	b.n	8006c6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b8a:	4b3b      	ldr	r3, [pc, #236]	@ (8006c78 <HAL_RCC_ClockConfig+0x1bc>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f003 0302 	and.w	r3, r3, #2
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d101      	bne.n	8006b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b96:	2301      	movs	r3, #1
 8006b98:	e067      	b.n	8006c6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006b9a:	4b37      	ldr	r3, [pc, #220]	@ (8006c78 <HAL_RCC_ClockConfig+0x1bc>)
 8006b9c:	689b      	ldr	r3, [r3, #8]
 8006b9e:	f023 0203 	bic.w	r2, r3, #3
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	4934      	ldr	r1, [pc, #208]	@ (8006c78 <HAL_RCC_ClockConfig+0x1bc>)
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006bac:	f7fb fd2a 	bl	8002604 <HAL_GetTick>
 8006bb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bb2:	e00a      	b.n	8006bca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006bb4:	f7fb fd26 	bl	8002604 <HAL_GetTick>
 8006bb8:	4602      	mov	r2, r0
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	1ad3      	subs	r3, r2, r3
 8006bbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d901      	bls.n	8006bca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006bc6:	2303      	movs	r3, #3
 8006bc8:	e04f      	b.n	8006c6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bca:	4b2b      	ldr	r3, [pc, #172]	@ (8006c78 <HAL_RCC_ClockConfig+0x1bc>)
 8006bcc:	689b      	ldr	r3, [r3, #8]
 8006bce:	f003 020c 	and.w	r2, r3, #12
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	009b      	lsls	r3, r3, #2
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	d1eb      	bne.n	8006bb4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006bdc:	4b25      	ldr	r3, [pc, #148]	@ (8006c74 <HAL_RCC_ClockConfig+0x1b8>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f003 0307 	and.w	r3, r3, #7
 8006be4:	683a      	ldr	r2, [r7, #0]
 8006be6:	429a      	cmp	r2, r3
 8006be8:	d20c      	bcs.n	8006c04 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bea:	4b22      	ldr	r3, [pc, #136]	@ (8006c74 <HAL_RCC_ClockConfig+0x1b8>)
 8006bec:	683a      	ldr	r2, [r7, #0]
 8006bee:	b2d2      	uxtb	r2, r2
 8006bf0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bf2:	4b20      	ldr	r3, [pc, #128]	@ (8006c74 <HAL_RCC_ClockConfig+0x1b8>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f003 0307 	and.w	r3, r3, #7
 8006bfa:	683a      	ldr	r2, [r7, #0]
 8006bfc:	429a      	cmp	r2, r3
 8006bfe:	d001      	beq.n	8006c04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006c00:	2301      	movs	r3, #1
 8006c02:	e032      	b.n	8006c6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f003 0304 	and.w	r3, r3, #4
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d008      	beq.n	8006c22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c10:	4b19      	ldr	r3, [pc, #100]	@ (8006c78 <HAL_RCC_ClockConfig+0x1bc>)
 8006c12:	689b      	ldr	r3, [r3, #8]
 8006c14:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	68db      	ldr	r3, [r3, #12]
 8006c1c:	4916      	ldr	r1, [pc, #88]	@ (8006c78 <HAL_RCC_ClockConfig+0x1bc>)
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f003 0308 	and.w	r3, r3, #8
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d009      	beq.n	8006c42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006c2e:	4b12      	ldr	r3, [pc, #72]	@ (8006c78 <HAL_RCC_ClockConfig+0x1bc>)
 8006c30:	689b      	ldr	r3, [r3, #8]
 8006c32:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	691b      	ldr	r3, [r3, #16]
 8006c3a:	00db      	lsls	r3, r3, #3
 8006c3c:	490e      	ldr	r1, [pc, #56]	@ (8006c78 <HAL_RCC_ClockConfig+0x1bc>)
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006c42:	f000 f821 	bl	8006c88 <HAL_RCC_GetSysClockFreq>
 8006c46:	4602      	mov	r2, r0
 8006c48:	4b0b      	ldr	r3, [pc, #44]	@ (8006c78 <HAL_RCC_ClockConfig+0x1bc>)
 8006c4a:	689b      	ldr	r3, [r3, #8]
 8006c4c:	091b      	lsrs	r3, r3, #4
 8006c4e:	f003 030f 	and.w	r3, r3, #15
 8006c52:	490a      	ldr	r1, [pc, #40]	@ (8006c7c <HAL_RCC_ClockConfig+0x1c0>)
 8006c54:	5ccb      	ldrb	r3, [r1, r3]
 8006c56:	fa22 f303 	lsr.w	r3, r2, r3
 8006c5a:	4a09      	ldr	r2, [pc, #36]	@ (8006c80 <HAL_RCC_ClockConfig+0x1c4>)
 8006c5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006c5e:	4b09      	ldr	r3, [pc, #36]	@ (8006c84 <HAL_RCC_ClockConfig+0x1c8>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4618      	mov	r0, r3
 8006c64:	f7fb fc8a 	bl	800257c <HAL_InitTick>

  return HAL_OK;
 8006c68:	2300      	movs	r3, #0
}
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	3710      	adds	r7, #16
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bd80      	pop	{r7, pc}
 8006c72:	bf00      	nop
 8006c74:	40023c00 	.word	0x40023c00
 8006c78:	40023800 	.word	0x40023800
 8006c7c:	0800c578 	.word	0x0800c578
 8006c80:	20000000 	.word	0x20000000
 8006c84:	2000003c 	.word	0x2000003c

08006c88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c8c:	b094      	sub	sp, #80	@ 0x50
 8006c8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006c90:	2300      	movs	r3, #0
 8006c92:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c94:	2300      	movs	r3, #0
 8006c96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c98:	2300      	movs	r3, #0
 8006c9a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006ca0:	4b79      	ldr	r3, [pc, #484]	@ (8006e88 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ca2:	689b      	ldr	r3, [r3, #8]
 8006ca4:	f003 030c 	and.w	r3, r3, #12
 8006ca8:	2b08      	cmp	r3, #8
 8006caa:	d00d      	beq.n	8006cc8 <HAL_RCC_GetSysClockFreq+0x40>
 8006cac:	2b08      	cmp	r3, #8
 8006cae:	f200 80e1 	bhi.w	8006e74 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d002      	beq.n	8006cbc <HAL_RCC_GetSysClockFreq+0x34>
 8006cb6:	2b04      	cmp	r3, #4
 8006cb8:	d003      	beq.n	8006cc2 <HAL_RCC_GetSysClockFreq+0x3a>
 8006cba:	e0db      	b.n	8006e74 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006cbc:	4b73      	ldr	r3, [pc, #460]	@ (8006e8c <HAL_RCC_GetSysClockFreq+0x204>)
 8006cbe:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8006cc0:	e0db      	b.n	8006e7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006cc2:	4b73      	ldr	r3, [pc, #460]	@ (8006e90 <HAL_RCC_GetSysClockFreq+0x208>)
 8006cc4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006cc6:	e0d8      	b.n	8006e7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006cc8:	4b6f      	ldr	r3, [pc, #444]	@ (8006e88 <HAL_RCC_GetSysClockFreq+0x200>)
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006cd0:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006cd2:	4b6d      	ldr	r3, [pc, #436]	@ (8006e88 <HAL_RCC_GetSysClockFreq+0x200>)
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d063      	beq.n	8006da6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006cde:	4b6a      	ldr	r3, [pc, #424]	@ (8006e88 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ce0:	685b      	ldr	r3, [r3, #4]
 8006ce2:	099b      	lsrs	r3, r3, #6
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006ce8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006cea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cf0:	633b      	str	r3, [r7, #48]	@ 0x30
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cf6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006cfa:	4622      	mov	r2, r4
 8006cfc:	462b      	mov	r3, r5
 8006cfe:	f04f 0000 	mov.w	r0, #0
 8006d02:	f04f 0100 	mov.w	r1, #0
 8006d06:	0159      	lsls	r1, r3, #5
 8006d08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006d0c:	0150      	lsls	r0, r2, #5
 8006d0e:	4602      	mov	r2, r0
 8006d10:	460b      	mov	r3, r1
 8006d12:	4621      	mov	r1, r4
 8006d14:	1a51      	subs	r1, r2, r1
 8006d16:	6139      	str	r1, [r7, #16]
 8006d18:	4629      	mov	r1, r5
 8006d1a:	eb63 0301 	sbc.w	r3, r3, r1
 8006d1e:	617b      	str	r3, [r7, #20]
 8006d20:	f04f 0200 	mov.w	r2, #0
 8006d24:	f04f 0300 	mov.w	r3, #0
 8006d28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006d2c:	4659      	mov	r1, fp
 8006d2e:	018b      	lsls	r3, r1, #6
 8006d30:	4651      	mov	r1, sl
 8006d32:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006d36:	4651      	mov	r1, sl
 8006d38:	018a      	lsls	r2, r1, #6
 8006d3a:	4651      	mov	r1, sl
 8006d3c:	ebb2 0801 	subs.w	r8, r2, r1
 8006d40:	4659      	mov	r1, fp
 8006d42:	eb63 0901 	sbc.w	r9, r3, r1
 8006d46:	f04f 0200 	mov.w	r2, #0
 8006d4a:	f04f 0300 	mov.w	r3, #0
 8006d4e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006d52:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006d56:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d5a:	4690      	mov	r8, r2
 8006d5c:	4699      	mov	r9, r3
 8006d5e:	4623      	mov	r3, r4
 8006d60:	eb18 0303 	adds.w	r3, r8, r3
 8006d64:	60bb      	str	r3, [r7, #8]
 8006d66:	462b      	mov	r3, r5
 8006d68:	eb49 0303 	adc.w	r3, r9, r3
 8006d6c:	60fb      	str	r3, [r7, #12]
 8006d6e:	f04f 0200 	mov.w	r2, #0
 8006d72:	f04f 0300 	mov.w	r3, #0
 8006d76:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006d7a:	4629      	mov	r1, r5
 8006d7c:	024b      	lsls	r3, r1, #9
 8006d7e:	4621      	mov	r1, r4
 8006d80:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006d84:	4621      	mov	r1, r4
 8006d86:	024a      	lsls	r2, r1, #9
 8006d88:	4610      	mov	r0, r2
 8006d8a:	4619      	mov	r1, r3
 8006d8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d8e:	2200      	movs	r2, #0
 8006d90:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d92:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d94:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006d98:	f7f9 fe94 	bl	8000ac4 <__aeabi_uldivmod>
 8006d9c:	4602      	mov	r2, r0
 8006d9e:	460b      	mov	r3, r1
 8006da0:	4613      	mov	r3, r2
 8006da2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006da4:	e058      	b.n	8006e58 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006da6:	4b38      	ldr	r3, [pc, #224]	@ (8006e88 <HAL_RCC_GetSysClockFreq+0x200>)
 8006da8:	685b      	ldr	r3, [r3, #4]
 8006daa:	099b      	lsrs	r3, r3, #6
 8006dac:	2200      	movs	r2, #0
 8006dae:	4618      	mov	r0, r3
 8006db0:	4611      	mov	r1, r2
 8006db2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006db6:	623b      	str	r3, [r7, #32]
 8006db8:	2300      	movs	r3, #0
 8006dba:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dbc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006dc0:	4642      	mov	r2, r8
 8006dc2:	464b      	mov	r3, r9
 8006dc4:	f04f 0000 	mov.w	r0, #0
 8006dc8:	f04f 0100 	mov.w	r1, #0
 8006dcc:	0159      	lsls	r1, r3, #5
 8006dce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006dd2:	0150      	lsls	r0, r2, #5
 8006dd4:	4602      	mov	r2, r0
 8006dd6:	460b      	mov	r3, r1
 8006dd8:	4641      	mov	r1, r8
 8006dda:	ebb2 0a01 	subs.w	sl, r2, r1
 8006dde:	4649      	mov	r1, r9
 8006de0:	eb63 0b01 	sbc.w	fp, r3, r1
 8006de4:	f04f 0200 	mov.w	r2, #0
 8006de8:	f04f 0300 	mov.w	r3, #0
 8006dec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006df0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006df4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006df8:	ebb2 040a 	subs.w	r4, r2, sl
 8006dfc:	eb63 050b 	sbc.w	r5, r3, fp
 8006e00:	f04f 0200 	mov.w	r2, #0
 8006e04:	f04f 0300 	mov.w	r3, #0
 8006e08:	00eb      	lsls	r3, r5, #3
 8006e0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006e0e:	00e2      	lsls	r2, r4, #3
 8006e10:	4614      	mov	r4, r2
 8006e12:	461d      	mov	r5, r3
 8006e14:	4643      	mov	r3, r8
 8006e16:	18e3      	adds	r3, r4, r3
 8006e18:	603b      	str	r3, [r7, #0]
 8006e1a:	464b      	mov	r3, r9
 8006e1c:	eb45 0303 	adc.w	r3, r5, r3
 8006e20:	607b      	str	r3, [r7, #4]
 8006e22:	f04f 0200 	mov.w	r2, #0
 8006e26:	f04f 0300 	mov.w	r3, #0
 8006e2a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006e2e:	4629      	mov	r1, r5
 8006e30:	028b      	lsls	r3, r1, #10
 8006e32:	4621      	mov	r1, r4
 8006e34:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006e38:	4621      	mov	r1, r4
 8006e3a:	028a      	lsls	r2, r1, #10
 8006e3c:	4610      	mov	r0, r2
 8006e3e:	4619      	mov	r1, r3
 8006e40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e42:	2200      	movs	r2, #0
 8006e44:	61bb      	str	r3, [r7, #24]
 8006e46:	61fa      	str	r2, [r7, #28]
 8006e48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006e4c:	f7f9 fe3a 	bl	8000ac4 <__aeabi_uldivmod>
 8006e50:	4602      	mov	r2, r0
 8006e52:	460b      	mov	r3, r1
 8006e54:	4613      	mov	r3, r2
 8006e56:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006e58:	4b0b      	ldr	r3, [pc, #44]	@ (8006e88 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	0c1b      	lsrs	r3, r3, #16
 8006e5e:	f003 0303 	and.w	r3, r3, #3
 8006e62:	3301      	adds	r3, #1
 8006e64:	005b      	lsls	r3, r3, #1
 8006e66:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8006e68:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006e6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e70:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006e72:	e002      	b.n	8006e7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006e74:	4b05      	ldr	r3, [pc, #20]	@ (8006e8c <HAL_RCC_GetSysClockFreq+0x204>)
 8006e76:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006e78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006e7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	3750      	adds	r7, #80	@ 0x50
 8006e80:	46bd      	mov	sp, r7
 8006e82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e86:	bf00      	nop
 8006e88:	40023800 	.word	0x40023800
 8006e8c:	00f42400 	.word	0x00f42400
 8006e90:	007a1200 	.word	0x007a1200

08006e94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e94:	b480      	push	{r7}
 8006e96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e98:	4b03      	ldr	r3, [pc, #12]	@ (8006ea8 <HAL_RCC_GetHCLKFreq+0x14>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea4:	4770      	bx	lr
 8006ea6:	bf00      	nop
 8006ea8:	20000000 	.word	0x20000000

08006eac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006eb0:	f7ff fff0 	bl	8006e94 <HAL_RCC_GetHCLKFreq>
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	4b05      	ldr	r3, [pc, #20]	@ (8006ecc <HAL_RCC_GetPCLK1Freq+0x20>)
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	0a9b      	lsrs	r3, r3, #10
 8006ebc:	f003 0307 	and.w	r3, r3, #7
 8006ec0:	4903      	ldr	r1, [pc, #12]	@ (8006ed0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006ec2:	5ccb      	ldrb	r3, [r1, r3]
 8006ec4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	40023800 	.word	0x40023800
 8006ed0:	0800c588 	.word	0x0800c588

08006ed4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b086      	sub	sp, #24
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006edc:	2300      	movs	r3, #0
 8006ede:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f003 0301 	and.w	r3, r3, #1
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d105      	bne.n	8006efc <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d035      	beq.n	8006f68 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006efc:	4b62      	ldr	r3, [pc, #392]	@ (8007088 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006efe:	2200      	movs	r2, #0
 8006f00:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006f02:	f7fb fb7f 	bl	8002604 <HAL_GetTick>
 8006f06:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006f08:	e008      	b.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006f0a:	f7fb fb7b 	bl	8002604 <HAL_GetTick>
 8006f0e:	4602      	mov	r2, r0
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	1ad3      	subs	r3, r2, r3
 8006f14:	2b02      	cmp	r3, #2
 8006f16:	d901      	bls.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006f18:	2303      	movs	r3, #3
 8006f1a:	e0b0      	b.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006f1c:	4b5b      	ldr	r3, [pc, #364]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d1f0      	bne.n	8006f0a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	019a      	lsls	r2, r3, #6
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	071b      	lsls	r3, r3, #28
 8006f34:	4955      	ldr	r1, [pc, #340]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f36:	4313      	orrs	r3, r2
 8006f38:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006f3c:	4b52      	ldr	r3, [pc, #328]	@ (8007088 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006f3e:	2201      	movs	r2, #1
 8006f40:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006f42:	f7fb fb5f 	bl	8002604 <HAL_GetTick>
 8006f46:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006f48:	e008      	b.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006f4a:	f7fb fb5b 	bl	8002604 <HAL_GetTick>
 8006f4e:	4602      	mov	r2, r0
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	1ad3      	subs	r3, r2, r3
 8006f54:	2b02      	cmp	r3, #2
 8006f56:	d901      	bls.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006f58:	2303      	movs	r3, #3
 8006f5a:	e090      	b.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006f5c:	4b4b      	ldr	r3, [pc, #300]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d0f0      	beq.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f003 0302 	and.w	r3, r3, #2
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	f000 8083 	beq.w	800707c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006f76:	2300      	movs	r3, #0
 8006f78:	60fb      	str	r3, [r7, #12]
 8006f7a:	4b44      	ldr	r3, [pc, #272]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f7e:	4a43      	ldr	r2, [pc, #268]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f84:	6413      	str	r3, [r2, #64]	@ 0x40
 8006f86:	4b41      	ldr	r3, [pc, #260]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f8e:	60fb      	str	r3, [r7, #12]
 8006f90:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006f92:	4b3f      	ldr	r3, [pc, #252]	@ (8007090 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a3e      	ldr	r2, [pc, #248]	@ (8007090 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006f98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f9c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006f9e:	f7fb fb31 	bl	8002604 <HAL_GetTick>
 8006fa2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006fa4:	e008      	b.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006fa6:	f7fb fb2d 	bl	8002604 <HAL_GetTick>
 8006faa:	4602      	mov	r2, r0
 8006fac:	697b      	ldr	r3, [r7, #20]
 8006fae:	1ad3      	subs	r3, r2, r3
 8006fb0:	2b02      	cmp	r3, #2
 8006fb2:	d901      	bls.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006fb4:	2303      	movs	r3, #3
 8006fb6:	e062      	b.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006fb8:	4b35      	ldr	r3, [pc, #212]	@ (8007090 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d0f0      	beq.n	8006fa6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006fc4:	4b31      	ldr	r3, [pc, #196]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006fc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fc8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fcc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006fce:	693b      	ldr	r3, [r7, #16]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d02f      	beq.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	68db      	ldr	r3, [r3, #12]
 8006fd8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fdc:	693a      	ldr	r2, [r7, #16]
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	d028      	beq.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006fe2:	4b2a      	ldr	r3, [pc, #168]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006fe4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fe6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006fea:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006fec:	4b29      	ldr	r3, [pc, #164]	@ (8007094 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006fee:	2201      	movs	r2, #1
 8006ff0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006ff2:	4b28      	ldr	r3, [pc, #160]	@ (8007094 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006ff8:	4a24      	ldr	r2, [pc, #144]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006ffe:	4b23      	ldr	r3, [pc, #140]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007000:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007002:	f003 0301 	and.w	r3, r3, #1
 8007006:	2b01      	cmp	r3, #1
 8007008:	d114      	bne.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800700a:	f7fb fafb 	bl	8002604 <HAL_GetTick>
 800700e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007010:	e00a      	b.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007012:	f7fb faf7 	bl	8002604 <HAL_GetTick>
 8007016:	4602      	mov	r2, r0
 8007018:	697b      	ldr	r3, [r7, #20]
 800701a:	1ad3      	subs	r3, r2, r3
 800701c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007020:	4293      	cmp	r3, r2
 8007022:	d901      	bls.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8007024:	2303      	movs	r3, #3
 8007026:	e02a      	b.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007028:	4b18      	ldr	r3, [pc, #96]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800702a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800702c:	f003 0302 	and.w	r3, r3, #2
 8007030:	2b00      	cmp	r3, #0
 8007032:	d0ee      	beq.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	68db      	ldr	r3, [r3, #12]
 8007038:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800703c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007040:	d10d      	bne.n	800705e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007042:	4b12      	ldr	r3, [pc, #72]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007044:	689b      	ldr	r3, [r3, #8]
 8007046:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	68db      	ldr	r3, [r3, #12]
 800704e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007052:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007056:	490d      	ldr	r1, [pc, #52]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007058:	4313      	orrs	r3, r2
 800705a:	608b      	str	r3, [r1, #8]
 800705c:	e005      	b.n	800706a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800705e:	4b0b      	ldr	r3, [pc, #44]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	4a0a      	ldr	r2, [pc, #40]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007064:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007068:	6093      	str	r3, [r2, #8]
 800706a:	4b08      	ldr	r3, [pc, #32]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800706c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	68db      	ldr	r3, [r3, #12]
 8007072:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007076:	4905      	ldr	r1, [pc, #20]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007078:	4313      	orrs	r3, r2
 800707a:	670b      	str	r3, [r1, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800707c:	2300      	movs	r3, #0
}
 800707e:	4618      	mov	r0, r3
 8007080:	3718      	adds	r7, #24
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}
 8007086:	bf00      	nop
 8007088:	42470068 	.word	0x42470068
 800708c:	40023800 	.word	0x40023800
 8007090:	40007000 	.word	0x40007000
 8007094:	42470e40 	.word	0x42470e40

08007098 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007098:	b480      	push	{r7}
 800709a:	b085      	sub	sp, #20
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2203      	movs	r2, #3
 80070a4:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 80070a6:	4b11      	ldr	r3, [pc, #68]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80070a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070ac:	099b      	lsrs	r3, r3, #6
 80070ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80070b6:	4b0d      	ldr	r3, [pc, #52]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80070b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070bc:	0f1b      	lsrs	r3, r3, #28
 80070be:	f003 0207 	and.w	r2, r3, #7
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 80070c6:	4b09      	ldr	r3, [pc, #36]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80070ce:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 80070d0:	4b06      	ldr	r3, [pc, #24]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80070d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070d4:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	431a      	orrs	r2, r3
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 80070e0:	bf00      	nop
 80070e2:	3714      	adds	r7, #20
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr
 80070ec:	40023800 	.word	0x40023800

080070f0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80070f0:	b480      	push	{r7}
 80070f2:	b087      	sub	sp, #28
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80070f8:	2300      	movs	r3, #0
 80070fa:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80070fc:	2300      	movs	r3, #0
 80070fe:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007100:	2300      	movs	r3, #0
 8007102:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007104:	2300      	movs	r3, #0
 8007106:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2b01      	cmp	r3, #1
 800710c:	d13e      	bne.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800710e:	4b23      	ldr	r3, [pc, #140]	@ (800719c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007110:	689b      	ldr	r3, [r3, #8]
 8007112:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007116:	60fb      	str	r3, [r7, #12]
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d005      	beq.n	800712a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2b01      	cmp	r3, #1
 8007122:	d12f      	bne.n	8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007124:	4b1e      	ldr	r3, [pc, #120]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007126:	617b      	str	r3, [r7, #20]
          break;
 8007128:	e02f      	b.n	800718a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800712a:	4b1c      	ldr	r3, [pc, #112]	@ (800719c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007132:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007136:	d108      	bne.n	800714a <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007138:	4b18      	ldr	r3, [pc, #96]	@ (800719c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007140:	4a18      	ldr	r2, [pc, #96]	@ (80071a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007142:	fbb2 f3f3 	udiv	r3, r2, r3
 8007146:	613b      	str	r3, [r7, #16]
 8007148:	e007      	b.n	800715a <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800714a:	4b14      	ldr	r3, [pc, #80]	@ (800719c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007152:	4a15      	ldr	r2, [pc, #84]	@ (80071a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007154:	fbb2 f3f3 	udiv	r3, r2, r3
 8007158:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800715a:	4b10      	ldr	r3, [pc, #64]	@ (800719c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800715c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007160:	099b      	lsrs	r3, r3, #6
 8007162:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007166:	693b      	ldr	r3, [r7, #16]
 8007168:	fb02 f303 	mul.w	r3, r2, r3
 800716c:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800716e:	4b0b      	ldr	r3, [pc, #44]	@ (800719c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007170:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007174:	0f1b      	lsrs	r3, r3, #28
 8007176:	f003 0307 	and.w	r3, r3, #7
 800717a:	68ba      	ldr	r2, [r7, #8]
 800717c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007180:	617b      	str	r3, [r7, #20]
          break;
 8007182:	e002      	b.n	800718a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8007184:	2300      	movs	r3, #0
 8007186:	617b      	str	r3, [r7, #20]
          break;
 8007188:	bf00      	nop
        }
      }
      break;
 800718a:	bf00      	nop
    }
  }
  return frequency;
 800718c:	697b      	ldr	r3, [r7, #20]
}
 800718e:	4618      	mov	r0, r3
 8007190:	371c      	adds	r7, #28
 8007192:	46bd      	mov	sp, r7
 8007194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007198:	4770      	bx	lr
 800719a:	bf00      	nop
 800719c:	40023800 	.word	0x40023800
 80071a0:	00bb8000 	.word	0x00bb8000
 80071a4:	007a1200 	.word	0x007a1200
 80071a8:	00f42400 	.word	0x00f42400

080071ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b082      	sub	sp, #8
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d101      	bne.n	80071be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80071ba:	2301      	movs	r3, #1
 80071bc:	e07b      	b.n	80072b6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d108      	bne.n	80071d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80071ce:	d009      	beq.n	80071e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2200      	movs	r2, #0
 80071d4:	61da      	str	r2, [r3, #28]
 80071d6:	e005      	b.n	80071e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2200      	movs	r2, #0
 80071dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2200      	movs	r2, #0
 80071e2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2200      	movs	r2, #0
 80071e8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80071f0:	b2db      	uxtb	r3, r3
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d106      	bne.n	8007204 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2200      	movs	r2, #0
 80071fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f7fa fa1a 	bl	8001638 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2202      	movs	r2, #2
 8007208:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	681a      	ldr	r2, [r3, #0]
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800721a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	689b      	ldr	r3, [r3, #8]
 8007228:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800722c:	431a      	orrs	r2, r3
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	68db      	ldr	r3, [r3, #12]
 8007232:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007236:	431a      	orrs	r2, r3
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	691b      	ldr	r3, [r3, #16]
 800723c:	f003 0302 	and.w	r3, r3, #2
 8007240:	431a      	orrs	r2, r3
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	695b      	ldr	r3, [r3, #20]
 8007246:	f003 0301 	and.w	r3, r3, #1
 800724a:	431a      	orrs	r2, r3
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	699b      	ldr	r3, [r3, #24]
 8007250:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007254:	431a      	orrs	r2, r3
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	69db      	ldr	r3, [r3, #28]
 800725a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800725e:	431a      	orrs	r2, r3
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6a1b      	ldr	r3, [r3, #32]
 8007264:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007268:	ea42 0103 	orr.w	r1, r2, r3
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007270:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	430a      	orrs	r2, r1
 800727a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	699b      	ldr	r3, [r3, #24]
 8007280:	0c1b      	lsrs	r3, r3, #16
 8007282:	f003 0104 	and.w	r1, r3, #4
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800728a:	f003 0210 	and.w	r2, r3, #16
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	430a      	orrs	r2, r1
 8007294:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	69da      	ldr	r2, [r3, #28]
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80072a4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2200      	movs	r2, #0
 80072aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2201      	movs	r2, #1
 80072b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80072b4:	2300      	movs	r3, #0
}
 80072b6:	4618      	mov	r0, r3
 80072b8:	3708      	adds	r7, #8
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bd80      	pop	{r7, pc}

080072be <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80072be:	b084      	sub	sp, #16
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b084      	sub	sp, #16
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
 80072c8:	f107 001c 	add.w	r0, r7, #28
 80072cc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80072d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	d122      	bne.n	800731c <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072da:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	68db      	ldr	r3, [r3, #12]
 80072e6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80072ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072ee:	687a      	ldr	r2, [r7, #4]
 80072f0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	68db      	ldr	r3, [r3, #12]
 80072f6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80072fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007300:	2b01      	cmp	r3, #1
 8007302:	d105      	bne.n	8007310 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	68db      	ldr	r3, [r3, #12]
 8007308:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	f001 fbed 	bl	8008af0 <USB_CoreReset>
 8007316:	4603      	mov	r3, r0
 8007318:	73fb      	strb	r3, [r7, #15]
 800731a:	e01a      	b.n	8007352 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	68db      	ldr	r3, [r3, #12]
 8007320:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f001 fbe1 	bl	8008af0 <USB_CoreReset>
 800732e:	4603      	mov	r3, r0
 8007330:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007332:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007334:	2b00      	cmp	r3, #0
 8007336:	d106      	bne.n	8007346 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800733c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	639a      	str	r2, [r3, #56]	@ 0x38
 8007344:	e005      	b.n	8007352 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800734a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007354:	2b01      	cmp	r3, #1
 8007356:	d10b      	bne.n	8007370 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	689b      	ldr	r3, [r3, #8]
 800735c:	f043 0206 	orr.w	r2, r3, #6
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	689b      	ldr	r3, [r3, #8]
 8007368:	f043 0220 	orr.w	r2, r3, #32
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007370:	7bfb      	ldrb	r3, [r7, #15]
}
 8007372:	4618      	mov	r0, r3
 8007374:	3710      	adds	r7, #16
 8007376:	46bd      	mov	sp, r7
 8007378:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800737c:	b004      	add	sp, #16
 800737e:	4770      	bx	lr

08007380 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007380:	b480      	push	{r7}
 8007382:	b087      	sub	sp, #28
 8007384:	af00      	add	r7, sp, #0
 8007386:	60f8      	str	r0, [r7, #12]
 8007388:	60b9      	str	r1, [r7, #8]
 800738a:	4613      	mov	r3, r2
 800738c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800738e:	79fb      	ldrb	r3, [r7, #7]
 8007390:	2b02      	cmp	r3, #2
 8007392:	d165      	bne.n	8007460 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007394:	68bb      	ldr	r3, [r7, #8]
 8007396:	4a41      	ldr	r2, [pc, #260]	@ (800749c <USB_SetTurnaroundTime+0x11c>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d906      	bls.n	80073aa <USB_SetTurnaroundTime+0x2a>
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	4a40      	ldr	r2, [pc, #256]	@ (80074a0 <USB_SetTurnaroundTime+0x120>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d202      	bcs.n	80073aa <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80073a4:	230f      	movs	r3, #15
 80073a6:	617b      	str	r3, [r7, #20]
 80073a8:	e062      	b.n	8007470 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	4a3c      	ldr	r2, [pc, #240]	@ (80074a0 <USB_SetTurnaroundTime+0x120>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d306      	bcc.n	80073c0 <USB_SetTurnaroundTime+0x40>
 80073b2:	68bb      	ldr	r3, [r7, #8]
 80073b4:	4a3b      	ldr	r2, [pc, #236]	@ (80074a4 <USB_SetTurnaroundTime+0x124>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d202      	bcs.n	80073c0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80073ba:	230e      	movs	r3, #14
 80073bc:	617b      	str	r3, [r7, #20]
 80073be:	e057      	b.n	8007470 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	4a38      	ldr	r2, [pc, #224]	@ (80074a4 <USB_SetTurnaroundTime+0x124>)
 80073c4:	4293      	cmp	r3, r2
 80073c6:	d306      	bcc.n	80073d6 <USB_SetTurnaroundTime+0x56>
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	4a37      	ldr	r2, [pc, #220]	@ (80074a8 <USB_SetTurnaroundTime+0x128>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d202      	bcs.n	80073d6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80073d0:	230d      	movs	r3, #13
 80073d2:	617b      	str	r3, [r7, #20]
 80073d4:	e04c      	b.n	8007470 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	4a33      	ldr	r2, [pc, #204]	@ (80074a8 <USB_SetTurnaroundTime+0x128>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d306      	bcc.n	80073ec <USB_SetTurnaroundTime+0x6c>
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	4a32      	ldr	r2, [pc, #200]	@ (80074ac <USB_SetTurnaroundTime+0x12c>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d802      	bhi.n	80073ec <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80073e6:	230c      	movs	r3, #12
 80073e8:	617b      	str	r3, [r7, #20]
 80073ea:	e041      	b.n	8007470 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	4a2f      	ldr	r2, [pc, #188]	@ (80074ac <USB_SetTurnaroundTime+0x12c>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d906      	bls.n	8007402 <USB_SetTurnaroundTime+0x82>
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	4a2e      	ldr	r2, [pc, #184]	@ (80074b0 <USB_SetTurnaroundTime+0x130>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d802      	bhi.n	8007402 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80073fc:	230b      	movs	r3, #11
 80073fe:	617b      	str	r3, [r7, #20]
 8007400:	e036      	b.n	8007470 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	4a2a      	ldr	r2, [pc, #168]	@ (80074b0 <USB_SetTurnaroundTime+0x130>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d906      	bls.n	8007418 <USB_SetTurnaroundTime+0x98>
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	4a29      	ldr	r2, [pc, #164]	@ (80074b4 <USB_SetTurnaroundTime+0x134>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d802      	bhi.n	8007418 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007412:	230a      	movs	r3, #10
 8007414:	617b      	str	r3, [r7, #20]
 8007416:	e02b      	b.n	8007470 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	4a26      	ldr	r2, [pc, #152]	@ (80074b4 <USB_SetTurnaroundTime+0x134>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d906      	bls.n	800742e <USB_SetTurnaroundTime+0xae>
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	4a25      	ldr	r2, [pc, #148]	@ (80074b8 <USB_SetTurnaroundTime+0x138>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d202      	bcs.n	800742e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007428:	2309      	movs	r3, #9
 800742a:	617b      	str	r3, [r7, #20]
 800742c:	e020      	b.n	8007470 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	4a21      	ldr	r2, [pc, #132]	@ (80074b8 <USB_SetTurnaroundTime+0x138>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d306      	bcc.n	8007444 <USB_SetTurnaroundTime+0xc4>
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	4a20      	ldr	r2, [pc, #128]	@ (80074bc <USB_SetTurnaroundTime+0x13c>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d802      	bhi.n	8007444 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800743e:	2308      	movs	r3, #8
 8007440:	617b      	str	r3, [r7, #20]
 8007442:	e015      	b.n	8007470 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	4a1d      	ldr	r2, [pc, #116]	@ (80074bc <USB_SetTurnaroundTime+0x13c>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d906      	bls.n	800745a <USB_SetTurnaroundTime+0xda>
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	4a1c      	ldr	r2, [pc, #112]	@ (80074c0 <USB_SetTurnaroundTime+0x140>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d202      	bcs.n	800745a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007454:	2307      	movs	r3, #7
 8007456:	617b      	str	r3, [r7, #20]
 8007458:	e00a      	b.n	8007470 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800745a:	2306      	movs	r3, #6
 800745c:	617b      	str	r3, [r7, #20]
 800745e:	e007      	b.n	8007470 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007460:	79fb      	ldrb	r3, [r7, #7]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d102      	bne.n	800746c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007466:	2309      	movs	r3, #9
 8007468:	617b      	str	r3, [r7, #20]
 800746a:	e001      	b.n	8007470 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800746c:	2309      	movs	r3, #9
 800746e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	68db      	ldr	r3, [r3, #12]
 8007474:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	68da      	ldr	r2, [r3, #12]
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	029b      	lsls	r3, r3, #10
 8007484:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007488:	431a      	orrs	r2, r3
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800748e:	2300      	movs	r3, #0
}
 8007490:	4618      	mov	r0, r3
 8007492:	371c      	adds	r7, #28
 8007494:	46bd      	mov	sp, r7
 8007496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749a:	4770      	bx	lr
 800749c:	00d8acbf 	.word	0x00d8acbf
 80074a0:	00e4e1c0 	.word	0x00e4e1c0
 80074a4:	00f42400 	.word	0x00f42400
 80074a8:	01067380 	.word	0x01067380
 80074ac:	011a499f 	.word	0x011a499f
 80074b0:	01312cff 	.word	0x01312cff
 80074b4:	014ca43f 	.word	0x014ca43f
 80074b8:	016e3600 	.word	0x016e3600
 80074bc:	01a6ab1f 	.word	0x01a6ab1f
 80074c0:	01e84800 	.word	0x01e84800

080074c4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b083      	sub	sp, #12
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	689b      	ldr	r3, [r3, #8]
 80074d0:	f043 0201 	orr.w	r2, r3, #1
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80074d8:	2300      	movs	r3, #0
}
 80074da:	4618      	mov	r0, r3
 80074dc:	370c      	adds	r7, #12
 80074de:	46bd      	mov	sp, r7
 80074e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e4:	4770      	bx	lr

080074e6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80074e6:	b480      	push	{r7}
 80074e8:	b083      	sub	sp, #12
 80074ea:	af00      	add	r7, sp, #0
 80074ec:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	689b      	ldr	r3, [r3, #8]
 80074f2:	f023 0201 	bic.w	r2, r3, #1
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80074fa:	2300      	movs	r3, #0
}
 80074fc:	4618      	mov	r0, r3
 80074fe:	370c      	adds	r7, #12
 8007500:	46bd      	mov	sp, r7
 8007502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007506:	4770      	bx	lr

08007508 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b084      	sub	sp, #16
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
 8007510:	460b      	mov	r3, r1
 8007512:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007514:	2300      	movs	r3, #0
 8007516:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	68db      	ldr	r3, [r3, #12]
 800751c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007524:	78fb      	ldrb	r3, [r7, #3]
 8007526:	2b01      	cmp	r3, #1
 8007528:	d115      	bne.n	8007556 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	68db      	ldr	r3, [r3, #12]
 800752e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007536:	2001      	movs	r0, #1
 8007538:	f7fb f870 	bl	800261c <HAL_Delay>
      ms++;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	3301      	adds	r3, #1
 8007540:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f001 fa45 	bl	80089d2 <USB_GetMode>
 8007548:	4603      	mov	r3, r0
 800754a:	2b01      	cmp	r3, #1
 800754c:	d01e      	beq.n	800758c <USB_SetCurrentMode+0x84>
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	2b31      	cmp	r3, #49	@ 0x31
 8007552:	d9f0      	bls.n	8007536 <USB_SetCurrentMode+0x2e>
 8007554:	e01a      	b.n	800758c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007556:	78fb      	ldrb	r3, [r7, #3]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d115      	bne.n	8007588 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	68db      	ldr	r3, [r3, #12]
 8007560:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007568:	2001      	movs	r0, #1
 800756a:	f7fb f857 	bl	800261c <HAL_Delay>
      ms++;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	3301      	adds	r3, #1
 8007572:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007574:	6878      	ldr	r0, [r7, #4]
 8007576:	f001 fa2c 	bl	80089d2 <USB_GetMode>
 800757a:	4603      	mov	r3, r0
 800757c:	2b00      	cmp	r3, #0
 800757e:	d005      	beq.n	800758c <USB_SetCurrentMode+0x84>
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	2b31      	cmp	r3, #49	@ 0x31
 8007584:	d9f0      	bls.n	8007568 <USB_SetCurrentMode+0x60>
 8007586:	e001      	b.n	800758c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007588:	2301      	movs	r3, #1
 800758a:	e005      	b.n	8007598 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2b32      	cmp	r3, #50	@ 0x32
 8007590:	d101      	bne.n	8007596 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007592:	2301      	movs	r3, #1
 8007594:	e000      	b.n	8007598 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007596:	2300      	movs	r3, #0
}
 8007598:	4618      	mov	r0, r3
 800759a:	3710      	adds	r7, #16
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}

080075a0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80075a0:	b084      	sub	sp, #16
 80075a2:	b580      	push	{r7, lr}
 80075a4:	b086      	sub	sp, #24
 80075a6:	af00      	add	r7, sp, #0
 80075a8:	6078      	str	r0, [r7, #4]
 80075aa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80075ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80075b2:	2300      	movs	r3, #0
 80075b4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80075ba:	2300      	movs	r3, #0
 80075bc:	613b      	str	r3, [r7, #16]
 80075be:	e009      	b.n	80075d4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80075c0:	687a      	ldr	r2, [r7, #4]
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	3340      	adds	r3, #64	@ 0x40
 80075c6:	009b      	lsls	r3, r3, #2
 80075c8:	4413      	add	r3, r2
 80075ca:	2200      	movs	r2, #0
 80075cc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80075ce:	693b      	ldr	r3, [r7, #16]
 80075d0:	3301      	adds	r3, #1
 80075d2:	613b      	str	r3, [r7, #16]
 80075d4:	693b      	ldr	r3, [r7, #16]
 80075d6:	2b0e      	cmp	r3, #14
 80075d8:	d9f2      	bls.n	80075c0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80075da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d11c      	bne.n	800761a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	68fa      	ldr	r2, [r7, #12]
 80075ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80075ee:	f043 0302 	orr.w	r3, r3, #2
 80075f2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075f8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007604:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007610:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	639a      	str	r2, [r3, #56]	@ 0x38
 8007618:	e00b      	b.n	8007632 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800761e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800762a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007638:	461a      	mov	r2, r3
 800763a:	2300      	movs	r3, #0
 800763c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007644:	4619      	mov	r1, r3
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800764c:	461a      	mov	r2, r3
 800764e:	680b      	ldr	r3, [r1, #0]
 8007650:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007654:	2b01      	cmp	r3, #1
 8007656:	d10c      	bne.n	8007672 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800765a:	2b00      	cmp	r3, #0
 800765c:	d104      	bne.n	8007668 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800765e:	2100      	movs	r1, #0
 8007660:	6878      	ldr	r0, [r7, #4]
 8007662:	f000 f965 	bl	8007930 <USB_SetDevSpeed>
 8007666:	e008      	b.n	800767a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007668:	2101      	movs	r1, #1
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	f000 f960 	bl	8007930 <USB_SetDevSpeed>
 8007670:	e003      	b.n	800767a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007672:	2103      	movs	r1, #3
 8007674:	6878      	ldr	r0, [r7, #4]
 8007676:	f000 f95b 	bl	8007930 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800767a:	2110      	movs	r1, #16
 800767c:	6878      	ldr	r0, [r7, #4]
 800767e:	f000 f8f3 	bl	8007868 <USB_FlushTxFifo>
 8007682:	4603      	mov	r3, r0
 8007684:	2b00      	cmp	r3, #0
 8007686:	d001      	beq.n	800768c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8007688:	2301      	movs	r3, #1
 800768a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800768c:	6878      	ldr	r0, [r7, #4]
 800768e:	f000 f91f 	bl	80078d0 <USB_FlushRxFifo>
 8007692:	4603      	mov	r3, r0
 8007694:	2b00      	cmp	r3, #0
 8007696:	d001      	beq.n	800769c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8007698:	2301      	movs	r3, #1
 800769a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076a2:	461a      	mov	r2, r3
 80076a4:	2300      	movs	r3, #0
 80076a6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076ae:	461a      	mov	r2, r3
 80076b0:	2300      	movs	r3, #0
 80076b2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076ba:	461a      	mov	r2, r3
 80076bc:	2300      	movs	r3, #0
 80076be:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80076c0:	2300      	movs	r3, #0
 80076c2:	613b      	str	r3, [r7, #16]
 80076c4:	e043      	b.n	800774e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80076c6:	693b      	ldr	r3, [r7, #16]
 80076c8:	015a      	lsls	r2, r3, #5
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	4413      	add	r3, r2
 80076ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80076d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80076dc:	d118      	bne.n	8007710 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d10a      	bne.n	80076fa <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80076e4:	693b      	ldr	r3, [r7, #16]
 80076e6:	015a      	lsls	r2, r3, #5
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	4413      	add	r3, r2
 80076ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076f0:	461a      	mov	r2, r3
 80076f2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80076f6:	6013      	str	r3, [r2, #0]
 80076f8:	e013      	b.n	8007722 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80076fa:	693b      	ldr	r3, [r7, #16]
 80076fc:	015a      	lsls	r2, r3, #5
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	4413      	add	r3, r2
 8007702:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007706:	461a      	mov	r2, r3
 8007708:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800770c:	6013      	str	r3, [r2, #0]
 800770e:	e008      	b.n	8007722 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	015a      	lsls	r2, r3, #5
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	4413      	add	r3, r2
 8007718:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800771c:	461a      	mov	r2, r3
 800771e:	2300      	movs	r3, #0
 8007720:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007722:	693b      	ldr	r3, [r7, #16]
 8007724:	015a      	lsls	r2, r3, #5
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	4413      	add	r3, r2
 800772a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800772e:	461a      	mov	r2, r3
 8007730:	2300      	movs	r3, #0
 8007732:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007734:	693b      	ldr	r3, [r7, #16]
 8007736:	015a      	lsls	r2, r3, #5
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	4413      	add	r3, r2
 800773c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007740:	461a      	mov	r2, r3
 8007742:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007746:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007748:	693b      	ldr	r3, [r7, #16]
 800774a:	3301      	adds	r3, #1
 800774c:	613b      	str	r3, [r7, #16]
 800774e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007750:	693a      	ldr	r2, [r7, #16]
 8007752:	429a      	cmp	r2, r3
 8007754:	d3b7      	bcc.n	80076c6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007756:	2300      	movs	r3, #0
 8007758:	613b      	str	r3, [r7, #16]
 800775a:	e043      	b.n	80077e4 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800775c:	693b      	ldr	r3, [r7, #16]
 800775e:	015a      	lsls	r2, r3, #5
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	4413      	add	r3, r2
 8007764:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800776e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007772:	d118      	bne.n	80077a6 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d10a      	bne.n	8007790 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800777a:	693b      	ldr	r3, [r7, #16]
 800777c:	015a      	lsls	r2, r3, #5
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	4413      	add	r3, r2
 8007782:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007786:	461a      	mov	r2, r3
 8007788:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800778c:	6013      	str	r3, [r2, #0]
 800778e:	e013      	b.n	80077b8 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	015a      	lsls	r2, r3, #5
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	4413      	add	r3, r2
 8007798:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800779c:	461a      	mov	r2, r3
 800779e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80077a2:	6013      	str	r3, [r2, #0]
 80077a4:	e008      	b.n	80077b8 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80077a6:	693b      	ldr	r3, [r7, #16]
 80077a8:	015a      	lsls	r2, r3, #5
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	4413      	add	r3, r2
 80077ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077b2:	461a      	mov	r2, r3
 80077b4:	2300      	movs	r3, #0
 80077b6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	015a      	lsls	r2, r3, #5
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	4413      	add	r3, r2
 80077c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077c4:	461a      	mov	r2, r3
 80077c6:	2300      	movs	r3, #0
 80077c8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80077ca:	693b      	ldr	r3, [r7, #16]
 80077cc:	015a      	lsls	r2, r3, #5
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	4413      	add	r3, r2
 80077d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077d6:	461a      	mov	r2, r3
 80077d8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80077dc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80077de:	693b      	ldr	r3, [r7, #16]
 80077e0:	3301      	adds	r3, #1
 80077e2:	613b      	str	r3, [r7, #16]
 80077e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077e6:	693a      	ldr	r2, [r7, #16]
 80077e8:	429a      	cmp	r2, r3
 80077ea:	d3b7      	bcc.n	800775c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077f2:	691b      	ldr	r3, [r3, #16]
 80077f4:	68fa      	ldr	r2, [r7, #12]
 80077f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80077fa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077fe:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2200      	movs	r2, #0
 8007804:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800780c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800780e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007810:	2b00      	cmp	r3, #0
 8007812:	d105      	bne.n	8007820 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	699b      	ldr	r3, [r3, #24]
 8007818:	f043 0210 	orr.w	r2, r3, #16
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	699a      	ldr	r2, [r3, #24]
 8007824:	4b0f      	ldr	r3, [pc, #60]	@ (8007864 <USB_DevInit+0x2c4>)
 8007826:	4313      	orrs	r3, r2
 8007828:	687a      	ldr	r2, [r7, #4]
 800782a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800782c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800782e:	2b00      	cmp	r3, #0
 8007830:	d005      	beq.n	800783e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	699b      	ldr	r3, [r3, #24]
 8007836:	f043 0208 	orr.w	r2, r3, #8
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800783e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007840:	2b01      	cmp	r3, #1
 8007842:	d107      	bne.n	8007854 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	699b      	ldr	r3, [r3, #24]
 8007848:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800784c:	f043 0304 	orr.w	r3, r3, #4
 8007850:	687a      	ldr	r2, [r7, #4]
 8007852:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007854:	7dfb      	ldrb	r3, [r7, #23]
}
 8007856:	4618      	mov	r0, r3
 8007858:	3718      	adds	r7, #24
 800785a:	46bd      	mov	sp, r7
 800785c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007860:	b004      	add	sp, #16
 8007862:	4770      	bx	lr
 8007864:	803c3800 	.word	0x803c3800

08007868 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007868:	b480      	push	{r7}
 800786a:	b085      	sub	sp, #20
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
 8007870:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007872:	2300      	movs	r3, #0
 8007874:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	3301      	adds	r3, #1
 800787a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	4a13      	ldr	r2, [pc, #76]	@ (80078cc <USB_FlushTxFifo+0x64>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d901      	bls.n	8007888 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007884:	2303      	movs	r3, #3
 8007886:	e01b      	b.n	80078c0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	691b      	ldr	r3, [r3, #16]
 800788c:	2b00      	cmp	r3, #0
 800788e:	daf2      	bge.n	8007876 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007890:	2300      	movs	r3, #0
 8007892:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	019b      	lsls	r3, r3, #6
 8007898:	f043 0220 	orr.w	r2, r3, #32
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	3301      	adds	r3, #1
 80078a4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	4a08      	ldr	r2, [pc, #32]	@ (80078cc <USB_FlushTxFifo+0x64>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d901      	bls.n	80078b2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80078ae:	2303      	movs	r3, #3
 80078b0:	e006      	b.n	80078c0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	691b      	ldr	r3, [r3, #16]
 80078b6:	f003 0320 	and.w	r3, r3, #32
 80078ba:	2b20      	cmp	r3, #32
 80078bc:	d0f0      	beq.n	80078a0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80078be:	2300      	movs	r3, #0
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	3714      	adds	r7, #20
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr
 80078cc:	00030d40 	.word	0x00030d40

080078d0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80078d0:	b480      	push	{r7}
 80078d2:	b085      	sub	sp, #20
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80078d8:	2300      	movs	r3, #0
 80078da:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	3301      	adds	r3, #1
 80078e0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	4a11      	ldr	r2, [pc, #68]	@ (800792c <USB_FlushRxFifo+0x5c>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d901      	bls.n	80078ee <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80078ea:	2303      	movs	r3, #3
 80078ec:	e018      	b.n	8007920 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	691b      	ldr	r3, [r3, #16]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	daf2      	bge.n	80078dc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80078f6:	2300      	movs	r3, #0
 80078f8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2210      	movs	r2, #16
 80078fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	3301      	adds	r3, #1
 8007904:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	4a08      	ldr	r2, [pc, #32]	@ (800792c <USB_FlushRxFifo+0x5c>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d901      	bls.n	8007912 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800790e:	2303      	movs	r3, #3
 8007910:	e006      	b.n	8007920 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	691b      	ldr	r3, [r3, #16]
 8007916:	f003 0310 	and.w	r3, r3, #16
 800791a:	2b10      	cmp	r3, #16
 800791c:	d0f0      	beq.n	8007900 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800791e:	2300      	movs	r3, #0
}
 8007920:	4618      	mov	r0, r3
 8007922:	3714      	adds	r7, #20
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr
 800792c:	00030d40 	.word	0x00030d40

08007930 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007930:	b480      	push	{r7}
 8007932:	b085      	sub	sp, #20
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
 8007938:	460b      	mov	r3, r1
 800793a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	78fb      	ldrb	r3, [r7, #3]
 800794a:	68f9      	ldr	r1, [r7, #12]
 800794c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007950:	4313      	orrs	r3, r2
 8007952:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007954:	2300      	movs	r3, #0
}
 8007956:	4618      	mov	r0, r3
 8007958:	3714      	adds	r7, #20
 800795a:	46bd      	mov	sp, r7
 800795c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007960:	4770      	bx	lr

08007962 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007962:	b480      	push	{r7}
 8007964:	b087      	sub	sp, #28
 8007966:	af00      	add	r7, sp, #0
 8007968:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007974:	689b      	ldr	r3, [r3, #8]
 8007976:	f003 0306 	and.w	r3, r3, #6
 800797a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d102      	bne.n	8007988 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007982:	2300      	movs	r3, #0
 8007984:	75fb      	strb	r3, [r7, #23]
 8007986:	e00a      	b.n	800799e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	2b02      	cmp	r3, #2
 800798c:	d002      	beq.n	8007994 <USB_GetDevSpeed+0x32>
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	2b06      	cmp	r3, #6
 8007992:	d102      	bne.n	800799a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007994:	2302      	movs	r3, #2
 8007996:	75fb      	strb	r3, [r7, #23]
 8007998:	e001      	b.n	800799e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800799a:	230f      	movs	r3, #15
 800799c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800799e:	7dfb      	ldrb	r3, [r7, #23]
}
 80079a0:	4618      	mov	r0, r3
 80079a2:	371c      	adds	r7, #28
 80079a4:	46bd      	mov	sp, r7
 80079a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079aa:	4770      	bx	lr

080079ac <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80079ac:	b480      	push	{r7}
 80079ae:	b085      	sub	sp, #20
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
 80079b4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	781b      	ldrb	r3, [r3, #0]
 80079be:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	785b      	ldrb	r3, [r3, #1]
 80079c4:	2b01      	cmp	r3, #1
 80079c6:	d13a      	bne.n	8007a3e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079ce:	69da      	ldr	r2, [r3, #28]
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	781b      	ldrb	r3, [r3, #0]
 80079d4:	f003 030f 	and.w	r3, r3, #15
 80079d8:	2101      	movs	r1, #1
 80079da:	fa01 f303 	lsl.w	r3, r1, r3
 80079de:	b29b      	uxth	r3, r3
 80079e0:	68f9      	ldr	r1, [r7, #12]
 80079e2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80079e6:	4313      	orrs	r3, r2
 80079e8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	015a      	lsls	r2, r3, #5
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	4413      	add	r3, r2
 80079f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d155      	bne.n	8007aac <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	015a      	lsls	r2, r3, #5
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	4413      	add	r3, r2
 8007a08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a0c:	681a      	ldr	r2, [r3, #0]
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	68db      	ldr	r3, [r3, #12]
 8007a12:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	791b      	ldrb	r3, [r3, #4]
 8007a1a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007a1c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	059b      	lsls	r3, r3, #22
 8007a22:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007a24:	4313      	orrs	r3, r2
 8007a26:	68ba      	ldr	r2, [r7, #8]
 8007a28:	0151      	lsls	r1, r2, #5
 8007a2a:	68fa      	ldr	r2, [r7, #12]
 8007a2c:	440a      	add	r2, r1
 8007a2e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a3a:	6013      	str	r3, [r2, #0]
 8007a3c:	e036      	b.n	8007aac <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a44:	69da      	ldr	r2, [r3, #28]
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	781b      	ldrb	r3, [r3, #0]
 8007a4a:	f003 030f 	and.w	r3, r3, #15
 8007a4e:	2101      	movs	r1, #1
 8007a50:	fa01 f303 	lsl.w	r3, r1, r3
 8007a54:	041b      	lsls	r3, r3, #16
 8007a56:	68f9      	ldr	r1, [r7, #12]
 8007a58:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	015a      	lsls	r2, r3, #5
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	4413      	add	r3, r2
 8007a68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d11a      	bne.n	8007aac <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	015a      	lsls	r2, r3, #5
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	4413      	add	r3, r2
 8007a7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a82:	681a      	ldr	r2, [r3, #0]
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	68db      	ldr	r3, [r3, #12]
 8007a88:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	791b      	ldrb	r3, [r3, #4]
 8007a90:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007a92:	430b      	orrs	r3, r1
 8007a94:	4313      	orrs	r3, r2
 8007a96:	68ba      	ldr	r2, [r7, #8]
 8007a98:	0151      	lsls	r1, r2, #5
 8007a9a:	68fa      	ldr	r2, [r7, #12]
 8007a9c:	440a      	add	r2, r1
 8007a9e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007aa2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007aa6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007aaa:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007aac:	2300      	movs	r3, #0
}
 8007aae:	4618      	mov	r0, r3
 8007ab0:	3714      	adds	r7, #20
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab8:	4770      	bx	lr
	...

08007abc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b085      	sub	sp, #20
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
 8007ac4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	781b      	ldrb	r3, [r3, #0]
 8007ace:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	785b      	ldrb	r3, [r3, #1]
 8007ad4:	2b01      	cmp	r3, #1
 8007ad6:	d161      	bne.n	8007b9c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	015a      	lsls	r2, r3, #5
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	4413      	add	r3, r2
 8007ae0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007aea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007aee:	d11f      	bne.n	8007b30 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	015a      	lsls	r2, r3, #5
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	4413      	add	r3, r2
 8007af8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	68ba      	ldr	r2, [r7, #8]
 8007b00:	0151      	lsls	r1, r2, #5
 8007b02:	68fa      	ldr	r2, [r7, #12]
 8007b04:	440a      	add	r2, r1
 8007b06:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b0a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007b0e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	015a      	lsls	r2, r3, #5
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	4413      	add	r3, r2
 8007b18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	68ba      	ldr	r2, [r7, #8]
 8007b20:	0151      	lsls	r1, r2, #5
 8007b22:	68fa      	ldr	r2, [r7, #12]
 8007b24:	440a      	add	r2, r1
 8007b26:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b2a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007b2e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	781b      	ldrb	r3, [r3, #0]
 8007b3c:	f003 030f 	and.w	r3, r3, #15
 8007b40:	2101      	movs	r1, #1
 8007b42:	fa01 f303 	lsl.w	r3, r1, r3
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	43db      	mvns	r3, r3
 8007b4a:	68f9      	ldr	r1, [r7, #12]
 8007b4c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007b50:	4013      	ands	r3, r2
 8007b52:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b5a:	69da      	ldr	r2, [r3, #28]
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	781b      	ldrb	r3, [r3, #0]
 8007b60:	f003 030f 	and.w	r3, r3, #15
 8007b64:	2101      	movs	r1, #1
 8007b66:	fa01 f303 	lsl.w	r3, r1, r3
 8007b6a:	b29b      	uxth	r3, r3
 8007b6c:	43db      	mvns	r3, r3
 8007b6e:	68f9      	ldr	r1, [r7, #12]
 8007b70:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007b74:	4013      	ands	r3, r2
 8007b76:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	015a      	lsls	r2, r3, #5
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	4413      	add	r3, r2
 8007b80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b84:	681a      	ldr	r2, [r3, #0]
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	0159      	lsls	r1, r3, #5
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	440b      	add	r3, r1
 8007b8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b92:	4619      	mov	r1, r3
 8007b94:	4b35      	ldr	r3, [pc, #212]	@ (8007c6c <USB_DeactivateEndpoint+0x1b0>)
 8007b96:	4013      	ands	r3, r2
 8007b98:	600b      	str	r3, [r1, #0]
 8007b9a:	e060      	b.n	8007c5e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	015a      	lsls	r2, r3, #5
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	4413      	add	r3, r2
 8007ba4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007bae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007bb2:	d11f      	bne.n	8007bf4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	015a      	lsls	r2, r3, #5
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	4413      	add	r3, r2
 8007bbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	68ba      	ldr	r2, [r7, #8]
 8007bc4:	0151      	lsls	r1, r2, #5
 8007bc6:	68fa      	ldr	r2, [r7, #12]
 8007bc8:	440a      	add	r2, r1
 8007bca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007bce:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007bd2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	015a      	lsls	r2, r3, #5
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	4413      	add	r3, r2
 8007bdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	68ba      	ldr	r2, [r7, #8]
 8007be4:	0151      	lsls	r1, r2, #5
 8007be6:	68fa      	ldr	r2, [r7, #12]
 8007be8:	440a      	add	r2, r1
 8007bea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007bee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007bf2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bfa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	781b      	ldrb	r3, [r3, #0]
 8007c00:	f003 030f 	and.w	r3, r3, #15
 8007c04:	2101      	movs	r1, #1
 8007c06:	fa01 f303 	lsl.w	r3, r1, r3
 8007c0a:	041b      	lsls	r3, r3, #16
 8007c0c:	43db      	mvns	r3, r3
 8007c0e:	68f9      	ldr	r1, [r7, #12]
 8007c10:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007c14:	4013      	ands	r3, r2
 8007c16:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c1e:	69da      	ldr	r2, [r3, #28]
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	781b      	ldrb	r3, [r3, #0]
 8007c24:	f003 030f 	and.w	r3, r3, #15
 8007c28:	2101      	movs	r1, #1
 8007c2a:	fa01 f303 	lsl.w	r3, r1, r3
 8007c2e:	041b      	lsls	r3, r3, #16
 8007c30:	43db      	mvns	r3, r3
 8007c32:	68f9      	ldr	r1, [r7, #12]
 8007c34:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007c38:	4013      	ands	r3, r2
 8007c3a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007c3c:	68bb      	ldr	r3, [r7, #8]
 8007c3e:	015a      	lsls	r2, r3, #5
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	4413      	add	r3, r2
 8007c44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c48:	681a      	ldr	r2, [r3, #0]
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	0159      	lsls	r1, r3, #5
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	440b      	add	r3, r1
 8007c52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c56:	4619      	mov	r1, r3
 8007c58:	4b05      	ldr	r3, [pc, #20]	@ (8007c70 <USB_DeactivateEndpoint+0x1b4>)
 8007c5a:	4013      	ands	r3, r2
 8007c5c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007c5e:	2300      	movs	r3, #0
}
 8007c60:	4618      	mov	r0, r3
 8007c62:	3714      	adds	r7, #20
 8007c64:	46bd      	mov	sp, r7
 8007c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6a:	4770      	bx	lr
 8007c6c:	ec337800 	.word	0xec337800
 8007c70:	eff37800 	.word	0xeff37800

08007c74 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b08a      	sub	sp, #40	@ 0x28
 8007c78:	af02      	add	r7, sp, #8
 8007c7a:	60f8      	str	r0, [r7, #12]
 8007c7c:	60b9      	str	r1, [r7, #8]
 8007c7e:	4613      	mov	r3, r2
 8007c80:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	781b      	ldrb	r3, [r3, #0]
 8007c8a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	785b      	ldrb	r3, [r3, #1]
 8007c90:	2b01      	cmp	r3, #1
 8007c92:	f040 815c 	bne.w	8007f4e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	699b      	ldr	r3, [r3, #24]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d132      	bne.n	8007d04 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007c9e:	69bb      	ldr	r3, [r7, #24]
 8007ca0:	015a      	lsls	r2, r3, #5
 8007ca2:	69fb      	ldr	r3, [r7, #28]
 8007ca4:	4413      	add	r3, r2
 8007ca6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007caa:	691b      	ldr	r3, [r3, #16]
 8007cac:	69ba      	ldr	r2, [r7, #24]
 8007cae:	0151      	lsls	r1, r2, #5
 8007cb0:	69fa      	ldr	r2, [r7, #28]
 8007cb2:	440a      	add	r2, r1
 8007cb4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cb8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007cbc:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007cc0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007cc2:	69bb      	ldr	r3, [r7, #24]
 8007cc4:	015a      	lsls	r2, r3, #5
 8007cc6:	69fb      	ldr	r3, [r7, #28]
 8007cc8:	4413      	add	r3, r2
 8007cca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cce:	691b      	ldr	r3, [r3, #16]
 8007cd0:	69ba      	ldr	r2, [r7, #24]
 8007cd2:	0151      	lsls	r1, r2, #5
 8007cd4:	69fa      	ldr	r2, [r7, #28]
 8007cd6:	440a      	add	r2, r1
 8007cd8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cdc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007ce0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007ce2:	69bb      	ldr	r3, [r7, #24]
 8007ce4:	015a      	lsls	r2, r3, #5
 8007ce6:	69fb      	ldr	r3, [r7, #28]
 8007ce8:	4413      	add	r3, r2
 8007cea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cee:	691b      	ldr	r3, [r3, #16]
 8007cf0:	69ba      	ldr	r2, [r7, #24]
 8007cf2:	0151      	lsls	r1, r2, #5
 8007cf4:	69fa      	ldr	r2, [r7, #28]
 8007cf6:	440a      	add	r2, r1
 8007cf8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cfc:	0cdb      	lsrs	r3, r3, #19
 8007cfe:	04db      	lsls	r3, r3, #19
 8007d00:	6113      	str	r3, [r2, #16]
 8007d02:	e074      	b.n	8007dee <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007d04:	69bb      	ldr	r3, [r7, #24]
 8007d06:	015a      	lsls	r2, r3, #5
 8007d08:	69fb      	ldr	r3, [r7, #28]
 8007d0a:	4413      	add	r3, r2
 8007d0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d10:	691b      	ldr	r3, [r3, #16]
 8007d12:	69ba      	ldr	r2, [r7, #24]
 8007d14:	0151      	lsls	r1, r2, #5
 8007d16:	69fa      	ldr	r2, [r7, #28]
 8007d18:	440a      	add	r2, r1
 8007d1a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d1e:	0cdb      	lsrs	r3, r3, #19
 8007d20:	04db      	lsls	r3, r3, #19
 8007d22:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007d24:	69bb      	ldr	r3, [r7, #24]
 8007d26:	015a      	lsls	r2, r3, #5
 8007d28:	69fb      	ldr	r3, [r7, #28]
 8007d2a:	4413      	add	r3, r2
 8007d2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d30:	691b      	ldr	r3, [r3, #16]
 8007d32:	69ba      	ldr	r2, [r7, #24]
 8007d34:	0151      	lsls	r1, r2, #5
 8007d36:	69fa      	ldr	r2, [r7, #28]
 8007d38:	440a      	add	r2, r1
 8007d3a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d3e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007d42:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007d46:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007d48:	69bb      	ldr	r3, [r7, #24]
 8007d4a:	015a      	lsls	r2, r3, #5
 8007d4c:	69fb      	ldr	r3, [r7, #28]
 8007d4e:	4413      	add	r3, r2
 8007d50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d54:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	6999      	ldr	r1, [r3, #24]
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	68db      	ldr	r3, [r3, #12]
 8007d5e:	440b      	add	r3, r1
 8007d60:	1e59      	subs	r1, r3, #1
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	68db      	ldr	r3, [r3, #12]
 8007d66:	fbb1 f3f3 	udiv	r3, r1, r3
 8007d6a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007d6c:	4b9d      	ldr	r3, [pc, #628]	@ (8007fe4 <USB_EPStartXfer+0x370>)
 8007d6e:	400b      	ands	r3, r1
 8007d70:	69b9      	ldr	r1, [r7, #24]
 8007d72:	0148      	lsls	r0, r1, #5
 8007d74:	69f9      	ldr	r1, [r7, #28]
 8007d76:	4401      	add	r1, r0
 8007d78:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007d80:	69bb      	ldr	r3, [r7, #24]
 8007d82:	015a      	lsls	r2, r3, #5
 8007d84:	69fb      	ldr	r3, [r7, #28]
 8007d86:	4413      	add	r3, r2
 8007d88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d8c:	691a      	ldr	r2, [r3, #16]
 8007d8e:	68bb      	ldr	r3, [r7, #8]
 8007d90:	699b      	ldr	r3, [r3, #24]
 8007d92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d96:	69b9      	ldr	r1, [r7, #24]
 8007d98:	0148      	lsls	r0, r1, #5
 8007d9a:	69f9      	ldr	r1, [r7, #28]
 8007d9c:	4401      	add	r1, r0
 8007d9e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007da2:	4313      	orrs	r3, r2
 8007da4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	791b      	ldrb	r3, [r3, #4]
 8007daa:	2b01      	cmp	r3, #1
 8007dac:	d11f      	bne.n	8007dee <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007dae:	69bb      	ldr	r3, [r7, #24]
 8007db0:	015a      	lsls	r2, r3, #5
 8007db2:	69fb      	ldr	r3, [r7, #28]
 8007db4:	4413      	add	r3, r2
 8007db6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dba:	691b      	ldr	r3, [r3, #16]
 8007dbc:	69ba      	ldr	r2, [r7, #24]
 8007dbe:	0151      	lsls	r1, r2, #5
 8007dc0:	69fa      	ldr	r2, [r7, #28]
 8007dc2:	440a      	add	r2, r1
 8007dc4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007dc8:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007dcc:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007dce:	69bb      	ldr	r3, [r7, #24]
 8007dd0:	015a      	lsls	r2, r3, #5
 8007dd2:	69fb      	ldr	r3, [r7, #28]
 8007dd4:	4413      	add	r3, r2
 8007dd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dda:	691b      	ldr	r3, [r3, #16]
 8007ddc:	69ba      	ldr	r2, [r7, #24]
 8007dde:	0151      	lsls	r1, r2, #5
 8007de0:	69fa      	ldr	r2, [r7, #28]
 8007de2:	440a      	add	r2, r1
 8007de4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007de8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007dec:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8007dee:	79fb      	ldrb	r3, [r7, #7]
 8007df0:	2b01      	cmp	r3, #1
 8007df2:	d14b      	bne.n	8007e8c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	695b      	ldr	r3, [r3, #20]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d009      	beq.n	8007e10 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007dfc:	69bb      	ldr	r3, [r7, #24]
 8007dfe:	015a      	lsls	r2, r3, #5
 8007e00:	69fb      	ldr	r3, [r7, #28]
 8007e02:	4413      	add	r3, r2
 8007e04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e08:	461a      	mov	r2, r3
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	695b      	ldr	r3, [r3, #20]
 8007e0e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	791b      	ldrb	r3, [r3, #4]
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d128      	bne.n	8007e6a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007e18:	69fb      	ldr	r3, [r7, #28]
 8007e1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e1e:	689b      	ldr	r3, [r3, #8]
 8007e20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d110      	bne.n	8007e4a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007e28:	69bb      	ldr	r3, [r7, #24]
 8007e2a:	015a      	lsls	r2, r3, #5
 8007e2c:	69fb      	ldr	r3, [r7, #28]
 8007e2e:	4413      	add	r3, r2
 8007e30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	69ba      	ldr	r2, [r7, #24]
 8007e38:	0151      	lsls	r1, r2, #5
 8007e3a:	69fa      	ldr	r2, [r7, #28]
 8007e3c:	440a      	add	r2, r1
 8007e3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e42:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007e46:	6013      	str	r3, [r2, #0]
 8007e48:	e00f      	b.n	8007e6a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007e4a:	69bb      	ldr	r3, [r7, #24]
 8007e4c:	015a      	lsls	r2, r3, #5
 8007e4e:	69fb      	ldr	r3, [r7, #28]
 8007e50:	4413      	add	r3, r2
 8007e52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	69ba      	ldr	r2, [r7, #24]
 8007e5a:	0151      	lsls	r1, r2, #5
 8007e5c:	69fa      	ldr	r2, [r7, #28]
 8007e5e:	440a      	add	r2, r1
 8007e60:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e68:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007e6a:	69bb      	ldr	r3, [r7, #24]
 8007e6c:	015a      	lsls	r2, r3, #5
 8007e6e:	69fb      	ldr	r3, [r7, #28]
 8007e70:	4413      	add	r3, r2
 8007e72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	69ba      	ldr	r2, [r7, #24]
 8007e7a:	0151      	lsls	r1, r2, #5
 8007e7c:	69fa      	ldr	r2, [r7, #28]
 8007e7e:	440a      	add	r2, r1
 8007e80:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e84:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007e88:	6013      	str	r3, [r2, #0]
 8007e8a:	e133      	b.n	80080f4 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007e8c:	69bb      	ldr	r3, [r7, #24]
 8007e8e:	015a      	lsls	r2, r3, #5
 8007e90:	69fb      	ldr	r3, [r7, #28]
 8007e92:	4413      	add	r3, r2
 8007e94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	69ba      	ldr	r2, [r7, #24]
 8007e9c:	0151      	lsls	r1, r2, #5
 8007e9e:	69fa      	ldr	r2, [r7, #28]
 8007ea0:	440a      	add	r2, r1
 8007ea2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ea6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007eaa:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	791b      	ldrb	r3, [r3, #4]
 8007eb0:	2b01      	cmp	r3, #1
 8007eb2:	d015      	beq.n	8007ee0 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	699b      	ldr	r3, [r3, #24]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	f000 811b 	beq.w	80080f4 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007ebe:	69fb      	ldr	r3, [r7, #28]
 8007ec0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ec4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	781b      	ldrb	r3, [r3, #0]
 8007eca:	f003 030f 	and.w	r3, r3, #15
 8007ece:	2101      	movs	r1, #1
 8007ed0:	fa01 f303 	lsl.w	r3, r1, r3
 8007ed4:	69f9      	ldr	r1, [r7, #28]
 8007ed6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007eda:	4313      	orrs	r3, r2
 8007edc:	634b      	str	r3, [r1, #52]	@ 0x34
 8007ede:	e109      	b.n	80080f4 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007ee0:	69fb      	ldr	r3, [r7, #28]
 8007ee2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ee6:	689b      	ldr	r3, [r3, #8]
 8007ee8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d110      	bne.n	8007f12 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007ef0:	69bb      	ldr	r3, [r7, #24]
 8007ef2:	015a      	lsls	r2, r3, #5
 8007ef4:	69fb      	ldr	r3, [r7, #28]
 8007ef6:	4413      	add	r3, r2
 8007ef8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	69ba      	ldr	r2, [r7, #24]
 8007f00:	0151      	lsls	r1, r2, #5
 8007f02:	69fa      	ldr	r2, [r7, #28]
 8007f04:	440a      	add	r2, r1
 8007f06:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f0a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007f0e:	6013      	str	r3, [r2, #0]
 8007f10:	e00f      	b.n	8007f32 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007f12:	69bb      	ldr	r3, [r7, #24]
 8007f14:	015a      	lsls	r2, r3, #5
 8007f16:	69fb      	ldr	r3, [r7, #28]
 8007f18:	4413      	add	r3, r2
 8007f1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	69ba      	ldr	r2, [r7, #24]
 8007f22:	0151      	lsls	r1, r2, #5
 8007f24:	69fa      	ldr	r2, [r7, #28]
 8007f26:	440a      	add	r2, r1
 8007f28:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f30:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007f32:	68bb      	ldr	r3, [r7, #8]
 8007f34:	6919      	ldr	r1, [r3, #16]
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	781a      	ldrb	r2, [r3, #0]
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	699b      	ldr	r3, [r3, #24]
 8007f3e:	b298      	uxth	r0, r3
 8007f40:	79fb      	ldrb	r3, [r7, #7]
 8007f42:	9300      	str	r3, [sp, #0]
 8007f44:	4603      	mov	r3, r0
 8007f46:	68f8      	ldr	r0, [r7, #12]
 8007f48:	f000 fade 	bl	8008508 <USB_WritePacket>
 8007f4c:	e0d2      	b.n	80080f4 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007f4e:	69bb      	ldr	r3, [r7, #24]
 8007f50:	015a      	lsls	r2, r3, #5
 8007f52:	69fb      	ldr	r3, [r7, #28]
 8007f54:	4413      	add	r3, r2
 8007f56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f5a:	691b      	ldr	r3, [r3, #16]
 8007f5c:	69ba      	ldr	r2, [r7, #24]
 8007f5e:	0151      	lsls	r1, r2, #5
 8007f60:	69fa      	ldr	r2, [r7, #28]
 8007f62:	440a      	add	r2, r1
 8007f64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f68:	0cdb      	lsrs	r3, r3, #19
 8007f6a:	04db      	lsls	r3, r3, #19
 8007f6c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007f6e:	69bb      	ldr	r3, [r7, #24]
 8007f70:	015a      	lsls	r2, r3, #5
 8007f72:	69fb      	ldr	r3, [r7, #28]
 8007f74:	4413      	add	r3, r2
 8007f76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f7a:	691b      	ldr	r3, [r3, #16]
 8007f7c:	69ba      	ldr	r2, [r7, #24]
 8007f7e:	0151      	lsls	r1, r2, #5
 8007f80:	69fa      	ldr	r2, [r7, #28]
 8007f82:	440a      	add	r2, r1
 8007f84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f88:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007f8c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007f90:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8007f92:	68bb      	ldr	r3, [r7, #8]
 8007f94:	699b      	ldr	r3, [r3, #24]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d126      	bne.n	8007fe8 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007f9a:	69bb      	ldr	r3, [r7, #24]
 8007f9c:	015a      	lsls	r2, r3, #5
 8007f9e:	69fb      	ldr	r3, [r7, #28]
 8007fa0:	4413      	add	r3, r2
 8007fa2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fa6:	691a      	ldr	r2, [r3, #16]
 8007fa8:	68bb      	ldr	r3, [r7, #8]
 8007faa:	68db      	ldr	r3, [r3, #12]
 8007fac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007fb0:	69b9      	ldr	r1, [r7, #24]
 8007fb2:	0148      	lsls	r0, r1, #5
 8007fb4:	69f9      	ldr	r1, [r7, #28]
 8007fb6:	4401      	add	r1, r0
 8007fb8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007fbc:	4313      	orrs	r3, r2
 8007fbe:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007fc0:	69bb      	ldr	r3, [r7, #24]
 8007fc2:	015a      	lsls	r2, r3, #5
 8007fc4:	69fb      	ldr	r3, [r7, #28]
 8007fc6:	4413      	add	r3, r2
 8007fc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fcc:	691b      	ldr	r3, [r3, #16]
 8007fce:	69ba      	ldr	r2, [r7, #24]
 8007fd0:	0151      	lsls	r1, r2, #5
 8007fd2:	69fa      	ldr	r2, [r7, #28]
 8007fd4:	440a      	add	r2, r1
 8007fd6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007fda:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007fde:	6113      	str	r3, [r2, #16]
 8007fe0:	e03a      	b.n	8008058 <USB_EPStartXfer+0x3e4>
 8007fe2:	bf00      	nop
 8007fe4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	699a      	ldr	r2, [r3, #24]
 8007fec:	68bb      	ldr	r3, [r7, #8]
 8007fee:	68db      	ldr	r3, [r3, #12]
 8007ff0:	4413      	add	r3, r2
 8007ff2:	1e5a      	subs	r2, r3, #1
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	68db      	ldr	r3, [r3, #12]
 8007ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ffc:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	68db      	ldr	r3, [r3, #12]
 8008002:	8afa      	ldrh	r2, [r7, #22]
 8008004:	fb03 f202 	mul.w	r2, r3, r2
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800800c:	69bb      	ldr	r3, [r7, #24]
 800800e:	015a      	lsls	r2, r3, #5
 8008010:	69fb      	ldr	r3, [r7, #28]
 8008012:	4413      	add	r3, r2
 8008014:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008018:	691a      	ldr	r2, [r3, #16]
 800801a:	8afb      	ldrh	r3, [r7, #22]
 800801c:	04d9      	lsls	r1, r3, #19
 800801e:	4b38      	ldr	r3, [pc, #224]	@ (8008100 <USB_EPStartXfer+0x48c>)
 8008020:	400b      	ands	r3, r1
 8008022:	69b9      	ldr	r1, [r7, #24]
 8008024:	0148      	lsls	r0, r1, #5
 8008026:	69f9      	ldr	r1, [r7, #28]
 8008028:	4401      	add	r1, r0
 800802a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800802e:	4313      	orrs	r3, r2
 8008030:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008032:	69bb      	ldr	r3, [r7, #24]
 8008034:	015a      	lsls	r2, r3, #5
 8008036:	69fb      	ldr	r3, [r7, #28]
 8008038:	4413      	add	r3, r2
 800803a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800803e:	691a      	ldr	r2, [r3, #16]
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	69db      	ldr	r3, [r3, #28]
 8008044:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008048:	69b9      	ldr	r1, [r7, #24]
 800804a:	0148      	lsls	r0, r1, #5
 800804c:	69f9      	ldr	r1, [r7, #28]
 800804e:	4401      	add	r1, r0
 8008050:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008054:	4313      	orrs	r3, r2
 8008056:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008058:	79fb      	ldrb	r3, [r7, #7]
 800805a:	2b01      	cmp	r3, #1
 800805c:	d10d      	bne.n	800807a <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	691b      	ldr	r3, [r3, #16]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d009      	beq.n	800807a <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	6919      	ldr	r1, [r3, #16]
 800806a:	69bb      	ldr	r3, [r7, #24]
 800806c:	015a      	lsls	r2, r3, #5
 800806e:	69fb      	ldr	r3, [r7, #28]
 8008070:	4413      	add	r3, r2
 8008072:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008076:	460a      	mov	r2, r1
 8008078:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	791b      	ldrb	r3, [r3, #4]
 800807e:	2b01      	cmp	r3, #1
 8008080:	d128      	bne.n	80080d4 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008082:	69fb      	ldr	r3, [r7, #28]
 8008084:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008088:	689b      	ldr	r3, [r3, #8]
 800808a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800808e:	2b00      	cmp	r3, #0
 8008090:	d110      	bne.n	80080b4 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008092:	69bb      	ldr	r3, [r7, #24]
 8008094:	015a      	lsls	r2, r3, #5
 8008096:	69fb      	ldr	r3, [r7, #28]
 8008098:	4413      	add	r3, r2
 800809a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	69ba      	ldr	r2, [r7, #24]
 80080a2:	0151      	lsls	r1, r2, #5
 80080a4:	69fa      	ldr	r2, [r7, #28]
 80080a6:	440a      	add	r2, r1
 80080a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080ac:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80080b0:	6013      	str	r3, [r2, #0]
 80080b2:	e00f      	b.n	80080d4 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80080b4:	69bb      	ldr	r3, [r7, #24]
 80080b6:	015a      	lsls	r2, r3, #5
 80080b8:	69fb      	ldr	r3, [r7, #28]
 80080ba:	4413      	add	r3, r2
 80080bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	69ba      	ldr	r2, [r7, #24]
 80080c4:	0151      	lsls	r1, r2, #5
 80080c6:	69fa      	ldr	r2, [r7, #28]
 80080c8:	440a      	add	r2, r1
 80080ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80080d2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80080d4:	69bb      	ldr	r3, [r7, #24]
 80080d6:	015a      	lsls	r2, r3, #5
 80080d8:	69fb      	ldr	r3, [r7, #28]
 80080da:	4413      	add	r3, r2
 80080dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	69ba      	ldr	r2, [r7, #24]
 80080e4:	0151      	lsls	r1, r2, #5
 80080e6:	69fa      	ldr	r2, [r7, #28]
 80080e8:	440a      	add	r2, r1
 80080ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080ee:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80080f2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80080f4:	2300      	movs	r3, #0
}
 80080f6:	4618      	mov	r0, r3
 80080f8:	3720      	adds	r7, #32
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}
 80080fe:	bf00      	nop
 8008100:	1ff80000 	.word	0x1ff80000

08008104 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008104:	b480      	push	{r7}
 8008106:	b087      	sub	sp, #28
 8008108:	af00      	add	r7, sp, #0
 800810a:	60f8      	str	r0, [r7, #12]
 800810c:	60b9      	str	r1, [r7, #8]
 800810e:	4613      	mov	r3, r2
 8008110:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	781b      	ldrb	r3, [r3, #0]
 800811a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	785b      	ldrb	r3, [r3, #1]
 8008120:	2b01      	cmp	r3, #1
 8008122:	f040 80ce 	bne.w	80082c2 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	699b      	ldr	r3, [r3, #24]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d132      	bne.n	8008194 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800812e:	693b      	ldr	r3, [r7, #16]
 8008130:	015a      	lsls	r2, r3, #5
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	4413      	add	r3, r2
 8008136:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800813a:	691b      	ldr	r3, [r3, #16]
 800813c:	693a      	ldr	r2, [r7, #16]
 800813e:	0151      	lsls	r1, r2, #5
 8008140:	697a      	ldr	r2, [r7, #20]
 8008142:	440a      	add	r2, r1
 8008144:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008148:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800814c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008150:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	015a      	lsls	r2, r3, #5
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	4413      	add	r3, r2
 800815a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800815e:	691b      	ldr	r3, [r3, #16]
 8008160:	693a      	ldr	r2, [r7, #16]
 8008162:	0151      	lsls	r1, r2, #5
 8008164:	697a      	ldr	r2, [r7, #20]
 8008166:	440a      	add	r2, r1
 8008168:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800816c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008170:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008172:	693b      	ldr	r3, [r7, #16]
 8008174:	015a      	lsls	r2, r3, #5
 8008176:	697b      	ldr	r3, [r7, #20]
 8008178:	4413      	add	r3, r2
 800817a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800817e:	691b      	ldr	r3, [r3, #16]
 8008180:	693a      	ldr	r2, [r7, #16]
 8008182:	0151      	lsls	r1, r2, #5
 8008184:	697a      	ldr	r2, [r7, #20]
 8008186:	440a      	add	r2, r1
 8008188:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800818c:	0cdb      	lsrs	r3, r3, #19
 800818e:	04db      	lsls	r3, r3, #19
 8008190:	6113      	str	r3, [r2, #16]
 8008192:	e04e      	b.n	8008232 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008194:	693b      	ldr	r3, [r7, #16]
 8008196:	015a      	lsls	r2, r3, #5
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	4413      	add	r3, r2
 800819c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081a0:	691b      	ldr	r3, [r3, #16]
 80081a2:	693a      	ldr	r2, [r7, #16]
 80081a4:	0151      	lsls	r1, r2, #5
 80081a6:	697a      	ldr	r2, [r7, #20]
 80081a8:	440a      	add	r2, r1
 80081aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081ae:	0cdb      	lsrs	r3, r3, #19
 80081b0:	04db      	lsls	r3, r3, #19
 80081b2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80081b4:	693b      	ldr	r3, [r7, #16]
 80081b6:	015a      	lsls	r2, r3, #5
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	4413      	add	r3, r2
 80081bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081c0:	691b      	ldr	r3, [r3, #16]
 80081c2:	693a      	ldr	r2, [r7, #16]
 80081c4:	0151      	lsls	r1, r2, #5
 80081c6:	697a      	ldr	r2, [r7, #20]
 80081c8:	440a      	add	r2, r1
 80081ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081ce:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80081d2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80081d6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	699a      	ldr	r2, [r3, #24]
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	68db      	ldr	r3, [r3, #12]
 80081e0:	429a      	cmp	r2, r3
 80081e2:	d903      	bls.n	80081ec <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	68da      	ldr	r2, [r3, #12]
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80081ec:	693b      	ldr	r3, [r7, #16]
 80081ee:	015a      	lsls	r2, r3, #5
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	4413      	add	r3, r2
 80081f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081f8:	691b      	ldr	r3, [r3, #16]
 80081fa:	693a      	ldr	r2, [r7, #16]
 80081fc:	0151      	lsls	r1, r2, #5
 80081fe:	697a      	ldr	r2, [r7, #20]
 8008200:	440a      	add	r2, r1
 8008202:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008206:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800820a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	015a      	lsls	r2, r3, #5
 8008210:	697b      	ldr	r3, [r7, #20]
 8008212:	4413      	add	r3, r2
 8008214:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008218:	691a      	ldr	r2, [r3, #16]
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	699b      	ldr	r3, [r3, #24]
 800821e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008222:	6939      	ldr	r1, [r7, #16]
 8008224:	0148      	lsls	r0, r1, #5
 8008226:	6979      	ldr	r1, [r7, #20]
 8008228:	4401      	add	r1, r0
 800822a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800822e:	4313      	orrs	r3, r2
 8008230:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008232:	79fb      	ldrb	r3, [r7, #7]
 8008234:	2b01      	cmp	r3, #1
 8008236:	d11e      	bne.n	8008276 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	695b      	ldr	r3, [r3, #20]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d009      	beq.n	8008254 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008240:	693b      	ldr	r3, [r7, #16]
 8008242:	015a      	lsls	r2, r3, #5
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	4413      	add	r3, r2
 8008248:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800824c:	461a      	mov	r2, r3
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	695b      	ldr	r3, [r3, #20]
 8008252:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008254:	693b      	ldr	r3, [r7, #16]
 8008256:	015a      	lsls	r2, r3, #5
 8008258:	697b      	ldr	r3, [r7, #20]
 800825a:	4413      	add	r3, r2
 800825c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	693a      	ldr	r2, [r7, #16]
 8008264:	0151      	lsls	r1, r2, #5
 8008266:	697a      	ldr	r2, [r7, #20]
 8008268:	440a      	add	r2, r1
 800826a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800826e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008272:	6013      	str	r3, [r2, #0]
 8008274:	e097      	b.n	80083a6 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	015a      	lsls	r2, r3, #5
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	4413      	add	r3, r2
 800827e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	693a      	ldr	r2, [r7, #16]
 8008286:	0151      	lsls	r1, r2, #5
 8008288:	697a      	ldr	r2, [r7, #20]
 800828a:	440a      	add	r2, r1
 800828c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008290:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008294:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8008296:	68bb      	ldr	r3, [r7, #8]
 8008298:	699b      	ldr	r3, [r3, #24]
 800829a:	2b00      	cmp	r3, #0
 800829c:	f000 8083 	beq.w	80083a6 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80082a0:	697b      	ldr	r3, [r7, #20]
 80082a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	781b      	ldrb	r3, [r3, #0]
 80082ac:	f003 030f 	and.w	r3, r3, #15
 80082b0:	2101      	movs	r1, #1
 80082b2:	fa01 f303 	lsl.w	r3, r1, r3
 80082b6:	6979      	ldr	r1, [r7, #20]
 80082b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80082bc:	4313      	orrs	r3, r2
 80082be:	634b      	str	r3, [r1, #52]	@ 0x34
 80082c0:	e071      	b.n	80083a6 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	015a      	lsls	r2, r3, #5
 80082c6:	697b      	ldr	r3, [r7, #20]
 80082c8:	4413      	add	r3, r2
 80082ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082ce:	691b      	ldr	r3, [r3, #16]
 80082d0:	693a      	ldr	r2, [r7, #16]
 80082d2:	0151      	lsls	r1, r2, #5
 80082d4:	697a      	ldr	r2, [r7, #20]
 80082d6:	440a      	add	r2, r1
 80082d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80082dc:	0cdb      	lsrs	r3, r3, #19
 80082de:	04db      	lsls	r3, r3, #19
 80082e0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	015a      	lsls	r2, r3, #5
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	4413      	add	r3, r2
 80082ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082ee:	691b      	ldr	r3, [r3, #16]
 80082f0:	693a      	ldr	r2, [r7, #16]
 80082f2:	0151      	lsls	r1, r2, #5
 80082f4:	697a      	ldr	r2, [r7, #20]
 80082f6:	440a      	add	r2, r1
 80082f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80082fc:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008300:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008304:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8008306:	68bb      	ldr	r3, [r7, #8]
 8008308:	699b      	ldr	r3, [r3, #24]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d003      	beq.n	8008316 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	68da      	ldr	r2, [r3, #12]
 8008312:	68bb      	ldr	r3, [r7, #8]
 8008314:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	68da      	ldr	r2, [r3, #12]
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800831e:	693b      	ldr	r3, [r7, #16]
 8008320:	015a      	lsls	r2, r3, #5
 8008322:	697b      	ldr	r3, [r7, #20]
 8008324:	4413      	add	r3, r2
 8008326:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800832a:	691b      	ldr	r3, [r3, #16]
 800832c:	693a      	ldr	r2, [r7, #16]
 800832e:	0151      	lsls	r1, r2, #5
 8008330:	697a      	ldr	r2, [r7, #20]
 8008332:	440a      	add	r2, r1
 8008334:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008338:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800833c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800833e:	693b      	ldr	r3, [r7, #16]
 8008340:	015a      	lsls	r2, r3, #5
 8008342:	697b      	ldr	r3, [r7, #20]
 8008344:	4413      	add	r3, r2
 8008346:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800834a:	691a      	ldr	r2, [r3, #16]
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	69db      	ldr	r3, [r3, #28]
 8008350:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008354:	6939      	ldr	r1, [r7, #16]
 8008356:	0148      	lsls	r0, r1, #5
 8008358:	6979      	ldr	r1, [r7, #20]
 800835a:	4401      	add	r1, r0
 800835c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008360:	4313      	orrs	r3, r2
 8008362:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8008364:	79fb      	ldrb	r3, [r7, #7]
 8008366:	2b01      	cmp	r3, #1
 8008368:	d10d      	bne.n	8008386 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	691b      	ldr	r3, [r3, #16]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d009      	beq.n	8008386 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	6919      	ldr	r1, [r3, #16]
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	015a      	lsls	r2, r3, #5
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	4413      	add	r3, r2
 800837e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008382:	460a      	mov	r2, r1
 8008384:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	015a      	lsls	r2, r3, #5
 800838a:	697b      	ldr	r3, [r7, #20]
 800838c:	4413      	add	r3, r2
 800838e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	693a      	ldr	r2, [r7, #16]
 8008396:	0151      	lsls	r1, r2, #5
 8008398:	697a      	ldr	r2, [r7, #20]
 800839a:	440a      	add	r2, r1
 800839c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80083a0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80083a4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80083a6:	2300      	movs	r3, #0
}
 80083a8:	4618      	mov	r0, r3
 80083aa:	371c      	adds	r7, #28
 80083ac:	46bd      	mov	sp, r7
 80083ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b2:	4770      	bx	lr

080083b4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b087      	sub	sp, #28
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
 80083bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80083be:	2300      	movs	r3, #0
 80083c0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80083c2:	2300      	movs	r3, #0
 80083c4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	785b      	ldrb	r3, [r3, #1]
 80083ce:	2b01      	cmp	r3, #1
 80083d0:	d14a      	bne.n	8008468 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	781b      	ldrb	r3, [r3, #0]
 80083d6:	015a      	lsls	r2, r3, #5
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	4413      	add	r3, r2
 80083dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80083e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80083ea:	f040 8086 	bne.w	80084fa <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	781b      	ldrb	r3, [r3, #0]
 80083f2:	015a      	lsls	r2, r3, #5
 80083f4:	693b      	ldr	r3, [r7, #16]
 80083f6:	4413      	add	r3, r2
 80083f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	683a      	ldr	r2, [r7, #0]
 8008400:	7812      	ldrb	r2, [r2, #0]
 8008402:	0151      	lsls	r1, r2, #5
 8008404:	693a      	ldr	r2, [r7, #16]
 8008406:	440a      	add	r2, r1
 8008408:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800840c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008410:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	781b      	ldrb	r3, [r3, #0]
 8008416:	015a      	lsls	r2, r3, #5
 8008418:	693b      	ldr	r3, [r7, #16]
 800841a:	4413      	add	r3, r2
 800841c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	683a      	ldr	r2, [r7, #0]
 8008424:	7812      	ldrb	r2, [r2, #0]
 8008426:	0151      	lsls	r1, r2, #5
 8008428:	693a      	ldr	r2, [r7, #16]
 800842a:	440a      	add	r2, r1
 800842c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008430:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008434:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	3301      	adds	r3, #1
 800843a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008442:	4293      	cmp	r3, r2
 8008444:	d902      	bls.n	800844c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008446:	2301      	movs	r3, #1
 8008448:	75fb      	strb	r3, [r7, #23]
          break;
 800844a:	e056      	b.n	80084fa <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800844c:	683b      	ldr	r3, [r7, #0]
 800844e:	781b      	ldrb	r3, [r3, #0]
 8008450:	015a      	lsls	r2, r3, #5
 8008452:	693b      	ldr	r3, [r7, #16]
 8008454:	4413      	add	r3, r2
 8008456:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008460:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008464:	d0e7      	beq.n	8008436 <USB_EPStopXfer+0x82>
 8008466:	e048      	b.n	80084fa <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	781b      	ldrb	r3, [r3, #0]
 800846c:	015a      	lsls	r2, r3, #5
 800846e:	693b      	ldr	r3, [r7, #16]
 8008470:	4413      	add	r3, r2
 8008472:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800847c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008480:	d13b      	bne.n	80084fa <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	781b      	ldrb	r3, [r3, #0]
 8008486:	015a      	lsls	r2, r3, #5
 8008488:	693b      	ldr	r3, [r7, #16]
 800848a:	4413      	add	r3, r2
 800848c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	683a      	ldr	r2, [r7, #0]
 8008494:	7812      	ldrb	r2, [r2, #0]
 8008496:	0151      	lsls	r1, r2, #5
 8008498:	693a      	ldr	r2, [r7, #16]
 800849a:	440a      	add	r2, r1
 800849c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80084a0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80084a4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	781b      	ldrb	r3, [r3, #0]
 80084aa:	015a      	lsls	r2, r3, #5
 80084ac:	693b      	ldr	r3, [r7, #16]
 80084ae:	4413      	add	r3, r2
 80084b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	683a      	ldr	r2, [r7, #0]
 80084b8:	7812      	ldrb	r2, [r2, #0]
 80084ba:	0151      	lsls	r1, r2, #5
 80084bc:	693a      	ldr	r2, [r7, #16]
 80084be:	440a      	add	r2, r1
 80084c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80084c4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80084c8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	3301      	adds	r3, #1
 80084ce:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d902      	bls.n	80084e0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80084da:	2301      	movs	r3, #1
 80084dc:	75fb      	strb	r3, [r7, #23]
          break;
 80084de:	e00c      	b.n	80084fa <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	781b      	ldrb	r3, [r3, #0]
 80084e4:	015a      	lsls	r2, r3, #5
 80084e6:	693b      	ldr	r3, [r7, #16]
 80084e8:	4413      	add	r3, r2
 80084ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80084f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084f8:	d0e7      	beq.n	80084ca <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80084fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80084fc:	4618      	mov	r0, r3
 80084fe:	371c      	adds	r7, #28
 8008500:	46bd      	mov	sp, r7
 8008502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008506:	4770      	bx	lr

08008508 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008508:	b480      	push	{r7}
 800850a:	b089      	sub	sp, #36	@ 0x24
 800850c:	af00      	add	r7, sp, #0
 800850e:	60f8      	str	r0, [r7, #12]
 8008510:	60b9      	str	r1, [r7, #8]
 8008512:	4611      	mov	r1, r2
 8008514:	461a      	mov	r2, r3
 8008516:	460b      	mov	r3, r1
 8008518:	71fb      	strb	r3, [r7, #7]
 800851a:	4613      	mov	r3, r2
 800851c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008522:	68bb      	ldr	r3, [r7, #8]
 8008524:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008526:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800852a:	2b00      	cmp	r3, #0
 800852c:	d123      	bne.n	8008576 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800852e:	88bb      	ldrh	r3, [r7, #4]
 8008530:	3303      	adds	r3, #3
 8008532:	089b      	lsrs	r3, r3, #2
 8008534:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008536:	2300      	movs	r3, #0
 8008538:	61bb      	str	r3, [r7, #24]
 800853a:	e018      	b.n	800856e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800853c:	79fb      	ldrb	r3, [r7, #7]
 800853e:	031a      	lsls	r2, r3, #12
 8008540:	697b      	ldr	r3, [r7, #20]
 8008542:	4413      	add	r3, r2
 8008544:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008548:	461a      	mov	r2, r3
 800854a:	69fb      	ldr	r3, [r7, #28]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008550:	69fb      	ldr	r3, [r7, #28]
 8008552:	3301      	adds	r3, #1
 8008554:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008556:	69fb      	ldr	r3, [r7, #28]
 8008558:	3301      	adds	r3, #1
 800855a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800855c:	69fb      	ldr	r3, [r7, #28]
 800855e:	3301      	adds	r3, #1
 8008560:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008562:	69fb      	ldr	r3, [r7, #28]
 8008564:	3301      	adds	r3, #1
 8008566:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008568:	69bb      	ldr	r3, [r7, #24]
 800856a:	3301      	adds	r3, #1
 800856c:	61bb      	str	r3, [r7, #24]
 800856e:	69ba      	ldr	r2, [r7, #24]
 8008570:	693b      	ldr	r3, [r7, #16]
 8008572:	429a      	cmp	r2, r3
 8008574:	d3e2      	bcc.n	800853c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008576:	2300      	movs	r3, #0
}
 8008578:	4618      	mov	r0, r3
 800857a:	3724      	adds	r7, #36	@ 0x24
 800857c:	46bd      	mov	sp, r7
 800857e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008582:	4770      	bx	lr

08008584 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008584:	b480      	push	{r7}
 8008586:	b08b      	sub	sp, #44	@ 0x2c
 8008588:	af00      	add	r7, sp, #0
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	60b9      	str	r1, [r7, #8]
 800858e:	4613      	mov	r3, r2
 8008590:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008596:	68bb      	ldr	r3, [r7, #8]
 8008598:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800859a:	88fb      	ldrh	r3, [r7, #6]
 800859c:	089b      	lsrs	r3, r3, #2
 800859e:	b29b      	uxth	r3, r3
 80085a0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80085a2:	88fb      	ldrh	r3, [r7, #6]
 80085a4:	f003 0303 	and.w	r3, r3, #3
 80085a8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80085aa:	2300      	movs	r3, #0
 80085ac:	623b      	str	r3, [r7, #32]
 80085ae:	e014      	b.n	80085da <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80085b0:	69bb      	ldr	r3, [r7, #24]
 80085b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80085b6:	681a      	ldr	r2, [r3, #0]
 80085b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085ba:	601a      	str	r2, [r3, #0]
    pDest++;
 80085bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085be:	3301      	adds	r3, #1
 80085c0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80085c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085c4:	3301      	adds	r3, #1
 80085c6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80085c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085ca:	3301      	adds	r3, #1
 80085cc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80085ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085d0:	3301      	adds	r3, #1
 80085d2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80085d4:	6a3b      	ldr	r3, [r7, #32]
 80085d6:	3301      	adds	r3, #1
 80085d8:	623b      	str	r3, [r7, #32]
 80085da:	6a3a      	ldr	r2, [r7, #32]
 80085dc:	697b      	ldr	r3, [r7, #20]
 80085de:	429a      	cmp	r2, r3
 80085e0:	d3e6      	bcc.n	80085b0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80085e2:	8bfb      	ldrh	r3, [r7, #30]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d01e      	beq.n	8008626 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80085e8:	2300      	movs	r3, #0
 80085ea:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80085ec:	69bb      	ldr	r3, [r7, #24]
 80085ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80085f2:	461a      	mov	r2, r3
 80085f4:	f107 0310 	add.w	r3, r7, #16
 80085f8:	6812      	ldr	r2, [r2, #0]
 80085fa:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80085fc:	693a      	ldr	r2, [r7, #16]
 80085fe:	6a3b      	ldr	r3, [r7, #32]
 8008600:	b2db      	uxtb	r3, r3
 8008602:	00db      	lsls	r3, r3, #3
 8008604:	fa22 f303 	lsr.w	r3, r2, r3
 8008608:	b2da      	uxtb	r2, r3
 800860a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800860c:	701a      	strb	r2, [r3, #0]
      i++;
 800860e:	6a3b      	ldr	r3, [r7, #32]
 8008610:	3301      	adds	r3, #1
 8008612:	623b      	str	r3, [r7, #32]
      pDest++;
 8008614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008616:	3301      	adds	r3, #1
 8008618:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800861a:	8bfb      	ldrh	r3, [r7, #30]
 800861c:	3b01      	subs	r3, #1
 800861e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008620:	8bfb      	ldrh	r3, [r7, #30]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d1ea      	bne.n	80085fc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008628:	4618      	mov	r0, r3
 800862a:	372c      	adds	r7, #44	@ 0x2c
 800862c:	46bd      	mov	sp, r7
 800862e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008632:	4770      	bx	lr

08008634 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008634:	b480      	push	{r7}
 8008636:	b085      	sub	sp, #20
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
 800863c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	781b      	ldrb	r3, [r3, #0]
 8008646:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	785b      	ldrb	r3, [r3, #1]
 800864c:	2b01      	cmp	r3, #1
 800864e:	d12c      	bne.n	80086aa <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	015a      	lsls	r2, r3, #5
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	4413      	add	r3, r2
 8008658:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	2b00      	cmp	r3, #0
 8008660:	db12      	blt.n	8008688 <USB_EPSetStall+0x54>
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d00f      	beq.n	8008688 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008668:	68bb      	ldr	r3, [r7, #8]
 800866a:	015a      	lsls	r2, r3, #5
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	4413      	add	r3, r2
 8008670:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	68ba      	ldr	r2, [r7, #8]
 8008678:	0151      	lsls	r1, r2, #5
 800867a:	68fa      	ldr	r2, [r7, #12]
 800867c:	440a      	add	r2, r1
 800867e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008682:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008686:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	015a      	lsls	r2, r3, #5
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	4413      	add	r3, r2
 8008690:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	68ba      	ldr	r2, [r7, #8]
 8008698:	0151      	lsls	r1, r2, #5
 800869a:	68fa      	ldr	r2, [r7, #12]
 800869c:	440a      	add	r2, r1
 800869e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086a2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80086a6:	6013      	str	r3, [r2, #0]
 80086a8:	e02b      	b.n	8008702 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	015a      	lsls	r2, r3, #5
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	4413      	add	r3, r2
 80086b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	db12      	blt.n	80086e2 <USB_EPSetStall+0xae>
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d00f      	beq.n	80086e2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	015a      	lsls	r2, r3, #5
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	4413      	add	r3, r2
 80086ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	68ba      	ldr	r2, [r7, #8]
 80086d2:	0151      	lsls	r1, r2, #5
 80086d4:	68fa      	ldr	r2, [r7, #12]
 80086d6:	440a      	add	r2, r1
 80086d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80086dc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80086e0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	015a      	lsls	r2, r3, #5
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	4413      	add	r3, r2
 80086ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	68ba      	ldr	r2, [r7, #8]
 80086f2:	0151      	lsls	r1, r2, #5
 80086f4:	68fa      	ldr	r2, [r7, #12]
 80086f6:	440a      	add	r2, r1
 80086f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80086fc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008700:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008702:	2300      	movs	r3, #0
}
 8008704:	4618      	mov	r0, r3
 8008706:	3714      	adds	r7, #20
 8008708:	46bd      	mov	sp, r7
 800870a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870e:	4770      	bx	lr

08008710 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008710:	b480      	push	{r7}
 8008712:	b085      	sub	sp, #20
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
 8008718:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	781b      	ldrb	r3, [r3, #0]
 8008722:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	785b      	ldrb	r3, [r3, #1]
 8008728:	2b01      	cmp	r3, #1
 800872a:	d128      	bne.n	800877e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	015a      	lsls	r2, r3, #5
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	4413      	add	r3, r2
 8008734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	68ba      	ldr	r2, [r7, #8]
 800873c:	0151      	lsls	r1, r2, #5
 800873e:	68fa      	ldr	r2, [r7, #12]
 8008740:	440a      	add	r2, r1
 8008742:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008746:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800874a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	791b      	ldrb	r3, [r3, #4]
 8008750:	2b03      	cmp	r3, #3
 8008752:	d003      	beq.n	800875c <USB_EPClearStall+0x4c>
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	791b      	ldrb	r3, [r3, #4]
 8008758:	2b02      	cmp	r3, #2
 800875a:	d138      	bne.n	80087ce <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	015a      	lsls	r2, r3, #5
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	4413      	add	r3, r2
 8008764:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	68ba      	ldr	r2, [r7, #8]
 800876c:	0151      	lsls	r1, r2, #5
 800876e:	68fa      	ldr	r2, [r7, #12]
 8008770:	440a      	add	r2, r1
 8008772:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008776:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800877a:	6013      	str	r3, [r2, #0]
 800877c:	e027      	b.n	80087ce <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800877e:	68bb      	ldr	r3, [r7, #8]
 8008780:	015a      	lsls	r2, r3, #5
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	4413      	add	r3, r2
 8008786:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	68ba      	ldr	r2, [r7, #8]
 800878e:	0151      	lsls	r1, r2, #5
 8008790:	68fa      	ldr	r2, [r7, #12]
 8008792:	440a      	add	r2, r1
 8008794:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008798:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800879c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	791b      	ldrb	r3, [r3, #4]
 80087a2:	2b03      	cmp	r3, #3
 80087a4:	d003      	beq.n	80087ae <USB_EPClearStall+0x9e>
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	791b      	ldrb	r3, [r3, #4]
 80087aa:	2b02      	cmp	r3, #2
 80087ac:	d10f      	bne.n	80087ce <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80087ae:	68bb      	ldr	r3, [r7, #8]
 80087b0:	015a      	lsls	r2, r3, #5
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	4413      	add	r3, r2
 80087b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	68ba      	ldr	r2, [r7, #8]
 80087be:	0151      	lsls	r1, r2, #5
 80087c0:	68fa      	ldr	r2, [r7, #12]
 80087c2:	440a      	add	r2, r1
 80087c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80087c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80087cc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80087ce:	2300      	movs	r3, #0
}
 80087d0:	4618      	mov	r0, r3
 80087d2:	3714      	adds	r7, #20
 80087d4:	46bd      	mov	sp, r7
 80087d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087da:	4770      	bx	lr

080087dc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80087dc:	b480      	push	{r7}
 80087de:	b085      	sub	sp, #20
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
 80087e4:	460b      	mov	r3, r1
 80087e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	68fa      	ldr	r2, [r7, #12]
 80087f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80087fa:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80087fe:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008806:	681a      	ldr	r2, [r3, #0]
 8008808:	78fb      	ldrb	r3, [r7, #3]
 800880a:	011b      	lsls	r3, r3, #4
 800880c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008810:	68f9      	ldr	r1, [r7, #12]
 8008812:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008816:	4313      	orrs	r3, r2
 8008818:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800881a:	2300      	movs	r3, #0
}
 800881c:	4618      	mov	r0, r3
 800881e:	3714      	adds	r7, #20
 8008820:	46bd      	mov	sp, r7
 8008822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008826:	4770      	bx	lr

08008828 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008828:	b480      	push	{r7}
 800882a:	b085      	sub	sp, #20
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	68fa      	ldr	r2, [r7, #12]
 800883e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008842:	f023 0303 	bic.w	r3, r3, #3
 8008846:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800884e:	685b      	ldr	r3, [r3, #4]
 8008850:	68fa      	ldr	r2, [r7, #12]
 8008852:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008856:	f023 0302 	bic.w	r3, r3, #2
 800885a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800885c:	2300      	movs	r3, #0
}
 800885e:	4618      	mov	r0, r3
 8008860:	3714      	adds	r7, #20
 8008862:	46bd      	mov	sp, r7
 8008864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008868:	4770      	bx	lr

0800886a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800886a:	b480      	push	{r7}
 800886c:	b085      	sub	sp, #20
 800886e:	af00      	add	r7, sp, #0
 8008870:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	68fa      	ldr	r2, [r7, #12]
 8008880:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008884:	f023 0303 	bic.w	r3, r3, #3
 8008888:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008890:	685b      	ldr	r3, [r3, #4]
 8008892:	68fa      	ldr	r2, [r7, #12]
 8008894:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008898:	f043 0302 	orr.w	r3, r3, #2
 800889c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800889e:	2300      	movs	r3, #0
}
 80088a0:	4618      	mov	r0, r3
 80088a2:	3714      	adds	r7, #20
 80088a4:	46bd      	mov	sp, r7
 80088a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088aa:	4770      	bx	lr

080088ac <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80088ac:	b480      	push	{r7}
 80088ae:	b085      	sub	sp, #20
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	695b      	ldr	r3, [r3, #20]
 80088b8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	699b      	ldr	r3, [r3, #24]
 80088be:	68fa      	ldr	r2, [r7, #12]
 80088c0:	4013      	ands	r3, r2
 80088c2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80088c4:	68fb      	ldr	r3, [r7, #12]
}
 80088c6:	4618      	mov	r0, r3
 80088c8:	3714      	adds	r7, #20
 80088ca:	46bd      	mov	sp, r7
 80088cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d0:	4770      	bx	lr

080088d2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80088d2:	b480      	push	{r7}
 80088d4:	b085      	sub	sp, #20
 80088d6:	af00      	add	r7, sp, #0
 80088d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088e4:	699b      	ldr	r3, [r3, #24]
 80088e6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088ee:	69db      	ldr	r3, [r3, #28]
 80088f0:	68ba      	ldr	r2, [r7, #8]
 80088f2:	4013      	ands	r3, r2
 80088f4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80088f6:	68bb      	ldr	r3, [r7, #8]
 80088f8:	0c1b      	lsrs	r3, r3, #16
}
 80088fa:	4618      	mov	r0, r3
 80088fc:	3714      	adds	r7, #20
 80088fe:	46bd      	mov	sp, r7
 8008900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008904:	4770      	bx	lr

08008906 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008906:	b480      	push	{r7}
 8008908:	b085      	sub	sp, #20
 800890a:	af00      	add	r7, sp, #0
 800890c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008918:	699b      	ldr	r3, [r3, #24]
 800891a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008922:	69db      	ldr	r3, [r3, #28]
 8008924:	68ba      	ldr	r2, [r7, #8]
 8008926:	4013      	ands	r3, r2
 8008928:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	b29b      	uxth	r3, r3
}
 800892e:	4618      	mov	r0, r3
 8008930:	3714      	adds	r7, #20
 8008932:	46bd      	mov	sp, r7
 8008934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008938:	4770      	bx	lr

0800893a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800893a:	b480      	push	{r7}
 800893c:	b085      	sub	sp, #20
 800893e:	af00      	add	r7, sp, #0
 8008940:	6078      	str	r0, [r7, #4]
 8008942:	460b      	mov	r3, r1
 8008944:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800894a:	78fb      	ldrb	r3, [r7, #3]
 800894c:	015a      	lsls	r2, r3, #5
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	4413      	add	r3, r2
 8008952:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008956:	689b      	ldr	r3, [r3, #8]
 8008958:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008960:	695b      	ldr	r3, [r3, #20]
 8008962:	68ba      	ldr	r2, [r7, #8]
 8008964:	4013      	ands	r3, r2
 8008966:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008968:	68bb      	ldr	r3, [r7, #8]
}
 800896a:	4618      	mov	r0, r3
 800896c:	3714      	adds	r7, #20
 800896e:	46bd      	mov	sp, r7
 8008970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008974:	4770      	bx	lr

08008976 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008976:	b480      	push	{r7}
 8008978:	b087      	sub	sp, #28
 800897a:	af00      	add	r7, sp, #0
 800897c:	6078      	str	r0, [r7, #4]
 800897e:	460b      	mov	r3, r1
 8008980:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008986:	697b      	ldr	r3, [r7, #20]
 8008988:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800898c:	691b      	ldr	r3, [r3, #16]
 800898e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008990:	697b      	ldr	r3, [r7, #20]
 8008992:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008996:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008998:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800899a:	78fb      	ldrb	r3, [r7, #3]
 800899c:	f003 030f 	and.w	r3, r3, #15
 80089a0:	68fa      	ldr	r2, [r7, #12]
 80089a2:	fa22 f303 	lsr.w	r3, r2, r3
 80089a6:	01db      	lsls	r3, r3, #7
 80089a8:	b2db      	uxtb	r3, r3
 80089aa:	693a      	ldr	r2, [r7, #16]
 80089ac:	4313      	orrs	r3, r2
 80089ae:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80089b0:	78fb      	ldrb	r3, [r7, #3]
 80089b2:	015a      	lsls	r2, r3, #5
 80089b4:	697b      	ldr	r3, [r7, #20]
 80089b6:	4413      	add	r3, r2
 80089b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089bc:	689b      	ldr	r3, [r3, #8]
 80089be:	693a      	ldr	r2, [r7, #16]
 80089c0:	4013      	ands	r3, r2
 80089c2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80089c4:	68bb      	ldr	r3, [r7, #8]
}
 80089c6:	4618      	mov	r0, r3
 80089c8:	371c      	adds	r7, #28
 80089ca:	46bd      	mov	sp, r7
 80089cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d0:	4770      	bx	lr

080089d2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80089d2:	b480      	push	{r7}
 80089d4:	b083      	sub	sp, #12
 80089d6:	af00      	add	r7, sp, #0
 80089d8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	695b      	ldr	r3, [r3, #20]
 80089de:	f003 0301 	and.w	r3, r3, #1
}
 80089e2:	4618      	mov	r0, r3
 80089e4:	370c      	adds	r7, #12
 80089e6:	46bd      	mov	sp, r7
 80089e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ec:	4770      	bx	lr

080089ee <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80089ee:	b480      	push	{r7}
 80089f0:	b085      	sub	sp, #20
 80089f2:	af00      	add	r7, sp, #0
 80089f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	68fa      	ldr	r2, [r7, #12]
 8008a04:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a08:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008a0c:	f023 0307 	bic.w	r3, r3, #7
 8008a10:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a18:	685b      	ldr	r3, [r3, #4]
 8008a1a:	68fa      	ldr	r2, [r7, #12]
 8008a1c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008a20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a24:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008a26:	2300      	movs	r3, #0
}
 8008a28:	4618      	mov	r0, r3
 8008a2a:	3714      	adds	r7, #20
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a32:	4770      	bx	lr

08008a34 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008a34:	b480      	push	{r7}
 8008a36:	b087      	sub	sp, #28
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	60f8      	str	r0, [r7, #12]
 8008a3c:	460b      	mov	r3, r1
 8008a3e:	607a      	str	r2, [r7, #4]
 8008a40:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	333c      	adds	r3, #60	@ 0x3c
 8008a4a:	3304      	adds	r3, #4
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008a50:	693b      	ldr	r3, [r7, #16]
 8008a52:	4a26      	ldr	r2, [pc, #152]	@ (8008aec <USB_EP0_OutStart+0xb8>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d90a      	bls.n	8008a6e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008a58:	697b      	ldr	r3, [r7, #20]
 8008a5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008a64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a68:	d101      	bne.n	8008a6e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	e037      	b.n	8008ade <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a74:	461a      	mov	r2, r3
 8008a76:	2300      	movs	r3, #0
 8008a78:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a80:	691b      	ldr	r3, [r3, #16]
 8008a82:	697a      	ldr	r2, [r7, #20]
 8008a84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a88:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008a8c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008a8e:	697b      	ldr	r3, [r7, #20]
 8008a90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a94:	691b      	ldr	r3, [r3, #16]
 8008a96:	697a      	ldr	r2, [r7, #20]
 8008a98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a9c:	f043 0318 	orr.w	r3, r3, #24
 8008aa0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008aa2:	697b      	ldr	r3, [r7, #20]
 8008aa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008aa8:	691b      	ldr	r3, [r3, #16]
 8008aaa:	697a      	ldr	r2, [r7, #20]
 8008aac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ab0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008ab4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008ab6:	7afb      	ldrb	r3, [r7, #11]
 8008ab8:	2b01      	cmp	r3, #1
 8008aba:	d10f      	bne.n	8008adc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008abc:	697b      	ldr	r3, [r7, #20]
 8008abe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ac2:	461a      	mov	r2, r3
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008ac8:	697b      	ldr	r3, [r7, #20]
 8008aca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	697a      	ldr	r2, [r7, #20]
 8008ad2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ad6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008ada:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008adc:	2300      	movs	r3, #0
}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	371c      	adds	r7, #28
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae8:	4770      	bx	lr
 8008aea:	bf00      	nop
 8008aec:	4f54300a 	.word	0x4f54300a

08008af0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008af0:	b480      	push	{r7}
 8008af2:	b085      	sub	sp, #20
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008af8:	2300      	movs	r3, #0
 8008afa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	3301      	adds	r3, #1
 8008b00:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	4a13      	ldr	r2, [pc, #76]	@ (8008b54 <USB_CoreReset+0x64>)
 8008b06:	4293      	cmp	r3, r2
 8008b08:	d901      	bls.n	8008b0e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008b0a:	2303      	movs	r3, #3
 8008b0c:	e01b      	b.n	8008b46 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	691b      	ldr	r3, [r3, #16]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	daf2      	bge.n	8008afc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008b16:	2300      	movs	r3, #0
 8008b18:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	691b      	ldr	r3, [r3, #16]
 8008b1e:	f043 0201 	orr.w	r2, r3, #1
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	3301      	adds	r3, #1
 8008b2a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	4a09      	ldr	r2, [pc, #36]	@ (8008b54 <USB_CoreReset+0x64>)
 8008b30:	4293      	cmp	r3, r2
 8008b32:	d901      	bls.n	8008b38 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008b34:	2303      	movs	r3, #3
 8008b36:	e006      	b.n	8008b46 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	691b      	ldr	r3, [r3, #16]
 8008b3c:	f003 0301 	and.w	r3, r3, #1
 8008b40:	2b01      	cmp	r3, #1
 8008b42:	d0f0      	beq.n	8008b26 <USB_CoreReset+0x36>

  return HAL_OK;
 8008b44:	2300      	movs	r3, #0
}
 8008b46:	4618      	mov	r0, r3
 8008b48:	3714      	adds	r7, #20
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b50:	4770      	bx	lr
 8008b52:	bf00      	nop
 8008b54:	00030d40 	.word	0x00030d40

08008b58 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b084      	sub	sp, #16
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
 8008b60:	460b      	mov	r3, r1
 8008b62:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008b64:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008b68:	f002 fc34 	bl	800b3d4 <USBD_static_malloc>
 8008b6c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d109      	bne.n	8008b88 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	32b0      	adds	r2, #176	@ 0xb0
 8008b7e:	2100      	movs	r1, #0
 8008b80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008b84:	2302      	movs	r3, #2
 8008b86:	e0d4      	b.n	8008d32 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008b88:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8008b8c:	2100      	movs	r1, #0
 8008b8e:	68f8      	ldr	r0, [r7, #12]
 8008b90:	f002 fc64 	bl	800b45c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	32b0      	adds	r2, #176	@ 0xb0
 8008b9e:	68f9      	ldr	r1, [r7, #12]
 8008ba0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	32b0      	adds	r2, #176	@ 0xb0
 8008bae:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	7c1b      	ldrb	r3, [r3, #16]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d138      	bne.n	8008c32 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008bc0:	4b5e      	ldr	r3, [pc, #376]	@ (8008d3c <USBD_CDC_Init+0x1e4>)
 8008bc2:	7819      	ldrb	r1, [r3, #0]
 8008bc4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008bc8:	2202      	movs	r2, #2
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f002 fadf 	bl	800b18e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008bd0:	4b5a      	ldr	r3, [pc, #360]	@ (8008d3c <USBD_CDC_Init+0x1e4>)
 8008bd2:	781b      	ldrb	r3, [r3, #0]
 8008bd4:	f003 020f 	and.w	r2, r3, #15
 8008bd8:	6879      	ldr	r1, [r7, #4]
 8008bda:	4613      	mov	r3, r2
 8008bdc:	009b      	lsls	r3, r3, #2
 8008bde:	4413      	add	r3, r2
 8008be0:	009b      	lsls	r3, r3, #2
 8008be2:	440b      	add	r3, r1
 8008be4:	3324      	adds	r3, #36	@ 0x24
 8008be6:	2201      	movs	r2, #1
 8008be8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008bea:	4b55      	ldr	r3, [pc, #340]	@ (8008d40 <USBD_CDC_Init+0x1e8>)
 8008bec:	7819      	ldrb	r1, [r3, #0]
 8008bee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008bf2:	2202      	movs	r2, #2
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f002 faca 	bl	800b18e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008bfa:	4b51      	ldr	r3, [pc, #324]	@ (8008d40 <USBD_CDC_Init+0x1e8>)
 8008bfc:	781b      	ldrb	r3, [r3, #0]
 8008bfe:	f003 020f 	and.w	r2, r3, #15
 8008c02:	6879      	ldr	r1, [r7, #4]
 8008c04:	4613      	mov	r3, r2
 8008c06:	009b      	lsls	r3, r3, #2
 8008c08:	4413      	add	r3, r2
 8008c0a:	009b      	lsls	r3, r3, #2
 8008c0c:	440b      	add	r3, r1
 8008c0e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008c12:	2201      	movs	r2, #1
 8008c14:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008c16:	4b4b      	ldr	r3, [pc, #300]	@ (8008d44 <USBD_CDC_Init+0x1ec>)
 8008c18:	781b      	ldrb	r3, [r3, #0]
 8008c1a:	f003 020f 	and.w	r2, r3, #15
 8008c1e:	6879      	ldr	r1, [r7, #4]
 8008c20:	4613      	mov	r3, r2
 8008c22:	009b      	lsls	r3, r3, #2
 8008c24:	4413      	add	r3, r2
 8008c26:	009b      	lsls	r3, r3, #2
 8008c28:	440b      	add	r3, r1
 8008c2a:	3326      	adds	r3, #38	@ 0x26
 8008c2c:	2210      	movs	r2, #16
 8008c2e:	801a      	strh	r2, [r3, #0]
 8008c30:	e035      	b.n	8008c9e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008c32:	4b42      	ldr	r3, [pc, #264]	@ (8008d3c <USBD_CDC_Init+0x1e4>)
 8008c34:	7819      	ldrb	r1, [r3, #0]
 8008c36:	2340      	movs	r3, #64	@ 0x40
 8008c38:	2202      	movs	r2, #2
 8008c3a:	6878      	ldr	r0, [r7, #4]
 8008c3c:	f002 faa7 	bl	800b18e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008c40:	4b3e      	ldr	r3, [pc, #248]	@ (8008d3c <USBD_CDC_Init+0x1e4>)
 8008c42:	781b      	ldrb	r3, [r3, #0]
 8008c44:	f003 020f 	and.w	r2, r3, #15
 8008c48:	6879      	ldr	r1, [r7, #4]
 8008c4a:	4613      	mov	r3, r2
 8008c4c:	009b      	lsls	r3, r3, #2
 8008c4e:	4413      	add	r3, r2
 8008c50:	009b      	lsls	r3, r3, #2
 8008c52:	440b      	add	r3, r1
 8008c54:	3324      	adds	r3, #36	@ 0x24
 8008c56:	2201      	movs	r2, #1
 8008c58:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008c5a:	4b39      	ldr	r3, [pc, #228]	@ (8008d40 <USBD_CDC_Init+0x1e8>)
 8008c5c:	7819      	ldrb	r1, [r3, #0]
 8008c5e:	2340      	movs	r3, #64	@ 0x40
 8008c60:	2202      	movs	r2, #2
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	f002 fa93 	bl	800b18e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008c68:	4b35      	ldr	r3, [pc, #212]	@ (8008d40 <USBD_CDC_Init+0x1e8>)
 8008c6a:	781b      	ldrb	r3, [r3, #0]
 8008c6c:	f003 020f 	and.w	r2, r3, #15
 8008c70:	6879      	ldr	r1, [r7, #4]
 8008c72:	4613      	mov	r3, r2
 8008c74:	009b      	lsls	r3, r3, #2
 8008c76:	4413      	add	r3, r2
 8008c78:	009b      	lsls	r3, r3, #2
 8008c7a:	440b      	add	r3, r1
 8008c7c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008c80:	2201      	movs	r2, #1
 8008c82:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008c84:	4b2f      	ldr	r3, [pc, #188]	@ (8008d44 <USBD_CDC_Init+0x1ec>)
 8008c86:	781b      	ldrb	r3, [r3, #0]
 8008c88:	f003 020f 	and.w	r2, r3, #15
 8008c8c:	6879      	ldr	r1, [r7, #4]
 8008c8e:	4613      	mov	r3, r2
 8008c90:	009b      	lsls	r3, r3, #2
 8008c92:	4413      	add	r3, r2
 8008c94:	009b      	lsls	r3, r3, #2
 8008c96:	440b      	add	r3, r1
 8008c98:	3326      	adds	r3, #38	@ 0x26
 8008c9a:	2210      	movs	r2, #16
 8008c9c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008c9e:	4b29      	ldr	r3, [pc, #164]	@ (8008d44 <USBD_CDC_Init+0x1ec>)
 8008ca0:	7819      	ldrb	r1, [r3, #0]
 8008ca2:	2308      	movs	r3, #8
 8008ca4:	2203      	movs	r2, #3
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	f002 fa71 	bl	800b18e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008cac:	4b25      	ldr	r3, [pc, #148]	@ (8008d44 <USBD_CDC_Init+0x1ec>)
 8008cae:	781b      	ldrb	r3, [r3, #0]
 8008cb0:	f003 020f 	and.w	r2, r3, #15
 8008cb4:	6879      	ldr	r1, [r7, #4]
 8008cb6:	4613      	mov	r3, r2
 8008cb8:	009b      	lsls	r3, r3, #2
 8008cba:	4413      	add	r3, r2
 8008cbc:	009b      	lsls	r3, r3, #2
 8008cbe:	440b      	add	r3, r1
 8008cc0:	3324      	adds	r3, #36	@ 0x24
 8008cc2:	2201      	movs	r2, #1
 8008cc4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008cd4:	687a      	ldr	r2, [r7, #4]
 8008cd6:	33b0      	adds	r3, #176	@ 0xb0
 8008cd8:	009b      	lsls	r3, r3, #2
 8008cda:	4413      	add	r3, r2
 8008cdc:	685b      	ldr	r3, [r3, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	2200      	movs	r2, #0
 8008cee:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d101      	bne.n	8008d00 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008cfc:	2302      	movs	r3, #2
 8008cfe:	e018      	b.n	8008d32 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	7c1b      	ldrb	r3, [r3, #16]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d10a      	bne.n	8008d1e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008d08:	4b0d      	ldr	r3, [pc, #52]	@ (8008d40 <USBD_CDC_Init+0x1e8>)
 8008d0a:	7819      	ldrb	r1, [r3, #0]
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008d12:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008d16:	6878      	ldr	r0, [r7, #4]
 8008d18:	f002 fb28 	bl	800b36c <USBD_LL_PrepareReceive>
 8008d1c:	e008      	b.n	8008d30 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008d1e:	4b08      	ldr	r3, [pc, #32]	@ (8008d40 <USBD_CDC_Init+0x1e8>)
 8008d20:	7819      	ldrb	r1, [r3, #0]
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008d28:	2340      	movs	r3, #64	@ 0x40
 8008d2a:	6878      	ldr	r0, [r7, #4]
 8008d2c:	f002 fb1e 	bl	800b36c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008d30:	2300      	movs	r3, #0
}
 8008d32:	4618      	mov	r0, r3
 8008d34:	3710      	adds	r7, #16
 8008d36:	46bd      	mov	sp, r7
 8008d38:	bd80      	pop	{r7, pc}
 8008d3a:	bf00      	nop
 8008d3c:	200000cb 	.word	0x200000cb
 8008d40:	200000cc 	.word	0x200000cc
 8008d44:	200000cd 	.word	0x200000cd

08008d48 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b082      	sub	sp, #8
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
 8008d50:	460b      	mov	r3, r1
 8008d52:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008d54:	4b3a      	ldr	r3, [pc, #232]	@ (8008e40 <USBD_CDC_DeInit+0xf8>)
 8008d56:	781b      	ldrb	r3, [r3, #0]
 8008d58:	4619      	mov	r1, r3
 8008d5a:	6878      	ldr	r0, [r7, #4]
 8008d5c:	f002 fa3d 	bl	800b1da <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008d60:	4b37      	ldr	r3, [pc, #220]	@ (8008e40 <USBD_CDC_DeInit+0xf8>)
 8008d62:	781b      	ldrb	r3, [r3, #0]
 8008d64:	f003 020f 	and.w	r2, r3, #15
 8008d68:	6879      	ldr	r1, [r7, #4]
 8008d6a:	4613      	mov	r3, r2
 8008d6c:	009b      	lsls	r3, r3, #2
 8008d6e:	4413      	add	r3, r2
 8008d70:	009b      	lsls	r3, r3, #2
 8008d72:	440b      	add	r3, r1
 8008d74:	3324      	adds	r3, #36	@ 0x24
 8008d76:	2200      	movs	r2, #0
 8008d78:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8008d7a:	4b32      	ldr	r3, [pc, #200]	@ (8008e44 <USBD_CDC_DeInit+0xfc>)
 8008d7c:	781b      	ldrb	r3, [r3, #0]
 8008d7e:	4619      	mov	r1, r3
 8008d80:	6878      	ldr	r0, [r7, #4]
 8008d82:	f002 fa2a 	bl	800b1da <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008d86:	4b2f      	ldr	r3, [pc, #188]	@ (8008e44 <USBD_CDC_DeInit+0xfc>)
 8008d88:	781b      	ldrb	r3, [r3, #0]
 8008d8a:	f003 020f 	and.w	r2, r3, #15
 8008d8e:	6879      	ldr	r1, [r7, #4]
 8008d90:	4613      	mov	r3, r2
 8008d92:	009b      	lsls	r3, r3, #2
 8008d94:	4413      	add	r3, r2
 8008d96:	009b      	lsls	r3, r3, #2
 8008d98:	440b      	add	r3, r1
 8008d9a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008d9e:	2200      	movs	r2, #0
 8008da0:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008da2:	4b29      	ldr	r3, [pc, #164]	@ (8008e48 <USBD_CDC_DeInit+0x100>)
 8008da4:	781b      	ldrb	r3, [r3, #0]
 8008da6:	4619      	mov	r1, r3
 8008da8:	6878      	ldr	r0, [r7, #4]
 8008daa:	f002 fa16 	bl	800b1da <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008dae:	4b26      	ldr	r3, [pc, #152]	@ (8008e48 <USBD_CDC_DeInit+0x100>)
 8008db0:	781b      	ldrb	r3, [r3, #0]
 8008db2:	f003 020f 	and.w	r2, r3, #15
 8008db6:	6879      	ldr	r1, [r7, #4]
 8008db8:	4613      	mov	r3, r2
 8008dba:	009b      	lsls	r3, r3, #2
 8008dbc:	4413      	add	r3, r2
 8008dbe:	009b      	lsls	r3, r3, #2
 8008dc0:	440b      	add	r3, r1
 8008dc2:	3324      	adds	r3, #36	@ 0x24
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008dc8:	4b1f      	ldr	r3, [pc, #124]	@ (8008e48 <USBD_CDC_DeInit+0x100>)
 8008dca:	781b      	ldrb	r3, [r3, #0]
 8008dcc:	f003 020f 	and.w	r2, r3, #15
 8008dd0:	6879      	ldr	r1, [r7, #4]
 8008dd2:	4613      	mov	r3, r2
 8008dd4:	009b      	lsls	r3, r3, #2
 8008dd6:	4413      	add	r3, r2
 8008dd8:	009b      	lsls	r3, r3, #2
 8008dda:	440b      	add	r3, r1
 8008ddc:	3326      	adds	r3, #38	@ 0x26
 8008dde:	2200      	movs	r2, #0
 8008de0:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	32b0      	adds	r2, #176	@ 0xb0
 8008dec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d01f      	beq.n	8008e34 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008dfa:	687a      	ldr	r2, [r7, #4]
 8008dfc:	33b0      	adds	r3, #176	@ 0xb0
 8008dfe:	009b      	lsls	r3, r3, #2
 8008e00:	4413      	add	r3, r2
 8008e02:	685b      	ldr	r3, [r3, #4]
 8008e04:	685b      	ldr	r3, [r3, #4]
 8008e06:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	32b0      	adds	r2, #176	@ 0xb0
 8008e12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e16:	4618      	mov	r0, r3
 8008e18:	f002 faea 	bl	800b3f0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	32b0      	adds	r2, #176	@ 0xb0
 8008e26:	2100      	movs	r1, #0
 8008e28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008e34:	2300      	movs	r3, #0
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3708      	adds	r7, #8
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}
 8008e3e:	bf00      	nop
 8008e40:	200000cb 	.word	0x200000cb
 8008e44:	200000cc 	.word	0x200000cc
 8008e48:	200000cd 	.word	0x200000cd

08008e4c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b086      	sub	sp, #24
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
 8008e54:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	32b0      	adds	r2, #176	@ 0xb0
 8008e60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e64:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008e66:	2300      	movs	r3, #0
 8008e68:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008e6e:	2300      	movs	r3, #0
 8008e70:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008e72:	693b      	ldr	r3, [r7, #16]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d101      	bne.n	8008e7c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008e78:	2303      	movs	r3, #3
 8008e7a:	e0bf      	b.n	8008ffc <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	781b      	ldrb	r3, [r3, #0]
 8008e80:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d050      	beq.n	8008f2a <USBD_CDC_Setup+0xde>
 8008e88:	2b20      	cmp	r3, #32
 8008e8a:	f040 80af 	bne.w	8008fec <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	88db      	ldrh	r3, [r3, #6]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d03a      	beq.n	8008f0c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	781b      	ldrb	r3, [r3, #0]
 8008e9a:	b25b      	sxtb	r3, r3
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	da1b      	bge.n	8008ed8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008ea6:	687a      	ldr	r2, [r7, #4]
 8008ea8:	33b0      	adds	r3, #176	@ 0xb0
 8008eaa:	009b      	lsls	r3, r3, #2
 8008eac:	4413      	add	r3, r2
 8008eae:	685b      	ldr	r3, [r3, #4]
 8008eb0:	689b      	ldr	r3, [r3, #8]
 8008eb2:	683a      	ldr	r2, [r7, #0]
 8008eb4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008eb6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008eb8:	683a      	ldr	r2, [r7, #0]
 8008eba:	88d2      	ldrh	r2, [r2, #6]
 8008ebc:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	88db      	ldrh	r3, [r3, #6]
 8008ec2:	2b07      	cmp	r3, #7
 8008ec4:	bf28      	it	cs
 8008ec6:	2307      	movcs	r3, #7
 8008ec8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008eca:	693b      	ldr	r3, [r7, #16]
 8008ecc:	89fa      	ldrh	r2, [r7, #14]
 8008ece:	4619      	mov	r1, r3
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	f001 fd41 	bl	800a958 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008ed6:	e090      	b.n	8008ffa <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	785a      	ldrb	r2, [r3, #1]
 8008edc:	693b      	ldr	r3, [r7, #16]
 8008ede:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	88db      	ldrh	r3, [r3, #6]
 8008ee6:	2b3f      	cmp	r3, #63	@ 0x3f
 8008ee8:	d803      	bhi.n	8008ef2 <USBD_CDC_Setup+0xa6>
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	88db      	ldrh	r3, [r3, #6]
 8008eee:	b2da      	uxtb	r2, r3
 8008ef0:	e000      	b.n	8008ef4 <USBD_CDC_Setup+0xa8>
 8008ef2:	2240      	movs	r2, #64	@ 0x40
 8008ef4:	693b      	ldr	r3, [r7, #16]
 8008ef6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008efa:	6939      	ldr	r1, [r7, #16]
 8008efc:	693b      	ldr	r3, [r7, #16]
 8008efe:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8008f02:	461a      	mov	r2, r3
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f001 fd53 	bl	800a9b0 <USBD_CtlPrepareRx>
      break;
 8008f0a:	e076      	b.n	8008ffa <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008f12:	687a      	ldr	r2, [r7, #4]
 8008f14:	33b0      	adds	r3, #176	@ 0xb0
 8008f16:	009b      	lsls	r3, r3, #2
 8008f18:	4413      	add	r3, r2
 8008f1a:	685b      	ldr	r3, [r3, #4]
 8008f1c:	689b      	ldr	r3, [r3, #8]
 8008f1e:	683a      	ldr	r2, [r7, #0]
 8008f20:	7850      	ldrb	r0, [r2, #1]
 8008f22:	2200      	movs	r2, #0
 8008f24:	6839      	ldr	r1, [r7, #0]
 8008f26:	4798      	blx	r3
      break;
 8008f28:	e067      	b.n	8008ffa <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	785b      	ldrb	r3, [r3, #1]
 8008f2e:	2b0b      	cmp	r3, #11
 8008f30:	d851      	bhi.n	8008fd6 <USBD_CDC_Setup+0x18a>
 8008f32:	a201      	add	r2, pc, #4	@ (adr r2, 8008f38 <USBD_CDC_Setup+0xec>)
 8008f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f38:	08008f69 	.word	0x08008f69
 8008f3c:	08008fe5 	.word	0x08008fe5
 8008f40:	08008fd7 	.word	0x08008fd7
 8008f44:	08008fd7 	.word	0x08008fd7
 8008f48:	08008fd7 	.word	0x08008fd7
 8008f4c:	08008fd7 	.word	0x08008fd7
 8008f50:	08008fd7 	.word	0x08008fd7
 8008f54:	08008fd7 	.word	0x08008fd7
 8008f58:	08008fd7 	.word	0x08008fd7
 8008f5c:	08008fd7 	.word	0x08008fd7
 8008f60:	08008f93 	.word	0x08008f93
 8008f64:	08008fbd 	.word	0x08008fbd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f6e:	b2db      	uxtb	r3, r3
 8008f70:	2b03      	cmp	r3, #3
 8008f72:	d107      	bne.n	8008f84 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008f74:	f107 030a 	add.w	r3, r7, #10
 8008f78:	2202      	movs	r2, #2
 8008f7a:	4619      	mov	r1, r3
 8008f7c:	6878      	ldr	r0, [r7, #4]
 8008f7e:	f001 fceb 	bl	800a958 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008f82:	e032      	b.n	8008fea <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008f84:	6839      	ldr	r1, [r7, #0]
 8008f86:	6878      	ldr	r0, [r7, #4]
 8008f88:	f001 fc75 	bl	800a876 <USBD_CtlError>
            ret = USBD_FAIL;
 8008f8c:	2303      	movs	r3, #3
 8008f8e:	75fb      	strb	r3, [r7, #23]
          break;
 8008f90:	e02b      	b.n	8008fea <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f98:	b2db      	uxtb	r3, r3
 8008f9a:	2b03      	cmp	r3, #3
 8008f9c:	d107      	bne.n	8008fae <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008f9e:	f107 030d 	add.w	r3, r7, #13
 8008fa2:	2201      	movs	r2, #1
 8008fa4:	4619      	mov	r1, r3
 8008fa6:	6878      	ldr	r0, [r7, #4]
 8008fa8:	f001 fcd6 	bl	800a958 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008fac:	e01d      	b.n	8008fea <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008fae:	6839      	ldr	r1, [r7, #0]
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f001 fc60 	bl	800a876 <USBD_CtlError>
            ret = USBD_FAIL;
 8008fb6:	2303      	movs	r3, #3
 8008fb8:	75fb      	strb	r3, [r7, #23]
          break;
 8008fba:	e016      	b.n	8008fea <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fc2:	b2db      	uxtb	r3, r3
 8008fc4:	2b03      	cmp	r3, #3
 8008fc6:	d00f      	beq.n	8008fe8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008fc8:	6839      	ldr	r1, [r7, #0]
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f001 fc53 	bl	800a876 <USBD_CtlError>
            ret = USBD_FAIL;
 8008fd0:	2303      	movs	r3, #3
 8008fd2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008fd4:	e008      	b.n	8008fe8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008fd6:	6839      	ldr	r1, [r7, #0]
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f001 fc4c 	bl	800a876 <USBD_CtlError>
          ret = USBD_FAIL;
 8008fde:	2303      	movs	r3, #3
 8008fe0:	75fb      	strb	r3, [r7, #23]
          break;
 8008fe2:	e002      	b.n	8008fea <USBD_CDC_Setup+0x19e>
          break;
 8008fe4:	bf00      	nop
 8008fe6:	e008      	b.n	8008ffa <USBD_CDC_Setup+0x1ae>
          break;
 8008fe8:	bf00      	nop
      }
      break;
 8008fea:	e006      	b.n	8008ffa <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008fec:	6839      	ldr	r1, [r7, #0]
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f001 fc41 	bl	800a876 <USBD_CtlError>
      ret = USBD_FAIL;
 8008ff4:	2303      	movs	r3, #3
 8008ff6:	75fb      	strb	r3, [r7, #23]
      break;
 8008ff8:	bf00      	nop
  }

  return (uint8_t)ret;
 8008ffa:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3718      	adds	r7, #24
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}

08009004 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b084      	sub	sp, #16
 8009008:	af00      	add	r7, sp, #0
 800900a:	6078      	str	r0, [r7, #4]
 800900c:	460b      	mov	r3, r1
 800900e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009016:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	32b0      	adds	r2, #176	@ 0xb0
 8009022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d101      	bne.n	800902e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800902a:	2303      	movs	r3, #3
 800902c:	e065      	b.n	80090fa <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	32b0      	adds	r2, #176	@ 0xb0
 8009038:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800903c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800903e:	78fb      	ldrb	r3, [r7, #3]
 8009040:	f003 020f 	and.w	r2, r3, #15
 8009044:	6879      	ldr	r1, [r7, #4]
 8009046:	4613      	mov	r3, r2
 8009048:	009b      	lsls	r3, r3, #2
 800904a:	4413      	add	r3, r2
 800904c:	009b      	lsls	r3, r3, #2
 800904e:	440b      	add	r3, r1
 8009050:	3318      	adds	r3, #24
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d02f      	beq.n	80090b8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8009058:	78fb      	ldrb	r3, [r7, #3]
 800905a:	f003 020f 	and.w	r2, r3, #15
 800905e:	6879      	ldr	r1, [r7, #4]
 8009060:	4613      	mov	r3, r2
 8009062:	009b      	lsls	r3, r3, #2
 8009064:	4413      	add	r3, r2
 8009066:	009b      	lsls	r3, r3, #2
 8009068:	440b      	add	r3, r1
 800906a:	3318      	adds	r3, #24
 800906c:	681a      	ldr	r2, [r3, #0]
 800906e:	78fb      	ldrb	r3, [r7, #3]
 8009070:	f003 010f 	and.w	r1, r3, #15
 8009074:	68f8      	ldr	r0, [r7, #12]
 8009076:	460b      	mov	r3, r1
 8009078:	00db      	lsls	r3, r3, #3
 800907a:	440b      	add	r3, r1
 800907c:	009b      	lsls	r3, r3, #2
 800907e:	4403      	add	r3, r0
 8009080:	3348      	adds	r3, #72	@ 0x48
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	fbb2 f1f3 	udiv	r1, r2, r3
 8009088:	fb01 f303 	mul.w	r3, r1, r3
 800908c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800908e:	2b00      	cmp	r3, #0
 8009090:	d112      	bne.n	80090b8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009092:	78fb      	ldrb	r3, [r7, #3]
 8009094:	f003 020f 	and.w	r2, r3, #15
 8009098:	6879      	ldr	r1, [r7, #4]
 800909a:	4613      	mov	r3, r2
 800909c:	009b      	lsls	r3, r3, #2
 800909e:	4413      	add	r3, r2
 80090a0:	009b      	lsls	r3, r3, #2
 80090a2:	440b      	add	r3, r1
 80090a4:	3318      	adds	r3, #24
 80090a6:	2200      	movs	r2, #0
 80090a8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80090aa:	78f9      	ldrb	r1, [r7, #3]
 80090ac:	2300      	movs	r3, #0
 80090ae:	2200      	movs	r2, #0
 80090b0:	6878      	ldr	r0, [r7, #4]
 80090b2:	f002 f93a 	bl	800b32a <USBD_LL_Transmit>
 80090b6:	e01f      	b.n	80090f8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	2200      	movs	r2, #0
 80090bc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80090c6:	687a      	ldr	r2, [r7, #4]
 80090c8:	33b0      	adds	r3, #176	@ 0xb0
 80090ca:	009b      	lsls	r3, r3, #2
 80090cc:	4413      	add	r3, r2
 80090ce:	685b      	ldr	r3, [r3, #4]
 80090d0:	691b      	ldr	r3, [r3, #16]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d010      	beq.n	80090f8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80090dc:	687a      	ldr	r2, [r7, #4]
 80090de:	33b0      	adds	r3, #176	@ 0xb0
 80090e0:	009b      	lsls	r3, r3, #2
 80090e2:	4413      	add	r3, r2
 80090e4:	685b      	ldr	r3, [r3, #4]
 80090e6:	691b      	ldr	r3, [r3, #16]
 80090e8:	68ba      	ldr	r2, [r7, #8]
 80090ea:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80090ee:	68ba      	ldr	r2, [r7, #8]
 80090f0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80090f4:	78fa      	ldrb	r2, [r7, #3]
 80090f6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80090f8:	2300      	movs	r3, #0
}
 80090fa:	4618      	mov	r0, r3
 80090fc:	3710      	adds	r7, #16
 80090fe:	46bd      	mov	sp, r7
 8009100:	bd80      	pop	{r7, pc}

08009102 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009102:	b580      	push	{r7, lr}
 8009104:	b084      	sub	sp, #16
 8009106:	af00      	add	r7, sp, #0
 8009108:	6078      	str	r0, [r7, #4]
 800910a:	460b      	mov	r3, r1
 800910c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	32b0      	adds	r2, #176	@ 0xb0
 8009118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800911c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	32b0      	adds	r2, #176	@ 0xb0
 8009128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d101      	bne.n	8009134 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009130:	2303      	movs	r3, #3
 8009132:	e01a      	b.n	800916a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009134:	78fb      	ldrb	r3, [r7, #3]
 8009136:	4619      	mov	r1, r3
 8009138:	6878      	ldr	r0, [r7, #4]
 800913a:	f002 f938 	bl	800b3ae <USBD_LL_GetRxDataSize>
 800913e:	4602      	mov	r2, r0
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800914c:	687a      	ldr	r2, [r7, #4]
 800914e:	33b0      	adds	r3, #176	@ 0xb0
 8009150:	009b      	lsls	r3, r3, #2
 8009152:	4413      	add	r3, r2
 8009154:	685b      	ldr	r3, [r3, #4]
 8009156:	68db      	ldr	r3, [r3, #12]
 8009158:	68fa      	ldr	r2, [r7, #12]
 800915a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800915e:	68fa      	ldr	r2, [r7, #12]
 8009160:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8009164:	4611      	mov	r1, r2
 8009166:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009168:	2300      	movs	r3, #0
}
 800916a:	4618      	mov	r0, r3
 800916c:	3710      	adds	r7, #16
 800916e:	46bd      	mov	sp, r7
 8009170:	bd80      	pop	{r7, pc}

08009172 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009172:	b580      	push	{r7, lr}
 8009174:	b084      	sub	sp, #16
 8009176:	af00      	add	r7, sp, #0
 8009178:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	32b0      	adds	r2, #176	@ 0xb0
 8009184:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009188:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d101      	bne.n	8009194 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009190:	2303      	movs	r3, #3
 8009192:	e024      	b.n	80091de <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800919a:	687a      	ldr	r2, [r7, #4]
 800919c:	33b0      	adds	r3, #176	@ 0xb0
 800919e:	009b      	lsls	r3, r3, #2
 80091a0:	4413      	add	r3, r2
 80091a2:	685b      	ldr	r3, [r3, #4]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d019      	beq.n	80091dc <USBD_CDC_EP0_RxReady+0x6a>
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80091ae:	2bff      	cmp	r3, #255	@ 0xff
 80091b0:	d014      	beq.n	80091dc <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80091b8:	687a      	ldr	r2, [r7, #4]
 80091ba:	33b0      	adds	r3, #176	@ 0xb0
 80091bc:	009b      	lsls	r3, r3, #2
 80091be:	4413      	add	r3, r2
 80091c0:	685b      	ldr	r3, [r3, #4]
 80091c2:	689b      	ldr	r3, [r3, #8]
 80091c4:	68fa      	ldr	r2, [r7, #12]
 80091c6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80091ca:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80091cc:	68fa      	ldr	r2, [r7, #12]
 80091ce:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80091d2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	22ff      	movs	r2, #255	@ 0xff
 80091d8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80091dc:	2300      	movs	r3, #0
}
 80091de:	4618      	mov	r0, r3
 80091e0:	3710      	adds	r7, #16
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bd80      	pop	{r7, pc}
	...

080091e8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b086      	sub	sp, #24
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80091f0:	2182      	movs	r1, #130	@ 0x82
 80091f2:	4818      	ldr	r0, [pc, #96]	@ (8009254 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80091f4:	f000 fd09 	bl	8009c0a <USBD_GetEpDesc>
 80091f8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80091fa:	2101      	movs	r1, #1
 80091fc:	4815      	ldr	r0, [pc, #84]	@ (8009254 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80091fe:	f000 fd04 	bl	8009c0a <USBD_GetEpDesc>
 8009202:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009204:	2181      	movs	r1, #129	@ 0x81
 8009206:	4813      	ldr	r0, [pc, #76]	@ (8009254 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009208:	f000 fcff 	bl	8009c0a <USBD_GetEpDesc>
 800920c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800920e:	697b      	ldr	r3, [r7, #20]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d002      	beq.n	800921a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009214:	697b      	ldr	r3, [r7, #20]
 8009216:	2210      	movs	r2, #16
 8009218:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800921a:	693b      	ldr	r3, [r7, #16]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d006      	beq.n	800922e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009220:	693b      	ldr	r3, [r7, #16]
 8009222:	2200      	movs	r2, #0
 8009224:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009228:	711a      	strb	r2, [r3, #4]
 800922a:	2200      	movs	r2, #0
 800922c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d006      	beq.n	8009242 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	2200      	movs	r2, #0
 8009238:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800923c:	711a      	strb	r2, [r3, #4]
 800923e:	2200      	movs	r2, #0
 8009240:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2243      	movs	r2, #67	@ 0x43
 8009246:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009248:	4b02      	ldr	r3, [pc, #8]	@ (8009254 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800924a:	4618      	mov	r0, r3
 800924c:	3718      	adds	r7, #24
 800924e:	46bd      	mov	sp, r7
 8009250:	bd80      	pop	{r7, pc}
 8009252:	bf00      	nop
 8009254:	20000088 	.word	0x20000088

08009258 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b086      	sub	sp, #24
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009260:	2182      	movs	r1, #130	@ 0x82
 8009262:	4818      	ldr	r0, [pc, #96]	@ (80092c4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009264:	f000 fcd1 	bl	8009c0a <USBD_GetEpDesc>
 8009268:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800926a:	2101      	movs	r1, #1
 800926c:	4815      	ldr	r0, [pc, #84]	@ (80092c4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800926e:	f000 fccc 	bl	8009c0a <USBD_GetEpDesc>
 8009272:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009274:	2181      	movs	r1, #129	@ 0x81
 8009276:	4813      	ldr	r0, [pc, #76]	@ (80092c4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009278:	f000 fcc7 	bl	8009c0a <USBD_GetEpDesc>
 800927c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800927e:	697b      	ldr	r3, [r7, #20]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d002      	beq.n	800928a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009284:	697b      	ldr	r3, [r7, #20]
 8009286:	2210      	movs	r2, #16
 8009288:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800928a:	693b      	ldr	r3, [r7, #16]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d006      	beq.n	800929e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009290:	693b      	ldr	r3, [r7, #16]
 8009292:	2200      	movs	r2, #0
 8009294:	711a      	strb	r2, [r3, #4]
 8009296:	2200      	movs	r2, #0
 8009298:	f042 0202 	orr.w	r2, r2, #2
 800929c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d006      	beq.n	80092b2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	2200      	movs	r2, #0
 80092a8:	711a      	strb	r2, [r3, #4]
 80092aa:	2200      	movs	r2, #0
 80092ac:	f042 0202 	orr.w	r2, r2, #2
 80092b0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2243      	movs	r2, #67	@ 0x43
 80092b6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80092b8:	4b02      	ldr	r3, [pc, #8]	@ (80092c4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80092ba:	4618      	mov	r0, r3
 80092bc:	3718      	adds	r7, #24
 80092be:	46bd      	mov	sp, r7
 80092c0:	bd80      	pop	{r7, pc}
 80092c2:	bf00      	nop
 80092c4:	20000088 	.word	0x20000088

080092c8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b086      	sub	sp, #24
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80092d0:	2182      	movs	r1, #130	@ 0x82
 80092d2:	4818      	ldr	r0, [pc, #96]	@ (8009334 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80092d4:	f000 fc99 	bl	8009c0a <USBD_GetEpDesc>
 80092d8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80092da:	2101      	movs	r1, #1
 80092dc:	4815      	ldr	r0, [pc, #84]	@ (8009334 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80092de:	f000 fc94 	bl	8009c0a <USBD_GetEpDesc>
 80092e2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80092e4:	2181      	movs	r1, #129	@ 0x81
 80092e6:	4813      	ldr	r0, [pc, #76]	@ (8009334 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80092e8:	f000 fc8f 	bl	8009c0a <USBD_GetEpDesc>
 80092ec:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80092ee:	697b      	ldr	r3, [r7, #20]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d002      	beq.n	80092fa <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80092f4:	697b      	ldr	r3, [r7, #20]
 80092f6:	2210      	movs	r2, #16
 80092f8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80092fa:	693b      	ldr	r3, [r7, #16]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d006      	beq.n	800930e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009300:	693b      	ldr	r3, [r7, #16]
 8009302:	2200      	movs	r2, #0
 8009304:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009308:	711a      	strb	r2, [r3, #4]
 800930a:	2200      	movs	r2, #0
 800930c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d006      	beq.n	8009322 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	2200      	movs	r2, #0
 8009318:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800931c:	711a      	strb	r2, [r3, #4]
 800931e:	2200      	movs	r2, #0
 8009320:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2243      	movs	r2, #67	@ 0x43
 8009326:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009328:	4b02      	ldr	r3, [pc, #8]	@ (8009334 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800932a:	4618      	mov	r0, r3
 800932c:	3718      	adds	r7, #24
 800932e:	46bd      	mov	sp, r7
 8009330:	bd80      	pop	{r7, pc}
 8009332:	bf00      	nop
 8009334:	20000088 	.word	0x20000088

08009338 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009338:	b480      	push	{r7}
 800933a:	b083      	sub	sp, #12
 800933c:	af00      	add	r7, sp, #0
 800933e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	220a      	movs	r2, #10
 8009344:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009346:	4b03      	ldr	r3, [pc, #12]	@ (8009354 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009348:	4618      	mov	r0, r3
 800934a:	370c      	adds	r7, #12
 800934c:	46bd      	mov	sp, r7
 800934e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009352:	4770      	bx	lr
 8009354:	20000044 	.word	0x20000044

08009358 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009358:	b480      	push	{r7}
 800935a:	b083      	sub	sp, #12
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
 8009360:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d101      	bne.n	800936c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009368:	2303      	movs	r3, #3
 800936a:	e009      	b.n	8009380 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009372:	687a      	ldr	r2, [r7, #4]
 8009374:	33b0      	adds	r3, #176	@ 0xb0
 8009376:	009b      	lsls	r3, r3, #2
 8009378:	4413      	add	r3, r2
 800937a:	683a      	ldr	r2, [r7, #0]
 800937c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800937e:	2300      	movs	r3, #0
}
 8009380:	4618      	mov	r0, r3
 8009382:	370c      	adds	r7, #12
 8009384:	46bd      	mov	sp, r7
 8009386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938a:	4770      	bx	lr

0800938c <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800938c:	b480      	push	{r7}
 800938e:	b087      	sub	sp, #28
 8009390:	af00      	add	r7, sp, #0
 8009392:	60f8      	str	r0, [r7, #12]
 8009394:	60b9      	str	r1, [r7, #8]
 8009396:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	32b0      	adds	r2, #176	@ 0xb0
 80093a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093a6:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80093a8:	697b      	ldr	r3, [r7, #20]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d101      	bne.n	80093b2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80093ae:	2303      	movs	r3, #3
 80093b0:	e008      	b.n	80093c4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80093b2:	697b      	ldr	r3, [r7, #20]
 80093b4:	68ba      	ldr	r2, [r7, #8]
 80093b6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80093ba:	697b      	ldr	r3, [r7, #20]
 80093bc:	687a      	ldr	r2, [r7, #4]
 80093be:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80093c2:	2300      	movs	r3, #0
}
 80093c4:	4618      	mov	r0, r3
 80093c6:	371c      	adds	r7, #28
 80093c8:	46bd      	mov	sp, r7
 80093ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ce:	4770      	bx	lr

080093d0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80093d0:	b480      	push	{r7}
 80093d2:	b085      	sub	sp, #20
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
 80093d8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	32b0      	adds	r2, #176	@ 0xb0
 80093e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093e8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d101      	bne.n	80093f4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80093f0:	2303      	movs	r3, #3
 80093f2:	e004      	b.n	80093fe <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	683a      	ldr	r2, [r7, #0]
 80093f8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80093fc:	2300      	movs	r3, #0
}
 80093fe:	4618      	mov	r0, r3
 8009400:	3714      	adds	r7, #20
 8009402:	46bd      	mov	sp, r7
 8009404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009408:	4770      	bx	lr
	...

0800940c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b084      	sub	sp, #16
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	32b0      	adds	r2, #176	@ 0xb0
 800941e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009422:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	32b0      	adds	r2, #176	@ 0xb0
 800942e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d101      	bne.n	800943a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009436:	2303      	movs	r3, #3
 8009438:	e018      	b.n	800946c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	7c1b      	ldrb	r3, [r3, #16]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d10a      	bne.n	8009458 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009442:	4b0c      	ldr	r3, [pc, #48]	@ (8009474 <USBD_CDC_ReceivePacket+0x68>)
 8009444:	7819      	ldrb	r1, [r3, #0]
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800944c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009450:	6878      	ldr	r0, [r7, #4]
 8009452:	f001 ff8b 	bl	800b36c <USBD_LL_PrepareReceive>
 8009456:	e008      	b.n	800946a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009458:	4b06      	ldr	r3, [pc, #24]	@ (8009474 <USBD_CDC_ReceivePacket+0x68>)
 800945a:	7819      	ldrb	r1, [r3, #0]
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009462:	2340      	movs	r3, #64	@ 0x40
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f001 ff81 	bl	800b36c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800946a:	2300      	movs	r3, #0
}
 800946c:	4618      	mov	r0, r3
 800946e:	3710      	adds	r7, #16
 8009470:	46bd      	mov	sp, r7
 8009472:	bd80      	pop	{r7, pc}
 8009474:	200000cc 	.word	0x200000cc

08009478 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009478:	b580      	push	{r7, lr}
 800947a:	b086      	sub	sp, #24
 800947c:	af00      	add	r7, sp, #0
 800947e:	60f8      	str	r0, [r7, #12]
 8009480:	60b9      	str	r1, [r7, #8]
 8009482:	4613      	mov	r3, r2
 8009484:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d101      	bne.n	8009490 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800948c:	2303      	movs	r3, #3
 800948e:	e01f      	b.n	80094d0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	2200      	movs	r2, #0
 8009494:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	2200      	movs	r2, #0
 800949c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	2200      	movs	r2, #0
 80094a4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80094a8:	68bb      	ldr	r3, [r7, #8]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d003      	beq.n	80094b6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	68ba      	ldr	r2, [r7, #8]
 80094b2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	2201      	movs	r2, #1
 80094ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	79fa      	ldrb	r2, [r7, #7]
 80094c2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80094c4:	68f8      	ldr	r0, [r7, #12]
 80094c6:	f001 fdfb 	bl	800b0c0 <USBD_LL_Init>
 80094ca:	4603      	mov	r3, r0
 80094cc:	75fb      	strb	r3, [r7, #23]

  return ret;
 80094ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80094d0:	4618      	mov	r0, r3
 80094d2:	3718      	adds	r7, #24
 80094d4:	46bd      	mov	sp, r7
 80094d6:	bd80      	pop	{r7, pc}

080094d8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b084      	sub	sp, #16
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
 80094e0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80094e2:	2300      	movs	r3, #0
 80094e4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d101      	bne.n	80094f0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80094ec:	2303      	movs	r3, #3
 80094ee:	e025      	b.n	800953c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	683a      	ldr	r2, [r7, #0]
 80094f4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	32ae      	adds	r2, #174	@ 0xae
 8009502:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009508:	2b00      	cmp	r3, #0
 800950a:	d00f      	beq.n	800952c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	32ae      	adds	r2, #174	@ 0xae
 8009516:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800951a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800951c:	f107 020e 	add.w	r2, r7, #14
 8009520:	4610      	mov	r0, r2
 8009522:	4798      	blx	r3
 8009524:	4602      	mov	r2, r0
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009532:	1c5a      	adds	r2, r3, #1
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800953a:	2300      	movs	r3, #0
}
 800953c:	4618      	mov	r0, r3
 800953e:	3710      	adds	r7, #16
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}

08009544 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b082      	sub	sp, #8
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800954c:	6878      	ldr	r0, [r7, #4]
 800954e:	f001 fe03 	bl	800b158 <USBD_LL_Start>
 8009552:	4603      	mov	r3, r0
}
 8009554:	4618      	mov	r0, r3
 8009556:	3708      	adds	r7, #8
 8009558:	46bd      	mov	sp, r7
 800955a:	bd80      	pop	{r7, pc}

0800955c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800955c:	b480      	push	{r7}
 800955e:	b083      	sub	sp, #12
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009564:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009566:	4618      	mov	r0, r3
 8009568:	370c      	adds	r7, #12
 800956a:	46bd      	mov	sp, r7
 800956c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009570:	4770      	bx	lr

08009572 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009572:	b580      	push	{r7, lr}
 8009574:	b084      	sub	sp, #16
 8009576:	af00      	add	r7, sp, #0
 8009578:	6078      	str	r0, [r7, #4]
 800957a:	460b      	mov	r3, r1
 800957c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800957e:	2300      	movs	r3, #0
 8009580:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009588:	2b00      	cmp	r3, #0
 800958a:	d009      	beq.n	80095a0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	78fa      	ldrb	r2, [r7, #3]
 8009596:	4611      	mov	r1, r2
 8009598:	6878      	ldr	r0, [r7, #4]
 800959a:	4798      	blx	r3
 800959c:	4603      	mov	r3, r0
 800959e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80095a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80095a2:	4618      	mov	r0, r3
 80095a4:	3710      	adds	r7, #16
 80095a6:	46bd      	mov	sp, r7
 80095a8:	bd80      	pop	{r7, pc}

080095aa <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80095aa:	b580      	push	{r7, lr}
 80095ac:	b084      	sub	sp, #16
 80095ae:	af00      	add	r7, sp, #0
 80095b0:	6078      	str	r0, [r7, #4]
 80095b2:	460b      	mov	r3, r1
 80095b4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80095b6:	2300      	movs	r3, #0
 80095b8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095c0:	685b      	ldr	r3, [r3, #4]
 80095c2:	78fa      	ldrb	r2, [r7, #3]
 80095c4:	4611      	mov	r1, r2
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	4798      	blx	r3
 80095ca:	4603      	mov	r3, r0
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d001      	beq.n	80095d4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80095d0:	2303      	movs	r3, #3
 80095d2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80095d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80095d6:	4618      	mov	r0, r3
 80095d8:	3710      	adds	r7, #16
 80095da:	46bd      	mov	sp, r7
 80095dc:	bd80      	pop	{r7, pc}

080095de <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80095de:	b580      	push	{r7, lr}
 80095e0:	b084      	sub	sp, #16
 80095e2:	af00      	add	r7, sp, #0
 80095e4:	6078      	str	r0, [r7, #4]
 80095e6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80095ee:	6839      	ldr	r1, [r7, #0]
 80095f0:	4618      	mov	r0, r3
 80095f2:	f001 f906 	bl	800a802 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	2201      	movs	r2, #1
 80095fa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8009604:	461a      	mov	r2, r3
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009612:	f003 031f 	and.w	r3, r3, #31
 8009616:	2b02      	cmp	r3, #2
 8009618:	d01a      	beq.n	8009650 <USBD_LL_SetupStage+0x72>
 800961a:	2b02      	cmp	r3, #2
 800961c:	d822      	bhi.n	8009664 <USBD_LL_SetupStage+0x86>
 800961e:	2b00      	cmp	r3, #0
 8009620:	d002      	beq.n	8009628 <USBD_LL_SetupStage+0x4a>
 8009622:	2b01      	cmp	r3, #1
 8009624:	d00a      	beq.n	800963c <USBD_LL_SetupStage+0x5e>
 8009626:	e01d      	b.n	8009664 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800962e:	4619      	mov	r1, r3
 8009630:	6878      	ldr	r0, [r7, #4]
 8009632:	f000 fb5d 	bl	8009cf0 <USBD_StdDevReq>
 8009636:	4603      	mov	r3, r0
 8009638:	73fb      	strb	r3, [r7, #15]
      break;
 800963a:	e020      	b.n	800967e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009642:	4619      	mov	r1, r3
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f000 fbc5 	bl	8009dd4 <USBD_StdItfReq>
 800964a:	4603      	mov	r3, r0
 800964c:	73fb      	strb	r3, [r7, #15]
      break;
 800964e:	e016      	b.n	800967e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009656:	4619      	mov	r1, r3
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	f000 fc27 	bl	8009eac <USBD_StdEPReq>
 800965e:	4603      	mov	r3, r0
 8009660:	73fb      	strb	r3, [r7, #15]
      break;
 8009662:	e00c      	b.n	800967e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800966a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800966e:	b2db      	uxtb	r3, r3
 8009670:	4619      	mov	r1, r3
 8009672:	6878      	ldr	r0, [r7, #4]
 8009674:	f001 fdd0 	bl	800b218 <USBD_LL_StallEP>
 8009678:	4603      	mov	r3, r0
 800967a:	73fb      	strb	r3, [r7, #15]
      break;
 800967c:	bf00      	nop
  }

  return ret;
 800967e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009680:	4618      	mov	r0, r3
 8009682:	3710      	adds	r7, #16
 8009684:	46bd      	mov	sp, r7
 8009686:	bd80      	pop	{r7, pc}

08009688 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b086      	sub	sp, #24
 800968c:	af00      	add	r7, sp, #0
 800968e:	60f8      	str	r0, [r7, #12]
 8009690:	460b      	mov	r3, r1
 8009692:	607a      	str	r2, [r7, #4]
 8009694:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009696:	2300      	movs	r3, #0
 8009698:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800969a:	7afb      	ldrb	r3, [r7, #11]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d16e      	bne.n	800977e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80096a6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80096ae:	2b03      	cmp	r3, #3
 80096b0:	f040 8098 	bne.w	80097e4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80096b4:	693b      	ldr	r3, [r7, #16]
 80096b6:	689a      	ldr	r2, [r3, #8]
 80096b8:	693b      	ldr	r3, [r7, #16]
 80096ba:	68db      	ldr	r3, [r3, #12]
 80096bc:	429a      	cmp	r2, r3
 80096be:	d913      	bls.n	80096e8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80096c0:	693b      	ldr	r3, [r7, #16]
 80096c2:	689a      	ldr	r2, [r3, #8]
 80096c4:	693b      	ldr	r3, [r7, #16]
 80096c6:	68db      	ldr	r3, [r3, #12]
 80096c8:	1ad2      	subs	r2, r2, r3
 80096ca:	693b      	ldr	r3, [r7, #16]
 80096cc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80096ce:	693b      	ldr	r3, [r7, #16]
 80096d0:	68da      	ldr	r2, [r3, #12]
 80096d2:	693b      	ldr	r3, [r7, #16]
 80096d4:	689b      	ldr	r3, [r3, #8]
 80096d6:	4293      	cmp	r3, r2
 80096d8:	bf28      	it	cs
 80096da:	4613      	movcs	r3, r2
 80096dc:	461a      	mov	r2, r3
 80096de:	6879      	ldr	r1, [r7, #4]
 80096e0:	68f8      	ldr	r0, [r7, #12]
 80096e2:	f001 f982 	bl	800a9ea <USBD_CtlContinueRx>
 80096e6:	e07d      	b.n	80097e4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80096ee:	f003 031f 	and.w	r3, r3, #31
 80096f2:	2b02      	cmp	r3, #2
 80096f4:	d014      	beq.n	8009720 <USBD_LL_DataOutStage+0x98>
 80096f6:	2b02      	cmp	r3, #2
 80096f8:	d81d      	bhi.n	8009736 <USBD_LL_DataOutStage+0xae>
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d002      	beq.n	8009704 <USBD_LL_DataOutStage+0x7c>
 80096fe:	2b01      	cmp	r3, #1
 8009700:	d003      	beq.n	800970a <USBD_LL_DataOutStage+0x82>
 8009702:	e018      	b.n	8009736 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009704:	2300      	movs	r3, #0
 8009706:	75bb      	strb	r3, [r7, #22]
            break;
 8009708:	e018      	b.n	800973c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009710:	b2db      	uxtb	r3, r3
 8009712:	4619      	mov	r1, r3
 8009714:	68f8      	ldr	r0, [r7, #12]
 8009716:	f000 fa5e 	bl	8009bd6 <USBD_CoreFindIF>
 800971a:	4603      	mov	r3, r0
 800971c:	75bb      	strb	r3, [r7, #22]
            break;
 800971e:	e00d      	b.n	800973c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009726:	b2db      	uxtb	r3, r3
 8009728:	4619      	mov	r1, r3
 800972a:	68f8      	ldr	r0, [r7, #12]
 800972c:	f000 fa60 	bl	8009bf0 <USBD_CoreFindEP>
 8009730:	4603      	mov	r3, r0
 8009732:	75bb      	strb	r3, [r7, #22]
            break;
 8009734:	e002      	b.n	800973c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009736:	2300      	movs	r3, #0
 8009738:	75bb      	strb	r3, [r7, #22]
            break;
 800973a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800973c:	7dbb      	ldrb	r3, [r7, #22]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d119      	bne.n	8009776 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009748:	b2db      	uxtb	r3, r3
 800974a:	2b03      	cmp	r3, #3
 800974c:	d113      	bne.n	8009776 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800974e:	7dba      	ldrb	r2, [r7, #22]
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	32ae      	adds	r2, #174	@ 0xae
 8009754:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009758:	691b      	ldr	r3, [r3, #16]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d00b      	beq.n	8009776 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800975e:	7dba      	ldrb	r2, [r7, #22]
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009766:	7dba      	ldrb	r2, [r7, #22]
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	32ae      	adds	r2, #174	@ 0xae
 800976c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009770:	691b      	ldr	r3, [r3, #16]
 8009772:	68f8      	ldr	r0, [r7, #12]
 8009774:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009776:	68f8      	ldr	r0, [r7, #12]
 8009778:	f001 f948 	bl	800aa0c <USBD_CtlSendStatus>
 800977c:	e032      	b.n	80097e4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800977e:	7afb      	ldrb	r3, [r7, #11]
 8009780:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009784:	b2db      	uxtb	r3, r3
 8009786:	4619      	mov	r1, r3
 8009788:	68f8      	ldr	r0, [r7, #12]
 800978a:	f000 fa31 	bl	8009bf0 <USBD_CoreFindEP>
 800978e:	4603      	mov	r3, r0
 8009790:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009792:	7dbb      	ldrb	r3, [r7, #22]
 8009794:	2bff      	cmp	r3, #255	@ 0xff
 8009796:	d025      	beq.n	80097e4 <USBD_LL_DataOutStage+0x15c>
 8009798:	7dbb      	ldrb	r3, [r7, #22]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d122      	bne.n	80097e4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097a4:	b2db      	uxtb	r3, r3
 80097a6:	2b03      	cmp	r3, #3
 80097a8:	d117      	bne.n	80097da <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80097aa:	7dba      	ldrb	r2, [r7, #22]
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	32ae      	adds	r2, #174	@ 0xae
 80097b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097b4:	699b      	ldr	r3, [r3, #24]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d00f      	beq.n	80097da <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80097ba:	7dba      	ldrb	r2, [r7, #22]
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80097c2:	7dba      	ldrb	r2, [r7, #22]
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	32ae      	adds	r2, #174	@ 0xae
 80097c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097cc:	699b      	ldr	r3, [r3, #24]
 80097ce:	7afa      	ldrb	r2, [r7, #11]
 80097d0:	4611      	mov	r1, r2
 80097d2:	68f8      	ldr	r0, [r7, #12]
 80097d4:	4798      	blx	r3
 80097d6:	4603      	mov	r3, r0
 80097d8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80097da:	7dfb      	ldrb	r3, [r7, #23]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d001      	beq.n	80097e4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80097e0:	7dfb      	ldrb	r3, [r7, #23]
 80097e2:	e000      	b.n	80097e6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80097e4:	2300      	movs	r3, #0
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	3718      	adds	r7, #24
 80097ea:	46bd      	mov	sp, r7
 80097ec:	bd80      	pop	{r7, pc}

080097ee <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80097ee:	b580      	push	{r7, lr}
 80097f0:	b086      	sub	sp, #24
 80097f2:	af00      	add	r7, sp, #0
 80097f4:	60f8      	str	r0, [r7, #12]
 80097f6:	460b      	mov	r3, r1
 80097f8:	607a      	str	r2, [r7, #4]
 80097fa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80097fc:	7afb      	ldrb	r3, [r7, #11]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d16f      	bne.n	80098e2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	3314      	adds	r3, #20
 8009806:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800980e:	2b02      	cmp	r3, #2
 8009810:	d15a      	bne.n	80098c8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8009812:	693b      	ldr	r3, [r7, #16]
 8009814:	689a      	ldr	r2, [r3, #8]
 8009816:	693b      	ldr	r3, [r7, #16]
 8009818:	68db      	ldr	r3, [r3, #12]
 800981a:	429a      	cmp	r2, r3
 800981c:	d914      	bls.n	8009848 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800981e:	693b      	ldr	r3, [r7, #16]
 8009820:	689a      	ldr	r2, [r3, #8]
 8009822:	693b      	ldr	r3, [r7, #16]
 8009824:	68db      	ldr	r3, [r3, #12]
 8009826:	1ad2      	subs	r2, r2, r3
 8009828:	693b      	ldr	r3, [r7, #16]
 800982a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800982c:	693b      	ldr	r3, [r7, #16]
 800982e:	689b      	ldr	r3, [r3, #8]
 8009830:	461a      	mov	r2, r3
 8009832:	6879      	ldr	r1, [r7, #4]
 8009834:	68f8      	ldr	r0, [r7, #12]
 8009836:	f001 f8aa 	bl	800a98e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800983a:	2300      	movs	r3, #0
 800983c:	2200      	movs	r2, #0
 800983e:	2100      	movs	r1, #0
 8009840:	68f8      	ldr	r0, [r7, #12]
 8009842:	f001 fd93 	bl	800b36c <USBD_LL_PrepareReceive>
 8009846:	e03f      	b.n	80098c8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009848:	693b      	ldr	r3, [r7, #16]
 800984a:	68da      	ldr	r2, [r3, #12]
 800984c:	693b      	ldr	r3, [r7, #16]
 800984e:	689b      	ldr	r3, [r3, #8]
 8009850:	429a      	cmp	r2, r3
 8009852:	d11c      	bne.n	800988e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009854:	693b      	ldr	r3, [r7, #16]
 8009856:	685a      	ldr	r2, [r3, #4]
 8009858:	693b      	ldr	r3, [r7, #16]
 800985a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800985c:	429a      	cmp	r2, r3
 800985e:	d316      	bcc.n	800988e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009860:	693b      	ldr	r3, [r7, #16]
 8009862:	685a      	ldr	r2, [r3, #4]
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800986a:	429a      	cmp	r2, r3
 800986c:	d20f      	bcs.n	800988e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800986e:	2200      	movs	r2, #0
 8009870:	2100      	movs	r1, #0
 8009872:	68f8      	ldr	r0, [r7, #12]
 8009874:	f001 f88b 	bl	800a98e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	2200      	movs	r2, #0
 800987c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009880:	2300      	movs	r3, #0
 8009882:	2200      	movs	r2, #0
 8009884:	2100      	movs	r1, #0
 8009886:	68f8      	ldr	r0, [r7, #12]
 8009888:	f001 fd70 	bl	800b36c <USBD_LL_PrepareReceive>
 800988c:	e01c      	b.n	80098c8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009894:	b2db      	uxtb	r3, r3
 8009896:	2b03      	cmp	r3, #3
 8009898:	d10f      	bne.n	80098ba <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098a0:	68db      	ldr	r3, [r3, #12]
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d009      	beq.n	80098ba <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	2200      	movs	r2, #0
 80098aa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098b4:	68db      	ldr	r3, [r3, #12]
 80098b6:	68f8      	ldr	r0, [r7, #12]
 80098b8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80098ba:	2180      	movs	r1, #128	@ 0x80
 80098bc:	68f8      	ldr	r0, [r7, #12]
 80098be:	f001 fcab 	bl	800b218 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80098c2:	68f8      	ldr	r0, [r7, #12]
 80098c4:	f001 f8b5 	bl	800aa32 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d03a      	beq.n	8009948 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80098d2:	68f8      	ldr	r0, [r7, #12]
 80098d4:	f7ff fe42 	bl	800955c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	2200      	movs	r2, #0
 80098dc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80098e0:	e032      	b.n	8009948 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80098e2:	7afb      	ldrb	r3, [r7, #11]
 80098e4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80098e8:	b2db      	uxtb	r3, r3
 80098ea:	4619      	mov	r1, r3
 80098ec:	68f8      	ldr	r0, [r7, #12]
 80098ee:	f000 f97f 	bl	8009bf0 <USBD_CoreFindEP>
 80098f2:	4603      	mov	r3, r0
 80098f4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80098f6:	7dfb      	ldrb	r3, [r7, #23]
 80098f8:	2bff      	cmp	r3, #255	@ 0xff
 80098fa:	d025      	beq.n	8009948 <USBD_LL_DataInStage+0x15a>
 80098fc:	7dfb      	ldrb	r3, [r7, #23]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d122      	bne.n	8009948 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009908:	b2db      	uxtb	r3, r3
 800990a:	2b03      	cmp	r3, #3
 800990c:	d11c      	bne.n	8009948 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800990e:	7dfa      	ldrb	r2, [r7, #23]
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	32ae      	adds	r2, #174	@ 0xae
 8009914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009918:	695b      	ldr	r3, [r3, #20]
 800991a:	2b00      	cmp	r3, #0
 800991c:	d014      	beq.n	8009948 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800991e:	7dfa      	ldrb	r2, [r7, #23]
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009926:	7dfa      	ldrb	r2, [r7, #23]
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	32ae      	adds	r2, #174	@ 0xae
 800992c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009930:	695b      	ldr	r3, [r3, #20]
 8009932:	7afa      	ldrb	r2, [r7, #11]
 8009934:	4611      	mov	r1, r2
 8009936:	68f8      	ldr	r0, [r7, #12]
 8009938:	4798      	blx	r3
 800993a:	4603      	mov	r3, r0
 800993c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800993e:	7dbb      	ldrb	r3, [r7, #22]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d001      	beq.n	8009948 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009944:	7dbb      	ldrb	r3, [r7, #22]
 8009946:	e000      	b.n	800994a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009948:	2300      	movs	r3, #0
}
 800994a:	4618      	mov	r0, r3
 800994c:	3718      	adds	r7, #24
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}

08009952 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009952:	b580      	push	{r7, lr}
 8009954:	b084      	sub	sp, #16
 8009956:	af00      	add	r7, sp, #0
 8009958:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800995a:	2300      	movs	r3, #0
 800995c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2201      	movs	r2, #1
 8009962:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	2200      	movs	r2, #0
 800996a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	2200      	movs	r2, #0
 8009972:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2200      	movs	r2, #0
 8009978:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2200      	movs	r2, #0
 8009980:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800998a:	2b00      	cmp	r3, #0
 800998c:	d014      	beq.n	80099b8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009994:	685b      	ldr	r3, [r3, #4]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d00e      	beq.n	80099b8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099a0:	685b      	ldr	r3, [r3, #4]
 80099a2:	687a      	ldr	r2, [r7, #4]
 80099a4:	6852      	ldr	r2, [r2, #4]
 80099a6:	b2d2      	uxtb	r2, r2
 80099a8:	4611      	mov	r1, r2
 80099aa:	6878      	ldr	r0, [r7, #4]
 80099ac:	4798      	blx	r3
 80099ae:	4603      	mov	r3, r0
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d001      	beq.n	80099b8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80099b4:	2303      	movs	r3, #3
 80099b6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80099b8:	2340      	movs	r3, #64	@ 0x40
 80099ba:	2200      	movs	r2, #0
 80099bc:	2100      	movs	r1, #0
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	f001 fbe5 	bl	800b18e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2201      	movs	r2, #1
 80099c8:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2240      	movs	r2, #64	@ 0x40
 80099d0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80099d4:	2340      	movs	r3, #64	@ 0x40
 80099d6:	2200      	movs	r2, #0
 80099d8:	2180      	movs	r1, #128	@ 0x80
 80099da:	6878      	ldr	r0, [r7, #4]
 80099dc:	f001 fbd7 	bl	800b18e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2201      	movs	r2, #1
 80099e4:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2240      	movs	r2, #64	@ 0x40
 80099ea:	621a      	str	r2, [r3, #32]

  return ret;
 80099ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80099ee:	4618      	mov	r0, r3
 80099f0:	3710      	adds	r7, #16
 80099f2:	46bd      	mov	sp, r7
 80099f4:	bd80      	pop	{r7, pc}

080099f6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80099f6:	b480      	push	{r7}
 80099f8:	b083      	sub	sp, #12
 80099fa:	af00      	add	r7, sp, #0
 80099fc:	6078      	str	r0, [r7, #4]
 80099fe:	460b      	mov	r3, r1
 8009a00:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	78fa      	ldrb	r2, [r7, #3]
 8009a06:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009a08:	2300      	movs	r3, #0
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	370c      	adds	r7, #12
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a14:	4770      	bx	lr

08009a16 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009a16:	b480      	push	{r7}
 8009a18:	b083      	sub	sp, #12
 8009a1a:	af00      	add	r7, sp, #0
 8009a1c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a24:	b2da      	uxtb	r2, r3
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2204      	movs	r2, #4
 8009a30:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009a34:	2300      	movs	r3, #0
}
 8009a36:	4618      	mov	r0, r3
 8009a38:	370c      	adds	r7, #12
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a40:	4770      	bx	lr

08009a42 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009a42:	b480      	push	{r7}
 8009a44:	b083      	sub	sp, #12
 8009a46:	af00      	add	r7, sp, #0
 8009a48:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a50:	b2db      	uxtb	r3, r3
 8009a52:	2b04      	cmp	r3, #4
 8009a54:	d106      	bne.n	8009a64 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009a5c:	b2da      	uxtb	r2, r3
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009a64:	2300      	movs	r3, #0
}
 8009a66:	4618      	mov	r0, r3
 8009a68:	370c      	adds	r7, #12
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a70:	4770      	bx	lr

08009a72 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009a72:	b580      	push	{r7, lr}
 8009a74:	b082      	sub	sp, #8
 8009a76:	af00      	add	r7, sp, #0
 8009a78:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a80:	b2db      	uxtb	r3, r3
 8009a82:	2b03      	cmp	r3, #3
 8009a84:	d110      	bne.n	8009aa8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d00b      	beq.n	8009aa8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a96:	69db      	ldr	r3, [r3, #28]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d005      	beq.n	8009aa8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009aa2:	69db      	ldr	r3, [r3, #28]
 8009aa4:	6878      	ldr	r0, [r7, #4]
 8009aa6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009aa8:	2300      	movs	r3, #0
}
 8009aaa:	4618      	mov	r0, r3
 8009aac:	3708      	adds	r7, #8
 8009aae:	46bd      	mov	sp, r7
 8009ab0:	bd80      	pop	{r7, pc}

08009ab2 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009ab2:	b580      	push	{r7, lr}
 8009ab4:	b082      	sub	sp, #8
 8009ab6:	af00      	add	r7, sp, #0
 8009ab8:	6078      	str	r0, [r7, #4]
 8009aba:	460b      	mov	r3, r1
 8009abc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	32ae      	adds	r2, #174	@ 0xae
 8009ac8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d101      	bne.n	8009ad4 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009ad0:	2303      	movs	r3, #3
 8009ad2:	e01c      	b.n	8009b0e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ada:	b2db      	uxtb	r3, r3
 8009adc:	2b03      	cmp	r3, #3
 8009ade:	d115      	bne.n	8009b0c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	32ae      	adds	r2, #174	@ 0xae
 8009aea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009aee:	6a1b      	ldr	r3, [r3, #32]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d00b      	beq.n	8009b0c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	32ae      	adds	r2, #174	@ 0xae
 8009afe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b02:	6a1b      	ldr	r3, [r3, #32]
 8009b04:	78fa      	ldrb	r2, [r7, #3]
 8009b06:	4611      	mov	r1, r2
 8009b08:	6878      	ldr	r0, [r7, #4]
 8009b0a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009b0c:	2300      	movs	r3, #0
}
 8009b0e:	4618      	mov	r0, r3
 8009b10:	3708      	adds	r7, #8
 8009b12:	46bd      	mov	sp, r7
 8009b14:	bd80      	pop	{r7, pc}

08009b16 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009b16:	b580      	push	{r7, lr}
 8009b18:	b082      	sub	sp, #8
 8009b1a:	af00      	add	r7, sp, #0
 8009b1c:	6078      	str	r0, [r7, #4]
 8009b1e:	460b      	mov	r3, r1
 8009b20:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	32ae      	adds	r2, #174	@ 0xae
 8009b2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d101      	bne.n	8009b38 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009b34:	2303      	movs	r3, #3
 8009b36:	e01c      	b.n	8009b72 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b3e:	b2db      	uxtb	r3, r3
 8009b40:	2b03      	cmp	r3, #3
 8009b42:	d115      	bne.n	8009b70 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	32ae      	adds	r2, #174	@ 0xae
 8009b4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d00b      	beq.n	8009b70 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	32ae      	adds	r2, #174	@ 0xae
 8009b62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b68:	78fa      	ldrb	r2, [r7, #3]
 8009b6a:	4611      	mov	r1, r2
 8009b6c:	6878      	ldr	r0, [r7, #4]
 8009b6e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009b70:	2300      	movs	r3, #0
}
 8009b72:	4618      	mov	r0, r3
 8009b74:	3708      	adds	r7, #8
 8009b76:	46bd      	mov	sp, r7
 8009b78:	bd80      	pop	{r7, pc}

08009b7a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009b7a:	b480      	push	{r7}
 8009b7c:	b083      	sub	sp, #12
 8009b7e:	af00      	add	r7, sp, #0
 8009b80:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009b82:	2300      	movs	r3, #0
}
 8009b84:	4618      	mov	r0, r3
 8009b86:	370c      	adds	r7, #12
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8e:	4770      	bx	lr

08009b90 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b084      	sub	sp, #16
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009b98:	2300      	movs	r3, #0
 8009b9a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	2201      	movs	r2, #1
 8009ba0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d00e      	beq.n	8009bcc <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bb4:	685b      	ldr	r3, [r3, #4]
 8009bb6:	687a      	ldr	r2, [r7, #4]
 8009bb8:	6852      	ldr	r2, [r2, #4]
 8009bba:	b2d2      	uxtb	r2, r2
 8009bbc:	4611      	mov	r1, r2
 8009bbe:	6878      	ldr	r0, [r7, #4]
 8009bc0:	4798      	blx	r3
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d001      	beq.n	8009bcc <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009bc8:	2303      	movs	r3, #3
 8009bca:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009bcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bce:	4618      	mov	r0, r3
 8009bd0:	3710      	adds	r7, #16
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	bd80      	pop	{r7, pc}

08009bd6 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009bd6:	b480      	push	{r7}
 8009bd8:	b083      	sub	sp, #12
 8009bda:	af00      	add	r7, sp, #0
 8009bdc:	6078      	str	r0, [r7, #4]
 8009bde:	460b      	mov	r3, r1
 8009be0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009be2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009be4:	4618      	mov	r0, r3
 8009be6:	370c      	adds	r7, #12
 8009be8:	46bd      	mov	sp, r7
 8009bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bee:	4770      	bx	lr

08009bf0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009bf0:	b480      	push	{r7}
 8009bf2:	b083      	sub	sp, #12
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
 8009bf8:	460b      	mov	r3, r1
 8009bfa:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009bfc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009bfe:	4618      	mov	r0, r3
 8009c00:	370c      	adds	r7, #12
 8009c02:	46bd      	mov	sp, r7
 8009c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c08:	4770      	bx	lr

08009c0a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009c0a:	b580      	push	{r7, lr}
 8009c0c:	b086      	sub	sp, #24
 8009c0e:	af00      	add	r7, sp, #0
 8009c10:	6078      	str	r0, [r7, #4]
 8009c12:	460b      	mov	r3, r1
 8009c14:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009c1e:	2300      	movs	r3, #0
 8009c20:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	885b      	ldrh	r3, [r3, #2]
 8009c26:	b29b      	uxth	r3, r3
 8009c28:	68fa      	ldr	r2, [r7, #12]
 8009c2a:	7812      	ldrb	r2, [r2, #0]
 8009c2c:	4293      	cmp	r3, r2
 8009c2e:	d91f      	bls.n	8009c70 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	781b      	ldrb	r3, [r3, #0]
 8009c34:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009c36:	e013      	b.n	8009c60 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009c38:	f107 030a 	add.w	r3, r7, #10
 8009c3c:	4619      	mov	r1, r3
 8009c3e:	6978      	ldr	r0, [r7, #20]
 8009c40:	f000 f81b 	bl	8009c7a <USBD_GetNextDesc>
 8009c44:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009c46:	697b      	ldr	r3, [r7, #20]
 8009c48:	785b      	ldrb	r3, [r3, #1]
 8009c4a:	2b05      	cmp	r3, #5
 8009c4c:	d108      	bne.n	8009c60 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009c52:	693b      	ldr	r3, [r7, #16]
 8009c54:	789b      	ldrb	r3, [r3, #2]
 8009c56:	78fa      	ldrb	r2, [r7, #3]
 8009c58:	429a      	cmp	r2, r3
 8009c5a:	d008      	beq.n	8009c6e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	885b      	ldrh	r3, [r3, #2]
 8009c64:	b29a      	uxth	r2, r3
 8009c66:	897b      	ldrh	r3, [r7, #10]
 8009c68:	429a      	cmp	r2, r3
 8009c6a:	d8e5      	bhi.n	8009c38 <USBD_GetEpDesc+0x2e>
 8009c6c:	e000      	b.n	8009c70 <USBD_GetEpDesc+0x66>
          break;
 8009c6e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009c70:	693b      	ldr	r3, [r7, #16]
}
 8009c72:	4618      	mov	r0, r3
 8009c74:	3718      	adds	r7, #24
 8009c76:	46bd      	mov	sp, r7
 8009c78:	bd80      	pop	{r7, pc}

08009c7a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009c7a:	b480      	push	{r7}
 8009c7c:	b085      	sub	sp, #20
 8009c7e:	af00      	add	r7, sp, #0
 8009c80:	6078      	str	r0, [r7, #4]
 8009c82:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009c88:	683b      	ldr	r3, [r7, #0]
 8009c8a:	881b      	ldrh	r3, [r3, #0]
 8009c8c:	68fa      	ldr	r2, [r7, #12]
 8009c8e:	7812      	ldrb	r2, [r2, #0]
 8009c90:	4413      	add	r3, r2
 8009c92:	b29a      	uxth	r2, r3
 8009c94:	683b      	ldr	r3, [r7, #0]
 8009c96:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	781b      	ldrb	r3, [r3, #0]
 8009c9c:	461a      	mov	r2, r3
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	4413      	add	r3, r2
 8009ca2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009ca4:	68fb      	ldr	r3, [r7, #12]
}
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	3714      	adds	r7, #20
 8009caa:	46bd      	mov	sp, r7
 8009cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb0:	4770      	bx	lr

08009cb2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009cb2:	b480      	push	{r7}
 8009cb4:	b087      	sub	sp, #28
 8009cb6:	af00      	add	r7, sp, #0
 8009cb8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009cbe:	697b      	ldr	r3, [r7, #20]
 8009cc0:	781b      	ldrb	r3, [r3, #0]
 8009cc2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009cc4:	697b      	ldr	r3, [r7, #20]
 8009cc6:	3301      	adds	r3, #1
 8009cc8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009cca:	697b      	ldr	r3, [r7, #20]
 8009ccc:	781b      	ldrb	r3, [r3, #0]
 8009cce:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009cd0:	8a3b      	ldrh	r3, [r7, #16]
 8009cd2:	021b      	lsls	r3, r3, #8
 8009cd4:	b21a      	sxth	r2, r3
 8009cd6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009cda:	4313      	orrs	r3, r2
 8009cdc:	b21b      	sxth	r3, r3
 8009cde:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009ce0:	89fb      	ldrh	r3, [r7, #14]
}
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	371c      	adds	r7, #28
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cec:	4770      	bx	lr
	...

08009cf0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b084      	sub	sp, #16
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
 8009cf8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	781b      	ldrb	r3, [r3, #0]
 8009d02:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009d06:	2b40      	cmp	r3, #64	@ 0x40
 8009d08:	d005      	beq.n	8009d16 <USBD_StdDevReq+0x26>
 8009d0a:	2b40      	cmp	r3, #64	@ 0x40
 8009d0c:	d857      	bhi.n	8009dbe <USBD_StdDevReq+0xce>
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d00f      	beq.n	8009d32 <USBD_StdDevReq+0x42>
 8009d12:	2b20      	cmp	r3, #32
 8009d14:	d153      	bne.n	8009dbe <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	32ae      	adds	r2, #174	@ 0xae
 8009d20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d24:	689b      	ldr	r3, [r3, #8]
 8009d26:	6839      	ldr	r1, [r7, #0]
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	4798      	blx	r3
 8009d2c:	4603      	mov	r3, r0
 8009d2e:	73fb      	strb	r3, [r7, #15]
      break;
 8009d30:	e04a      	b.n	8009dc8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	785b      	ldrb	r3, [r3, #1]
 8009d36:	2b09      	cmp	r3, #9
 8009d38:	d83b      	bhi.n	8009db2 <USBD_StdDevReq+0xc2>
 8009d3a:	a201      	add	r2, pc, #4	@ (adr r2, 8009d40 <USBD_StdDevReq+0x50>)
 8009d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d40:	08009d95 	.word	0x08009d95
 8009d44:	08009da9 	.word	0x08009da9
 8009d48:	08009db3 	.word	0x08009db3
 8009d4c:	08009d9f 	.word	0x08009d9f
 8009d50:	08009db3 	.word	0x08009db3
 8009d54:	08009d73 	.word	0x08009d73
 8009d58:	08009d69 	.word	0x08009d69
 8009d5c:	08009db3 	.word	0x08009db3
 8009d60:	08009d8b 	.word	0x08009d8b
 8009d64:	08009d7d 	.word	0x08009d7d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009d68:	6839      	ldr	r1, [r7, #0]
 8009d6a:	6878      	ldr	r0, [r7, #4]
 8009d6c:	f000 fa3c 	bl	800a1e8 <USBD_GetDescriptor>
          break;
 8009d70:	e024      	b.n	8009dbc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009d72:	6839      	ldr	r1, [r7, #0]
 8009d74:	6878      	ldr	r0, [r7, #4]
 8009d76:	f000 fba1 	bl	800a4bc <USBD_SetAddress>
          break;
 8009d7a:	e01f      	b.n	8009dbc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009d7c:	6839      	ldr	r1, [r7, #0]
 8009d7e:	6878      	ldr	r0, [r7, #4]
 8009d80:	f000 fbe0 	bl	800a544 <USBD_SetConfig>
 8009d84:	4603      	mov	r3, r0
 8009d86:	73fb      	strb	r3, [r7, #15]
          break;
 8009d88:	e018      	b.n	8009dbc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009d8a:	6839      	ldr	r1, [r7, #0]
 8009d8c:	6878      	ldr	r0, [r7, #4]
 8009d8e:	f000 fc83 	bl	800a698 <USBD_GetConfig>
          break;
 8009d92:	e013      	b.n	8009dbc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009d94:	6839      	ldr	r1, [r7, #0]
 8009d96:	6878      	ldr	r0, [r7, #4]
 8009d98:	f000 fcb4 	bl	800a704 <USBD_GetStatus>
          break;
 8009d9c:	e00e      	b.n	8009dbc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009d9e:	6839      	ldr	r1, [r7, #0]
 8009da0:	6878      	ldr	r0, [r7, #4]
 8009da2:	f000 fce3 	bl	800a76c <USBD_SetFeature>
          break;
 8009da6:	e009      	b.n	8009dbc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009da8:	6839      	ldr	r1, [r7, #0]
 8009daa:	6878      	ldr	r0, [r7, #4]
 8009dac:	f000 fd07 	bl	800a7be <USBD_ClrFeature>
          break;
 8009db0:	e004      	b.n	8009dbc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009db2:	6839      	ldr	r1, [r7, #0]
 8009db4:	6878      	ldr	r0, [r7, #4]
 8009db6:	f000 fd5e 	bl	800a876 <USBD_CtlError>
          break;
 8009dba:	bf00      	nop
      }
      break;
 8009dbc:	e004      	b.n	8009dc8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009dbe:	6839      	ldr	r1, [r7, #0]
 8009dc0:	6878      	ldr	r0, [r7, #4]
 8009dc2:	f000 fd58 	bl	800a876 <USBD_CtlError>
      break;
 8009dc6:	bf00      	nop
  }

  return ret;
 8009dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3710      	adds	r7, #16
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}
 8009dd2:	bf00      	nop

08009dd4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b084      	sub	sp, #16
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
 8009ddc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009dde:	2300      	movs	r3, #0
 8009de0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	781b      	ldrb	r3, [r3, #0]
 8009de6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009dea:	2b40      	cmp	r3, #64	@ 0x40
 8009dec:	d005      	beq.n	8009dfa <USBD_StdItfReq+0x26>
 8009dee:	2b40      	cmp	r3, #64	@ 0x40
 8009df0:	d852      	bhi.n	8009e98 <USBD_StdItfReq+0xc4>
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d001      	beq.n	8009dfa <USBD_StdItfReq+0x26>
 8009df6:	2b20      	cmp	r3, #32
 8009df8:	d14e      	bne.n	8009e98 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e00:	b2db      	uxtb	r3, r3
 8009e02:	3b01      	subs	r3, #1
 8009e04:	2b02      	cmp	r3, #2
 8009e06:	d840      	bhi.n	8009e8a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	889b      	ldrh	r3, [r3, #4]
 8009e0c:	b2db      	uxtb	r3, r3
 8009e0e:	2b01      	cmp	r3, #1
 8009e10:	d836      	bhi.n	8009e80 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	889b      	ldrh	r3, [r3, #4]
 8009e16:	b2db      	uxtb	r3, r3
 8009e18:	4619      	mov	r1, r3
 8009e1a:	6878      	ldr	r0, [r7, #4]
 8009e1c:	f7ff fedb 	bl	8009bd6 <USBD_CoreFindIF>
 8009e20:	4603      	mov	r3, r0
 8009e22:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009e24:	7bbb      	ldrb	r3, [r7, #14]
 8009e26:	2bff      	cmp	r3, #255	@ 0xff
 8009e28:	d01d      	beq.n	8009e66 <USBD_StdItfReq+0x92>
 8009e2a:	7bbb      	ldrb	r3, [r7, #14]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d11a      	bne.n	8009e66 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009e30:	7bba      	ldrb	r2, [r7, #14]
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	32ae      	adds	r2, #174	@ 0xae
 8009e36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e3a:	689b      	ldr	r3, [r3, #8]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d00f      	beq.n	8009e60 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009e40:	7bba      	ldrb	r2, [r7, #14]
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009e48:	7bba      	ldrb	r2, [r7, #14]
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	32ae      	adds	r2, #174	@ 0xae
 8009e4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e52:	689b      	ldr	r3, [r3, #8]
 8009e54:	6839      	ldr	r1, [r7, #0]
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	4798      	blx	r3
 8009e5a:	4603      	mov	r3, r0
 8009e5c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009e5e:	e004      	b.n	8009e6a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009e60:	2303      	movs	r3, #3
 8009e62:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009e64:	e001      	b.n	8009e6a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009e66:	2303      	movs	r3, #3
 8009e68:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	88db      	ldrh	r3, [r3, #6]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d110      	bne.n	8009e94 <USBD_StdItfReq+0xc0>
 8009e72:	7bfb      	ldrb	r3, [r7, #15]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d10d      	bne.n	8009e94 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	f000 fdc7 	bl	800aa0c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009e7e:	e009      	b.n	8009e94 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009e80:	6839      	ldr	r1, [r7, #0]
 8009e82:	6878      	ldr	r0, [r7, #4]
 8009e84:	f000 fcf7 	bl	800a876 <USBD_CtlError>
          break;
 8009e88:	e004      	b.n	8009e94 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009e8a:	6839      	ldr	r1, [r7, #0]
 8009e8c:	6878      	ldr	r0, [r7, #4]
 8009e8e:	f000 fcf2 	bl	800a876 <USBD_CtlError>
          break;
 8009e92:	e000      	b.n	8009e96 <USBD_StdItfReq+0xc2>
          break;
 8009e94:	bf00      	nop
      }
      break;
 8009e96:	e004      	b.n	8009ea2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009e98:	6839      	ldr	r1, [r7, #0]
 8009e9a:	6878      	ldr	r0, [r7, #4]
 8009e9c:	f000 fceb 	bl	800a876 <USBD_CtlError>
      break;
 8009ea0:	bf00      	nop
  }

  return ret;
 8009ea2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	3710      	adds	r7, #16
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}

08009eac <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b084      	sub	sp, #16
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	6078      	str	r0, [r7, #4]
 8009eb4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009eb6:	2300      	movs	r3, #0
 8009eb8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	889b      	ldrh	r3, [r3, #4]
 8009ebe:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	781b      	ldrb	r3, [r3, #0]
 8009ec4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009ec8:	2b40      	cmp	r3, #64	@ 0x40
 8009eca:	d007      	beq.n	8009edc <USBD_StdEPReq+0x30>
 8009ecc:	2b40      	cmp	r3, #64	@ 0x40
 8009ece:	f200 817f 	bhi.w	800a1d0 <USBD_StdEPReq+0x324>
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d02a      	beq.n	8009f2c <USBD_StdEPReq+0x80>
 8009ed6:	2b20      	cmp	r3, #32
 8009ed8:	f040 817a 	bne.w	800a1d0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009edc:	7bbb      	ldrb	r3, [r7, #14]
 8009ede:	4619      	mov	r1, r3
 8009ee0:	6878      	ldr	r0, [r7, #4]
 8009ee2:	f7ff fe85 	bl	8009bf0 <USBD_CoreFindEP>
 8009ee6:	4603      	mov	r3, r0
 8009ee8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009eea:	7b7b      	ldrb	r3, [r7, #13]
 8009eec:	2bff      	cmp	r3, #255	@ 0xff
 8009eee:	f000 8174 	beq.w	800a1da <USBD_StdEPReq+0x32e>
 8009ef2:	7b7b      	ldrb	r3, [r7, #13]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	f040 8170 	bne.w	800a1da <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8009efa:	7b7a      	ldrb	r2, [r7, #13]
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009f02:	7b7a      	ldrb	r2, [r7, #13]
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	32ae      	adds	r2, #174	@ 0xae
 8009f08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f0c:	689b      	ldr	r3, [r3, #8]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	f000 8163 	beq.w	800a1da <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009f14:	7b7a      	ldrb	r2, [r7, #13]
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	32ae      	adds	r2, #174	@ 0xae
 8009f1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f1e:	689b      	ldr	r3, [r3, #8]
 8009f20:	6839      	ldr	r1, [r7, #0]
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	4798      	blx	r3
 8009f26:	4603      	mov	r3, r0
 8009f28:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009f2a:	e156      	b.n	800a1da <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009f2c:	683b      	ldr	r3, [r7, #0]
 8009f2e:	785b      	ldrb	r3, [r3, #1]
 8009f30:	2b03      	cmp	r3, #3
 8009f32:	d008      	beq.n	8009f46 <USBD_StdEPReq+0x9a>
 8009f34:	2b03      	cmp	r3, #3
 8009f36:	f300 8145 	bgt.w	800a1c4 <USBD_StdEPReq+0x318>
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	f000 809b 	beq.w	800a076 <USBD_StdEPReq+0x1ca>
 8009f40:	2b01      	cmp	r3, #1
 8009f42:	d03c      	beq.n	8009fbe <USBD_StdEPReq+0x112>
 8009f44:	e13e      	b.n	800a1c4 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f4c:	b2db      	uxtb	r3, r3
 8009f4e:	2b02      	cmp	r3, #2
 8009f50:	d002      	beq.n	8009f58 <USBD_StdEPReq+0xac>
 8009f52:	2b03      	cmp	r3, #3
 8009f54:	d016      	beq.n	8009f84 <USBD_StdEPReq+0xd8>
 8009f56:	e02c      	b.n	8009fb2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009f58:	7bbb      	ldrb	r3, [r7, #14]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d00d      	beq.n	8009f7a <USBD_StdEPReq+0xce>
 8009f5e:	7bbb      	ldrb	r3, [r7, #14]
 8009f60:	2b80      	cmp	r3, #128	@ 0x80
 8009f62:	d00a      	beq.n	8009f7a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009f64:	7bbb      	ldrb	r3, [r7, #14]
 8009f66:	4619      	mov	r1, r3
 8009f68:	6878      	ldr	r0, [r7, #4]
 8009f6a:	f001 f955 	bl	800b218 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009f6e:	2180      	movs	r1, #128	@ 0x80
 8009f70:	6878      	ldr	r0, [r7, #4]
 8009f72:	f001 f951 	bl	800b218 <USBD_LL_StallEP>
 8009f76:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009f78:	e020      	b.n	8009fbc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009f7a:	6839      	ldr	r1, [r7, #0]
 8009f7c:	6878      	ldr	r0, [r7, #4]
 8009f7e:	f000 fc7a 	bl	800a876 <USBD_CtlError>
              break;
 8009f82:	e01b      	b.n	8009fbc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	885b      	ldrh	r3, [r3, #2]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d10e      	bne.n	8009faa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009f8c:	7bbb      	ldrb	r3, [r7, #14]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d00b      	beq.n	8009faa <USBD_StdEPReq+0xfe>
 8009f92:	7bbb      	ldrb	r3, [r7, #14]
 8009f94:	2b80      	cmp	r3, #128	@ 0x80
 8009f96:	d008      	beq.n	8009faa <USBD_StdEPReq+0xfe>
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	88db      	ldrh	r3, [r3, #6]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d104      	bne.n	8009faa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009fa0:	7bbb      	ldrb	r3, [r7, #14]
 8009fa2:	4619      	mov	r1, r3
 8009fa4:	6878      	ldr	r0, [r7, #4]
 8009fa6:	f001 f937 	bl	800b218 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009faa:	6878      	ldr	r0, [r7, #4]
 8009fac:	f000 fd2e 	bl	800aa0c <USBD_CtlSendStatus>

              break;
 8009fb0:	e004      	b.n	8009fbc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009fb2:	6839      	ldr	r1, [r7, #0]
 8009fb4:	6878      	ldr	r0, [r7, #4]
 8009fb6:	f000 fc5e 	bl	800a876 <USBD_CtlError>
              break;
 8009fba:	bf00      	nop
          }
          break;
 8009fbc:	e107      	b.n	800a1ce <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009fc4:	b2db      	uxtb	r3, r3
 8009fc6:	2b02      	cmp	r3, #2
 8009fc8:	d002      	beq.n	8009fd0 <USBD_StdEPReq+0x124>
 8009fca:	2b03      	cmp	r3, #3
 8009fcc:	d016      	beq.n	8009ffc <USBD_StdEPReq+0x150>
 8009fce:	e04b      	b.n	800a068 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009fd0:	7bbb      	ldrb	r3, [r7, #14]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d00d      	beq.n	8009ff2 <USBD_StdEPReq+0x146>
 8009fd6:	7bbb      	ldrb	r3, [r7, #14]
 8009fd8:	2b80      	cmp	r3, #128	@ 0x80
 8009fda:	d00a      	beq.n	8009ff2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009fdc:	7bbb      	ldrb	r3, [r7, #14]
 8009fde:	4619      	mov	r1, r3
 8009fe0:	6878      	ldr	r0, [r7, #4]
 8009fe2:	f001 f919 	bl	800b218 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009fe6:	2180      	movs	r1, #128	@ 0x80
 8009fe8:	6878      	ldr	r0, [r7, #4]
 8009fea:	f001 f915 	bl	800b218 <USBD_LL_StallEP>
 8009fee:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009ff0:	e040      	b.n	800a074 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009ff2:	6839      	ldr	r1, [r7, #0]
 8009ff4:	6878      	ldr	r0, [r7, #4]
 8009ff6:	f000 fc3e 	bl	800a876 <USBD_CtlError>
              break;
 8009ffa:	e03b      	b.n	800a074 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	885b      	ldrh	r3, [r3, #2]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d136      	bne.n	800a072 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a004:	7bbb      	ldrb	r3, [r7, #14]
 800a006:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d004      	beq.n	800a018 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a00e:	7bbb      	ldrb	r3, [r7, #14]
 800a010:	4619      	mov	r1, r3
 800a012:	6878      	ldr	r0, [r7, #4]
 800a014:	f001 f91f 	bl	800b256 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a018:	6878      	ldr	r0, [r7, #4]
 800a01a:	f000 fcf7 	bl	800aa0c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a01e:	7bbb      	ldrb	r3, [r7, #14]
 800a020:	4619      	mov	r1, r3
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f7ff fde4 	bl	8009bf0 <USBD_CoreFindEP>
 800a028:	4603      	mov	r3, r0
 800a02a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a02c:	7b7b      	ldrb	r3, [r7, #13]
 800a02e:	2bff      	cmp	r3, #255	@ 0xff
 800a030:	d01f      	beq.n	800a072 <USBD_StdEPReq+0x1c6>
 800a032:	7b7b      	ldrb	r3, [r7, #13]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d11c      	bne.n	800a072 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a038:	7b7a      	ldrb	r2, [r7, #13]
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a040:	7b7a      	ldrb	r2, [r7, #13]
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	32ae      	adds	r2, #174	@ 0xae
 800a046:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a04a:	689b      	ldr	r3, [r3, #8]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d010      	beq.n	800a072 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a050:	7b7a      	ldrb	r2, [r7, #13]
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	32ae      	adds	r2, #174	@ 0xae
 800a056:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a05a:	689b      	ldr	r3, [r3, #8]
 800a05c:	6839      	ldr	r1, [r7, #0]
 800a05e:	6878      	ldr	r0, [r7, #4]
 800a060:	4798      	blx	r3
 800a062:	4603      	mov	r3, r0
 800a064:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a066:	e004      	b.n	800a072 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a068:	6839      	ldr	r1, [r7, #0]
 800a06a:	6878      	ldr	r0, [r7, #4]
 800a06c:	f000 fc03 	bl	800a876 <USBD_CtlError>
              break;
 800a070:	e000      	b.n	800a074 <USBD_StdEPReq+0x1c8>
              break;
 800a072:	bf00      	nop
          }
          break;
 800a074:	e0ab      	b.n	800a1ce <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a07c:	b2db      	uxtb	r3, r3
 800a07e:	2b02      	cmp	r3, #2
 800a080:	d002      	beq.n	800a088 <USBD_StdEPReq+0x1dc>
 800a082:	2b03      	cmp	r3, #3
 800a084:	d032      	beq.n	800a0ec <USBD_StdEPReq+0x240>
 800a086:	e097      	b.n	800a1b8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a088:	7bbb      	ldrb	r3, [r7, #14]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d007      	beq.n	800a09e <USBD_StdEPReq+0x1f2>
 800a08e:	7bbb      	ldrb	r3, [r7, #14]
 800a090:	2b80      	cmp	r3, #128	@ 0x80
 800a092:	d004      	beq.n	800a09e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a094:	6839      	ldr	r1, [r7, #0]
 800a096:	6878      	ldr	r0, [r7, #4]
 800a098:	f000 fbed 	bl	800a876 <USBD_CtlError>
                break;
 800a09c:	e091      	b.n	800a1c2 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a09e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	da0b      	bge.n	800a0be <USBD_StdEPReq+0x212>
 800a0a6:	7bbb      	ldrb	r3, [r7, #14]
 800a0a8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a0ac:	4613      	mov	r3, r2
 800a0ae:	009b      	lsls	r3, r3, #2
 800a0b0:	4413      	add	r3, r2
 800a0b2:	009b      	lsls	r3, r3, #2
 800a0b4:	3310      	adds	r3, #16
 800a0b6:	687a      	ldr	r2, [r7, #4]
 800a0b8:	4413      	add	r3, r2
 800a0ba:	3304      	adds	r3, #4
 800a0bc:	e00b      	b.n	800a0d6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a0be:	7bbb      	ldrb	r3, [r7, #14]
 800a0c0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a0c4:	4613      	mov	r3, r2
 800a0c6:	009b      	lsls	r3, r3, #2
 800a0c8:	4413      	add	r3, r2
 800a0ca:	009b      	lsls	r3, r3, #2
 800a0cc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a0d0:	687a      	ldr	r2, [r7, #4]
 800a0d2:	4413      	add	r3, r2
 800a0d4:	3304      	adds	r3, #4
 800a0d6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a0d8:	68bb      	ldr	r3, [r7, #8]
 800a0da:	2200      	movs	r2, #0
 800a0dc:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a0de:	68bb      	ldr	r3, [r7, #8]
 800a0e0:	2202      	movs	r2, #2
 800a0e2:	4619      	mov	r1, r3
 800a0e4:	6878      	ldr	r0, [r7, #4]
 800a0e6:	f000 fc37 	bl	800a958 <USBD_CtlSendData>
              break;
 800a0ea:	e06a      	b.n	800a1c2 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a0ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	da11      	bge.n	800a118 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a0f4:	7bbb      	ldrb	r3, [r7, #14]
 800a0f6:	f003 020f 	and.w	r2, r3, #15
 800a0fa:	6879      	ldr	r1, [r7, #4]
 800a0fc:	4613      	mov	r3, r2
 800a0fe:	009b      	lsls	r3, r3, #2
 800a100:	4413      	add	r3, r2
 800a102:	009b      	lsls	r3, r3, #2
 800a104:	440b      	add	r3, r1
 800a106:	3324      	adds	r3, #36	@ 0x24
 800a108:	881b      	ldrh	r3, [r3, #0]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d117      	bne.n	800a13e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a10e:	6839      	ldr	r1, [r7, #0]
 800a110:	6878      	ldr	r0, [r7, #4]
 800a112:	f000 fbb0 	bl	800a876 <USBD_CtlError>
                  break;
 800a116:	e054      	b.n	800a1c2 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a118:	7bbb      	ldrb	r3, [r7, #14]
 800a11a:	f003 020f 	and.w	r2, r3, #15
 800a11e:	6879      	ldr	r1, [r7, #4]
 800a120:	4613      	mov	r3, r2
 800a122:	009b      	lsls	r3, r3, #2
 800a124:	4413      	add	r3, r2
 800a126:	009b      	lsls	r3, r3, #2
 800a128:	440b      	add	r3, r1
 800a12a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a12e:	881b      	ldrh	r3, [r3, #0]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d104      	bne.n	800a13e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a134:	6839      	ldr	r1, [r7, #0]
 800a136:	6878      	ldr	r0, [r7, #4]
 800a138:	f000 fb9d 	bl	800a876 <USBD_CtlError>
                  break;
 800a13c:	e041      	b.n	800a1c2 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a13e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a142:	2b00      	cmp	r3, #0
 800a144:	da0b      	bge.n	800a15e <USBD_StdEPReq+0x2b2>
 800a146:	7bbb      	ldrb	r3, [r7, #14]
 800a148:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a14c:	4613      	mov	r3, r2
 800a14e:	009b      	lsls	r3, r3, #2
 800a150:	4413      	add	r3, r2
 800a152:	009b      	lsls	r3, r3, #2
 800a154:	3310      	adds	r3, #16
 800a156:	687a      	ldr	r2, [r7, #4]
 800a158:	4413      	add	r3, r2
 800a15a:	3304      	adds	r3, #4
 800a15c:	e00b      	b.n	800a176 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a15e:	7bbb      	ldrb	r3, [r7, #14]
 800a160:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a164:	4613      	mov	r3, r2
 800a166:	009b      	lsls	r3, r3, #2
 800a168:	4413      	add	r3, r2
 800a16a:	009b      	lsls	r3, r3, #2
 800a16c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a170:	687a      	ldr	r2, [r7, #4]
 800a172:	4413      	add	r3, r2
 800a174:	3304      	adds	r3, #4
 800a176:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a178:	7bbb      	ldrb	r3, [r7, #14]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d002      	beq.n	800a184 <USBD_StdEPReq+0x2d8>
 800a17e:	7bbb      	ldrb	r3, [r7, #14]
 800a180:	2b80      	cmp	r3, #128	@ 0x80
 800a182:	d103      	bne.n	800a18c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a184:	68bb      	ldr	r3, [r7, #8]
 800a186:	2200      	movs	r2, #0
 800a188:	601a      	str	r2, [r3, #0]
 800a18a:	e00e      	b.n	800a1aa <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a18c:	7bbb      	ldrb	r3, [r7, #14]
 800a18e:	4619      	mov	r1, r3
 800a190:	6878      	ldr	r0, [r7, #4]
 800a192:	f001 f87f 	bl	800b294 <USBD_LL_IsStallEP>
 800a196:	4603      	mov	r3, r0
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d003      	beq.n	800a1a4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a19c:	68bb      	ldr	r3, [r7, #8]
 800a19e:	2201      	movs	r2, #1
 800a1a0:	601a      	str	r2, [r3, #0]
 800a1a2:	e002      	b.n	800a1aa <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a1a4:	68bb      	ldr	r3, [r7, #8]
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a1aa:	68bb      	ldr	r3, [r7, #8]
 800a1ac:	2202      	movs	r2, #2
 800a1ae:	4619      	mov	r1, r3
 800a1b0:	6878      	ldr	r0, [r7, #4]
 800a1b2:	f000 fbd1 	bl	800a958 <USBD_CtlSendData>
              break;
 800a1b6:	e004      	b.n	800a1c2 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a1b8:	6839      	ldr	r1, [r7, #0]
 800a1ba:	6878      	ldr	r0, [r7, #4]
 800a1bc:	f000 fb5b 	bl	800a876 <USBD_CtlError>
              break;
 800a1c0:	bf00      	nop
          }
          break;
 800a1c2:	e004      	b.n	800a1ce <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a1c4:	6839      	ldr	r1, [r7, #0]
 800a1c6:	6878      	ldr	r0, [r7, #4]
 800a1c8:	f000 fb55 	bl	800a876 <USBD_CtlError>
          break;
 800a1cc:	bf00      	nop
      }
      break;
 800a1ce:	e005      	b.n	800a1dc <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a1d0:	6839      	ldr	r1, [r7, #0]
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	f000 fb4f 	bl	800a876 <USBD_CtlError>
      break;
 800a1d8:	e000      	b.n	800a1dc <USBD_StdEPReq+0x330>
      break;
 800a1da:	bf00      	nop
  }

  return ret;
 800a1dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	3710      	adds	r7, #16
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	bd80      	pop	{r7, pc}
	...

0800a1e8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b084      	sub	sp, #16
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
 800a1f0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a1fe:	683b      	ldr	r3, [r7, #0]
 800a200:	885b      	ldrh	r3, [r3, #2]
 800a202:	0a1b      	lsrs	r3, r3, #8
 800a204:	b29b      	uxth	r3, r3
 800a206:	3b01      	subs	r3, #1
 800a208:	2b06      	cmp	r3, #6
 800a20a:	f200 8128 	bhi.w	800a45e <USBD_GetDescriptor+0x276>
 800a20e:	a201      	add	r2, pc, #4	@ (adr r2, 800a214 <USBD_GetDescriptor+0x2c>)
 800a210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a214:	0800a231 	.word	0x0800a231
 800a218:	0800a249 	.word	0x0800a249
 800a21c:	0800a289 	.word	0x0800a289
 800a220:	0800a45f 	.word	0x0800a45f
 800a224:	0800a45f 	.word	0x0800a45f
 800a228:	0800a3ff 	.word	0x0800a3ff
 800a22c:	0800a42b 	.word	0x0800a42b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	687a      	ldr	r2, [r7, #4]
 800a23a:	7c12      	ldrb	r2, [r2, #16]
 800a23c:	f107 0108 	add.w	r1, r7, #8
 800a240:	4610      	mov	r0, r2
 800a242:	4798      	blx	r3
 800a244:	60f8      	str	r0, [r7, #12]
      break;
 800a246:	e112      	b.n	800a46e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	7c1b      	ldrb	r3, [r3, #16]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d10d      	bne.n	800a26c <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a258:	f107 0208 	add.w	r2, r7, #8
 800a25c:	4610      	mov	r0, r2
 800a25e:	4798      	blx	r3
 800a260:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	3301      	adds	r3, #1
 800a266:	2202      	movs	r2, #2
 800a268:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a26a:	e100      	b.n	800a46e <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a274:	f107 0208 	add.w	r2, r7, #8
 800a278:	4610      	mov	r0, r2
 800a27a:	4798      	blx	r3
 800a27c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	3301      	adds	r3, #1
 800a282:	2202      	movs	r2, #2
 800a284:	701a      	strb	r2, [r3, #0]
      break;
 800a286:	e0f2      	b.n	800a46e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	885b      	ldrh	r3, [r3, #2]
 800a28c:	b2db      	uxtb	r3, r3
 800a28e:	2b05      	cmp	r3, #5
 800a290:	f200 80ac 	bhi.w	800a3ec <USBD_GetDescriptor+0x204>
 800a294:	a201      	add	r2, pc, #4	@ (adr r2, 800a29c <USBD_GetDescriptor+0xb4>)
 800a296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a29a:	bf00      	nop
 800a29c:	0800a2b5 	.word	0x0800a2b5
 800a2a0:	0800a2e9 	.word	0x0800a2e9
 800a2a4:	0800a31d 	.word	0x0800a31d
 800a2a8:	0800a351 	.word	0x0800a351
 800a2ac:	0800a385 	.word	0x0800a385
 800a2b0:	0800a3b9 	.word	0x0800a3b9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a2ba:	685b      	ldr	r3, [r3, #4]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d00b      	beq.n	800a2d8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a2c6:	685b      	ldr	r3, [r3, #4]
 800a2c8:	687a      	ldr	r2, [r7, #4]
 800a2ca:	7c12      	ldrb	r2, [r2, #16]
 800a2cc:	f107 0108 	add.w	r1, r7, #8
 800a2d0:	4610      	mov	r0, r2
 800a2d2:	4798      	blx	r3
 800a2d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a2d6:	e091      	b.n	800a3fc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a2d8:	6839      	ldr	r1, [r7, #0]
 800a2da:	6878      	ldr	r0, [r7, #4]
 800a2dc:	f000 facb 	bl	800a876 <USBD_CtlError>
            err++;
 800a2e0:	7afb      	ldrb	r3, [r7, #11]
 800a2e2:	3301      	adds	r3, #1
 800a2e4:	72fb      	strb	r3, [r7, #11]
          break;
 800a2e6:	e089      	b.n	800a3fc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a2ee:	689b      	ldr	r3, [r3, #8]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d00b      	beq.n	800a30c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a2fa:	689b      	ldr	r3, [r3, #8]
 800a2fc:	687a      	ldr	r2, [r7, #4]
 800a2fe:	7c12      	ldrb	r2, [r2, #16]
 800a300:	f107 0108 	add.w	r1, r7, #8
 800a304:	4610      	mov	r0, r2
 800a306:	4798      	blx	r3
 800a308:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a30a:	e077      	b.n	800a3fc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a30c:	6839      	ldr	r1, [r7, #0]
 800a30e:	6878      	ldr	r0, [r7, #4]
 800a310:	f000 fab1 	bl	800a876 <USBD_CtlError>
            err++;
 800a314:	7afb      	ldrb	r3, [r7, #11]
 800a316:	3301      	adds	r3, #1
 800a318:	72fb      	strb	r3, [r7, #11]
          break;
 800a31a:	e06f      	b.n	800a3fc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a322:	68db      	ldr	r3, [r3, #12]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d00b      	beq.n	800a340 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a32e:	68db      	ldr	r3, [r3, #12]
 800a330:	687a      	ldr	r2, [r7, #4]
 800a332:	7c12      	ldrb	r2, [r2, #16]
 800a334:	f107 0108 	add.w	r1, r7, #8
 800a338:	4610      	mov	r0, r2
 800a33a:	4798      	blx	r3
 800a33c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a33e:	e05d      	b.n	800a3fc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a340:	6839      	ldr	r1, [r7, #0]
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f000 fa97 	bl	800a876 <USBD_CtlError>
            err++;
 800a348:	7afb      	ldrb	r3, [r7, #11]
 800a34a:	3301      	adds	r3, #1
 800a34c:	72fb      	strb	r3, [r7, #11]
          break;
 800a34e:	e055      	b.n	800a3fc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a356:	691b      	ldr	r3, [r3, #16]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d00b      	beq.n	800a374 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a362:	691b      	ldr	r3, [r3, #16]
 800a364:	687a      	ldr	r2, [r7, #4]
 800a366:	7c12      	ldrb	r2, [r2, #16]
 800a368:	f107 0108 	add.w	r1, r7, #8
 800a36c:	4610      	mov	r0, r2
 800a36e:	4798      	blx	r3
 800a370:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a372:	e043      	b.n	800a3fc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a374:	6839      	ldr	r1, [r7, #0]
 800a376:	6878      	ldr	r0, [r7, #4]
 800a378:	f000 fa7d 	bl	800a876 <USBD_CtlError>
            err++;
 800a37c:	7afb      	ldrb	r3, [r7, #11]
 800a37e:	3301      	adds	r3, #1
 800a380:	72fb      	strb	r3, [r7, #11]
          break;
 800a382:	e03b      	b.n	800a3fc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a38a:	695b      	ldr	r3, [r3, #20]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d00b      	beq.n	800a3a8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a396:	695b      	ldr	r3, [r3, #20]
 800a398:	687a      	ldr	r2, [r7, #4]
 800a39a:	7c12      	ldrb	r2, [r2, #16]
 800a39c:	f107 0108 	add.w	r1, r7, #8
 800a3a0:	4610      	mov	r0, r2
 800a3a2:	4798      	blx	r3
 800a3a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a3a6:	e029      	b.n	800a3fc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a3a8:	6839      	ldr	r1, [r7, #0]
 800a3aa:	6878      	ldr	r0, [r7, #4]
 800a3ac:	f000 fa63 	bl	800a876 <USBD_CtlError>
            err++;
 800a3b0:	7afb      	ldrb	r3, [r7, #11]
 800a3b2:	3301      	adds	r3, #1
 800a3b4:	72fb      	strb	r3, [r7, #11]
          break;
 800a3b6:	e021      	b.n	800a3fc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a3be:	699b      	ldr	r3, [r3, #24]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d00b      	beq.n	800a3dc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a3ca:	699b      	ldr	r3, [r3, #24]
 800a3cc:	687a      	ldr	r2, [r7, #4]
 800a3ce:	7c12      	ldrb	r2, [r2, #16]
 800a3d0:	f107 0108 	add.w	r1, r7, #8
 800a3d4:	4610      	mov	r0, r2
 800a3d6:	4798      	blx	r3
 800a3d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a3da:	e00f      	b.n	800a3fc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a3dc:	6839      	ldr	r1, [r7, #0]
 800a3de:	6878      	ldr	r0, [r7, #4]
 800a3e0:	f000 fa49 	bl	800a876 <USBD_CtlError>
            err++;
 800a3e4:	7afb      	ldrb	r3, [r7, #11]
 800a3e6:	3301      	adds	r3, #1
 800a3e8:	72fb      	strb	r3, [r7, #11]
          break;
 800a3ea:	e007      	b.n	800a3fc <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a3ec:	6839      	ldr	r1, [r7, #0]
 800a3ee:	6878      	ldr	r0, [r7, #4]
 800a3f0:	f000 fa41 	bl	800a876 <USBD_CtlError>
          err++;
 800a3f4:	7afb      	ldrb	r3, [r7, #11]
 800a3f6:	3301      	adds	r3, #1
 800a3f8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a3fa:	bf00      	nop
      }
      break;
 800a3fc:	e037      	b.n	800a46e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	7c1b      	ldrb	r3, [r3, #16]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d109      	bne.n	800a41a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a40c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a40e:	f107 0208 	add.w	r2, r7, #8
 800a412:	4610      	mov	r0, r2
 800a414:	4798      	blx	r3
 800a416:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a418:	e029      	b.n	800a46e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a41a:	6839      	ldr	r1, [r7, #0]
 800a41c:	6878      	ldr	r0, [r7, #4]
 800a41e:	f000 fa2a 	bl	800a876 <USBD_CtlError>
        err++;
 800a422:	7afb      	ldrb	r3, [r7, #11]
 800a424:	3301      	adds	r3, #1
 800a426:	72fb      	strb	r3, [r7, #11]
      break;
 800a428:	e021      	b.n	800a46e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	7c1b      	ldrb	r3, [r3, #16]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d10d      	bne.n	800a44e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a43a:	f107 0208 	add.w	r2, r7, #8
 800a43e:	4610      	mov	r0, r2
 800a440:	4798      	blx	r3
 800a442:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	3301      	adds	r3, #1
 800a448:	2207      	movs	r2, #7
 800a44a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a44c:	e00f      	b.n	800a46e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a44e:	6839      	ldr	r1, [r7, #0]
 800a450:	6878      	ldr	r0, [r7, #4]
 800a452:	f000 fa10 	bl	800a876 <USBD_CtlError>
        err++;
 800a456:	7afb      	ldrb	r3, [r7, #11]
 800a458:	3301      	adds	r3, #1
 800a45a:	72fb      	strb	r3, [r7, #11]
      break;
 800a45c:	e007      	b.n	800a46e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a45e:	6839      	ldr	r1, [r7, #0]
 800a460:	6878      	ldr	r0, [r7, #4]
 800a462:	f000 fa08 	bl	800a876 <USBD_CtlError>
      err++;
 800a466:	7afb      	ldrb	r3, [r7, #11]
 800a468:	3301      	adds	r3, #1
 800a46a:	72fb      	strb	r3, [r7, #11]
      break;
 800a46c:	bf00      	nop
  }

  if (err != 0U)
 800a46e:	7afb      	ldrb	r3, [r7, #11]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d11e      	bne.n	800a4b2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	88db      	ldrh	r3, [r3, #6]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d016      	beq.n	800a4aa <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a47c:	893b      	ldrh	r3, [r7, #8]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d00e      	beq.n	800a4a0 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	88da      	ldrh	r2, [r3, #6]
 800a486:	893b      	ldrh	r3, [r7, #8]
 800a488:	4293      	cmp	r3, r2
 800a48a:	bf28      	it	cs
 800a48c:	4613      	movcs	r3, r2
 800a48e:	b29b      	uxth	r3, r3
 800a490:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a492:	893b      	ldrh	r3, [r7, #8]
 800a494:	461a      	mov	r2, r3
 800a496:	68f9      	ldr	r1, [r7, #12]
 800a498:	6878      	ldr	r0, [r7, #4]
 800a49a:	f000 fa5d 	bl	800a958 <USBD_CtlSendData>
 800a49e:	e009      	b.n	800a4b4 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a4a0:	6839      	ldr	r1, [r7, #0]
 800a4a2:	6878      	ldr	r0, [r7, #4]
 800a4a4:	f000 f9e7 	bl	800a876 <USBD_CtlError>
 800a4a8:	e004      	b.n	800a4b4 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a4aa:	6878      	ldr	r0, [r7, #4]
 800a4ac:	f000 faae 	bl	800aa0c <USBD_CtlSendStatus>
 800a4b0:	e000      	b.n	800a4b4 <USBD_GetDescriptor+0x2cc>
    return;
 800a4b2:	bf00      	nop
  }
}
 800a4b4:	3710      	adds	r7, #16
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	bd80      	pop	{r7, pc}
 800a4ba:	bf00      	nop

0800a4bc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b084      	sub	sp, #16
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
 800a4c4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	889b      	ldrh	r3, [r3, #4]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d131      	bne.n	800a532 <USBD_SetAddress+0x76>
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	88db      	ldrh	r3, [r3, #6]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d12d      	bne.n	800a532 <USBD_SetAddress+0x76>
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	885b      	ldrh	r3, [r3, #2]
 800a4da:	2b7f      	cmp	r3, #127	@ 0x7f
 800a4dc:	d829      	bhi.n	800a532 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	885b      	ldrh	r3, [r3, #2]
 800a4e2:	b2db      	uxtb	r3, r3
 800a4e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a4e8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4f0:	b2db      	uxtb	r3, r3
 800a4f2:	2b03      	cmp	r3, #3
 800a4f4:	d104      	bne.n	800a500 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a4f6:	6839      	ldr	r1, [r7, #0]
 800a4f8:	6878      	ldr	r0, [r7, #4]
 800a4fa:	f000 f9bc 	bl	800a876 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4fe:	e01d      	b.n	800a53c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	7bfa      	ldrb	r2, [r7, #15]
 800a504:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a508:	7bfb      	ldrb	r3, [r7, #15]
 800a50a:	4619      	mov	r1, r3
 800a50c:	6878      	ldr	r0, [r7, #4]
 800a50e:	f000 feed 	bl	800b2ec <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a512:	6878      	ldr	r0, [r7, #4]
 800a514:	f000 fa7a 	bl	800aa0c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a518:	7bfb      	ldrb	r3, [r7, #15]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d004      	beq.n	800a528 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	2202      	movs	r2, #2
 800a522:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a526:	e009      	b.n	800a53c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	2201      	movs	r2, #1
 800a52c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a530:	e004      	b.n	800a53c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a532:	6839      	ldr	r1, [r7, #0]
 800a534:	6878      	ldr	r0, [r7, #4]
 800a536:	f000 f99e 	bl	800a876 <USBD_CtlError>
  }
}
 800a53a:	bf00      	nop
 800a53c:	bf00      	nop
 800a53e:	3710      	adds	r7, #16
 800a540:	46bd      	mov	sp, r7
 800a542:	bd80      	pop	{r7, pc}

0800a544 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a544:	b580      	push	{r7, lr}
 800a546:	b084      	sub	sp, #16
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
 800a54c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a54e:	2300      	movs	r3, #0
 800a550:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	885b      	ldrh	r3, [r3, #2]
 800a556:	b2da      	uxtb	r2, r3
 800a558:	4b4e      	ldr	r3, [pc, #312]	@ (800a694 <USBD_SetConfig+0x150>)
 800a55a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a55c:	4b4d      	ldr	r3, [pc, #308]	@ (800a694 <USBD_SetConfig+0x150>)
 800a55e:	781b      	ldrb	r3, [r3, #0]
 800a560:	2b01      	cmp	r3, #1
 800a562:	d905      	bls.n	800a570 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a564:	6839      	ldr	r1, [r7, #0]
 800a566:	6878      	ldr	r0, [r7, #4]
 800a568:	f000 f985 	bl	800a876 <USBD_CtlError>
    return USBD_FAIL;
 800a56c:	2303      	movs	r3, #3
 800a56e:	e08c      	b.n	800a68a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a576:	b2db      	uxtb	r3, r3
 800a578:	2b02      	cmp	r3, #2
 800a57a:	d002      	beq.n	800a582 <USBD_SetConfig+0x3e>
 800a57c:	2b03      	cmp	r3, #3
 800a57e:	d029      	beq.n	800a5d4 <USBD_SetConfig+0x90>
 800a580:	e075      	b.n	800a66e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a582:	4b44      	ldr	r3, [pc, #272]	@ (800a694 <USBD_SetConfig+0x150>)
 800a584:	781b      	ldrb	r3, [r3, #0]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d020      	beq.n	800a5cc <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a58a:	4b42      	ldr	r3, [pc, #264]	@ (800a694 <USBD_SetConfig+0x150>)
 800a58c:	781b      	ldrb	r3, [r3, #0]
 800a58e:	461a      	mov	r2, r3
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a594:	4b3f      	ldr	r3, [pc, #252]	@ (800a694 <USBD_SetConfig+0x150>)
 800a596:	781b      	ldrb	r3, [r3, #0]
 800a598:	4619      	mov	r1, r3
 800a59a:	6878      	ldr	r0, [r7, #4]
 800a59c:	f7fe ffe9 	bl	8009572 <USBD_SetClassConfig>
 800a5a0:	4603      	mov	r3, r0
 800a5a2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a5a4:	7bfb      	ldrb	r3, [r7, #15]
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d008      	beq.n	800a5bc <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a5aa:	6839      	ldr	r1, [r7, #0]
 800a5ac:	6878      	ldr	r0, [r7, #4]
 800a5ae:	f000 f962 	bl	800a876 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	2202      	movs	r2, #2
 800a5b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a5ba:	e065      	b.n	800a688 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a5bc:	6878      	ldr	r0, [r7, #4]
 800a5be:	f000 fa25 	bl	800aa0c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	2203      	movs	r2, #3
 800a5c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a5ca:	e05d      	b.n	800a688 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a5cc:	6878      	ldr	r0, [r7, #4]
 800a5ce:	f000 fa1d 	bl	800aa0c <USBD_CtlSendStatus>
      break;
 800a5d2:	e059      	b.n	800a688 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a5d4:	4b2f      	ldr	r3, [pc, #188]	@ (800a694 <USBD_SetConfig+0x150>)
 800a5d6:	781b      	ldrb	r3, [r3, #0]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d112      	bne.n	800a602 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	2202      	movs	r2, #2
 800a5e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a5e4:	4b2b      	ldr	r3, [pc, #172]	@ (800a694 <USBD_SetConfig+0x150>)
 800a5e6:	781b      	ldrb	r3, [r3, #0]
 800a5e8:	461a      	mov	r2, r3
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a5ee:	4b29      	ldr	r3, [pc, #164]	@ (800a694 <USBD_SetConfig+0x150>)
 800a5f0:	781b      	ldrb	r3, [r3, #0]
 800a5f2:	4619      	mov	r1, r3
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f7fe ffd8 	bl	80095aa <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a5fa:	6878      	ldr	r0, [r7, #4]
 800a5fc:	f000 fa06 	bl	800aa0c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a600:	e042      	b.n	800a688 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a602:	4b24      	ldr	r3, [pc, #144]	@ (800a694 <USBD_SetConfig+0x150>)
 800a604:	781b      	ldrb	r3, [r3, #0]
 800a606:	461a      	mov	r2, r3
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	685b      	ldr	r3, [r3, #4]
 800a60c:	429a      	cmp	r2, r3
 800a60e:	d02a      	beq.n	800a666 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	685b      	ldr	r3, [r3, #4]
 800a614:	b2db      	uxtb	r3, r3
 800a616:	4619      	mov	r1, r3
 800a618:	6878      	ldr	r0, [r7, #4]
 800a61a:	f7fe ffc6 	bl	80095aa <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a61e:	4b1d      	ldr	r3, [pc, #116]	@ (800a694 <USBD_SetConfig+0x150>)
 800a620:	781b      	ldrb	r3, [r3, #0]
 800a622:	461a      	mov	r2, r3
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a628:	4b1a      	ldr	r3, [pc, #104]	@ (800a694 <USBD_SetConfig+0x150>)
 800a62a:	781b      	ldrb	r3, [r3, #0]
 800a62c:	4619      	mov	r1, r3
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f7fe ff9f 	bl	8009572 <USBD_SetClassConfig>
 800a634:	4603      	mov	r3, r0
 800a636:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a638:	7bfb      	ldrb	r3, [r7, #15]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d00f      	beq.n	800a65e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a63e:	6839      	ldr	r1, [r7, #0]
 800a640:	6878      	ldr	r0, [r7, #4]
 800a642:	f000 f918 	bl	800a876 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	685b      	ldr	r3, [r3, #4]
 800a64a:	b2db      	uxtb	r3, r3
 800a64c:	4619      	mov	r1, r3
 800a64e:	6878      	ldr	r0, [r7, #4]
 800a650:	f7fe ffab 	bl	80095aa <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	2202      	movs	r2, #2
 800a658:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a65c:	e014      	b.n	800a688 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a65e:	6878      	ldr	r0, [r7, #4]
 800a660:	f000 f9d4 	bl	800aa0c <USBD_CtlSendStatus>
      break;
 800a664:	e010      	b.n	800a688 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f000 f9d0 	bl	800aa0c <USBD_CtlSendStatus>
      break;
 800a66c:	e00c      	b.n	800a688 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a66e:	6839      	ldr	r1, [r7, #0]
 800a670:	6878      	ldr	r0, [r7, #4]
 800a672:	f000 f900 	bl	800a876 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a676:	4b07      	ldr	r3, [pc, #28]	@ (800a694 <USBD_SetConfig+0x150>)
 800a678:	781b      	ldrb	r3, [r3, #0]
 800a67a:	4619      	mov	r1, r3
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	f7fe ff94 	bl	80095aa <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a682:	2303      	movs	r3, #3
 800a684:	73fb      	strb	r3, [r7, #15]
      break;
 800a686:	bf00      	nop
  }

  return ret;
 800a688:	7bfb      	ldrb	r3, [r7, #15]
}
 800a68a:	4618      	mov	r0, r3
 800a68c:	3710      	adds	r7, #16
 800a68e:	46bd      	mov	sp, r7
 800a690:	bd80      	pop	{r7, pc}
 800a692:	bf00      	nop
 800a694:	200004ac 	.word	0x200004ac

0800a698 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b082      	sub	sp, #8
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
 800a6a0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	88db      	ldrh	r3, [r3, #6]
 800a6a6:	2b01      	cmp	r3, #1
 800a6a8:	d004      	beq.n	800a6b4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a6aa:	6839      	ldr	r1, [r7, #0]
 800a6ac:	6878      	ldr	r0, [r7, #4]
 800a6ae:	f000 f8e2 	bl	800a876 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a6b2:	e023      	b.n	800a6fc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6ba:	b2db      	uxtb	r3, r3
 800a6bc:	2b02      	cmp	r3, #2
 800a6be:	dc02      	bgt.n	800a6c6 <USBD_GetConfig+0x2e>
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	dc03      	bgt.n	800a6cc <USBD_GetConfig+0x34>
 800a6c4:	e015      	b.n	800a6f2 <USBD_GetConfig+0x5a>
 800a6c6:	2b03      	cmp	r3, #3
 800a6c8:	d00b      	beq.n	800a6e2 <USBD_GetConfig+0x4a>
 800a6ca:	e012      	b.n	800a6f2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	3308      	adds	r3, #8
 800a6d6:	2201      	movs	r2, #1
 800a6d8:	4619      	mov	r1, r3
 800a6da:	6878      	ldr	r0, [r7, #4]
 800a6dc:	f000 f93c 	bl	800a958 <USBD_CtlSendData>
        break;
 800a6e0:	e00c      	b.n	800a6fc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	3304      	adds	r3, #4
 800a6e6:	2201      	movs	r2, #1
 800a6e8:	4619      	mov	r1, r3
 800a6ea:	6878      	ldr	r0, [r7, #4]
 800a6ec:	f000 f934 	bl	800a958 <USBD_CtlSendData>
        break;
 800a6f0:	e004      	b.n	800a6fc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a6f2:	6839      	ldr	r1, [r7, #0]
 800a6f4:	6878      	ldr	r0, [r7, #4]
 800a6f6:	f000 f8be 	bl	800a876 <USBD_CtlError>
        break;
 800a6fa:	bf00      	nop
}
 800a6fc:	bf00      	nop
 800a6fe:	3708      	adds	r7, #8
 800a700:	46bd      	mov	sp, r7
 800a702:	bd80      	pop	{r7, pc}

0800a704 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b082      	sub	sp, #8
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
 800a70c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a714:	b2db      	uxtb	r3, r3
 800a716:	3b01      	subs	r3, #1
 800a718:	2b02      	cmp	r3, #2
 800a71a:	d81e      	bhi.n	800a75a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	88db      	ldrh	r3, [r3, #6]
 800a720:	2b02      	cmp	r3, #2
 800a722:	d004      	beq.n	800a72e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a724:	6839      	ldr	r1, [r7, #0]
 800a726:	6878      	ldr	r0, [r7, #4]
 800a728:	f000 f8a5 	bl	800a876 <USBD_CtlError>
        break;
 800a72c:	e01a      	b.n	800a764 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	2201      	movs	r2, #1
 800a732:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d005      	beq.n	800a74a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	68db      	ldr	r3, [r3, #12]
 800a742:	f043 0202 	orr.w	r2, r3, #2
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	330c      	adds	r3, #12
 800a74e:	2202      	movs	r2, #2
 800a750:	4619      	mov	r1, r3
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	f000 f900 	bl	800a958 <USBD_CtlSendData>
      break;
 800a758:	e004      	b.n	800a764 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a75a:	6839      	ldr	r1, [r7, #0]
 800a75c:	6878      	ldr	r0, [r7, #4]
 800a75e:	f000 f88a 	bl	800a876 <USBD_CtlError>
      break;
 800a762:	bf00      	nop
  }
}
 800a764:	bf00      	nop
 800a766:	3708      	adds	r7, #8
 800a768:	46bd      	mov	sp, r7
 800a76a:	bd80      	pop	{r7, pc}

0800a76c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a76c:	b580      	push	{r7, lr}
 800a76e:	b082      	sub	sp, #8
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
 800a774:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a776:	683b      	ldr	r3, [r7, #0]
 800a778:	885b      	ldrh	r3, [r3, #2]
 800a77a:	2b01      	cmp	r3, #1
 800a77c:	d107      	bne.n	800a78e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	2201      	movs	r2, #1
 800a782:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a786:	6878      	ldr	r0, [r7, #4]
 800a788:	f000 f940 	bl	800aa0c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a78c:	e013      	b.n	800a7b6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a78e:	683b      	ldr	r3, [r7, #0]
 800a790:	885b      	ldrh	r3, [r3, #2]
 800a792:	2b02      	cmp	r3, #2
 800a794:	d10b      	bne.n	800a7ae <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800a796:	683b      	ldr	r3, [r7, #0]
 800a798:	889b      	ldrh	r3, [r3, #4]
 800a79a:	0a1b      	lsrs	r3, r3, #8
 800a79c:	b29b      	uxth	r3, r3
 800a79e:	b2da      	uxtb	r2, r3
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a7a6:	6878      	ldr	r0, [r7, #4]
 800a7a8:	f000 f930 	bl	800aa0c <USBD_CtlSendStatus>
}
 800a7ac:	e003      	b.n	800a7b6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a7ae:	6839      	ldr	r1, [r7, #0]
 800a7b0:	6878      	ldr	r0, [r7, #4]
 800a7b2:	f000 f860 	bl	800a876 <USBD_CtlError>
}
 800a7b6:	bf00      	nop
 800a7b8:	3708      	adds	r7, #8
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bd80      	pop	{r7, pc}

0800a7be <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7be:	b580      	push	{r7, lr}
 800a7c0:	b082      	sub	sp, #8
 800a7c2:	af00      	add	r7, sp, #0
 800a7c4:	6078      	str	r0, [r7, #4]
 800a7c6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7ce:	b2db      	uxtb	r3, r3
 800a7d0:	3b01      	subs	r3, #1
 800a7d2:	2b02      	cmp	r3, #2
 800a7d4:	d80b      	bhi.n	800a7ee <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	885b      	ldrh	r3, [r3, #2]
 800a7da:	2b01      	cmp	r3, #1
 800a7dc:	d10c      	bne.n	800a7f8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a7e6:	6878      	ldr	r0, [r7, #4]
 800a7e8:	f000 f910 	bl	800aa0c <USBD_CtlSendStatus>
      }
      break;
 800a7ec:	e004      	b.n	800a7f8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a7ee:	6839      	ldr	r1, [r7, #0]
 800a7f0:	6878      	ldr	r0, [r7, #4]
 800a7f2:	f000 f840 	bl	800a876 <USBD_CtlError>
      break;
 800a7f6:	e000      	b.n	800a7fa <USBD_ClrFeature+0x3c>
      break;
 800a7f8:	bf00      	nop
  }
}
 800a7fa:	bf00      	nop
 800a7fc:	3708      	adds	r7, #8
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bd80      	pop	{r7, pc}

0800a802 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a802:	b580      	push	{r7, lr}
 800a804:	b084      	sub	sp, #16
 800a806:	af00      	add	r7, sp, #0
 800a808:	6078      	str	r0, [r7, #4]
 800a80a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a80c:	683b      	ldr	r3, [r7, #0]
 800a80e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	781a      	ldrb	r2, [r3, #0]
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	3301      	adds	r3, #1
 800a81c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	781a      	ldrb	r2, [r3, #0]
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	3301      	adds	r3, #1
 800a82a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a82c:	68f8      	ldr	r0, [r7, #12]
 800a82e:	f7ff fa40 	bl	8009cb2 <SWAPBYTE>
 800a832:	4603      	mov	r3, r0
 800a834:	461a      	mov	r2, r3
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	3301      	adds	r3, #1
 800a83e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	3301      	adds	r3, #1
 800a844:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a846:	68f8      	ldr	r0, [r7, #12]
 800a848:	f7ff fa33 	bl	8009cb2 <SWAPBYTE>
 800a84c:	4603      	mov	r3, r0
 800a84e:	461a      	mov	r2, r3
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	3301      	adds	r3, #1
 800a858:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	3301      	adds	r3, #1
 800a85e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a860:	68f8      	ldr	r0, [r7, #12]
 800a862:	f7ff fa26 	bl	8009cb2 <SWAPBYTE>
 800a866:	4603      	mov	r3, r0
 800a868:	461a      	mov	r2, r3
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	80da      	strh	r2, [r3, #6]
}
 800a86e:	bf00      	nop
 800a870:	3710      	adds	r7, #16
 800a872:	46bd      	mov	sp, r7
 800a874:	bd80      	pop	{r7, pc}

0800a876 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a876:	b580      	push	{r7, lr}
 800a878:	b082      	sub	sp, #8
 800a87a:	af00      	add	r7, sp, #0
 800a87c:	6078      	str	r0, [r7, #4]
 800a87e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a880:	2180      	movs	r1, #128	@ 0x80
 800a882:	6878      	ldr	r0, [r7, #4]
 800a884:	f000 fcc8 	bl	800b218 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a888:	2100      	movs	r1, #0
 800a88a:	6878      	ldr	r0, [r7, #4]
 800a88c:	f000 fcc4 	bl	800b218 <USBD_LL_StallEP>
}
 800a890:	bf00      	nop
 800a892:	3708      	adds	r7, #8
 800a894:	46bd      	mov	sp, r7
 800a896:	bd80      	pop	{r7, pc}

0800a898 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a898:	b580      	push	{r7, lr}
 800a89a:	b086      	sub	sp, #24
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	60f8      	str	r0, [r7, #12]
 800a8a0:	60b9      	str	r1, [r7, #8]
 800a8a2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d036      	beq.n	800a91c <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a8b2:	6938      	ldr	r0, [r7, #16]
 800a8b4:	f000 f836 	bl	800a924 <USBD_GetLen>
 800a8b8:	4603      	mov	r3, r0
 800a8ba:	3301      	adds	r3, #1
 800a8bc:	b29b      	uxth	r3, r3
 800a8be:	005b      	lsls	r3, r3, #1
 800a8c0:	b29a      	uxth	r2, r3
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a8c6:	7dfb      	ldrb	r3, [r7, #23]
 800a8c8:	68ba      	ldr	r2, [r7, #8]
 800a8ca:	4413      	add	r3, r2
 800a8cc:	687a      	ldr	r2, [r7, #4]
 800a8ce:	7812      	ldrb	r2, [r2, #0]
 800a8d0:	701a      	strb	r2, [r3, #0]
  idx++;
 800a8d2:	7dfb      	ldrb	r3, [r7, #23]
 800a8d4:	3301      	adds	r3, #1
 800a8d6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a8d8:	7dfb      	ldrb	r3, [r7, #23]
 800a8da:	68ba      	ldr	r2, [r7, #8]
 800a8dc:	4413      	add	r3, r2
 800a8de:	2203      	movs	r2, #3
 800a8e0:	701a      	strb	r2, [r3, #0]
  idx++;
 800a8e2:	7dfb      	ldrb	r3, [r7, #23]
 800a8e4:	3301      	adds	r3, #1
 800a8e6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a8e8:	e013      	b.n	800a912 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800a8ea:	7dfb      	ldrb	r3, [r7, #23]
 800a8ec:	68ba      	ldr	r2, [r7, #8]
 800a8ee:	4413      	add	r3, r2
 800a8f0:	693a      	ldr	r2, [r7, #16]
 800a8f2:	7812      	ldrb	r2, [r2, #0]
 800a8f4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a8f6:	693b      	ldr	r3, [r7, #16]
 800a8f8:	3301      	adds	r3, #1
 800a8fa:	613b      	str	r3, [r7, #16]
    idx++;
 800a8fc:	7dfb      	ldrb	r3, [r7, #23]
 800a8fe:	3301      	adds	r3, #1
 800a900:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a902:	7dfb      	ldrb	r3, [r7, #23]
 800a904:	68ba      	ldr	r2, [r7, #8]
 800a906:	4413      	add	r3, r2
 800a908:	2200      	movs	r2, #0
 800a90a:	701a      	strb	r2, [r3, #0]
    idx++;
 800a90c:	7dfb      	ldrb	r3, [r7, #23]
 800a90e:	3301      	adds	r3, #1
 800a910:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a912:	693b      	ldr	r3, [r7, #16]
 800a914:	781b      	ldrb	r3, [r3, #0]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d1e7      	bne.n	800a8ea <USBD_GetString+0x52>
 800a91a:	e000      	b.n	800a91e <USBD_GetString+0x86>
    return;
 800a91c:	bf00      	nop
  }
}
 800a91e:	3718      	adds	r7, #24
 800a920:	46bd      	mov	sp, r7
 800a922:	bd80      	pop	{r7, pc}

0800a924 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a924:	b480      	push	{r7}
 800a926:	b085      	sub	sp, #20
 800a928:	af00      	add	r7, sp, #0
 800a92a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a92c:	2300      	movs	r3, #0
 800a92e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a934:	e005      	b.n	800a942 <USBD_GetLen+0x1e>
  {
    len++;
 800a936:	7bfb      	ldrb	r3, [r7, #15]
 800a938:	3301      	adds	r3, #1
 800a93a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	3301      	adds	r3, #1
 800a940:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a942:	68bb      	ldr	r3, [r7, #8]
 800a944:	781b      	ldrb	r3, [r3, #0]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d1f5      	bne.n	800a936 <USBD_GetLen+0x12>
  }

  return len;
 800a94a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	3714      	adds	r7, #20
 800a950:	46bd      	mov	sp, r7
 800a952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a956:	4770      	bx	lr

0800a958 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	b084      	sub	sp, #16
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	60f8      	str	r0, [r7, #12]
 800a960:	60b9      	str	r1, [r7, #8]
 800a962:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	2202      	movs	r2, #2
 800a968:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	687a      	ldr	r2, [r7, #4]
 800a970:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	687a      	ldr	r2, [r7, #4]
 800a976:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	68ba      	ldr	r2, [r7, #8]
 800a97c:	2100      	movs	r1, #0
 800a97e:	68f8      	ldr	r0, [r7, #12]
 800a980:	f000 fcd3 	bl	800b32a <USBD_LL_Transmit>

  return USBD_OK;
 800a984:	2300      	movs	r3, #0
}
 800a986:	4618      	mov	r0, r3
 800a988:	3710      	adds	r7, #16
 800a98a:	46bd      	mov	sp, r7
 800a98c:	bd80      	pop	{r7, pc}

0800a98e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a98e:	b580      	push	{r7, lr}
 800a990:	b084      	sub	sp, #16
 800a992:	af00      	add	r7, sp, #0
 800a994:	60f8      	str	r0, [r7, #12]
 800a996:	60b9      	str	r1, [r7, #8]
 800a998:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	68ba      	ldr	r2, [r7, #8]
 800a99e:	2100      	movs	r1, #0
 800a9a0:	68f8      	ldr	r0, [r7, #12]
 800a9a2:	f000 fcc2 	bl	800b32a <USBD_LL_Transmit>

  return USBD_OK;
 800a9a6:	2300      	movs	r3, #0
}
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	3710      	adds	r7, #16
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	bd80      	pop	{r7, pc}

0800a9b0 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a9b0:	b580      	push	{r7, lr}
 800a9b2:	b084      	sub	sp, #16
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	60f8      	str	r0, [r7, #12]
 800a9b8:	60b9      	str	r1, [r7, #8]
 800a9ba:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	2203      	movs	r2, #3
 800a9c0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	687a      	ldr	r2, [r7, #4]
 800a9c8:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	687a      	ldr	r2, [r7, #4]
 800a9d0:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	68ba      	ldr	r2, [r7, #8]
 800a9d8:	2100      	movs	r1, #0
 800a9da:	68f8      	ldr	r0, [r7, #12]
 800a9dc:	f000 fcc6 	bl	800b36c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a9e0:	2300      	movs	r3, #0
}
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	3710      	adds	r7, #16
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bd80      	pop	{r7, pc}

0800a9ea <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a9ea:	b580      	push	{r7, lr}
 800a9ec:	b084      	sub	sp, #16
 800a9ee:	af00      	add	r7, sp, #0
 800a9f0:	60f8      	str	r0, [r7, #12]
 800a9f2:	60b9      	str	r1, [r7, #8]
 800a9f4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	68ba      	ldr	r2, [r7, #8]
 800a9fa:	2100      	movs	r1, #0
 800a9fc:	68f8      	ldr	r0, [r7, #12]
 800a9fe:	f000 fcb5 	bl	800b36c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aa02:	2300      	movs	r3, #0
}
 800aa04:	4618      	mov	r0, r3
 800aa06:	3710      	adds	r7, #16
 800aa08:	46bd      	mov	sp, r7
 800aa0a:	bd80      	pop	{r7, pc}

0800aa0c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800aa0c:	b580      	push	{r7, lr}
 800aa0e:	b082      	sub	sp, #8
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2204      	movs	r2, #4
 800aa18:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800aa1c:	2300      	movs	r3, #0
 800aa1e:	2200      	movs	r2, #0
 800aa20:	2100      	movs	r1, #0
 800aa22:	6878      	ldr	r0, [r7, #4]
 800aa24:	f000 fc81 	bl	800b32a <USBD_LL_Transmit>

  return USBD_OK;
 800aa28:	2300      	movs	r3, #0
}
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	3708      	adds	r7, #8
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	bd80      	pop	{r7, pc}

0800aa32 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800aa32:	b580      	push	{r7, lr}
 800aa34:	b082      	sub	sp, #8
 800aa36:	af00      	add	r7, sp, #0
 800aa38:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	2205      	movs	r2, #5
 800aa3e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aa42:	2300      	movs	r3, #0
 800aa44:	2200      	movs	r2, #0
 800aa46:	2100      	movs	r1, #0
 800aa48:	6878      	ldr	r0, [r7, #4]
 800aa4a:	f000 fc8f 	bl	800b36c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aa4e:	2300      	movs	r3, #0
}
 800aa50:	4618      	mov	r0, r3
 800aa52:	3708      	adds	r7, #8
 800aa54:	46bd      	mov	sp, r7
 800aa56:	bd80      	pop	{r7, pc}

0800aa58 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	4912      	ldr	r1, [pc, #72]	@ (800aaa8 <MX_USB_DEVICE_Init+0x50>)
 800aa60:	4812      	ldr	r0, [pc, #72]	@ (800aaac <MX_USB_DEVICE_Init+0x54>)
 800aa62:	f7fe fd09 	bl	8009478 <USBD_Init>
 800aa66:	4603      	mov	r3, r0
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d001      	beq.n	800aa70 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800aa6c:	f7f6 fc90 	bl	8001390 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800aa70:	490f      	ldr	r1, [pc, #60]	@ (800aab0 <MX_USB_DEVICE_Init+0x58>)
 800aa72:	480e      	ldr	r0, [pc, #56]	@ (800aaac <MX_USB_DEVICE_Init+0x54>)
 800aa74:	f7fe fd30 	bl	80094d8 <USBD_RegisterClass>
 800aa78:	4603      	mov	r3, r0
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d001      	beq.n	800aa82 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800aa7e:	f7f6 fc87 	bl	8001390 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800aa82:	490c      	ldr	r1, [pc, #48]	@ (800aab4 <MX_USB_DEVICE_Init+0x5c>)
 800aa84:	4809      	ldr	r0, [pc, #36]	@ (800aaac <MX_USB_DEVICE_Init+0x54>)
 800aa86:	f7fe fc67 	bl	8009358 <USBD_CDC_RegisterInterface>
 800aa8a:	4603      	mov	r3, r0
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d001      	beq.n	800aa94 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800aa90:	f7f6 fc7e 	bl	8001390 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800aa94:	4805      	ldr	r0, [pc, #20]	@ (800aaac <MX_USB_DEVICE_Init+0x54>)
 800aa96:	f7fe fd55 	bl	8009544 <USBD_Start>
 800aa9a:	4603      	mov	r3, r0
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d001      	beq.n	800aaa4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800aaa0:	f7f6 fc76 	bl	8001390 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800aaa4:	bf00      	nop
 800aaa6:	bd80      	pop	{r7, pc}
 800aaa8:	200000e4 	.word	0x200000e4
 800aaac:	200004b0 	.word	0x200004b0
 800aab0:	20000050 	.word	0x20000050
 800aab4:	200000d0 	.word	0x200000d0

0800aab8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800aab8:	b580      	push	{r7, lr}
 800aaba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800aabc:	2200      	movs	r2, #0
 800aabe:	4905      	ldr	r1, [pc, #20]	@ (800aad4 <CDC_Init_FS+0x1c>)
 800aac0:	4805      	ldr	r0, [pc, #20]	@ (800aad8 <CDC_Init_FS+0x20>)
 800aac2:	f7fe fc63 	bl	800938c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800aac6:	4905      	ldr	r1, [pc, #20]	@ (800aadc <CDC_Init_FS+0x24>)
 800aac8:	4803      	ldr	r0, [pc, #12]	@ (800aad8 <CDC_Init_FS+0x20>)
 800aaca:	f7fe fc81 	bl	80093d0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800aace:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800aad0:	4618      	mov	r0, r3
 800aad2:	bd80      	pop	{r7, pc}
 800aad4:	20000f8c 	.word	0x20000f8c
 800aad8:	200004b0 	.word	0x200004b0
 800aadc:	2000078c 	.word	0x2000078c

0800aae0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800aae0:	b480      	push	{r7}
 800aae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800aae4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800aae6:	4618      	mov	r0, r3
 800aae8:	46bd      	mov	sp, r7
 800aaea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaee:	4770      	bx	lr

0800aaf0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800aaf0:	b480      	push	{r7}
 800aaf2:	b083      	sub	sp, #12
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	4603      	mov	r3, r0
 800aaf8:	6039      	str	r1, [r7, #0]
 800aafa:	71fb      	strb	r3, [r7, #7]
 800aafc:	4613      	mov	r3, r2
 800aafe:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ab00:	79fb      	ldrb	r3, [r7, #7]
 800ab02:	2b23      	cmp	r3, #35	@ 0x23
 800ab04:	d84a      	bhi.n	800ab9c <CDC_Control_FS+0xac>
 800ab06:	a201      	add	r2, pc, #4	@ (adr r2, 800ab0c <CDC_Control_FS+0x1c>)
 800ab08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab0c:	0800ab9d 	.word	0x0800ab9d
 800ab10:	0800ab9d 	.word	0x0800ab9d
 800ab14:	0800ab9d 	.word	0x0800ab9d
 800ab18:	0800ab9d 	.word	0x0800ab9d
 800ab1c:	0800ab9d 	.word	0x0800ab9d
 800ab20:	0800ab9d 	.word	0x0800ab9d
 800ab24:	0800ab9d 	.word	0x0800ab9d
 800ab28:	0800ab9d 	.word	0x0800ab9d
 800ab2c:	0800ab9d 	.word	0x0800ab9d
 800ab30:	0800ab9d 	.word	0x0800ab9d
 800ab34:	0800ab9d 	.word	0x0800ab9d
 800ab38:	0800ab9d 	.word	0x0800ab9d
 800ab3c:	0800ab9d 	.word	0x0800ab9d
 800ab40:	0800ab9d 	.word	0x0800ab9d
 800ab44:	0800ab9d 	.word	0x0800ab9d
 800ab48:	0800ab9d 	.word	0x0800ab9d
 800ab4c:	0800ab9d 	.word	0x0800ab9d
 800ab50:	0800ab9d 	.word	0x0800ab9d
 800ab54:	0800ab9d 	.word	0x0800ab9d
 800ab58:	0800ab9d 	.word	0x0800ab9d
 800ab5c:	0800ab9d 	.word	0x0800ab9d
 800ab60:	0800ab9d 	.word	0x0800ab9d
 800ab64:	0800ab9d 	.word	0x0800ab9d
 800ab68:	0800ab9d 	.word	0x0800ab9d
 800ab6c:	0800ab9d 	.word	0x0800ab9d
 800ab70:	0800ab9d 	.word	0x0800ab9d
 800ab74:	0800ab9d 	.word	0x0800ab9d
 800ab78:	0800ab9d 	.word	0x0800ab9d
 800ab7c:	0800ab9d 	.word	0x0800ab9d
 800ab80:	0800ab9d 	.word	0x0800ab9d
 800ab84:	0800ab9d 	.word	0x0800ab9d
 800ab88:	0800ab9d 	.word	0x0800ab9d
 800ab8c:	0800ab9d 	.word	0x0800ab9d
 800ab90:	0800ab9d 	.word	0x0800ab9d
 800ab94:	0800ab9d 	.word	0x0800ab9d
 800ab98:	0800ab9d 	.word	0x0800ab9d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ab9c:	bf00      	nop
  }

  return (USBD_OK);
 800ab9e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	370c      	adds	r7, #12
 800aba4:	46bd      	mov	sp, r7
 800aba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abaa:	4770      	bx	lr

0800abac <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800abac:	b580      	push	{r7, lr}
 800abae:	b082      	sub	sp, #8
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
 800abb4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800abb6:	6879      	ldr	r1, [r7, #4]
 800abb8:	4805      	ldr	r0, [pc, #20]	@ (800abd0 <CDC_Receive_FS+0x24>)
 800abba:	f7fe fc09 	bl	80093d0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800abbe:	4804      	ldr	r0, [pc, #16]	@ (800abd0 <CDC_Receive_FS+0x24>)
 800abc0:	f7fe fc24 	bl	800940c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800abc4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800abc6:	4618      	mov	r0, r3
 800abc8:	3708      	adds	r7, #8
 800abca:	46bd      	mov	sp, r7
 800abcc:	bd80      	pop	{r7, pc}
 800abce:	bf00      	nop
 800abd0:	200004b0 	.word	0x200004b0

0800abd4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800abd4:	b480      	push	{r7}
 800abd6:	b087      	sub	sp, #28
 800abd8:	af00      	add	r7, sp, #0
 800abda:	60f8      	str	r0, [r7, #12]
 800abdc:	60b9      	str	r1, [r7, #8]
 800abde:	4613      	mov	r3, r2
 800abe0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800abe2:	2300      	movs	r3, #0
 800abe4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800abe6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800abea:	4618      	mov	r0, r3
 800abec:	371c      	adds	r7, #28
 800abee:	46bd      	mov	sp, r7
 800abf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf4:	4770      	bx	lr
	...

0800abf8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800abf8:	b480      	push	{r7}
 800abfa:	b083      	sub	sp, #12
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	4603      	mov	r3, r0
 800ac00:	6039      	str	r1, [r7, #0]
 800ac02:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ac04:	683b      	ldr	r3, [r7, #0]
 800ac06:	2212      	movs	r2, #18
 800ac08:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ac0a:	4b03      	ldr	r3, [pc, #12]	@ (800ac18 <USBD_FS_DeviceDescriptor+0x20>)
}
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	370c      	adds	r7, #12
 800ac10:	46bd      	mov	sp, r7
 800ac12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac16:	4770      	bx	lr
 800ac18:	20000100 	.word	0x20000100

0800ac1c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac1c:	b480      	push	{r7}
 800ac1e:	b083      	sub	sp, #12
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	4603      	mov	r3, r0
 800ac24:	6039      	str	r1, [r7, #0]
 800ac26:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ac28:	683b      	ldr	r3, [r7, #0]
 800ac2a:	2204      	movs	r2, #4
 800ac2c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ac2e:	4b03      	ldr	r3, [pc, #12]	@ (800ac3c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ac30:	4618      	mov	r0, r3
 800ac32:	370c      	adds	r7, #12
 800ac34:	46bd      	mov	sp, r7
 800ac36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3a:	4770      	bx	lr
 800ac3c:	20000114 	.word	0x20000114

0800ac40 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b082      	sub	sp, #8
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	4603      	mov	r3, r0
 800ac48:	6039      	str	r1, [r7, #0]
 800ac4a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ac4c:	79fb      	ldrb	r3, [r7, #7]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d105      	bne.n	800ac5e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ac52:	683a      	ldr	r2, [r7, #0]
 800ac54:	4907      	ldr	r1, [pc, #28]	@ (800ac74 <USBD_FS_ProductStrDescriptor+0x34>)
 800ac56:	4808      	ldr	r0, [pc, #32]	@ (800ac78 <USBD_FS_ProductStrDescriptor+0x38>)
 800ac58:	f7ff fe1e 	bl	800a898 <USBD_GetString>
 800ac5c:	e004      	b.n	800ac68 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ac5e:	683a      	ldr	r2, [r7, #0]
 800ac60:	4904      	ldr	r1, [pc, #16]	@ (800ac74 <USBD_FS_ProductStrDescriptor+0x34>)
 800ac62:	4805      	ldr	r0, [pc, #20]	@ (800ac78 <USBD_FS_ProductStrDescriptor+0x38>)
 800ac64:	f7ff fe18 	bl	800a898 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ac68:	4b02      	ldr	r3, [pc, #8]	@ (800ac74 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	3708      	adds	r7, #8
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	bd80      	pop	{r7, pc}
 800ac72:	bf00      	nop
 800ac74:	2000178c 	.word	0x2000178c
 800ac78:	0800c530 	.word	0x0800c530

0800ac7c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac7c:	b580      	push	{r7, lr}
 800ac7e:	b082      	sub	sp, #8
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	4603      	mov	r3, r0
 800ac84:	6039      	str	r1, [r7, #0]
 800ac86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ac88:	683a      	ldr	r2, [r7, #0]
 800ac8a:	4904      	ldr	r1, [pc, #16]	@ (800ac9c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ac8c:	4804      	ldr	r0, [pc, #16]	@ (800aca0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ac8e:	f7ff fe03 	bl	800a898 <USBD_GetString>
  return USBD_StrDesc;
 800ac92:	4b02      	ldr	r3, [pc, #8]	@ (800ac9c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ac94:	4618      	mov	r0, r3
 800ac96:	3708      	adds	r7, #8
 800ac98:	46bd      	mov	sp, r7
 800ac9a:	bd80      	pop	{r7, pc}
 800ac9c:	2000178c 	.word	0x2000178c
 800aca0:	0800c548 	.word	0x0800c548

0800aca4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aca4:	b580      	push	{r7, lr}
 800aca6:	b082      	sub	sp, #8
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	4603      	mov	r3, r0
 800acac:	6039      	str	r1, [r7, #0]
 800acae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800acb0:	683b      	ldr	r3, [r7, #0]
 800acb2:	221a      	movs	r2, #26
 800acb4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800acb6:	f000 f843 	bl	800ad40 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800acba:	4b02      	ldr	r3, [pc, #8]	@ (800acc4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800acbc:	4618      	mov	r0, r3
 800acbe:	3708      	adds	r7, #8
 800acc0:	46bd      	mov	sp, r7
 800acc2:	bd80      	pop	{r7, pc}
 800acc4:	20000118 	.word	0x20000118

0800acc8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800acc8:	b580      	push	{r7, lr}
 800acca:	b082      	sub	sp, #8
 800accc:	af00      	add	r7, sp, #0
 800acce:	4603      	mov	r3, r0
 800acd0:	6039      	str	r1, [r7, #0]
 800acd2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800acd4:	79fb      	ldrb	r3, [r7, #7]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d105      	bne.n	800ace6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800acda:	683a      	ldr	r2, [r7, #0]
 800acdc:	4907      	ldr	r1, [pc, #28]	@ (800acfc <USBD_FS_ConfigStrDescriptor+0x34>)
 800acde:	4808      	ldr	r0, [pc, #32]	@ (800ad00 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ace0:	f7ff fdda 	bl	800a898 <USBD_GetString>
 800ace4:	e004      	b.n	800acf0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ace6:	683a      	ldr	r2, [r7, #0]
 800ace8:	4904      	ldr	r1, [pc, #16]	@ (800acfc <USBD_FS_ConfigStrDescriptor+0x34>)
 800acea:	4805      	ldr	r0, [pc, #20]	@ (800ad00 <USBD_FS_ConfigStrDescriptor+0x38>)
 800acec:	f7ff fdd4 	bl	800a898 <USBD_GetString>
  }
  return USBD_StrDesc;
 800acf0:	4b02      	ldr	r3, [pc, #8]	@ (800acfc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800acf2:	4618      	mov	r0, r3
 800acf4:	3708      	adds	r7, #8
 800acf6:	46bd      	mov	sp, r7
 800acf8:	bd80      	pop	{r7, pc}
 800acfa:	bf00      	nop
 800acfc:	2000178c 	.word	0x2000178c
 800ad00:	0800c55c 	.word	0x0800c55c

0800ad04 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b082      	sub	sp, #8
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	4603      	mov	r3, r0
 800ad0c:	6039      	str	r1, [r7, #0]
 800ad0e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ad10:	79fb      	ldrb	r3, [r7, #7]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d105      	bne.n	800ad22 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ad16:	683a      	ldr	r2, [r7, #0]
 800ad18:	4907      	ldr	r1, [pc, #28]	@ (800ad38 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ad1a:	4808      	ldr	r0, [pc, #32]	@ (800ad3c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ad1c:	f7ff fdbc 	bl	800a898 <USBD_GetString>
 800ad20:	e004      	b.n	800ad2c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ad22:	683a      	ldr	r2, [r7, #0]
 800ad24:	4904      	ldr	r1, [pc, #16]	@ (800ad38 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ad26:	4805      	ldr	r0, [pc, #20]	@ (800ad3c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ad28:	f7ff fdb6 	bl	800a898 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ad2c:	4b02      	ldr	r3, [pc, #8]	@ (800ad38 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ad2e:	4618      	mov	r0, r3
 800ad30:	3708      	adds	r7, #8
 800ad32:	46bd      	mov	sp, r7
 800ad34:	bd80      	pop	{r7, pc}
 800ad36:	bf00      	nop
 800ad38:	2000178c 	.word	0x2000178c
 800ad3c:	0800c568 	.word	0x0800c568

0800ad40 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b084      	sub	sp, #16
 800ad44:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ad46:	4b0f      	ldr	r3, [pc, #60]	@ (800ad84 <Get_SerialNum+0x44>)
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ad4c:	4b0e      	ldr	r3, [pc, #56]	@ (800ad88 <Get_SerialNum+0x48>)
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ad52:	4b0e      	ldr	r3, [pc, #56]	@ (800ad8c <Get_SerialNum+0x4c>)
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ad58:	68fa      	ldr	r2, [r7, #12]
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	4413      	add	r3, r2
 800ad5e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d009      	beq.n	800ad7a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ad66:	2208      	movs	r2, #8
 800ad68:	4909      	ldr	r1, [pc, #36]	@ (800ad90 <Get_SerialNum+0x50>)
 800ad6a:	68f8      	ldr	r0, [r7, #12]
 800ad6c:	f000 f814 	bl	800ad98 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ad70:	2204      	movs	r2, #4
 800ad72:	4908      	ldr	r1, [pc, #32]	@ (800ad94 <Get_SerialNum+0x54>)
 800ad74:	68b8      	ldr	r0, [r7, #8]
 800ad76:	f000 f80f 	bl	800ad98 <IntToUnicode>
  }
}
 800ad7a:	bf00      	nop
 800ad7c:	3710      	adds	r7, #16
 800ad7e:	46bd      	mov	sp, r7
 800ad80:	bd80      	pop	{r7, pc}
 800ad82:	bf00      	nop
 800ad84:	1fff7a10 	.word	0x1fff7a10
 800ad88:	1fff7a14 	.word	0x1fff7a14
 800ad8c:	1fff7a18 	.word	0x1fff7a18
 800ad90:	2000011a 	.word	0x2000011a
 800ad94:	2000012a 	.word	0x2000012a

0800ad98 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ad98:	b480      	push	{r7}
 800ad9a:	b087      	sub	sp, #28
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	60f8      	str	r0, [r7, #12]
 800ada0:	60b9      	str	r1, [r7, #8]
 800ada2:	4613      	mov	r3, r2
 800ada4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ada6:	2300      	movs	r3, #0
 800ada8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800adaa:	2300      	movs	r3, #0
 800adac:	75fb      	strb	r3, [r7, #23]
 800adae:	e027      	b.n	800ae00 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	0f1b      	lsrs	r3, r3, #28
 800adb4:	2b09      	cmp	r3, #9
 800adb6:	d80b      	bhi.n	800add0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	0f1b      	lsrs	r3, r3, #28
 800adbc:	b2da      	uxtb	r2, r3
 800adbe:	7dfb      	ldrb	r3, [r7, #23]
 800adc0:	005b      	lsls	r3, r3, #1
 800adc2:	4619      	mov	r1, r3
 800adc4:	68bb      	ldr	r3, [r7, #8]
 800adc6:	440b      	add	r3, r1
 800adc8:	3230      	adds	r2, #48	@ 0x30
 800adca:	b2d2      	uxtb	r2, r2
 800adcc:	701a      	strb	r2, [r3, #0]
 800adce:	e00a      	b.n	800ade6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	0f1b      	lsrs	r3, r3, #28
 800add4:	b2da      	uxtb	r2, r3
 800add6:	7dfb      	ldrb	r3, [r7, #23]
 800add8:	005b      	lsls	r3, r3, #1
 800adda:	4619      	mov	r1, r3
 800addc:	68bb      	ldr	r3, [r7, #8]
 800adde:	440b      	add	r3, r1
 800ade0:	3237      	adds	r2, #55	@ 0x37
 800ade2:	b2d2      	uxtb	r2, r2
 800ade4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	011b      	lsls	r3, r3, #4
 800adea:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800adec:	7dfb      	ldrb	r3, [r7, #23]
 800adee:	005b      	lsls	r3, r3, #1
 800adf0:	3301      	adds	r3, #1
 800adf2:	68ba      	ldr	r2, [r7, #8]
 800adf4:	4413      	add	r3, r2
 800adf6:	2200      	movs	r2, #0
 800adf8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800adfa:	7dfb      	ldrb	r3, [r7, #23]
 800adfc:	3301      	adds	r3, #1
 800adfe:	75fb      	strb	r3, [r7, #23]
 800ae00:	7dfa      	ldrb	r2, [r7, #23]
 800ae02:	79fb      	ldrb	r3, [r7, #7]
 800ae04:	429a      	cmp	r2, r3
 800ae06:	d3d3      	bcc.n	800adb0 <IntToUnicode+0x18>
  }
}
 800ae08:	bf00      	nop
 800ae0a:	bf00      	nop
 800ae0c:	371c      	adds	r7, #28
 800ae0e:	46bd      	mov	sp, r7
 800ae10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae14:	4770      	bx	lr
	...

0800ae18 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ae18:	b580      	push	{r7, lr}
 800ae1a:	b08a      	sub	sp, #40	@ 0x28
 800ae1c:	af00      	add	r7, sp, #0
 800ae1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ae20:	f107 0314 	add.w	r3, r7, #20
 800ae24:	2200      	movs	r2, #0
 800ae26:	601a      	str	r2, [r3, #0]
 800ae28:	605a      	str	r2, [r3, #4]
 800ae2a:	609a      	str	r2, [r3, #8]
 800ae2c:	60da      	str	r2, [r3, #12]
 800ae2e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ae38:	d147      	bne.n	800aeca <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	613b      	str	r3, [r7, #16]
 800ae3e:	4b25      	ldr	r3, [pc, #148]	@ (800aed4 <HAL_PCD_MspInit+0xbc>)
 800ae40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae42:	4a24      	ldr	r2, [pc, #144]	@ (800aed4 <HAL_PCD_MspInit+0xbc>)
 800ae44:	f043 0301 	orr.w	r3, r3, #1
 800ae48:	6313      	str	r3, [r2, #48]	@ 0x30
 800ae4a:	4b22      	ldr	r3, [pc, #136]	@ (800aed4 <HAL_PCD_MspInit+0xbc>)
 800ae4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae4e:	f003 0301 	and.w	r3, r3, #1
 800ae52:	613b      	str	r3, [r7, #16]
 800ae54:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800ae56:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ae5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae60:	2300      	movs	r3, #0
 800ae62:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800ae64:	f107 0314 	add.w	r3, r7, #20
 800ae68:	4619      	mov	r1, r3
 800ae6a:	481b      	ldr	r0, [pc, #108]	@ (800aed8 <HAL_PCD_MspInit+0xc0>)
 800ae6c:	f7f8 f8da 	bl	8003024 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800ae70:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800ae74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ae76:	2302      	movs	r3, #2
 800ae78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ae7e:	2300      	movs	r3, #0
 800ae80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ae82:	230a      	movs	r3, #10
 800ae84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ae86:	f107 0314 	add.w	r3, r7, #20
 800ae8a:	4619      	mov	r1, r3
 800ae8c:	4812      	ldr	r0, [pc, #72]	@ (800aed8 <HAL_PCD_MspInit+0xc0>)
 800ae8e:	f7f8 f8c9 	bl	8003024 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ae92:	4b10      	ldr	r3, [pc, #64]	@ (800aed4 <HAL_PCD_MspInit+0xbc>)
 800ae94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae96:	4a0f      	ldr	r2, [pc, #60]	@ (800aed4 <HAL_PCD_MspInit+0xbc>)
 800ae98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae9c:	6353      	str	r3, [r2, #52]	@ 0x34
 800ae9e:	2300      	movs	r3, #0
 800aea0:	60fb      	str	r3, [r7, #12]
 800aea2:	4b0c      	ldr	r3, [pc, #48]	@ (800aed4 <HAL_PCD_MspInit+0xbc>)
 800aea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aea6:	4a0b      	ldr	r2, [pc, #44]	@ (800aed4 <HAL_PCD_MspInit+0xbc>)
 800aea8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800aeac:	6453      	str	r3, [r2, #68]	@ 0x44
 800aeae:	4b09      	ldr	r3, [pc, #36]	@ (800aed4 <HAL_PCD_MspInit+0xbc>)
 800aeb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aeb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800aeb6:	60fb      	str	r3, [r7, #12]
 800aeb8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800aeba:	2200      	movs	r2, #0
 800aebc:	2100      	movs	r1, #0
 800aebe:	2043      	movs	r0, #67	@ 0x43
 800aec0:	f7f7 fcab 	bl	800281a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800aec4:	2043      	movs	r0, #67	@ 0x43
 800aec6:	f7f7 fcc4 	bl	8002852 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800aeca:	bf00      	nop
 800aecc:	3728      	adds	r7, #40	@ 0x28
 800aece:	46bd      	mov	sp, r7
 800aed0:	bd80      	pop	{r7, pc}
 800aed2:	bf00      	nop
 800aed4:	40023800 	.word	0x40023800
 800aed8:	40020000 	.word	0x40020000

0800aedc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aedc:	b580      	push	{r7, lr}
 800aede:	b082      	sub	sp, #8
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800aef0:	4619      	mov	r1, r3
 800aef2:	4610      	mov	r0, r2
 800aef4:	f7fe fb73 	bl	80095de <USBD_LL_SetupStage>
}
 800aef8:	bf00      	nop
 800aefa:	3708      	adds	r7, #8
 800aefc:	46bd      	mov	sp, r7
 800aefe:	bd80      	pop	{r7, pc}

0800af00 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b082      	sub	sp, #8
 800af04:	af00      	add	r7, sp, #0
 800af06:	6078      	str	r0, [r7, #4]
 800af08:	460b      	mov	r3, r1
 800af0a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800af12:	78fa      	ldrb	r2, [r7, #3]
 800af14:	6879      	ldr	r1, [r7, #4]
 800af16:	4613      	mov	r3, r2
 800af18:	00db      	lsls	r3, r3, #3
 800af1a:	4413      	add	r3, r2
 800af1c:	009b      	lsls	r3, r3, #2
 800af1e:	440b      	add	r3, r1
 800af20:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 800af24:	681a      	ldr	r2, [r3, #0]
 800af26:	78fb      	ldrb	r3, [r7, #3]
 800af28:	4619      	mov	r1, r3
 800af2a:	f7fe fbad 	bl	8009688 <USBD_LL_DataOutStage>
}
 800af2e:	bf00      	nop
 800af30:	3708      	adds	r7, #8
 800af32:	46bd      	mov	sp, r7
 800af34:	bd80      	pop	{r7, pc}

0800af36 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af36:	b580      	push	{r7, lr}
 800af38:	b082      	sub	sp, #8
 800af3a:	af00      	add	r7, sp, #0
 800af3c:	6078      	str	r0, [r7, #4]
 800af3e:	460b      	mov	r3, r1
 800af40:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800af48:	78fa      	ldrb	r2, [r7, #3]
 800af4a:	6879      	ldr	r1, [r7, #4]
 800af4c:	4613      	mov	r3, r2
 800af4e:	00db      	lsls	r3, r3, #3
 800af50:	4413      	add	r3, r2
 800af52:	009b      	lsls	r3, r3, #2
 800af54:	440b      	add	r3, r1
 800af56:	334c      	adds	r3, #76	@ 0x4c
 800af58:	681a      	ldr	r2, [r3, #0]
 800af5a:	78fb      	ldrb	r3, [r7, #3]
 800af5c:	4619      	mov	r1, r3
 800af5e:	f7fe fc46 	bl	80097ee <USBD_LL_DataInStage>
}
 800af62:	bf00      	nop
 800af64:	3708      	adds	r7, #8
 800af66:	46bd      	mov	sp, r7
 800af68:	bd80      	pop	{r7, pc}

0800af6a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af6a:	b580      	push	{r7, lr}
 800af6c:	b082      	sub	sp, #8
 800af6e:	af00      	add	r7, sp, #0
 800af70:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800af78:	4618      	mov	r0, r3
 800af7a:	f7fe fd7a 	bl	8009a72 <USBD_LL_SOF>
}
 800af7e:	bf00      	nop
 800af80:	3708      	adds	r7, #8
 800af82:	46bd      	mov	sp, r7
 800af84:	bd80      	pop	{r7, pc}

0800af86 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af86:	b580      	push	{r7, lr}
 800af88:	b084      	sub	sp, #16
 800af8a:	af00      	add	r7, sp, #0
 800af8c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800af8e:	2301      	movs	r3, #1
 800af90:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	68db      	ldr	r3, [r3, #12]
 800af96:	2b00      	cmp	r3, #0
 800af98:	d102      	bne.n	800afa0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800af9a:	2300      	movs	r3, #0
 800af9c:	73fb      	strb	r3, [r7, #15]
 800af9e:	e008      	b.n	800afb2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	68db      	ldr	r3, [r3, #12]
 800afa4:	2b02      	cmp	r3, #2
 800afa6:	d102      	bne.n	800afae <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800afa8:	2301      	movs	r3, #1
 800afaa:	73fb      	strb	r3, [r7, #15]
 800afac:	e001      	b.n	800afb2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800afae:	f7f6 f9ef 	bl	8001390 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800afb8:	7bfa      	ldrb	r2, [r7, #15]
 800afba:	4611      	mov	r1, r2
 800afbc:	4618      	mov	r0, r3
 800afbe:	f7fe fd1a 	bl	80099f6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800afc8:	4618      	mov	r0, r3
 800afca:	f7fe fcc2 	bl	8009952 <USBD_LL_Reset>
}
 800afce:	bf00      	nop
 800afd0:	3710      	adds	r7, #16
 800afd2:	46bd      	mov	sp, r7
 800afd4:	bd80      	pop	{r7, pc}
	...

0800afd8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b082      	sub	sp, #8
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800afe6:	4618      	mov	r0, r3
 800afe8:	f7fe fd15 	bl	8009a16 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	687a      	ldr	r2, [r7, #4]
 800aff8:	6812      	ldr	r2, [r2, #0]
 800affa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800affe:	f043 0301 	orr.w	r3, r3, #1
 800b002:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	6a1b      	ldr	r3, [r3, #32]
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d005      	beq.n	800b018 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b00c:	4b04      	ldr	r3, [pc, #16]	@ (800b020 <HAL_PCD_SuspendCallback+0x48>)
 800b00e:	691b      	ldr	r3, [r3, #16]
 800b010:	4a03      	ldr	r2, [pc, #12]	@ (800b020 <HAL_PCD_SuspendCallback+0x48>)
 800b012:	f043 0306 	orr.w	r3, r3, #6
 800b016:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b018:	bf00      	nop
 800b01a:	3708      	adds	r7, #8
 800b01c:	46bd      	mov	sp, r7
 800b01e:	bd80      	pop	{r7, pc}
 800b020:	e000ed00 	.word	0xe000ed00

0800b024 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b024:	b580      	push	{r7, lr}
 800b026:	b082      	sub	sp, #8
 800b028:	af00      	add	r7, sp, #0
 800b02a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800b032:	4618      	mov	r0, r3
 800b034:	f7fe fd05 	bl	8009a42 <USBD_LL_Resume>
}
 800b038:	bf00      	nop
 800b03a:	3708      	adds	r7, #8
 800b03c:	46bd      	mov	sp, r7
 800b03e:	bd80      	pop	{r7, pc}

0800b040 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b040:	b580      	push	{r7, lr}
 800b042:	b082      	sub	sp, #8
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]
 800b048:	460b      	mov	r3, r1
 800b04a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800b052:	78fa      	ldrb	r2, [r7, #3]
 800b054:	4611      	mov	r1, r2
 800b056:	4618      	mov	r0, r3
 800b058:	f7fe fd5d 	bl	8009b16 <USBD_LL_IsoOUTIncomplete>
}
 800b05c:	bf00      	nop
 800b05e:	3708      	adds	r7, #8
 800b060:	46bd      	mov	sp, r7
 800b062:	bd80      	pop	{r7, pc}

0800b064 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b064:	b580      	push	{r7, lr}
 800b066:	b082      	sub	sp, #8
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
 800b06c:	460b      	mov	r3, r1
 800b06e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800b076:	78fa      	ldrb	r2, [r7, #3]
 800b078:	4611      	mov	r1, r2
 800b07a:	4618      	mov	r0, r3
 800b07c:	f7fe fd19 	bl	8009ab2 <USBD_LL_IsoINIncomplete>
}
 800b080:	bf00      	nop
 800b082:	3708      	adds	r7, #8
 800b084:	46bd      	mov	sp, r7
 800b086:	bd80      	pop	{r7, pc}

0800b088 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b082      	sub	sp, #8
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800b096:	4618      	mov	r0, r3
 800b098:	f7fe fd6f 	bl	8009b7a <USBD_LL_DevConnected>
}
 800b09c:	bf00      	nop
 800b09e:	3708      	adds	r7, #8
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	bd80      	pop	{r7, pc}

0800b0a4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b082      	sub	sp, #8
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	f7fe fd6c 	bl	8009b90 <USBD_LL_DevDisconnected>
}
 800b0b8:	bf00      	nop
 800b0ba:	3708      	adds	r7, #8
 800b0bc:	46bd      	mov	sp, r7
 800b0be:	bd80      	pop	{r7, pc}

0800b0c0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	b082      	sub	sp, #8
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	781b      	ldrb	r3, [r3, #0]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d13c      	bne.n	800b14a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b0d0:	4a20      	ldr	r2, [pc, #128]	@ (800b154 <USBD_LL_Init+0x94>)
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	f8c2 3508 	str.w	r3, [r2, #1288]	@ 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	4a1e      	ldr	r2, [pc, #120]	@ (800b154 <USBD_LL_Init+0x94>)
 800b0dc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b0e0:	4b1c      	ldr	r3, [pc, #112]	@ (800b154 <USBD_LL_Init+0x94>)
 800b0e2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b0e6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b0e8:	4b1a      	ldr	r3, [pc, #104]	@ (800b154 <USBD_LL_Init+0x94>)
 800b0ea:	2204      	movs	r2, #4
 800b0ec:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b0ee:	4b19      	ldr	r3, [pc, #100]	@ (800b154 <USBD_LL_Init+0x94>)
 800b0f0:	2202      	movs	r2, #2
 800b0f2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b0f4:	4b17      	ldr	r3, [pc, #92]	@ (800b154 <USBD_LL_Init+0x94>)
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b0fa:	4b16      	ldr	r3, [pc, #88]	@ (800b154 <USBD_LL_Init+0x94>)
 800b0fc:	2202      	movs	r2, #2
 800b0fe:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b100:	4b14      	ldr	r3, [pc, #80]	@ (800b154 <USBD_LL_Init+0x94>)
 800b102:	2200      	movs	r2, #0
 800b104:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b106:	4b13      	ldr	r3, [pc, #76]	@ (800b154 <USBD_LL_Init+0x94>)
 800b108:	2200      	movs	r2, #0
 800b10a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b10c:	4b11      	ldr	r3, [pc, #68]	@ (800b154 <USBD_LL_Init+0x94>)
 800b10e:	2200      	movs	r2, #0
 800b110:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b112:	4b10      	ldr	r3, [pc, #64]	@ (800b154 <USBD_LL_Init+0x94>)
 800b114:	2200      	movs	r2, #0
 800b116:	62da      	str	r2, [r3, #44]	@ 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b118:	4b0e      	ldr	r3, [pc, #56]	@ (800b154 <USBD_LL_Init+0x94>)
 800b11a:	2200      	movs	r2, #0
 800b11c:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b11e:	480d      	ldr	r0, [pc, #52]	@ (800b154 <USBD_LL_Init+0x94>)
 800b120:	f7f9 ffd6 	bl	80050d0 <HAL_PCD_Init>
 800b124:	4603      	mov	r3, r0
 800b126:	2b00      	cmp	r3, #0
 800b128:	d001      	beq.n	800b12e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b12a:	f7f6 f931 	bl	8001390 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b12e:	2180      	movs	r1, #128	@ 0x80
 800b130:	4808      	ldr	r0, [pc, #32]	@ (800b154 <USBD_LL_Init+0x94>)
 800b132:	f7fb fa2e 	bl	8006592 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b136:	2240      	movs	r2, #64	@ 0x40
 800b138:	2100      	movs	r1, #0
 800b13a:	4806      	ldr	r0, [pc, #24]	@ (800b154 <USBD_LL_Init+0x94>)
 800b13c:	f7fb f9e2 	bl	8006504 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b140:	2280      	movs	r2, #128	@ 0x80
 800b142:	2101      	movs	r1, #1
 800b144:	4803      	ldr	r0, [pc, #12]	@ (800b154 <USBD_LL_Init+0x94>)
 800b146:	f7fb f9dd 	bl	8006504 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b14a:	2300      	movs	r3, #0
}
 800b14c:	4618      	mov	r0, r3
 800b14e:	3708      	adds	r7, #8
 800b150:	46bd      	mov	sp, r7
 800b152:	bd80      	pop	{r7, pc}
 800b154:	2000198c 	.word	0x2000198c

0800b158 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b158:	b580      	push	{r7, lr}
 800b15a:	b084      	sub	sp, #16
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b160:	2300      	movs	r3, #0
 800b162:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b164:	2300      	movs	r3, #0
 800b166:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b16e:	4618      	mov	r0, r3
 800b170:	f7fa f8cb 	bl	800530a <HAL_PCD_Start>
 800b174:	4603      	mov	r3, r0
 800b176:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b178:	7bfb      	ldrb	r3, [r7, #15]
 800b17a:	4618      	mov	r0, r3
 800b17c:	f000 f942 	bl	800b404 <USBD_Get_USB_Status>
 800b180:	4603      	mov	r3, r0
 800b182:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b184:	7bbb      	ldrb	r3, [r7, #14]
}
 800b186:	4618      	mov	r0, r3
 800b188:	3710      	adds	r7, #16
 800b18a:	46bd      	mov	sp, r7
 800b18c:	bd80      	pop	{r7, pc}

0800b18e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b18e:	b580      	push	{r7, lr}
 800b190:	b084      	sub	sp, #16
 800b192:	af00      	add	r7, sp, #0
 800b194:	6078      	str	r0, [r7, #4]
 800b196:	4608      	mov	r0, r1
 800b198:	4611      	mov	r1, r2
 800b19a:	461a      	mov	r2, r3
 800b19c:	4603      	mov	r3, r0
 800b19e:	70fb      	strb	r3, [r7, #3]
 800b1a0:	460b      	mov	r3, r1
 800b1a2:	70bb      	strb	r3, [r7, #2]
 800b1a4:	4613      	mov	r3, r2
 800b1a6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1a8:	2300      	movs	r3, #0
 800b1aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b1b6:	78bb      	ldrb	r3, [r7, #2]
 800b1b8:	883a      	ldrh	r2, [r7, #0]
 800b1ba:	78f9      	ldrb	r1, [r7, #3]
 800b1bc:	f7fa fd9c 	bl	8005cf8 <HAL_PCD_EP_Open>
 800b1c0:	4603      	mov	r3, r0
 800b1c2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b1c4:	7bfb      	ldrb	r3, [r7, #15]
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	f000 f91c 	bl	800b404 <USBD_Get_USB_Status>
 800b1cc:	4603      	mov	r3, r0
 800b1ce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b1d0:	7bbb      	ldrb	r3, [r7, #14]
}
 800b1d2:	4618      	mov	r0, r3
 800b1d4:	3710      	adds	r7, #16
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	bd80      	pop	{r7, pc}

0800b1da <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b1da:	b580      	push	{r7, lr}
 800b1dc:	b084      	sub	sp, #16
 800b1de:	af00      	add	r7, sp, #0
 800b1e0:	6078      	str	r0, [r7, #4]
 800b1e2:	460b      	mov	r3, r1
 800b1e4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1e6:	2300      	movs	r3, #0
 800b1e8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b1f4:	78fa      	ldrb	r2, [r7, #3]
 800b1f6:	4611      	mov	r1, r2
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	f7fa fde5 	bl	8005dc8 <HAL_PCD_EP_Close>
 800b1fe:	4603      	mov	r3, r0
 800b200:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b202:	7bfb      	ldrb	r3, [r7, #15]
 800b204:	4618      	mov	r0, r3
 800b206:	f000 f8fd 	bl	800b404 <USBD_Get_USB_Status>
 800b20a:	4603      	mov	r3, r0
 800b20c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b20e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b210:	4618      	mov	r0, r3
 800b212:	3710      	adds	r7, #16
 800b214:	46bd      	mov	sp, r7
 800b216:	bd80      	pop	{r7, pc}

0800b218 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b218:	b580      	push	{r7, lr}
 800b21a:	b084      	sub	sp, #16
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	6078      	str	r0, [r7, #4]
 800b220:	460b      	mov	r3, r1
 800b222:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b224:	2300      	movs	r3, #0
 800b226:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b228:	2300      	movs	r3, #0
 800b22a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b232:	78fa      	ldrb	r2, [r7, #3]
 800b234:	4611      	mov	r1, r2
 800b236:	4618      	mov	r0, r3
 800b238:	f7fa febd 	bl	8005fb6 <HAL_PCD_EP_SetStall>
 800b23c:	4603      	mov	r3, r0
 800b23e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b240:	7bfb      	ldrb	r3, [r7, #15]
 800b242:	4618      	mov	r0, r3
 800b244:	f000 f8de 	bl	800b404 <USBD_Get_USB_Status>
 800b248:	4603      	mov	r3, r0
 800b24a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b24c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b24e:	4618      	mov	r0, r3
 800b250:	3710      	adds	r7, #16
 800b252:	46bd      	mov	sp, r7
 800b254:	bd80      	pop	{r7, pc}

0800b256 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b256:	b580      	push	{r7, lr}
 800b258:	b084      	sub	sp, #16
 800b25a:	af00      	add	r7, sp, #0
 800b25c:	6078      	str	r0, [r7, #4]
 800b25e:	460b      	mov	r3, r1
 800b260:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b262:	2300      	movs	r3, #0
 800b264:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b266:	2300      	movs	r3, #0
 800b268:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b270:	78fa      	ldrb	r2, [r7, #3]
 800b272:	4611      	mov	r1, r2
 800b274:	4618      	mov	r0, r3
 800b276:	f7fa ff02 	bl	800607e <HAL_PCD_EP_ClrStall>
 800b27a:	4603      	mov	r3, r0
 800b27c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b27e:	7bfb      	ldrb	r3, [r7, #15]
 800b280:	4618      	mov	r0, r3
 800b282:	f000 f8bf 	bl	800b404 <USBD_Get_USB_Status>
 800b286:	4603      	mov	r3, r0
 800b288:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b28a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b28c:	4618      	mov	r0, r3
 800b28e:	3710      	adds	r7, #16
 800b290:	46bd      	mov	sp, r7
 800b292:	bd80      	pop	{r7, pc}

0800b294 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b294:	b480      	push	{r7}
 800b296:	b085      	sub	sp, #20
 800b298:	af00      	add	r7, sp, #0
 800b29a:	6078      	str	r0, [r7, #4]
 800b29c:	460b      	mov	r3, r1
 800b29e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b2a6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b2a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	da0b      	bge.n	800b2c8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b2b0:	78fb      	ldrb	r3, [r7, #3]
 800b2b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b2b6:	68f9      	ldr	r1, [r7, #12]
 800b2b8:	4613      	mov	r3, r2
 800b2ba:	00db      	lsls	r3, r3, #3
 800b2bc:	4413      	add	r3, r2
 800b2be:	009b      	lsls	r3, r3, #2
 800b2c0:	440b      	add	r3, r1
 800b2c2:	333e      	adds	r3, #62	@ 0x3e
 800b2c4:	781b      	ldrb	r3, [r3, #0]
 800b2c6:	e00b      	b.n	800b2e0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b2c8:	78fb      	ldrb	r3, [r7, #3]
 800b2ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b2ce:	68f9      	ldr	r1, [r7, #12]
 800b2d0:	4613      	mov	r3, r2
 800b2d2:	00db      	lsls	r3, r3, #3
 800b2d4:	4413      	add	r3, r2
 800b2d6:	009b      	lsls	r3, r3, #2
 800b2d8:	440b      	add	r3, r1
 800b2da:	f203 237e 	addw	r3, r3, #638	@ 0x27e
 800b2de:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	3714      	adds	r7, #20
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ea:	4770      	bx	lr

0800b2ec <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b084      	sub	sp, #16
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	6078      	str	r0, [r7, #4]
 800b2f4:	460b      	mov	r3, r1
 800b2f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b306:	78fa      	ldrb	r2, [r7, #3]
 800b308:	4611      	mov	r1, r2
 800b30a:	4618      	mov	r0, r3
 800b30c:	f7fa fccf 	bl	8005cae <HAL_PCD_SetAddress>
 800b310:	4603      	mov	r3, r0
 800b312:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b314:	7bfb      	ldrb	r3, [r7, #15]
 800b316:	4618      	mov	r0, r3
 800b318:	f000 f874 	bl	800b404 <USBD_Get_USB_Status>
 800b31c:	4603      	mov	r3, r0
 800b31e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b320:	7bbb      	ldrb	r3, [r7, #14]
}
 800b322:	4618      	mov	r0, r3
 800b324:	3710      	adds	r7, #16
 800b326:	46bd      	mov	sp, r7
 800b328:	bd80      	pop	{r7, pc}

0800b32a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b32a:	b580      	push	{r7, lr}
 800b32c:	b086      	sub	sp, #24
 800b32e:	af00      	add	r7, sp, #0
 800b330:	60f8      	str	r0, [r7, #12]
 800b332:	607a      	str	r2, [r7, #4]
 800b334:	603b      	str	r3, [r7, #0]
 800b336:	460b      	mov	r3, r1
 800b338:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b33a:	2300      	movs	r3, #0
 800b33c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b33e:	2300      	movs	r3, #0
 800b340:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b348:	7af9      	ldrb	r1, [r7, #11]
 800b34a:	683b      	ldr	r3, [r7, #0]
 800b34c:	687a      	ldr	r2, [r7, #4]
 800b34e:	f7fa fde8 	bl	8005f22 <HAL_PCD_EP_Transmit>
 800b352:	4603      	mov	r3, r0
 800b354:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b356:	7dfb      	ldrb	r3, [r7, #23]
 800b358:	4618      	mov	r0, r3
 800b35a:	f000 f853 	bl	800b404 <USBD_Get_USB_Status>
 800b35e:	4603      	mov	r3, r0
 800b360:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b362:	7dbb      	ldrb	r3, [r7, #22]
}
 800b364:	4618      	mov	r0, r3
 800b366:	3718      	adds	r7, #24
 800b368:	46bd      	mov	sp, r7
 800b36a:	bd80      	pop	{r7, pc}

0800b36c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b36c:	b580      	push	{r7, lr}
 800b36e:	b086      	sub	sp, #24
 800b370:	af00      	add	r7, sp, #0
 800b372:	60f8      	str	r0, [r7, #12]
 800b374:	607a      	str	r2, [r7, #4]
 800b376:	603b      	str	r3, [r7, #0]
 800b378:	460b      	mov	r3, r1
 800b37a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b37c:	2300      	movs	r3, #0
 800b37e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b380:	2300      	movs	r3, #0
 800b382:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b38a:	7af9      	ldrb	r1, [r7, #11]
 800b38c:	683b      	ldr	r3, [r7, #0]
 800b38e:	687a      	ldr	r2, [r7, #4]
 800b390:	f7fa fd64 	bl	8005e5c <HAL_PCD_EP_Receive>
 800b394:	4603      	mov	r3, r0
 800b396:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b398:	7dfb      	ldrb	r3, [r7, #23]
 800b39a:	4618      	mov	r0, r3
 800b39c:	f000 f832 	bl	800b404 <USBD_Get_USB_Status>
 800b3a0:	4603      	mov	r3, r0
 800b3a2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b3a4:	7dbb      	ldrb	r3, [r7, #22]
}
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	3718      	adds	r7, #24
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	bd80      	pop	{r7, pc}

0800b3ae <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b3ae:	b580      	push	{r7, lr}
 800b3b0:	b082      	sub	sp, #8
 800b3b2:	af00      	add	r7, sp, #0
 800b3b4:	6078      	str	r0, [r7, #4]
 800b3b6:	460b      	mov	r3, r1
 800b3b8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b3c0:	78fa      	ldrb	r2, [r7, #3]
 800b3c2:	4611      	mov	r1, r2
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	f7fa fd94 	bl	8005ef2 <HAL_PCD_EP_GetRxCount>
 800b3ca:	4603      	mov	r3, r0
}
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	3708      	adds	r7, #8
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	bd80      	pop	{r7, pc}

0800b3d4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b3d4:	b480      	push	{r7}
 800b3d6:	b083      	sub	sp, #12
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b3dc:	4b03      	ldr	r3, [pc, #12]	@ (800b3ec <USBD_static_malloc+0x18>)
}
 800b3de:	4618      	mov	r0, r3
 800b3e0:	370c      	adds	r7, #12
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e8:	4770      	bx	lr
 800b3ea:	bf00      	nop
 800b3ec:	20001e98 	.word	0x20001e98

0800b3f0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b3f0:	b480      	push	{r7}
 800b3f2:	b083      	sub	sp, #12
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]

}
 800b3f8:	bf00      	nop
 800b3fa:	370c      	adds	r7, #12
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b402:	4770      	bx	lr

0800b404 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b404:	b480      	push	{r7}
 800b406:	b085      	sub	sp, #20
 800b408:	af00      	add	r7, sp, #0
 800b40a:	4603      	mov	r3, r0
 800b40c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b40e:	2300      	movs	r3, #0
 800b410:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b412:	79fb      	ldrb	r3, [r7, #7]
 800b414:	2b03      	cmp	r3, #3
 800b416:	d817      	bhi.n	800b448 <USBD_Get_USB_Status+0x44>
 800b418:	a201      	add	r2, pc, #4	@ (adr r2, 800b420 <USBD_Get_USB_Status+0x1c>)
 800b41a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b41e:	bf00      	nop
 800b420:	0800b431 	.word	0x0800b431
 800b424:	0800b437 	.word	0x0800b437
 800b428:	0800b43d 	.word	0x0800b43d
 800b42c:	0800b443 	.word	0x0800b443
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b430:	2300      	movs	r3, #0
 800b432:	73fb      	strb	r3, [r7, #15]
    break;
 800b434:	e00b      	b.n	800b44e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b436:	2303      	movs	r3, #3
 800b438:	73fb      	strb	r3, [r7, #15]
    break;
 800b43a:	e008      	b.n	800b44e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b43c:	2301      	movs	r3, #1
 800b43e:	73fb      	strb	r3, [r7, #15]
    break;
 800b440:	e005      	b.n	800b44e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b442:	2303      	movs	r3, #3
 800b444:	73fb      	strb	r3, [r7, #15]
    break;
 800b446:	e002      	b.n	800b44e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b448:	2303      	movs	r3, #3
 800b44a:	73fb      	strb	r3, [r7, #15]
    break;
 800b44c:	bf00      	nop
  }
  return usb_status;
 800b44e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b450:	4618      	mov	r0, r3
 800b452:	3714      	adds	r7, #20
 800b454:	46bd      	mov	sp, r7
 800b456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b45a:	4770      	bx	lr

0800b45c <memset>:
 800b45c:	4402      	add	r2, r0
 800b45e:	4603      	mov	r3, r0
 800b460:	4293      	cmp	r3, r2
 800b462:	d100      	bne.n	800b466 <memset+0xa>
 800b464:	4770      	bx	lr
 800b466:	f803 1b01 	strb.w	r1, [r3], #1
 800b46a:	e7f9      	b.n	800b460 <memset+0x4>

0800b46c <__libc_init_array>:
 800b46c:	b570      	push	{r4, r5, r6, lr}
 800b46e:	4d0d      	ldr	r5, [pc, #52]	@ (800b4a4 <__libc_init_array+0x38>)
 800b470:	4c0d      	ldr	r4, [pc, #52]	@ (800b4a8 <__libc_init_array+0x3c>)
 800b472:	1b64      	subs	r4, r4, r5
 800b474:	10a4      	asrs	r4, r4, #2
 800b476:	2600      	movs	r6, #0
 800b478:	42a6      	cmp	r6, r4
 800b47a:	d109      	bne.n	800b490 <__libc_init_array+0x24>
 800b47c:	4d0b      	ldr	r5, [pc, #44]	@ (800b4ac <__libc_init_array+0x40>)
 800b47e:	4c0c      	ldr	r4, [pc, #48]	@ (800b4b0 <__libc_init_array+0x44>)
 800b480:	f001 f84a 	bl	800c518 <_init>
 800b484:	1b64      	subs	r4, r4, r5
 800b486:	10a4      	asrs	r4, r4, #2
 800b488:	2600      	movs	r6, #0
 800b48a:	42a6      	cmp	r6, r4
 800b48c:	d105      	bne.n	800b49a <__libc_init_array+0x2e>
 800b48e:	bd70      	pop	{r4, r5, r6, pc}
 800b490:	f855 3b04 	ldr.w	r3, [r5], #4
 800b494:	4798      	blx	r3
 800b496:	3601      	adds	r6, #1
 800b498:	e7ee      	b.n	800b478 <__libc_init_array+0xc>
 800b49a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b49e:	4798      	blx	r3
 800b4a0:	3601      	adds	r6, #1
 800b4a2:	e7f2      	b.n	800b48a <__libc_init_array+0x1e>
 800b4a4:	0800c7d8 	.word	0x0800c7d8
 800b4a8:	0800c7d8 	.word	0x0800c7d8
 800b4ac:	0800c7d8 	.word	0x0800c7d8
 800b4b0:	0800c7dc 	.word	0x0800c7dc
 800b4b4:	00000000 	.word	0x00000000

0800b4b8 <sin>:
 800b4b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b4ba:	ec53 2b10 	vmov	r2, r3, d0
 800b4be:	4826      	ldr	r0, [pc, #152]	@ (800b558 <sin+0xa0>)
 800b4c0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b4c4:	4281      	cmp	r1, r0
 800b4c6:	d807      	bhi.n	800b4d8 <sin+0x20>
 800b4c8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800b550 <sin+0x98>
 800b4cc:	2000      	movs	r0, #0
 800b4ce:	b005      	add	sp, #20
 800b4d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b4d4:	f000 b90c 	b.w	800b6f0 <__kernel_sin>
 800b4d8:	4820      	ldr	r0, [pc, #128]	@ (800b55c <sin+0xa4>)
 800b4da:	4281      	cmp	r1, r0
 800b4dc:	d908      	bls.n	800b4f0 <sin+0x38>
 800b4de:	4610      	mov	r0, r2
 800b4e0:	4619      	mov	r1, r3
 800b4e2:	f7f4 fe75 	bl	80001d0 <__aeabi_dsub>
 800b4e6:	ec41 0b10 	vmov	d0, r0, r1
 800b4ea:	b005      	add	sp, #20
 800b4ec:	f85d fb04 	ldr.w	pc, [sp], #4
 800b4f0:	4668      	mov	r0, sp
 800b4f2:	f000 f9b9 	bl	800b868 <__ieee754_rem_pio2>
 800b4f6:	f000 0003 	and.w	r0, r0, #3
 800b4fa:	2801      	cmp	r0, #1
 800b4fc:	d00c      	beq.n	800b518 <sin+0x60>
 800b4fe:	2802      	cmp	r0, #2
 800b500:	d011      	beq.n	800b526 <sin+0x6e>
 800b502:	b9e8      	cbnz	r0, 800b540 <sin+0x88>
 800b504:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b508:	ed9d 0b00 	vldr	d0, [sp]
 800b50c:	2001      	movs	r0, #1
 800b50e:	f000 f8ef 	bl	800b6f0 <__kernel_sin>
 800b512:	ec51 0b10 	vmov	r0, r1, d0
 800b516:	e7e6      	b.n	800b4e6 <sin+0x2e>
 800b518:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b51c:	ed9d 0b00 	vldr	d0, [sp]
 800b520:	f000 f81e 	bl	800b560 <__kernel_cos>
 800b524:	e7f5      	b.n	800b512 <sin+0x5a>
 800b526:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b52a:	ed9d 0b00 	vldr	d0, [sp]
 800b52e:	2001      	movs	r0, #1
 800b530:	f000 f8de 	bl	800b6f0 <__kernel_sin>
 800b534:	ec53 2b10 	vmov	r2, r3, d0
 800b538:	4610      	mov	r0, r2
 800b53a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b53e:	e7d2      	b.n	800b4e6 <sin+0x2e>
 800b540:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b544:	ed9d 0b00 	vldr	d0, [sp]
 800b548:	f000 f80a 	bl	800b560 <__kernel_cos>
 800b54c:	e7f2      	b.n	800b534 <sin+0x7c>
 800b54e:	bf00      	nop
	...
 800b558:	3fe921fb 	.word	0x3fe921fb
 800b55c:	7fefffff 	.word	0x7fefffff

0800b560 <__kernel_cos>:
 800b560:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b564:	ec57 6b10 	vmov	r6, r7, d0
 800b568:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800b56c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800b570:	ed8d 1b00 	vstr	d1, [sp]
 800b574:	d206      	bcs.n	800b584 <__kernel_cos+0x24>
 800b576:	4630      	mov	r0, r6
 800b578:	4639      	mov	r1, r7
 800b57a:	f7f5 fa7b 	bl	8000a74 <__aeabi_d2iz>
 800b57e:	2800      	cmp	r0, #0
 800b580:	f000 8088 	beq.w	800b694 <__kernel_cos+0x134>
 800b584:	4632      	mov	r2, r6
 800b586:	463b      	mov	r3, r7
 800b588:	4630      	mov	r0, r6
 800b58a:	4639      	mov	r1, r7
 800b58c:	f7f4 ffd8 	bl	8000540 <__aeabi_dmul>
 800b590:	4b51      	ldr	r3, [pc, #324]	@ (800b6d8 <__kernel_cos+0x178>)
 800b592:	2200      	movs	r2, #0
 800b594:	4604      	mov	r4, r0
 800b596:	460d      	mov	r5, r1
 800b598:	f7f4 ffd2 	bl	8000540 <__aeabi_dmul>
 800b59c:	a340      	add	r3, pc, #256	@ (adr r3, 800b6a0 <__kernel_cos+0x140>)
 800b59e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5a2:	4682      	mov	sl, r0
 800b5a4:	468b      	mov	fp, r1
 800b5a6:	4620      	mov	r0, r4
 800b5a8:	4629      	mov	r1, r5
 800b5aa:	f7f4 ffc9 	bl	8000540 <__aeabi_dmul>
 800b5ae:	a33e      	add	r3, pc, #248	@ (adr r3, 800b6a8 <__kernel_cos+0x148>)
 800b5b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5b4:	f7f4 fe0e 	bl	80001d4 <__adddf3>
 800b5b8:	4622      	mov	r2, r4
 800b5ba:	462b      	mov	r3, r5
 800b5bc:	f7f4 ffc0 	bl	8000540 <__aeabi_dmul>
 800b5c0:	a33b      	add	r3, pc, #236	@ (adr r3, 800b6b0 <__kernel_cos+0x150>)
 800b5c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5c6:	f7f4 fe03 	bl	80001d0 <__aeabi_dsub>
 800b5ca:	4622      	mov	r2, r4
 800b5cc:	462b      	mov	r3, r5
 800b5ce:	f7f4 ffb7 	bl	8000540 <__aeabi_dmul>
 800b5d2:	a339      	add	r3, pc, #228	@ (adr r3, 800b6b8 <__kernel_cos+0x158>)
 800b5d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5d8:	f7f4 fdfc 	bl	80001d4 <__adddf3>
 800b5dc:	4622      	mov	r2, r4
 800b5de:	462b      	mov	r3, r5
 800b5e0:	f7f4 ffae 	bl	8000540 <__aeabi_dmul>
 800b5e4:	a336      	add	r3, pc, #216	@ (adr r3, 800b6c0 <__kernel_cos+0x160>)
 800b5e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ea:	f7f4 fdf1 	bl	80001d0 <__aeabi_dsub>
 800b5ee:	4622      	mov	r2, r4
 800b5f0:	462b      	mov	r3, r5
 800b5f2:	f7f4 ffa5 	bl	8000540 <__aeabi_dmul>
 800b5f6:	a334      	add	r3, pc, #208	@ (adr r3, 800b6c8 <__kernel_cos+0x168>)
 800b5f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5fc:	f7f4 fdea 	bl	80001d4 <__adddf3>
 800b600:	4622      	mov	r2, r4
 800b602:	462b      	mov	r3, r5
 800b604:	f7f4 ff9c 	bl	8000540 <__aeabi_dmul>
 800b608:	4622      	mov	r2, r4
 800b60a:	462b      	mov	r3, r5
 800b60c:	f7f4 ff98 	bl	8000540 <__aeabi_dmul>
 800b610:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b614:	4604      	mov	r4, r0
 800b616:	460d      	mov	r5, r1
 800b618:	4630      	mov	r0, r6
 800b61a:	4639      	mov	r1, r7
 800b61c:	f7f4 ff90 	bl	8000540 <__aeabi_dmul>
 800b620:	460b      	mov	r3, r1
 800b622:	4602      	mov	r2, r0
 800b624:	4629      	mov	r1, r5
 800b626:	4620      	mov	r0, r4
 800b628:	f7f4 fdd2 	bl	80001d0 <__aeabi_dsub>
 800b62c:	4b2b      	ldr	r3, [pc, #172]	@ (800b6dc <__kernel_cos+0x17c>)
 800b62e:	4598      	cmp	r8, r3
 800b630:	4606      	mov	r6, r0
 800b632:	460f      	mov	r7, r1
 800b634:	d810      	bhi.n	800b658 <__kernel_cos+0xf8>
 800b636:	4602      	mov	r2, r0
 800b638:	460b      	mov	r3, r1
 800b63a:	4650      	mov	r0, sl
 800b63c:	4659      	mov	r1, fp
 800b63e:	f7f4 fdc7 	bl	80001d0 <__aeabi_dsub>
 800b642:	460b      	mov	r3, r1
 800b644:	4926      	ldr	r1, [pc, #152]	@ (800b6e0 <__kernel_cos+0x180>)
 800b646:	4602      	mov	r2, r0
 800b648:	2000      	movs	r0, #0
 800b64a:	f7f4 fdc1 	bl	80001d0 <__aeabi_dsub>
 800b64e:	ec41 0b10 	vmov	d0, r0, r1
 800b652:	b003      	add	sp, #12
 800b654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b658:	4b22      	ldr	r3, [pc, #136]	@ (800b6e4 <__kernel_cos+0x184>)
 800b65a:	4921      	ldr	r1, [pc, #132]	@ (800b6e0 <__kernel_cos+0x180>)
 800b65c:	4598      	cmp	r8, r3
 800b65e:	bf8c      	ite	hi
 800b660:	4d21      	ldrhi	r5, [pc, #132]	@ (800b6e8 <__kernel_cos+0x188>)
 800b662:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800b666:	2400      	movs	r4, #0
 800b668:	4622      	mov	r2, r4
 800b66a:	462b      	mov	r3, r5
 800b66c:	2000      	movs	r0, #0
 800b66e:	f7f4 fdaf 	bl	80001d0 <__aeabi_dsub>
 800b672:	4622      	mov	r2, r4
 800b674:	4680      	mov	r8, r0
 800b676:	4689      	mov	r9, r1
 800b678:	462b      	mov	r3, r5
 800b67a:	4650      	mov	r0, sl
 800b67c:	4659      	mov	r1, fp
 800b67e:	f7f4 fda7 	bl	80001d0 <__aeabi_dsub>
 800b682:	4632      	mov	r2, r6
 800b684:	463b      	mov	r3, r7
 800b686:	f7f4 fda3 	bl	80001d0 <__aeabi_dsub>
 800b68a:	4602      	mov	r2, r0
 800b68c:	460b      	mov	r3, r1
 800b68e:	4640      	mov	r0, r8
 800b690:	4649      	mov	r1, r9
 800b692:	e7da      	b.n	800b64a <__kernel_cos+0xea>
 800b694:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800b6d0 <__kernel_cos+0x170>
 800b698:	e7db      	b.n	800b652 <__kernel_cos+0xf2>
 800b69a:	bf00      	nop
 800b69c:	f3af 8000 	nop.w
 800b6a0:	be8838d4 	.word	0xbe8838d4
 800b6a4:	bda8fae9 	.word	0xbda8fae9
 800b6a8:	bdb4b1c4 	.word	0xbdb4b1c4
 800b6ac:	3e21ee9e 	.word	0x3e21ee9e
 800b6b0:	809c52ad 	.word	0x809c52ad
 800b6b4:	3e927e4f 	.word	0x3e927e4f
 800b6b8:	19cb1590 	.word	0x19cb1590
 800b6bc:	3efa01a0 	.word	0x3efa01a0
 800b6c0:	16c15177 	.word	0x16c15177
 800b6c4:	3f56c16c 	.word	0x3f56c16c
 800b6c8:	5555554c 	.word	0x5555554c
 800b6cc:	3fa55555 	.word	0x3fa55555
 800b6d0:	00000000 	.word	0x00000000
 800b6d4:	3ff00000 	.word	0x3ff00000
 800b6d8:	3fe00000 	.word	0x3fe00000
 800b6dc:	3fd33332 	.word	0x3fd33332
 800b6e0:	3ff00000 	.word	0x3ff00000
 800b6e4:	3fe90000 	.word	0x3fe90000
 800b6e8:	3fd20000 	.word	0x3fd20000
 800b6ec:	00000000 	.word	0x00000000

0800b6f0 <__kernel_sin>:
 800b6f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6f4:	ec55 4b10 	vmov	r4, r5, d0
 800b6f8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800b6fc:	b085      	sub	sp, #20
 800b6fe:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800b702:	ed8d 1b02 	vstr	d1, [sp, #8]
 800b706:	4680      	mov	r8, r0
 800b708:	d205      	bcs.n	800b716 <__kernel_sin+0x26>
 800b70a:	4620      	mov	r0, r4
 800b70c:	4629      	mov	r1, r5
 800b70e:	f7f5 f9b1 	bl	8000a74 <__aeabi_d2iz>
 800b712:	2800      	cmp	r0, #0
 800b714:	d052      	beq.n	800b7bc <__kernel_sin+0xcc>
 800b716:	4622      	mov	r2, r4
 800b718:	462b      	mov	r3, r5
 800b71a:	4620      	mov	r0, r4
 800b71c:	4629      	mov	r1, r5
 800b71e:	f7f4 ff0f 	bl	8000540 <__aeabi_dmul>
 800b722:	4682      	mov	sl, r0
 800b724:	468b      	mov	fp, r1
 800b726:	4602      	mov	r2, r0
 800b728:	460b      	mov	r3, r1
 800b72a:	4620      	mov	r0, r4
 800b72c:	4629      	mov	r1, r5
 800b72e:	f7f4 ff07 	bl	8000540 <__aeabi_dmul>
 800b732:	a342      	add	r3, pc, #264	@ (adr r3, 800b83c <__kernel_sin+0x14c>)
 800b734:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b738:	e9cd 0100 	strd	r0, r1, [sp]
 800b73c:	4650      	mov	r0, sl
 800b73e:	4659      	mov	r1, fp
 800b740:	f7f4 fefe 	bl	8000540 <__aeabi_dmul>
 800b744:	a33f      	add	r3, pc, #252	@ (adr r3, 800b844 <__kernel_sin+0x154>)
 800b746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b74a:	f7f4 fd41 	bl	80001d0 <__aeabi_dsub>
 800b74e:	4652      	mov	r2, sl
 800b750:	465b      	mov	r3, fp
 800b752:	f7f4 fef5 	bl	8000540 <__aeabi_dmul>
 800b756:	a33d      	add	r3, pc, #244	@ (adr r3, 800b84c <__kernel_sin+0x15c>)
 800b758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b75c:	f7f4 fd3a 	bl	80001d4 <__adddf3>
 800b760:	4652      	mov	r2, sl
 800b762:	465b      	mov	r3, fp
 800b764:	f7f4 feec 	bl	8000540 <__aeabi_dmul>
 800b768:	a33a      	add	r3, pc, #232	@ (adr r3, 800b854 <__kernel_sin+0x164>)
 800b76a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b76e:	f7f4 fd2f 	bl	80001d0 <__aeabi_dsub>
 800b772:	4652      	mov	r2, sl
 800b774:	465b      	mov	r3, fp
 800b776:	f7f4 fee3 	bl	8000540 <__aeabi_dmul>
 800b77a:	a338      	add	r3, pc, #224	@ (adr r3, 800b85c <__kernel_sin+0x16c>)
 800b77c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b780:	f7f4 fd28 	bl	80001d4 <__adddf3>
 800b784:	4606      	mov	r6, r0
 800b786:	460f      	mov	r7, r1
 800b788:	f1b8 0f00 	cmp.w	r8, #0
 800b78c:	d11b      	bne.n	800b7c6 <__kernel_sin+0xd6>
 800b78e:	4602      	mov	r2, r0
 800b790:	460b      	mov	r3, r1
 800b792:	4650      	mov	r0, sl
 800b794:	4659      	mov	r1, fp
 800b796:	f7f4 fed3 	bl	8000540 <__aeabi_dmul>
 800b79a:	a325      	add	r3, pc, #148	@ (adr r3, 800b830 <__kernel_sin+0x140>)
 800b79c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7a0:	f7f4 fd16 	bl	80001d0 <__aeabi_dsub>
 800b7a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7a8:	f7f4 feca 	bl	8000540 <__aeabi_dmul>
 800b7ac:	4602      	mov	r2, r0
 800b7ae:	460b      	mov	r3, r1
 800b7b0:	4620      	mov	r0, r4
 800b7b2:	4629      	mov	r1, r5
 800b7b4:	f7f4 fd0e 	bl	80001d4 <__adddf3>
 800b7b8:	4604      	mov	r4, r0
 800b7ba:	460d      	mov	r5, r1
 800b7bc:	ec45 4b10 	vmov	d0, r4, r5
 800b7c0:	b005      	add	sp, #20
 800b7c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b7ca:	4b1b      	ldr	r3, [pc, #108]	@ (800b838 <__kernel_sin+0x148>)
 800b7cc:	2200      	movs	r2, #0
 800b7ce:	f7f4 feb7 	bl	8000540 <__aeabi_dmul>
 800b7d2:	4632      	mov	r2, r6
 800b7d4:	4680      	mov	r8, r0
 800b7d6:	4689      	mov	r9, r1
 800b7d8:	463b      	mov	r3, r7
 800b7da:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b7de:	f7f4 feaf 	bl	8000540 <__aeabi_dmul>
 800b7e2:	4602      	mov	r2, r0
 800b7e4:	460b      	mov	r3, r1
 800b7e6:	4640      	mov	r0, r8
 800b7e8:	4649      	mov	r1, r9
 800b7ea:	f7f4 fcf1 	bl	80001d0 <__aeabi_dsub>
 800b7ee:	4652      	mov	r2, sl
 800b7f0:	465b      	mov	r3, fp
 800b7f2:	f7f4 fea5 	bl	8000540 <__aeabi_dmul>
 800b7f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b7fa:	f7f4 fce9 	bl	80001d0 <__aeabi_dsub>
 800b7fe:	a30c      	add	r3, pc, #48	@ (adr r3, 800b830 <__kernel_sin+0x140>)
 800b800:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b804:	4606      	mov	r6, r0
 800b806:	460f      	mov	r7, r1
 800b808:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b80c:	f7f4 fe98 	bl	8000540 <__aeabi_dmul>
 800b810:	4602      	mov	r2, r0
 800b812:	460b      	mov	r3, r1
 800b814:	4630      	mov	r0, r6
 800b816:	4639      	mov	r1, r7
 800b818:	f7f4 fcdc 	bl	80001d4 <__adddf3>
 800b81c:	4602      	mov	r2, r0
 800b81e:	460b      	mov	r3, r1
 800b820:	4620      	mov	r0, r4
 800b822:	4629      	mov	r1, r5
 800b824:	f7f4 fcd4 	bl	80001d0 <__aeabi_dsub>
 800b828:	e7c6      	b.n	800b7b8 <__kernel_sin+0xc8>
 800b82a:	bf00      	nop
 800b82c:	f3af 8000 	nop.w
 800b830:	55555549 	.word	0x55555549
 800b834:	3fc55555 	.word	0x3fc55555
 800b838:	3fe00000 	.word	0x3fe00000
 800b83c:	5acfd57c 	.word	0x5acfd57c
 800b840:	3de5d93a 	.word	0x3de5d93a
 800b844:	8a2b9ceb 	.word	0x8a2b9ceb
 800b848:	3e5ae5e6 	.word	0x3e5ae5e6
 800b84c:	57b1fe7d 	.word	0x57b1fe7d
 800b850:	3ec71de3 	.word	0x3ec71de3
 800b854:	19c161d5 	.word	0x19c161d5
 800b858:	3f2a01a0 	.word	0x3f2a01a0
 800b85c:	1110f8a6 	.word	0x1110f8a6
 800b860:	3f811111 	.word	0x3f811111
 800b864:	00000000 	.word	0x00000000

0800b868 <__ieee754_rem_pio2>:
 800b868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b86c:	ec57 6b10 	vmov	r6, r7, d0
 800b870:	4bc5      	ldr	r3, [pc, #788]	@ (800bb88 <__ieee754_rem_pio2+0x320>)
 800b872:	b08d      	sub	sp, #52	@ 0x34
 800b874:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800b878:	4598      	cmp	r8, r3
 800b87a:	4604      	mov	r4, r0
 800b87c:	9704      	str	r7, [sp, #16]
 800b87e:	d807      	bhi.n	800b890 <__ieee754_rem_pio2+0x28>
 800b880:	2200      	movs	r2, #0
 800b882:	2300      	movs	r3, #0
 800b884:	ed80 0b00 	vstr	d0, [r0]
 800b888:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800b88c:	2500      	movs	r5, #0
 800b88e:	e028      	b.n	800b8e2 <__ieee754_rem_pio2+0x7a>
 800b890:	4bbe      	ldr	r3, [pc, #760]	@ (800bb8c <__ieee754_rem_pio2+0x324>)
 800b892:	4598      	cmp	r8, r3
 800b894:	d878      	bhi.n	800b988 <__ieee754_rem_pio2+0x120>
 800b896:	9b04      	ldr	r3, [sp, #16]
 800b898:	4dbd      	ldr	r5, [pc, #756]	@ (800bb90 <__ieee754_rem_pio2+0x328>)
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	4630      	mov	r0, r6
 800b89e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800bb50 <__ieee754_rem_pio2+0x2e8>)
 800b8a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8a4:	4639      	mov	r1, r7
 800b8a6:	dd38      	ble.n	800b91a <__ieee754_rem_pio2+0xb2>
 800b8a8:	f7f4 fc92 	bl	80001d0 <__aeabi_dsub>
 800b8ac:	45a8      	cmp	r8, r5
 800b8ae:	4606      	mov	r6, r0
 800b8b0:	460f      	mov	r7, r1
 800b8b2:	d01a      	beq.n	800b8ea <__ieee754_rem_pio2+0x82>
 800b8b4:	a3a8      	add	r3, pc, #672	@ (adr r3, 800bb58 <__ieee754_rem_pio2+0x2f0>)
 800b8b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ba:	f7f4 fc89 	bl	80001d0 <__aeabi_dsub>
 800b8be:	4602      	mov	r2, r0
 800b8c0:	460b      	mov	r3, r1
 800b8c2:	4680      	mov	r8, r0
 800b8c4:	4689      	mov	r9, r1
 800b8c6:	4630      	mov	r0, r6
 800b8c8:	4639      	mov	r1, r7
 800b8ca:	f7f4 fc81 	bl	80001d0 <__aeabi_dsub>
 800b8ce:	a3a2      	add	r3, pc, #648	@ (adr r3, 800bb58 <__ieee754_rem_pio2+0x2f0>)
 800b8d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8d4:	f7f4 fc7c 	bl	80001d0 <__aeabi_dsub>
 800b8d8:	e9c4 8900 	strd	r8, r9, [r4]
 800b8dc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b8e0:	2501      	movs	r5, #1
 800b8e2:	4628      	mov	r0, r5
 800b8e4:	b00d      	add	sp, #52	@ 0x34
 800b8e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8ea:	a39d      	add	r3, pc, #628	@ (adr r3, 800bb60 <__ieee754_rem_pio2+0x2f8>)
 800b8ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8f0:	f7f4 fc6e 	bl	80001d0 <__aeabi_dsub>
 800b8f4:	a39c      	add	r3, pc, #624	@ (adr r3, 800bb68 <__ieee754_rem_pio2+0x300>)
 800b8f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8fa:	4606      	mov	r6, r0
 800b8fc:	460f      	mov	r7, r1
 800b8fe:	f7f4 fc67 	bl	80001d0 <__aeabi_dsub>
 800b902:	4602      	mov	r2, r0
 800b904:	460b      	mov	r3, r1
 800b906:	4680      	mov	r8, r0
 800b908:	4689      	mov	r9, r1
 800b90a:	4630      	mov	r0, r6
 800b90c:	4639      	mov	r1, r7
 800b90e:	f7f4 fc5f 	bl	80001d0 <__aeabi_dsub>
 800b912:	a395      	add	r3, pc, #596	@ (adr r3, 800bb68 <__ieee754_rem_pio2+0x300>)
 800b914:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b918:	e7dc      	b.n	800b8d4 <__ieee754_rem_pio2+0x6c>
 800b91a:	f7f4 fc5b 	bl	80001d4 <__adddf3>
 800b91e:	45a8      	cmp	r8, r5
 800b920:	4606      	mov	r6, r0
 800b922:	460f      	mov	r7, r1
 800b924:	d018      	beq.n	800b958 <__ieee754_rem_pio2+0xf0>
 800b926:	a38c      	add	r3, pc, #560	@ (adr r3, 800bb58 <__ieee754_rem_pio2+0x2f0>)
 800b928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b92c:	f7f4 fc52 	bl	80001d4 <__adddf3>
 800b930:	4602      	mov	r2, r0
 800b932:	460b      	mov	r3, r1
 800b934:	4680      	mov	r8, r0
 800b936:	4689      	mov	r9, r1
 800b938:	4630      	mov	r0, r6
 800b93a:	4639      	mov	r1, r7
 800b93c:	f7f4 fc48 	bl	80001d0 <__aeabi_dsub>
 800b940:	a385      	add	r3, pc, #532	@ (adr r3, 800bb58 <__ieee754_rem_pio2+0x2f0>)
 800b942:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b946:	f7f4 fc45 	bl	80001d4 <__adddf3>
 800b94a:	f04f 35ff 	mov.w	r5, #4294967295
 800b94e:	e9c4 8900 	strd	r8, r9, [r4]
 800b952:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b956:	e7c4      	b.n	800b8e2 <__ieee754_rem_pio2+0x7a>
 800b958:	a381      	add	r3, pc, #516	@ (adr r3, 800bb60 <__ieee754_rem_pio2+0x2f8>)
 800b95a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b95e:	f7f4 fc39 	bl	80001d4 <__adddf3>
 800b962:	a381      	add	r3, pc, #516	@ (adr r3, 800bb68 <__ieee754_rem_pio2+0x300>)
 800b964:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b968:	4606      	mov	r6, r0
 800b96a:	460f      	mov	r7, r1
 800b96c:	f7f4 fc32 	bl	80001d4 <__adddf3>
 800b970:	4602      	mov	r2, r0
 800b972:	460b      	mov	r3, r1
 800b974:	4680      	mov	r8, r0
 800b976:	4689      	mov	r9, r1
 800b978:	4630      	mov	r0, r6
 800b97a:	4639      	mov	r1, r7
 800b97c:	f7f4 fc28 	bl	80001d0 <__aeabi_dsub>
 800b980:	a379      	add	r3, pc, #484	@ (adr r3, 800bb68 <__ieee754_rem_pio2+0x300>)
 800b982:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b986:	e7de      	b.n	800b946 <__ieee754_rem_pio2+0xde>
 800b988:	4b82      	ldr	r3, [pc, #520]	@ (800bb94 <__ieee754_rem_pio2+0x32c>)
 800b98a:	4598      	cmp	r8, r3
 800b98c:	f200 80d1 	bhi.w	800bb32 <__ieee754_rem_pio2+0x2ca>
 800b990:	f000 f966 	bl	800bc60 <fabs>
 800b994:	ec57 6b10 	vmov	r6, r7, d0
 800b998:	a375      	add	r3, pc, #468	@ (adr r3, 800bb70 <__ieee754_rem_pio2+0x308>)
 800b99a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b99e:	4630      	mov	r0, r6
 800b9a0:	4639      	mov	r1, r7
 800b9a2:	f7f4 fdcd 	bl	8000540 <__aeabi_dmul>
 800b9a6:	4b7c      	ldr	r3, [pc, #496]	@ (800bb98 <__ieee754_rem_pio2+0x330>)
 800b9a8:	2200      	movs	r2, #0
 800b9aa:	f7f4 fc13 	bl	80001d4 <__adddf3>
 800b9ae:	f7f5 f861 	bl	8000a74 <__aeabi_d2iz>
 800b9b2:	4605      	mov	r5, r0
 800b9b4:	f7f4 fd5a 	bl	800046c <__aeabi_i2d>
 800b9b8:	4602      	mov	r2, r0
 800b9ba:	460b      	mov	r3, r1
 800b9bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b9c0:	a363      	add	r3, pc, #396	@ (adr r3, 800bb50 <__ieee754_rem_pio2+0x2e8>)
 800b9c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9c6:	f7f4 fdbb 	bl	8000540 <__aeabi_dmul>
 800b9ca:	4602      	mov	r2, r0
 800b9cc:	460b      	mov	r3, r1
 800b9ce:	4630      	mov	r0, r6
 800b9d0:	4639      	mov	r1, r7
 800b9d2:	f7f4 fbfd 	bl	80001d0 <__aeabi_dsub>
 800b9d6:	a360      	add	r3, pc, #384	@ (adr r3, 800bb58 <__ieee754_rem_pio2+0x2f0>)
 800b9d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9dc:	4682      	mov	sl, r0
 800b9de:	468b      	mov	fp, r1
 800b9e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9e4:	f7f4 fdac 	bl	8000540 <__aeabi_dmul>
 800b9e8:	2d1f      	cmp	r5, #31
 800b9ea:	4606      	mov	r6, r0
 800b9ec:	460f      	mov	r7, r1
 800b9ee:	dc0c      	bgt.n	800ba0a <__ieee754_rem_pio2+0x1a2>
 800b9f0:	4b6a      	ldr	r3, [pc, #424]	@ (800bb9c <__ieee754_rem_pio2+0x334>)
 800b9f2:	1e6a      	subs	r2, r5, #1
 800b9f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9f8:	4543      	cmp	r3, r8
 800b9fa:	d006      	beq.n	800ba0a <__ieee754_rem_pio2+0x1a2>
 800b9fc:	4632      	mov	r2, r6
 800b9fe:	463b      	mov	r3, r7
 800ba00:	4650      	mov	r0, sl
 800ba02:	4659      	mov	r1, fp
 800ba04:	f7f4 fbe4 	bl	80001d0 <__aeabi_dsub>
 800ba08:	e00e      	b.n	800ba28 <__ieee754_rem_pio2+0x1c0>
 800ba0a:	463b      	mov	r3, r7
 800ba0c:	4632      	mov	r2, r6
 800ba0e:	4650      	mov	r0, sl
 800ba10:	4659      	mov	r1, fp
 800ba12:	f7f4 fbdd 	bl	80001d0 <__aeabi_dsub>
 800ba16:	ea4f 5328 	mov.w	r3, r8, asr #20
 800ba1a:	9305      	str	r3, [sp, #20]
 800ba1c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ba20:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800ba24:	2b10      	cmp	r3, #16
 800ba26:	dc02      	bgt.n	800ba2e <__ieee754_rem_pio2+0x1c6>
 800ba28:	e9c4 0100 	strd	r0, r1, [r4]
 800ba2c:	e039      	b.n	800baa2 <__ieee754_rem_pio2+0x23a>
 800ba2e:	a34c      	add	r3, pc, #304	@ (adr r3, 800bb60 <__ieee754_rem_pio2+0x2f8>)
 800ba30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba38:	f7f4 fd82 	bl	8000540 <__aeabi_dmul>
 800ba3c:	4606      	mov	r6, r0
 800ba3e:	460f      	mov	r7, r1
 800ba40:	4602      	mov	r2, r0
 800ba42:	460b      	mov	r3, r1
 800ba44:	4650      	mov	r0, sl
 800ba46:	4659      	mov	r1, fp
 800ba48:	f7f4 fbc2 	bl	80001d0 <__aeabi_dsub>
 800ba4c:	4602      	mov	r2, r0
 800ba4e:	460b      	mov	r3, r1
 800ba50:	4680      	mov	r8, r0
 800ba52:	4689      	mov	r9, r1
 800ba54:	4650      	mov	r0, sl
 800ba56:	4659      	mov	r1, fp
 800ba58:	f7f4 fbba 	bl	80001d0 <__aeabi_dsub>
 800ba5c:	4632      	mov	r2, r6
 800ba5e:	463b      	mov	r3, r7
 800ba60:	f7f4 fbb6 	bl	80001d0 <__aeabi_dsub>
 800ba64:	a340      	add	r3, pc, #256	@ (adr r3, 800bb68 <__ieee754_rem_pio2+0x300>)
 800ba66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba6a:	4606      	mov	r6, r0
 800ba6c:	460f      	mov	r7, r1
 800ba6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba72:	f7f4 fd65 	bl	8000540 <__aeabi_dmul>
 800ba76:	4632      	mov	r2, r6
 800ba78:	463b      	mov	r3, r7
 800ba7a:	f7f4 fba9 	bl	80001d0 <__aeabi_dsub>
 800ba7e:	4602      	mov	r2, r0
 800ba80:	460b      	mov	r3, r1
 800ba82:	4606      	mov	r6, r0
 800ba84:	460f      	mov	r7, r1
 800ba86:	4640      	mov	r0, r8
 800ba88:	4649      	mov	r1, r9
 800ba8a:	f7f4 fba1 	bl	80001d0 <__aeabi_dsub>
 800ba8e:	9a05      	ldr	r2, [sp, #20]
 800ba90:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ba94:	1ad3      	subs	r3, r2, r3
 800ba96:	2b31      	cmp	r3, #49	@ 0x31
 800ba98:	dc20      	bgt.n	800badc <__ieee754_rem_pio2+0x274>
 800ba9a:	e9c4 0100 	strd	r0, r1, [r4]
 800ba9e:	46c2      	mov	sl, r8
 800baa0:	46cb      	mov	fp, r9
 800baa2:	e9d4 8900 	ldrd	r8, r9, [r4]
 800baa6:	4650      	mov	r0, sl
 800baa8:	4642      	mov	r2, r8
 800baaa:	464b      	mov	r3, r9
 800baac:	4659      	mov	r1, fp
 800baae:	f7f4 fb8f 	bl	80001d0 <__aeabi_dsub>
 800bab2:	463b      	mov	r3, r7
 800bab4:	4632      	mov	r2, r6
 800bab6:	f7f4 fb8b 	bl	80001d0 <__aeabi_dsub>
 800baba:	9b04      	ldr	r3, [sp, #16]
 800babc:	2b00      	cmp	r3, #0
 800babe:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bac2:	f6bf af0e 	bge.w	800b8e2 <__ieee754_rem_pio2+0x7a>
 800bac6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800baca:	6063      	str	r3, [r4, #4]
 800bacc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bad0:	f8c4 8000 	str.w	r8, [r4]
 800bad4:	60a0      	str	r0, [r4, #8]
 800bad6:	60e3      	str	r3, [r4, #12]
 800bad8:	426d      	negs	r5, r5
 800bada:	e702      	b.n	800b8e2 <__ieee754_rem_pio2+0x7a>
 800badc:	a326      	add	r3, pc, #152	@ (adr r3, 800bb78 <__ieee754_rem_pio2+0x310>)
 800bade:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bae2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bae6:	f7f4 fd2b 	bl	8000540 <__aeabi_dmul>
 800baea:	4606      	mov	r6, r0
 800baec:	460f      	mov	r7, r1
 800baee:	4602      	mov	r2, r0
 800baf0:	460b      	mov	r3, r1
 800baf2:	4640      	mov	r0, r8
 800baf4:	4649      	mov	r1, r9
 800baf6:	f7f4 fb6b 	bl	80001d0 <__aeabi_dsub>
 800bafa:	4602      	mov	r2, r0
 800bafc:	460b      	mov	r3, r1
 800bafe:	4682      	mov	sl, r0
 800bb00:	468b      	mov	fp, r1
 800bb02:	4640      	mov	r0, r8
 800bb04:	4649      	mov	r1, r9
 800bb06:	f7f4 fb63 	bl	80001d0 <__aeabi_dsub>
 800bb0a:	4632      	mov	r2, r6
 800bb0c:	463b      	mov	r3, r7
 800bb0e:	f7f4 fb5f 	bl	80001d0 <__aeabi_dsub>
 800bb12:	a31b      	add	r3, pc, #108	@ (adr r3, 800bb80 <__ieee754_rem_pio2+0x318>)
 800bb14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb18:	4606      	mov	r6, r0
 800bb1a:	460f      	mov	r7, r1
 800bb1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb20:	f7f4 fd0e 	bl	8000540 <__aeabi_dmul>
 800bb24:	4632      	mov	r2, r6
 800bb26:	463b      	mov	r3, r7
 800bb28:	f7f4 fb52 	bl	80001d0 <__aeabi_dsub>
 800bb2c:	4606      	mov	r6, r0
 800bb2e:	460f      	mov	r7, r1
 800bb30:	e764      	b.n	800b9fc <__ieee754_rem_pio2+0x194>
 800bb32:	4b1b      	ldr	r3, [pc, #108]	@ (800bba0 <__ieee754_rem_pio2+0x338>)
 800bb34:	4598      	cmp	r8, r3
 800bb36:	d935      	bls.n	800bba4 <__ieee754_rem_pio2+0x33c>
 800bb38:	4632      	mov	r2, r6
 800bb3a:	463b      	mov	r3, r7
 800bb3c:	4630      	mov	r0, r6
 800bb3e:	4639      	mov	r1, r7
 800bb40:	f7f4 fb46 	bl	80001d0 <__aeabi_dsub>
 800bb44:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bb48:	e9c4 0100 	strd	r0, r1, [r4]
 800bb4c:	e69e      	b.n	800b88c <__ieee754_rem_pio2+0x24>
 800bb4e:	bf00      	nop
 800bb50:	54400000 	.word	0x54400000
 800bb54:	3ff921fb 	.word	0x3ff921fb
 800bb58:	1a626331 	.word	0x1a626331
 800bb5c:	3dd0b461 	.word	0x3dd0b461
 800bb60:	1a600000 	.word	0x1a600000
 800bb64:	3dd0b461 	.word	0x3dd0b461
 800bb68:	2e037073 	.word	0x2e037073
 800bb6c:	3ba3198a 	.word	0x3ba3198a
 800bb70:	6dc9c883 	.word	0x6dc9c883
 800bb74:	3fe45f30 	.word	0x3fe45f30
 800bb78:	2e000000 	.word	0x2e000000
 800bb7c:	3ba3198a 	.word	0x3ba3198a
 800bb80:	252049c1 	.word	0x252049c1
 800bb84:	397b839a 	.word	0x397b839a
 800bb88:	3fe921fb 	.word	0x3fe921fb
 800bb8c:	4002d97b 	.word	0x4002d97b
 800bb90:	3ff921fb 	.word	0x3ff921fb
 800bb94:	413921fb 	.word	0x413921fb
 800bb98:	3fe00000 	.word	0x3fe00000
 800bb9c:	0800c5f8 	.word	0x0800c5f8
 800bba0:	7fefffff 	.word	0x7fefffff
 800bba4:	ea4f 5528 	mov.w	r5, r8, asr #20
 800bba8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800bbac:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800bbb0:	4630      	mov	r0, r6
 800bbb2:	460f      	mov	r7, r1
 800bbb4:	f7f4 ff5e 	bl	8000a74 <__aeabi_d2iz>
 800bbb8:	f7f4 fc58 	bl	800046c <__aeabi_i2d>
 800bbbc:	4602      	mov	r2, r0
 800bbbe:	460b      	mov	r3, r1
 800bbc0:	4630      	mov	r0, r6
 800bbc2:	4639      	mov	r1, r7
 800bbc4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bbc8:	f7f4 fb02 	bl	80001d0 <__aeabi_dsub>
 800bbcc:	4b22      	ldr	r3, [pc, #136]	@ (800bc58 <__ieee754_rem_pio2+0x3f0>)
 800bbce:	2200      	movs	r2, #0
 800bbd0:	f7f4 fcb6 	bl	8000540 <__aeabi_dmul>
 800bbd4:	460f      	mov	r7, r1
 800bbd6:	4606      	mov	r6, r0
 800bbd8:	f7f4 ff4c 	bl	8000a74 <__aeabi_d2iz>
 800bbdc:	f7f4 fc46 	bl	800046c <__aeabi_i2d>
 800bbe0:	4602      	mov	r2, r0
 800bbe2:	460b      	mov	r3, r1
 800bbe4:	4630      	mov	r0, r6
 800bbe6:	4639      	mov	r1, r7
 800bbe8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bbec:	f7f4 faf0 	bl	80001d0 <__aeabi_dsub>
 800bbf0:	4b19      	ldr	r3, [pc, #100]	@ (800bc58 <__ieee754_rem_pio2+0x3f0>)
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	f7f4 fca4 	bl	8000540 <__aeabi_dmul>
 800bbf8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800bbfc:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800bc00:	f04f 0803 	mov.w	r8, #3
 800bc04:	2600      	movs	r6, #0
 800bc06:	2700      	movs	r7, #0
 800bc08:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800bc0c:	4632      	mov	r2, r6
 800bc0e:	463b      	mov	r3, r7
 800bc10:	46c2      	mov	sl, r8
 800bc12:	f108 38ff 	add.w	r8, r8, #4294967295
 800bc16:	f7f4 fefb 	bl	8000a10 <__aeabi_dcmpeq>
 800bc1a:	2800      	cmp	r0, #0
 800bc1c:	d1f4      	bne.n	800bc08 <__ieee754_rem_pio2+0x3a0>
 800bc1e:	4b0f      	ldr	r3, [pc, #60]	@ (800bc5c <__ieee754_rem_pio2+0x3f4>)
 800bc20:	9301      	str	r3, [sp, #4]
 800bc22:	2302      	movs	r3, #2
 800bc24:	9300      	str	r3, [sp, #0]
 800bc26:	462a      	mov	r2, r5
 800bc28:	4653      	mov	r3, sl
 800bc2a:	4621      	mov	r1, r4
 800bc2c:	a806      	add	r0, sp, #24
 800bc2e:	f000 f81f 	bl	800bc70 <__kernel_rem_pio2>
 800bc32:	9b04      	ldr	r3, [sp, #16]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	4605      	mov	r5, r0
 800bc38:	f6bf ae53 	bge.w	800b8e2 <__ieee754_rem_pio2+0x7a>
 800bc3c:	e9d4 2100 	ldrd	r2, r1, [r4]
 800bc40:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bc44:	e9c4 2300 	strd	r2, r3, [r4]
 800bc48:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800bc4c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bc50:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800bc54:	e740      	b.n	800bad8 <__ieee754_rem_pio2+0x270>
 800bc56:	bf00      	nop
 800bc58:	41700000 	.word	0x41700000
 800bc5c:	0800c678 	.word	0x0800c678

0800bc60 <fabs>:
 800bc60:	ec51 0b10 	vmov	r0, r1, d0
 800bc64:	4602      	mov	r2, r0
 800bc66:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800bc6a:	ec43 2b10 	vmov	d0, r2, r3
 800bc6e:	4770      	bx	lr

0800bc70 <__kernel_rem_pio2>:
 800bc70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc74:	ed2d 8b02 	vpush	{d8}
 800bc78:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800bc7c:	f112 0f14 	cmn.w	r2, #20
 800bc80:	9306      	str	r3, [sp, #24]
 800bc82:	9104      	str	r1, [sp, #16]
 800bc84:	4bbe      	ldr	r3, [pc, #760]	@ (800bf80 <__kernel_rem_pio2+0x310>)
 800bc86:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800bc88:	9008      	str	r0, [sp, #32]
 800bc8a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bc8e:	9300      	str	r3, [sp, #0]
 800bc90:	9b06      	ldr	r3, [sp, #24]
 800bc92:	f103 33ff 	add.w	r3, r3, #4294967295
 800bc96:	bfa8      	it	ge
 800bc98:	1ed4      	subge	r4, r2, #3
 800bc9a:	9305      	str	r3, [sp, #20]
 800bc9c:	bfb2      	itee	lt
 800bc9e:	2400      	movlt	r4, #0
 800bca0:	2318      	movge	r3, #24
 800bca2:	fb94 f4f3 	sdivge	r4, r4, r3
 800bca6:	f06f 0317 	mvn.w	r3, #23
 800bcaa:	fb04 3303 	mla	r3, r4, r3, r3
 800bcae:	eb03 0b02 	add.w	fp, r3, r2
 800bcb2:	9b00      	ldr	r3, [sp, #0]
 800bcb4:	9a05      	ldr	r2, [sp, #20]
 800bcb6:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 800bf70 <__kernel_rem_pio2+0x300>
 800bcba:	eb03 0802 	add.w	r8, r3, r2
 800bcbe:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800bcc0:	1aa7      	subs	r7, r4, r2
 800bcc2:	ae20      	add	r6, sp, #128	@ 0x80
 800bcc4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800bcc8:	2500      	movs	r5, #0
 800bcca:	4545      	cmp	r5, r8
 800bccc:	dd13      	ble.n	800bcf6 <__kernel_rem_pio2+0x86>
 800bcce:	9b06      	ldr	r3, [sp, #24]
 800bcd0:	aa20      	add	r2, sp, #128	@ 0x80
 800bcd2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800bcd6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800bcda:	f04f 0800 	mov.w	r8, #0
 800bcde:	9b00      	ldr	r3, [sp, #0]
 800bce0:	4598      	cmp	r8, r3
 800bce2:	dc31      	bgt.n	800bd48 <__kernel_rem_pio2+0xd8>
 800bce4:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 800bf70 <__kernel_rem_pio2+0x300>
 800bce8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bcec:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bcf0:	462f      	mov	r7, r5
 800bcf2:	2600      	movs	r6, #0
 800bcf4:	e01b      	b.n	800bd2e <__kernel_rem_pio2+0xbe>
 800bcf6:	42ef      	cmn	r7, r5
 800bcf8:	d407      	bmi.n	800bd0a <__kernel_rem_pio2+0x9a>
 800bcfa:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800bcfe:	f7f4 fbb5 	bl	800046c <__aeabi_i2d>
 800bd02:	e8e6 0102 	strd	r0, r1, [r6], #8
 800bd06:	3501      	adds	r5, #1
 800bd08:	e7df      	b.n	800bcca <__kernel_rem_pio2+0x5a>
 800bd0a:	ec51 0b18 	vmov	r0, r1, d8
 800bd0e:	e7f8      	b.n	800bd02 <__kernel_rem_pio2+0x92>
 800bd10:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bd14:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800bd18:	f7f4 fc12 	bl	8000540 <__aeabi_dmul>
 800bd1c:	4602      	mov	r2, r0
 800bd1e:	460b      	mov	r3, r1
 800bd20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd24:	f7f4 fa56 	bl	80001d4 <__adddf3>
 800bd28:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd2c:	3601      	adds	r6, #1
 800bd2e:	9b05      	ldr	r3, [sp, #20]
 800bd30:	429e      	cmp	r6, r3
 800bd32:	f1a7 0708 	sub.w	r7, r7, #8
 800bd36:	ddeb      	ble.n	800bd10 <__kernel_rem_pio2+0xa0>
 800bd38:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bd3c:	f108 0801 	add.w	r8, r8, #1
 800bd40:	ecaa 7b02 	vstmia	sl!, {d7}
 800bd44:	3508      	adds	r5, #8
 800bd46:	e7ca      	b.n	800bcde <__kernel_rem_pio2+0x6e>
 800bd48:	9b00      	ldr	r3, [sp, #0]
 800bd4a:	f8dd 8000 	ldr.w	r8, [sp]
 800bd4e:	aa0c      	add	r2, sp, #48	@ 0x30
 800bd50:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bd54:	930a      	str	r3, [sp, #40]	@ 0x28
 800bd56:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800bd58:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800bd5c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd5e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800bd62:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bd64:	ab98      	add	r3, sp, #608	@ 0x260
 800bd66:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800bd6a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800bd6e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bd72:	ac0c      	add	r4, sp, #48	@ 0x30
 800bd74:	ab70      	add	r3, sp, #448	@ 0x1c0
 800bd76:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800bd7a:	46a1      	mov	r9, r4
 800bd7c:	46c2      	mov	sl, r8
 800bd7e:	f1ba 0f00 	cmp.w	sl, #0
 800bd82:	f1a5 0508 	sub.w	r5, r5, #8
 800bd86:	dc77      	bgt.n	800be78 <__kernel_rem_pio2+0x208>
 800bd88:	4658      	mov	r0, fp
 800bd8a:	ed9d 0b02 	vldr	d0, [sp, #8]
 800bd8e:	f000 fac7 	bl	800c320 <scalbn>
 800bd92:	ec57 6b10 	vmov	r6, r7, d0
 800bd96:	2200      	movs	r2, #0
 800bd98:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800bd9c:	4630      	mov	r0, r6
 800bd9e:	4639      	mov	r1, r7
 800bda0:	f7f4 fbce 	bl	8000540 <__aeabi_dmul>
 800bda4:	ec41 0b10 	vmov	d0, r0, r1
 800bda8:	f000 fb3a 	bl	800c420 <floor>
 800bdac:	4b75      	ldr	r3, [pc, #468]	@ (800bf84 <__kernel_rem_pio2+0x314>)
 800bdae:	ec51 0b10 	vmov	r0, r1, d0
 800bdb2:	2200      	movs	r2, #0
 800bdb4:	f7f4 fbc4 	bl	8000540 <__aeabi_dmul>
 800bdb8:	4602      	mov	r2, r0
 800bdba:	460b      	mov	r3, r1
 800bdbc:	4630      	mov	r0, r6
 800bdbe:	4639      	mov	r1, r7
 800bdc0:	f7f4 fa06 	bl	80001d0 <__aeabi_dsub>
 800bdc4:	460f      	mov	r7, r1
 800bdc6:	4606      	mov	r6, r0
 800bdc8:	f7f4 fe54 	bl	8000a74 <__aeabi_d2iz>
 800bdcc:	9002      	str	r0, [sp, #8]
 800bdce:	f7f4 fb4d 	bl	800046c <__aeabi_i2d>
 800bdd2:	4602      	mov	r2, r0
 800bdd4:	460b      	mov	r3, r1
 800bdd6:	4630      	mov	r0, r6
 800bdd8:	4639      	mov	r1, r7
 800bdda:	f7f4 f9f9 	bl	80001d0 <__aeabi_dsub>
 800bdde:	f1bb 0f00 	cmp.w	fp, #0
 800bde2:	4606      	mov	r6, r0
 800bde4:	460f      	mov	r7, r1
 800bde6:	dd6c      	ble.n	800bec2 <__kernel_rem_pio2+0x252>
 800bde8:	f108 31ff 	add.w	r1, r8, #4294967295
 800bdec:	ab0c      	add	r3, sp, #48	@ 0x30
 800bdee:	9d02      	ldr	r5, [sp, #8]
 800bdf0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bdf4:	f1cb 0018 	rsb	r0, fp, #24
 800bdf8:	fa43 f200 	asr.w	r2, r3, r0
 800bdfc:	4415      	add	r5, r2
 800bdfe:	4082      	lsls	r2, r0
 800be00:	1a9b      	subs	r3, r3, r2
 800be02:	aa0c      	add	r2, sp, #48	@ 0x30
 800be04:	9502      	str	r5, [sp, #8]
 800be06:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800be0a:	f1cb 0217 	rsb	r2, fp, #23
 800be0e:	fa43 f902 	asr.w	r9, r3, r2
 800be12:	f1b9 0f00 	cmp.w	r9, #0
 800be16:	dd64      	ble.n	800bee2 <__kernel_rem_pio2+0x272>
 800be18:	9b02      	ldr	r3, [sp, #8]
 800be1a:	2200      	movs	r2, #0
 800be1c:	3301      	adds	r3, #1
 800be1e:	9302      	str	r3, [sp, #8]
 800be20:	4615      	mov	r5, r2
 800be22:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800be26:	4590      	cmp	r8, r2
 800be28:	f300 80b8 	bgt.w	800bf9c <__kernel_rem_pio2+0x32c>
 800be2c:	f1bb 0f00 	cmp.w	fp, #0
 800be30:	dd07      	ble.n	800be42 <__kernel_rem_pio2+0x1d2>
 800be32:	f1bb 0f01 	cmp.w	fp, #1
 800be36:	f000 80bf 	beq.w	800bfb8 <__kernel_rem_pio2+0x348>
 800be3a:	f1bb 0f02 	cmp.w	fp, #2
 800be3e:	f000 80c6 	beq.w	800bfce <__kernel_rem_pio2+0x35e>
 800be42:	f1b9 0f02 	cmp.w	r9, #2
 800be46:	d14c      	bne.n	800bee2 <__kernel_rem_pio2+0x272>
 800be48:	4632      	mov	r2, r6
 800be4a:	463b      	mov	r3, r7
 800be4c:	494e      	ldr	r1, [pc, #312]	@ (800bf88 <__kernel_rem_pio2+0x318>)
 800be4e:	2000      	movs	r0, #0
 800be50:	f7f4 f9be 	bl	80001d0 <__aeabi_dsub>
 800be54:	4606      	mov	r6, r0
 800be56:	460f      	mov	r7, r1
 800be58:	2d00      	cmp	r5, #0
 800be5a:	d042      	beq.n	800bee2 <__kernel_rem_pio2+0x272>
 800be5c:	4658      	mov	r0, fp
 800be5e:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 800bf78 <__kernel_rem_pio2+0x308>
 800be62:	f000 fa5d 	bl	800c320 <scalbn>
 800be66:	4630      	mov	r0, r6
 800be68:	4639      	mov	r1, r7
 800be6a:	ec53 2b10 	vmov	r2, r3, d0
 800be6e:	f7f4 f9af 	bl	80001d0 <__aeabi_dsub>
 800be72:	4606      	mov	r6, r0
 800be74:	460f      	mov	r7, r1
 800be76:	e034      	b.n	800bee2 <__kernel_rem_pio2+0x272>
 800be78:	4b44      	ldr	r3, [pc, #272]	@ (800bf8c <__kernel_rem_pio2+0x31c>)
 800be7a:	2200      	movs	r2, #0
 800be7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be80:	f7f4 fb5e 	bl	8000540 <__aeabi_dmul>
 800be84:	f7f4 fdf6 	bl	8000a74 <__aeabi_d2iz>
 800be88:	f7f4 faf0 	bl	800046c <__aeabi_i2d>
 800be8c:	4b40      	ldr	r3, [pc, #256]	@ (800bf90 <__kernel_rem_pio2+0x320>)
 800be8e:	2200      	movs	r2, #0
 800be90:	4606      	mov	r6, r0
 800be92:	460f      	mov	r7, r1
 800be94:	f7f4 fb54 	bl	8000540 <__aeabi_dmul>
 800be98:	4602      	mov	r2, r0
 800be9a:	460b      	mov	r3, r1
 800be9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bea0:	f7f4 f996 	bl	80001d0 <__aeabi_dsub>
 800bea4:	f7f4 fde6 	bl	8000a74 <__aeabi_d2iz>
 800bea8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800beac:	f849 0b04 	str.w	r0, [r9], #4
 800beb0:	4639      	mov	r1, r7
 800beb2:	4630      	mov	r0, r6
 800beb4:	f7f4 f98e 	bl	80001d4 <__adddf3>
 800beb8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bebc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bec0:	e75d      	b.n	800bd7e <__kernel_rem_pio2+0x10e>
 800bec2:	d107      	bne.n	800bed4 <__kernel_rem_pio2+0x264>
 800bec4:	f108 33ff 	add.w	r3, r8, #4294967295
 800bec8:	aa0c      	add	r2, sp, #48	@ 0x30
 800beca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bece:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800bed2:	e79e      	b.n	800be12 <__kernel_rem_pio2+0x1a2>
 800bed4:	4b2f      	ldr	r3, [pc, #188]	@ (800bf94 <__kernel_rem_pio2+0x324>)
 800bed6:	2200      	movs	r2, #0
 800bed8:	f7f4 fdb8 	bl	8000a4c <__aeabi_dcmpge>
 800bedc:	2800      	cmp	r0, #0
 800bede:	d143      	bne.n	800bf68 <__kernel_rem_pio2+0x2f8>
 800bee0:	4681      	mov	r9, r0
 800bee2:	2200      	movs	r2, #0
 800bee4:	2300      	movs	r3, #0
 800bee6:	4630      	mov	r0, r6
 800bee8:	4639      	mov	r1, r7
 800beea:	f7f4 fd91 	bl	8000a10 <__aeabi_dcmpeq>
 800beee:	2800      	cmp	r0, #0
 800bef0:	f000 80bf 	beq.w	800c072 <__kernel_rem_pio2+0x402>
 800bef4:	f108 33ff 	add.w	r3, r8, #4294967295
 800bef8:	2200      	movs	r2, #0
 800befa:	9900      	ldr	r1, [sp, #0]
 800befc:	428b      	cmp	r3, r1
 800befe:	da6e      	bge.n	800bfde <__kernel_rem_pio2+0x36e>
 800bf00:	2a00      	cmp	r2, #0
 800bf02:	f000 8089 	beq.w	800c018 <__kernel_rem_pio2+0x3a8>
 800bf06:	f108 38ff 	add.w	r8, r8, #4294967295
 800bf0a:	ab0c      	add	r3, sp, #48	@ 0x30
 800bf0c:	f1ab 0b18 	sub.w	fp, fp, #24
 800bf10:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d0f6      	beq.n	800bf06 <__kernel_rem_pio2+0x296>
 800bf18:	4658      	mov	r0, fp
 800bf1a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800bf78 <__kernel_rem_pio2+0x308>
 800bf1e:	f000 f9ff 	bl	800c320 <scalbn>
 800bf22:	f108 0301 	add.w	r3, r8, #1
 800bf26:	00da      	lsls	r2, r3, #3
 800bf28:	9205      	str	r2, [sp, #20]
 800bf2a:	ec55 4b10 	vmov	r4, r5, d0
 800bf2e:	aa70      	add	r2, sp, #448	@ 0x1c0
 800bf30:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800bf8c <__kernel_rem_pio2+0x31c>
 800bf34:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800bf38:	4646      	mov	r6, r8
 800bf3a:	f04f 0a00 	mov.w	sl, #0
 800bf3e:	2e00      	cmp	r6, #0
 800bf40:	f280 80cf 	bge.w	800c0e2 <__kernel_rem_pio2+0x472>
 800bf44:	4644      	mov	r4, r8
 800bf46:	2c00      	cmp	r4, #0
 800bf48:	f2c0 80fd 	blt.w	800c146 <__kernel_rem_pio2+0x4d6>
 800bf4c:	4b12      	ldr	r3, [pc, #72]	@ (800bf98 <__kernel_rem_pio2+0x328>)
 800bf4e:	461f      	mov	r7, r3
 800bf50:	ab70      	add	r3, sp, #448	@ 0x1c0
 800bf52:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bf56:	9306      	str	r3, [sp, #24]
 800bf58:	f04f 0a00 	mov.w	sl, #0
 800bf5c:	f04f 0b00 	mov.w	fp, #0
 800bf60:	2600      	movs	r6, #0
 800bf62:	eba8 0504 	sub.w	r5, r8, r4
 800bf66:	e0e2      	b.n	800c12e <__kernel_rem_pio2+0x4be>
 800bf68:	f04f 0902 	mov.w	r9, #2
 800bf6c:	e754      	b.n	800be18 <__kernel_rem_pio2+0x1a8>
 800bf6e:	bf00      	nop
	...
 800bf7c:	3ff00000 	.word	0x3ff00000
 800bf80:	0800c7c0 	.word	0x0800c7c0
 800bf84:	40200000 	.word	0x40200000
 800bf88:	3ff00000 	.word	0x3ff00000
 800bf8c:	3e700000 	.word	0x3e700000
 800bf90:	41700000 	.word	0x41700000
 800bf94:	3fe00000 	.word	0x3fe00000
 800bf98:	0800c780 	.word	0x0800c780
 800bf9c:	f854 3b04 	ldr.w	r3, [r4], #4
 800bfa0:	b945      	cbnz	r5, 800bfb4 <__kernel_rem_pio2+0x344>
 800bfa2:	b123      	cbz	r3, 800bfae <__kernel_rem_pio2+0x33e>
 800bfa4:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800bfa8:	f844 3c04 	str.w	r3, [r4, #-4]
 800bfac:	2301      	movs	r3, #1
 800bfae:	3201      	adds	r2, #1
 800bfb0:	461d      	mov	r5, r3
 800bfb2:	e738      	b.n	800be26 <__kernel_rem_pio2+0x1b6>
 800bfb4:	1acb      	subs	r3, r1, r3
 800bfb6:	e7f7      	b.n	800bfa8 <__kernel_rem_pio2+0x338>
 800bfb8:	f108 32ff 	add.w	r2, r8, #4294967295
 800bfbc:	ab0c      	add	r3, sp, #48	@ 0x30
 800bfbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfc2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800bfc6:	a90c      	add	r1, sp, #48	@ 0x30
 800bfc8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800bfcc:	e739      	b.n	800be42 <__kernel_rem_pio2+0x1d2>
 800bfce:	f108 32ff 	add.w	r2, r8, #4294967295
 800bfd2:	ab0c      	add	r3, sp, #48	@ 0x30
 800bfd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfd8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800bfdc:	e7f3      	b.n	800bfc6 <__kernel_rem_pio2+0x356>
 800bfde:	a90c      	add	r1, sp, #48	@ 0x30
 800bfe0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800bfe4:	3b01      	subs	r3, #1
 800bfe6:	430a      	orrs	r2, r1
 800bfe8:	e787      	b.n	800befa <__kernel_rem_pio2+0x28a>
 800bfea:	3401      	adds	r4, #1
 800bfec:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800bff0:	2a00      	cmp	r2, #0
 800bff2:	d0fa      	beq.n	800bfea <__kernel_rem_pio2+0x37a>
 800bff4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bff6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bffa:	eb0d 0503 	add.w	r5, sp, r3
 800bffe:	9b06      	ldr	r3, [sp, #24]
 800c000:	aa20      	add	r2, sp, #128	@ 0x80
 800c002:	4443      	add	r3, r8
 800c004:	f108 0701 	add.w	r7, r8, #1
 800c008:	3d98      	subs	r5, #152	@ 0x98
 800c00a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800c00e:	4444      	add	r4, r8
 800c010:	42bc      	cmp	r4, r7
 800c012:	da04      	bge.n	800c01e <__kernel_rem_pio2+0x3ae>
 800c014:	46a0      	mov	r8, r4
 800c016:	e6a2      	b.n	800bd5e <__kernel_rem_pio2+0xee>
 800c018:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c01a:	2401      	movs	r4, #1
 800c01c:	e7e6      	b.n	800bfec <__kernel_rem_pio2+0x37c>
 800c01e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c020:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800c024:	f7f4 fa22 	bl	800046c <__aeabi_i2d>
 800c028:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 800c2f0 <__kernel_rem_pio2+0x680>
 800c02c:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c030:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c034:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c038:	46b2      	mov	sl, r6
 800c03a:	f04f 0800 	mov.w	r8, #0
 800c03e:	9b05      	ldr	r3, [sp, #20]
 800c040:	4598      	cmp	r8, r3
 800c042:	dd05      	ble.n	800c050 <__kernel_rem_pio2+0x3e0>
 800c044:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c048:	3701      	adds	r7, #1
 800c04a:	eca5 7b02 	vstmia	r5!, {d7}
 800c04e:	e7df      	b.n	800c010 <__kernel_rem_pio2+0x3a0>
 800c050:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800c054:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c058:	f7f4 fa72 	bl	8000540 <__aeabi_dmul>
 800c05c:	4602      	mov	r2, r0
 800c05e:	460b      	mov	r3, r1
 800c060:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c064:	f7f4 f8b6 	bl	80001d4 <__adddf3>
 800c068:	f108 0801 	add.w	r8, r8, #1
 800c06c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c070:	e7e5      	b.n	800c03e <__kernel_rem_pio2+0x3ce>
 800c072:	f1cb 0000 	rsb	r0, fp, #0
 800c076:	ec47 6b10 	vmov	d0, r6, r7
 800c07a:	f000 f951 	bl	800c320 <scalbn>
 800c07e:	ec55 4b10 	vmov	r4, r5, d0
 800c082:	4b9d      	ldr	r3, [pc, #628]	@ (800c2f8 <__kernel_rem_pio2+0x688>)
 800c084:	2200      	movs	r2, #0
 800c086:	4620      	mov	r0, r4
 800c088:	4629      	mov	r1, r5
 800c08a:	f7f4 fcdf 	bl	8000a4c <__aeabi_dcmpge>
 800c08e:	b300      	cbz	r0, 800c0d2 <__kernel_rem_pio2+0x462>
 800c090:	4b9a      	ldr	r3, [pc, #616]	@ (800c2fc <__kernel_rem_pio2+0x68c>)
 800c092:	2200      	movs	r2, #0
 800c094:	4620      	mov	r0, r4
 800c096:	4629      	mov	r1, r5
 800c098:	f7f4 fa52 	bl	8000540 <__aeabi_dmul>
 800c09c:	f7f4 fcea 	bl	8000a74 <__aeabi_d2iz>
 800c0a0:	4606      	mov	r6, r0
 800c0a2:	f7f4 f9e3 	bl	800046c <__aeabi_i2d>
 800c0a6:	4b94      	ldr	r3, [pc, #592]	@ (800c2f8 <__kernel_rem_pio2+0x688>)
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	f7f4 fa49 	bl	8000540 <__aeabi_dmul>
 800c0ae:	460b      	mov	r3, r1
 800c0b0:	4602      	mov	r2, r0
 800c0b2:	4629      	mov	r1, r5
 800c0b4:	4620      	mov	r0, r4
 800c0b6:	f7f4 f88b 	bl	80001d0 <__aeabi_dsub>
 800c0ba:	f7f4 fcdb 	bl	8000a74 <__aeabi_d2iz>
 800c0be:	ab0c      	add	r3, sp, #48	@ 0x30
 800c0c0:	f10b 0b18 	add.w	fp, fp, #24
 800c0c4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800c0c8:	f108 0801 	add.w	r8, r8, #1
 800c0cc:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800c0d0:	e722      	b.n	800bf18 <__kernel_rem_pio2+0x2a8>
 800c0d2:	4620      	mov	r0, r4
 800c0d4:	4629      	mov	r1, r5
 800c0d6:	f7f4 fccd 	bl	8000a74 <__aeabi_d2iz>
 800c0da:	ab0c      	add	r3, sp, #48	@ 0x30
 800c0dc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800c0e0:	e71a      	b.n	800bf18 <__kernel_rem_pio2+0x2a8>
 800c0e2:	ab0c      	add	r3, sp, #48	@ 0x30
 800c0e4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c0e8:	f7f4 f9c0 	bl	800046c <__aeabi_i2d>
 800c0ec:	4622      	mov	r2, r4
 800c0ee:	462b      	mov	r3, r5
 800c0f0:	f7f4 fa26 	bl	8000540 <__aeabi_dmul>
 800c0f4:	4652      	mov	r2, sl
 800c0f6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800c0fa:	465b      	mov	r3, fp
 800c0fc:	4620      	mov	r0, r4
 800c0fe:	4629      	mov	r1, r5
 800c100:	f7f4 fa1e 	bl	8000540 <__aeabi_dmul>
 800c104:	3e01      	subs	r6, #1
 800c106:	4604      	mov	r4, r0
 800c108:	460d      	mov	r5, r1
 800c10a:	e718      	b.n	800bf3e <__kernel_rem_pio2+0x2ce>
 800c10c:	9906      	ldr	r1, [sp, #24]
 800c10e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800c112:	9106      	str	r1, [sp, #24]
 800c114:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800c118:	f7f4 fa12 	bl	8000540 <__aeabi_dmul>
 800c11c:	4602      	mov	r2, r0
 800c11e:	460b      	mov	r3, r1
 800c120:	4650      	mov	r0, sl
 800c122:	4659      	mov	r1, fp
 800c124:	f7f4 f856 	bl	80001d4 <__adddf3>
 800c128:	3601      	adds	r6, #1
 800c12a:	4682      	mov	sl, r0
 800c12c:	468b      	mov	fp, r1
 800c12e:	9b00      	ldr	r3, [sp, #0]
 800c130:	429e      	cmp	r6, r3
 800c132:	dc01      	bgt.n	800c138 <__kernel_rem_pio2+0x4c8>
 800c134:	42b5      	cmp	r5, r6
 800c136:	dae9      	bge.n	800c10c <__kernel_rem_pio2+0x49c>
 800c138:	ab48      	add	r3, sp, #288	@ 0x120
 800c13a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c13e:	e9c5 ab00 	strd	sl, fp, [r5]
 800c142:	3c01      	subs	r4, #1
 800c144:	e6ff      	b.n	800bf46 <__kernel_rem_pio2+0x2d6>
 800c146:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800c148:	2b02      	cmp	r3, #2
 800c14a:	dc0b      	bgt.n	800c164 <__kernel_rem_pio2+0x4f4>
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	dc39      	bgt.n	800c1c4 <__kernel_rem_pio2+0x554>
 800c150:	d05d      	beq.n	800c20e <__kernel_rem_pio2+0x59e>
 800c152:	9b02      	ldr	r3, [sp, #8]
 800c154:	f003 0007 	and.w	r0, r3, #7
 800c158:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800c15c:	ecbd 8b02 	vpop	{d8}
 800c160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c164:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800c166:	2b03      	cmp	r3, #3
 800c168:	d1f3      	bne.n	800c152 <__kernel_rem_pio2+0x4e2>
 800c16a:	9b05      	ldr	r3, [sp, #20]
 800c16c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c170:	eb0d 0403 	add.w	r4, sp, r3
 800c174:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800c178:	4625      	mov	r5, r4
 800c17a:	46c2      	mov	sl, r8
 800c17c:	f1ba 0f00 	cmp.w	sl, #0
 800c180:	f1a5 0508 	sub.w	r5, r5, #8
 800c184:	dc6b      	bgt.n	800c25e <__kernel_rem_pio2+0x5ee>
 800c186:	4645      	mov	r5, r8
 800c188:	2d01      	cmp	r5, #1
 800c18a:	f1a4 0408 	sub.w	r4, r4, #8
 800c18e:	f300 8087 	bgt.w	800c2a0 <__kernel_rem_pio2+0x630>
 800c192:	9c05      	ldr	r4, [sp, #20]
 800c194:	ab48      	add	r3, sp, #288	@ 0x120
 800c196:	441c      	add	r4, r3
 800c198:	2000      	movs	r0, #0
 800c19a:	2100      	movs	r1, #0
 800c19c:	f1b8 0f01 	cmp.w	r8, #1
 800c1a0:	f300 809c 	bgt.w	800c2dc <__kernel_rem_pio2+0x66c>
 800c1a4:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800c1a8:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800c1ac:	f1b9 0f00 	cmp.w	r9, #0
 800c1b0:	f040 80a6 	bne.w	800c300 <__kernel_rem_pio2+0x690>
 800c1b4:	9b04      	ldr	r3, [sp, #16]
 800c1b6:	e9c3 7800 	strd	r7, r8, [r3]
 800c1ba:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800c1be:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c1c2:	e7c6      	b.n	800c152 <__kernel_rem_pio2+0x4e2>
 800c1c4:	9d05      	ldr	r5, [sp, #20]
 800c1c6:	ab48      	add	r3, sp, #288	@ 0x120
 800c1c8:	441d      	add	r5, r3
 800c1ca:	4644      	mov	r4, r8
 800c1cc:	2000      	movs	r0, #0
 800c1ce:	2100      	movs	r1, #0
 800c1d0:	2c00      	cmp	r4, #0
 800c1d2:	da35      	bge.n	800c240 <__kernel_rem_pio2+0x5d0>
 800c1d4:	f1b9 0f00 	cmp.w	r9, #0
 800c1d8:	d038      	beq.n	800c24c <__kernel_rem_pio2+0x5dc>
 800c1da:	4602      	mov	r2, r0
 800c1dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c1e0:	9c04      	ldr	r4, [sp, #16]
 800c1e2:	e9c4 2300 	strd	r2, r3, [r4]
 800c1e6:	4602      	mov	r2, r0
 800c1e8:	460b      	mov	r3, r1
 800c1ea:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800c1ee:	f7f3 ffef 	bl	80001d0 <__aeabi_dsub>
 800c1f2:	ad4a      	add	r5, sp, #296	@ 0x128
 800c1f4:	2401      	movs	r4, #1
 800c1f6:	45a0      	cmp	r8, r4
 800c1f8:	da2b      	bge.n	800c252 <__kernel_rem_pio2+0x5e2>
 800c1fa:	f1b9 0f00 	cmp.w	r9, #0
 800c1fe:	d002      	beq.n	800c206 <__kernel_rem_pio2+0x596>
 800c200:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c204:	4619      	mov	r1, r3
 800c206:	9b04      	ldr	r3, [sp, #16]
 800c208:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c20c:	e7a1      	b.n	800c152 <__kernel_rem_pio2+0x4e2>
 800c20e:	9c05      	ldr	r4, [sp, #20]
 800c210:	ab48      	add	r3, sp, #288	@ 0x120
 800c212:	441c      	add	r4, r3
 800c214:	2000      	movs	r0, #0
 800c216:	2100      	movs	r1, #0
 800c218:	f1b8 0f00 	cmp.w	r8, #0
 800c21c:	da09      	bge.n	800c232 <__kernel_rem_pio2+0x5c2>
 800c21e:	f1b9 0f00 	cmp.w	r9, #0
 800c222:	d002      	beq.n	800c22a <__kernel_rem_pio2+0x5ba>
 800c224:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c228:	4619      	mov	r1, r3
 800c22a:	9b04      	ldr	r3, [sp, #16]
 800c22c:	e9c3 0100 	strd	r0, r1, [r3]
 800c230:	e78f      	b.n	800c152 <__kernel_rem_pio2+0x4e2>
 800c232:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c236:	f7f3 ffcd 	bl	80001d4 <__adddf3>
 800c23a:	f108 38ff 	add.w	r8, r8, #4294967295
 800c23e:	e7eb      	b.n	800c218 <__kernel_rem_pio2+0x5a8>
 800c240:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c244:	f7f3 ffc6 	bl	80001d4 <__adddf3>
 800c248:	3c01      	subs	r4, #1
 800c24a:	e7c1      	b.n	800c1d0 <__kernel_rem_pio2+0x560>
 800c24c:	4602      	mov	r2, r0
 800c24e:	460b      	mov	r3, r1
 800c250:	e7c6      	b.n	800c1e0 <__kernel_rem_pio2+0x570>
 800c252:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800c256:	f7f3 ffbd 	bl	80001d4 <__adddf3>
 800c25a:	3401      	adds	r4, #1
 800c25c:	e7cb      	b.n	800c1f6 <__kernel_rem_pio2+0x586>
 800c25e:	ed95 7b00 	vldr	d7, [r5]
 800c262:	ed8d 7b00 	vstr	d7, [sp]
 800c266:	ed95 7b02 	vldr	d7, [r5, #8]
 800c26a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c26e:	ec53 2b17 	vmov	r2, r3, d7
 800c272:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c276:	f7f3 ffad 	bl	80001d4 <__adddf3>
 800c27a:	4602      	mov	r2, r0
 800c27c:	460b      	mov	r3, r1
 800c27e:	4606      	mov	r6, r0
 800c280:	460f      	mov	r7, r1
 800c282:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c286:	f7f3 ffa3 	bl	80001d0 <__aeabi_dsub>
 800c28a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c28e:	f7f3 ffa1 	bl	80001d4 <__adddf3>
 800c292:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c296:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800c29a:	e9c5 6700 	strd	r6, r7, [r5]
 800c29e:	e76d      	b.n	800c17c <__kernel_rem_pio2+0x50c>
 800c2a0:	ed94 7b00 	vldr	d7, [r4]
 800c2a4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800c2a8:	ec51 0b17 	vmov	r0, r1, d7
 800c2ac:	4652      	mov	r2, sl
 800c2ae:	465b      	mov	r3, fp
 800c2b0:	ed8d 7b00 	vstr	d7, [sp]
 800c2b4:	f7f3 ff8e 	bl	80001d4 <__adddf3>
 800c2b8:	4602      	mov	r2, r0
 800c2ba:	460b      	mov	r3, r1
 800c2bc:	4606      	mov	r6, r0
 800c2be:	460f      	mov	r7, r1
 800c2c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c2c4:	f7f3 ff84 	bl	80001d0 <__aeabi_dsub>
 800c2c8:	4652      	mov	r2, sl
 800c2ca:	465b      	mov	r3, fp
 800c2cc:	f7f3 ff82 	bl	80001d4 <__adddf3>
 800c2d0:	3d01      	subs	r5, #1
 800c2d2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c2d6:	e9c4 6700 	strd	r6, r7, [r4]
 800c2da:	e755      	b.n	800c188 <__kernel_rem_pio2+0x518>
 800c2dc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c2e0:	f7f3 ff78 	bl	80001d4 <__adddf3>
 800c2e4:	f108 38ff 	add.w	r8, r8, #4294967295
 800c2e8:	e758      	b.n	800c19c <__kernel_rem_pio2+0x52c>
 800c2ea:	bf00      	nop
 800c2ec:	f3af 8000 	nop.w
	...
 800c2f8:	41700000 	.word	0x41700000
 800c2fc:	3e700000 	.word	0x3e700000
 800c300:	9b04      	ldr	r3, [sp, #16]
 800c302:	9a04      	ldr	r2, [sp, #16]
 800c304:	601f      	str	r7, [r3, #0]
 800c306:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800c30a:	605c      	str	r4, [r3, #4]
 800c30c:	609d      	str	r5, [r3, #8]
 800c30e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c312:	60d3      	str	r3, [r2, #12]
 800c314:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c318:	6110      	str	r0, [r2, #16]
 800c31a:	6153      	str	r3, [r2, #20]
 800c31c:	e719      	b.n	800c152 <__kernel_rem_pio2+0x4e2>
 800c31e:	bf00      	nop

0800c320 <scalbn>:
 800c320:	b570      	push	{r4, r5, r6, lr}
 800c322:	ec55 4b10 	vmov	r4, r5, d0
 800c326:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800c32a:	4606      	mov	r6, r0
 800c32c:	462b      	mov	r3, r5
 800c32e:	b991      	cbnz	r1, 800c356 <scalbn+0x36>
 800c330:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800c334:	4323      	orrs	r3, r4
 800c336:	d03d      	beq.n	800c3b4 <scalbn+0x94>
 800c338:	4b35      	ldr	r3, [pc, #212]	@ (800c410 <scalbn+0xf0>)
 800c33a:	4620      	mov	r0, r4
 800c33c:	4629      	mov	r1, r5
 800c33e:	2200      	movs	r2, #0
 800c340:	f7f4 f8fe 	bl	8000540 <__aeabi_dmul>
 800c344:	4b33      	ldr	r3, [pc, #204]	@ (800c414 <scalbn+0xf4>)
 800c346:	429e      	cmp	r6, r3
 800c348:	4604      	mov	r4, r0
 800c34a:	460d      	mov	r5, r1
 800c34c:	da0f      	bge.n	800c36e <scalbn+0x4e>
 800c34e:	a328      	add	r3, pc, #160	@ (adr r3, 800c3f0 <scalbn+0xd0>)
 800c350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c354:	e01e      	b.n	800c394 <scalbn+0x74>
 800c356:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800c35a:	4291      	cmp	r1, r2
 800c35c:	d10b      	bne.n	800c376 <scalbn+0x56>
 800c35e:	4622      	mov	r2, r4
 800c360:	4620      	mov	r0, r4
 800c362:	4629      	mov	r1, r5
 800c364:	f7f3 ff36 	bl	80001d4 <__adddf3>
 800c368:	4604      	mov	r4, r0
 800c36a:	460d      	mov	r5, r1
 800c36c:	e022      	b.n	800c3b4 <scalbn+0x94>
 800c36e:	460b      	mov	r3, r1
 800c370:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800c374:	3936      	subs	r1, #54	@ 0x36
 800c376:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800c37a:	4296      	cmp	r6, r2
 800c37c:	dd0d      	ble.n	800c39a <scalbn+0x7a>
 800c37e:	2d00      	cmp	r5, #0
 800c380:	a11d      	add	r1, pc, #116	@ (adr r1, 800c3f8 <scalbn+0xd8>)
 800c382:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c386:	da02      	bge.n	800c38e <scalbn+0x6e>
 800c388:	a11d      	add	r1, pc, #116	@ (adr r1, 800c400 <scalbn+0xe0>)
 800c38a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c38e:	a31a      	add	r3, pc, #104	@ (adr r3, 800c3f8 <scalbn+0xd8>)
 800c390:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c394:	f7f4 f8d4 	bl	8000540 <__aeabi_dmul>
 800c398:	e7e6      	b.n	800c368 <scalbn+0x48>
 800c39a:	1872      	adds	r2, r6, r1
 800c39c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800c3a0:	428a      	cmp	r2, r1
 800c3a2:	dcec      	bgt.n	800c37e <scalbn+0x5e>
 800c3a4:	2a00      	cmp	r2, #0
 800c3a6:	dd08      	ble.n	800c3ba <scalbn+0x9a>
 800c3a8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c3ac:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800c3b0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c3b4:	ec45 4b10 	vmov	d0, r4, r5
 800c3b8:	bd70      	pop	{r4, r5, r6, pc}
 800c3ba:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800c3be:	da08      	bge.n	800c3d2 <scalbn+0xb2>
 800c3c0:	2d00      	cmp	r5, #0
 800c3c2:	a10b      	add	r1, pc, #44	@ (adr r1, 800c3f0 <scalbn+0xd0>)
 800c3c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3c8:	dac1      	bge.n	800c34e <scalbn+0x2e>
 800c3ca:	a10f      	add	r1, pc, #60	@ (adr r1, 800c408 <scalbn+0xe8>)
 800c3cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3d0:	e7bd      	b.n	800c34e <scalbn+0x2e>
 800c3d2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c3d6:	3236      	adds	r2, #54	@ 0x36
 800c3d8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800c3dc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c3e0:	4620      	mov	r0, r4
 800c3e2:	4b0d      	ldr	r3, [pc, #52]	@ (800c418 <scalbn+0xf8>)
 800c3e4:	4629      	mov	r1, r5
 800c3e6:	2200      	movs	r2, #0
 800c3e8:	e7d4      	b.n	800c394 <scalbn+0x74>
 800c3ea:	bf00      	nop
 800c3ec:	f3af 8000 	nop.w
 800c3f0:	c2f8f359 	.word	0xc2f8f359
 800c3f4:	01a56e1f 	.word	0x01a56e1f
 800c3f8:	8800759c 	.word	0x8800759c
 800c3fc:	7e37e43c 	.word	0x7e37e43c
 800c400:	8800759c 	.word	0x8800759c
 800c404:	fe37e43c 	.word	0xfe37e43c
 800c408:	c2f8f359 	.word	0xc2f8f359
 800c40c:	81a56e1f 	.word	0x81a56e1f
 800c410:	43500000 	.word	0x43500000
 800c414:	ffff3cb0 	.word	0xffff3cb0
 800c418:	3c900000 	.word	0x3c900000
 800c41c:	00000000 	.word	0x00000000

0800c420 <floor>:
 800c420:	ec51 0b10 	vmov	r0, r1, d0
 800c424:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c42c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800c430:	2e13      	cmp	r6, #19
 800c432:	460c      	mov	r4, r1
 800c434:	4605      	mov	r5, r0
 800c436:	4680      	mov	r8, r0
 800c438:	dc34      	bgt.n	800c4a4 <floor+0x84>
 800c43a:	2e00      	cmp	r6, #0
 800c43c:	da17      	bge.n	800c46e <floor+0x4e>
 800c43e:	a332      	add	r3, pc, #200	@ (adr r3, 800c508 <floor+0xe8>)
 800c440:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c444:	f7f3 fec6 	bl	80001d4 <__adddf3>
 800c448:	2200      	movs	r2, #0
 800c44a:	2300      	movs	r3, #0
 800c44c:	f7f4 fb08 	bl	8000a60 <__aeabi_dcmpgt>
 800c450:	b150      	cbz	r0, 800c468 <floor+0x48>
 800c452:	2c00      	cmp	r4, #0
 800c454:	da55      	bge.n	800c502 <floor+0xe2>
 800c456:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800c45a:	432c      	orrs	r4, r5
 800c45c:	2500      	movs	r5, #0
 800c45e:	42ac      	cmp	r4, r5
 800c460:	4c2b      	ldr	r4, [pc, #172]	@ (800c510 <floor+0xf0>)
 800c462:	bf08      	it	eq
 800c464:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800c468:	4621      	mov	r1, r4
 800c46a:	4628      	mov	r0, r5
 800c46c:	e023      	b.n	800c4b6 <floor+0x96>
 800c46e:	4f29      	ldr	r7, [pc, #164]	@ (800c514 <floor+0xf4>)
 800c470:	4137      	asrs	r7, r6
 800c472:	ea01 0307 	and.w	r3, r1, r7
 800c476:	4303      	orrs	r3, r0
 800c478:	d01d      	beq.n	800c4b6 <floor+0x96>
 800c47a:	a323      	add	r3, pc, #140	@ (adr r3, 800c508 <floor+0xe8>)
 800c47c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c480:	f7f3 fea8 	bl	80001d4 <__adddf3>
 800c484:	2200      	movs	r2, #0
 800c486:	2300      	movs	r3, #0
 800c488:	f7f4 faea 	bl	8000a60 <__aeabi_dcmpgt>
 800c48c:	2800      	cmp	r0, #0
 800c48e:	d0eb      	beq.n	800c468 <floor+0x48>
 800c490:	2c00      	cmp	r4, #0
 800c492:	bfbe      	ittt	lt
 800c494:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800c498:	4133      	asrlt	r3, r6
 800c49a:	18e4      	addlt	r4, r4, r3
 800c49c:	ea24 0407 	bic.w	r4, r4, r7
 800c4a0:	2500      	movs	r5, #0
 800c4a2:	e7e1      	b.n	800c468 <floor+0x48>
 800c4a4:	2e33      	cmp	r6, #51	@ 0x33
 800c4a6:	dd0a      	ble.n	800c4be <floor+0x9e>
 800c4a8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800c4ac:	d103      	bne.n	800c4b6 <floor+0x96>
 800c4ae:	4602      	mov	r2, r0
 800c4b0:	460b      	mov	r3, r1
 800c4b2:	f7f3 fe8f 	bl	80001d4 <__adddf3>
 800c4b6:	ec41 0b10 	vmov	d0, r0, r1
 800c4ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4be:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800c4c2:	f04f 37ff 	mov.w	r7, #4294967295
 800c4c6:	40df      	lsrs	r7, r3
 800c4c8:	4207      	tst	r7, r0
 800c4ca:	d0f4      	beq.n	800c4b6 <floor+0x96>
 800c4cc:	a30e      	add	r3, pc, #56	@ (adr r3, 800c508 <floor+0xe8>)
 800c4ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4d2:	f7f3 fe7f 	bl	80001d4 <__adddf3>
 800c4d6:	2200      	movs	r2, #0
 800c4d8:	2300      	movs	r3, #0
 800c4da:	f7f4 fac1 	bl	8000a60 <__aeabi_dcmpgt>
 800c4de:	2800      	cmp	r0, #0
 800c4e0:	d0c2      	beq.n	800c468 <floor+0x48>
 800c4e2:	2c00      	cmp	r4, #0
 800c4e4:	da0a      	bge.n	800c4fc <floor+0xdc>
 800c4e6:	2e14      	cmp	r6, #20
 800c4e8:	d101      	bne.n	800c4ee <floor+0xce>
 800c4ea:	3401      	adds	r4, #1
 800c4ec:	e006      	b.n	800c4fc <floor+0xdc>
 800c4ee:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800c4f2:	2301      	movs	r3, #1
 800c4f4:	40b3      	lsls	r3, r6
 800c4f6:	441d      	add	r5, r3
 800c4f8:	4545      	cmp	r5, r8
 800c4fa:	d3f6      	bcc.n	800c4ea <floor+0xca>
 800c4fc:	ea25 0507 	bic.w	r5, r5, r7
 800c500:	e7b2      	b.n	800c468 <floor+0x48>
 800c502:	2500      	movs	r5, #0
 800c504:	462c      	mov	r4, r5
 800c506:	e7af      	b.n	800c468 <floor+0x48>
 800c508:	8800759c 	.word	0x8800759c
 800c50c:	7e37e43c 	.word	0x7e37e43c
 800c510:	bff00000 	.word	0xbff00000
 800c514:	000fffff 	.word	0x000fffff

0800c518 <_init>:
 800c518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c51a:	bf00      	nop
 800c51c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c51e:	bc08      	pop	{r3}
 800c520:	469e      	mov	lr, r3
 800c522:	4770      	bx	lr

0800c524 <_fini>:
 800c524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c526:	bf00      	nop
 800c528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c52a:	bc08      	pop	{r3}
 800c52c:	469e      	mov	lr, r3
 800c52e:	4770      	bx	lr
