// Seed: 2830960700
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  output wire id_29;
  input wire id_28;
  inout wire id_27;
  inout wire id_26;
  inout wire id_25;
  inout wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  supply1 id_30 = 1'b0;
  supply0 id_31 = 1;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    output wire id_2,
    input wor id_3,
    input tri0 id_4,
    input tri id_5,
    input tri0 id_6,
    input wand id_7,
    input tri1 id_8,
    output uwire id_9,
    input supply1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    output wor id_13,
    input supply0 id_14,
    input wire id_15,
    input supply0 id_16,
    output wand id_17
    , id_46,
    input uwire id_18,
    output wand id_19,
    output supply0 id_20,
    input wire id_21,
    output tri1 id_22,
    output wand id_23,
    output supply1 id_24,
    input wire id_25,
    input tri1 id_26,
    input supply0 id_27,
    input tri id_28,
    output wand id_29,
    input wire id_30,
    output supply0 id_31,
    input wor id_32,
    input supply0 id_33,
    input uwire id_34,
    output tri0 id_35,
    input wire id_36,
    output uwire id_37,
    output tri0 id_38,
    output uwire id_39,
    output supply0 id_40,
    inout tri id_41,
    output tri id_42,
    input wor id_43,
    input wand id_44
);
  xor (
      id_31,
      id_16,
      id_26,
      id_33,
      id_27,
      id_12,
      id_11,
      id_8,
      id_10,
      id_28,
      id_46,
      id_18,
      id_4,
      id_25,
      id_21,
      id_44,
      id_41,
      id_6,
      id_3,
      id_34,
      id_32,
      id_43
  );
  assign id_0 = 1;
  module_0(
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46,
      id_46
  );
endmodule
