verilog xil_defaultlib --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../Lab2_AXI_Implementation.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Lab2_AXI_Implementation.gen/sources_1/bd/design_1/ipshared/f42d/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/b48b/hdl/AUP_advanced_SoC_withBtn_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/b48b/hdl/AUP_advanced_SoC_withBtn_v1_0.v" \
"../../../bd/design_1/ip/design_1_AUP_advanced_SoC_wit_0_0/sim/design_1_AUP_advanced_SoC_wit_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
