$date
  Tue Jan 25 22:44:46 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module mux_test_bench $end
$var reg 4 ! in_vector[3:0] $end
$var reg 2 " s[1:0] $end
$var reg 1 # z $end
$scope module dut $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & c $end
$var reg 1 ' d $end
$var reg 2 ( s[1:0] $end
$var reg 1 ) z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0001 !
b11 "
1#
0$
0%
0&
1'
b11 (
1)
#15000000
b00 "
0#
b00 (
0)
#30000000
b1000 !
1#
1$
0'
1)
#45000000
b0010 !
b10 "
0$
1&
b10 (
#60000000
b1000 !
b01 "
0#
1$
0&
b01 (
0)
#75000000
b1100 !
1#
1%
1)
#90000000
