<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_2D7E1C75-4836-4B45-ABAD-708EF3B1B931"><title>USB2.0 Back Panel or External Topology</title><body><section id="SECTION_F275990C-5022-465A-B337-1C529FBEC8BC"><fig id="FIG_usb2_0_back_panel_or_external_topology_diagram_1"><title>USB2.0 Back Panel or External Topology Diagram</title><image href="FIG_usb2.0 back panel or external topology diagram_1.png" scalefit="yes" id="IMG_usb2_0_back_panel_or_external_topology_diagram_1_png" /></fig><table id="TABLE_F275990C-5022-465A-B337-1C529FBEC8BC_1"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>3</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_A3C0D6A4-E43D-44BD-A806-61D1DD9B6F8F"><title>Mainstream, Rx,Tx</title><table id="TABLE_A3C0D6A4-E43D-44BD-A806-61D1DD9B6F8F_1"><title>USB2.0 Back Panel or External Topology Mainstream, Rx,Tx Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>15.2</p></entry></row><row><entry><p>M1+M2</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p /></entry></row><row><entry><p>M3</p></entry><entry><p>MS</p></entry><entry><p>3.8</p></entry></row><row><entry><p>M4</p></entry><entry><p>MS</p></entry><entry><p>3.8</p></entry></row><row><entry><p>M5</p></entry><entry><p>MS</p></entry><entry><p>12.7</p></entry></row></tbody></tgroup></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 304.8</p></section></body></topic>