-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GCM_AE_HW_1x22_H_operand_gen_2x is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    X1_operand : IN STD_LOGIC_VECTOR (127 downto 0);
    X2_operand : IN STD_LOGIC_VECTOR (127 downto 0);
    H2_operand_V_read : IN STD_LOGIC_VECTOR (127 downto 0);
    H1_operand_V_read : IN STD_LOGIC_VECTOR (127 downto 0);
    H_matrix_1 : IN STD_LOGIC_VECTOR (127 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (127 downto 0) );
end;


architecture behav of GCM_AE_HW_1x22_H_operand_gen_2x is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal grp_GHASH_H_operand_gen_fu_40_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_GHASH_H_operand_gen_fu_40_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call4 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call4 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call4 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call4 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call4 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call4 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call4 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp16 : BOOLEAN;
    signal grp_GHASH_H_operand_gen_fu_50_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_GHASH_H_operand_gen_fu_50_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call5 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call5 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call5 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call5 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call5 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call5 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call5 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp17 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal X1_operand_int_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal X2_operand_int_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal H2_operand_V_read_int_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal H1_operand_V_read_int_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal H_matrix_1_int_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component GCM_AE_HW_1x22_GHASH_H_operand_gen IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        X : IN STD_LOGIC_VECTOR (127 downto 0);
        H_operand_V_read : IN STD_LOGIC_VECTOR (127 downto 0);
        H_matrix_1 : IN STD_LOGIC_VECTOR (127 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (127 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_GHASH_H_operand_gen_fu_40 : component GCM_AE_HW_1x22_GHASH_H_operand_gen
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        X => X1_operand_int_reg,
        H_operand_V_read => H2_operand_V_read_int_reg,
        H_matrix_1 => H_matrix_1_int_reg,
        ap_return => grp_GHASH_H_operand_gen_fu_40_ap_return,
        ap_ce => grp_GHASH_H_operand_gen_fu_40_ap_ce);

    grp_GHASH_H_operand_gen_fu_50 : component GCM_AE_HW_1x22_GHASH_H_operand_gen
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        X => X2_operand_int_reg,
        H_operand_V_read => H1_operand_V_read_int_reg,
        H_matrix_1 => H_matrix_1_int_reg,
        ap_return => grp_GHASH_H_operand_gen_fu_50_ap_return,
        ap_ce => grp_GHASH_H_operand_gen_fu_50_ap_ce);





    H1_operand_V_read_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            H1_operand_V_read_int_reg <= H1_operand_V_read;
        end if;
    end process;

    H2_operand_V_read_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            H2_operand_V_read_int_reg <= H2_operand_V_read;
        end if;
    end process;

    H_matrix_1_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            H_matrix_1_int_reg <= H_matrix_1;
        end if;
    end process;

    X1_operand_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            X1_operand_int_reg <= X1_operand;
        end if;
    end process;

    X2_operand_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            X2_operand_int_reg <= X2_operand;
        end if;
    end process;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return_0 <= grp_GHASH_H_operand_gen_fu_40_ap_return;
    ap_return_1 <= grp_GHASH_H_operand_gen_fu_50_ap_return;

    grp_GHASH_H_operand_gen_fu_40_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001_ignoreCallOp16)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp16)) then 
            grp_GHASH_H_operand_gen_fu_40_ap_ce <= ap_const_logic_1;
        else 
            grp_GHASH_H_operand_gen_fu_40_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_GHASH_H_operand_gen_fu_50_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001_ignoreCallOp17)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp17)) then 
            grp_GHASH_H_operand_gen_fu_50_ap_ce <= ap_const_logic_1;
        else 
            grp_GHASH_H_operand_gen_fu_50_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

end behav;
