

================================================================
== Vivado HLS Report for 'yuv_filter_yuv2rgb'
================================================================
* Date:           Fri May 08 13:11:22 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        yuv_filter.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.72|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40007|  2457607|  40007|  2457607|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |  40004|  2457604|         6|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      5|      0|    280|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     82|
|Register         |        -|      -|    329|     28|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      5|    329|    390|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      6|   ~0  |      2|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_248_p2                |     *    |      1|  0|   0|          16|          16|
    |tmp_19_fu_358_p2               |     *    |      1|  0|   0|           9|           9|
    |tmp_20_fu_376_p2               |     *    |      1|  0|   0|           8|           9|
    |tmp_23_fu_533_p2               |     *    |      1|  0|   0|           8|           8|
    |tmp_24_fu_418_p2               |     *    |      1|  0|   0|           8|           9|
    |indvar_flatten_next_fu_259_p2  |     +    |      0|  0|  32|          32|           1|
    |p_addr1_fu_329_p2              |     +    |      0|  0|  13|          27|          27|
    |p_addr_fu_323_p2               |     +    |      0|  0|  13|          27|          27|
    |tmp_26_fu_455_p2               |     +    |      0|  0|  18|          18|          18|
    |tmp_27_fu_465_p2               |     +    |      0|  0|  19|          19|          19|
    |x_s_fu_278_p2                  |     +    |      0|  0|  16|          16|           1|
    |y_2_fu_292_p2                  |     +    |      0|  0|  16|          16|           1|
    |B_fu_587_p3                    |  Select  |      0|  0|   8|           1|           8|
    |R_fu_523_p3                    |  Select  |      0|  0|   8|           1|           8|
    |out_channels_ch2_d0            |  Select  |      0|  0|   8|           1|           8|
    |p_phitmp2_fu_599_p3            |  Select  |      0|  0|   2|           1|           2|
    |p_phitmp3_fu_576_p3            |  Select  |      0|  0|   2|           1|           2|
    |p_phitmp_fu_510_p3             |  Select  |      0|  0|   2|           1|           2|
    |x_mid2_fu_284_p3               |  Select  |      0|  0|  16|           1|          16|
    |y_mid2_fu_270_p3               |  Select  |      0|  0|  16|           1|           1|
    |exitcond_flatten_fu_254_p2     |   icmp   |      0|  0|  40|          32|          32|
    |exitcond_fu_265_p2             |   icmp   |      0|  0|  20|          16|          16|
    |icmp1_fu_594_p2                |   icmp   |      0|  0|   2|           2|           1|
    |icmp2_fu_481_p2                |   icmp   |      0|  0|   3|           3|           1|
    |icmp_fu_505_p2                 |   icmp   |      0|  0|   2|           2|           1|
    |ap_sig_bdd_125                 |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_90                  |    or    |      0|  0|   1|           1|           1|
    |tmp_3_fu_518_p2                |    or    |      0|  0|   1|           1|           1|
    |tmp_6_fu_607_p2                |    or    |      0|  0|   1|           1|           1|
    |tmp_9_fu_583_p2                |    or    |      0|  0|   1|           1|           1|
    |D_fu_344_p2                    |    xor   |      0|  0|   9|           8|           9|
    |E_fu_349_p2                    |    xor   |      0|  0|   9|           8|           9|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      5|  0| 280|         288|         266|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          5|    1|          5|
    |ap_reg_ppiten_pp0_it5   |   1|          2|    1|          2|
    |indvar_flatten_reg_208  |  32|          2|   32|         64|
    |x_phi_fu_223_p4         |  16|          2|   16|         32|
    |x_reg_219               |  16|          2|   16|         32|
    |y_reg_230               |  16|          2|   16|         32|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  82|         15|   82|        167|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |B_reg_766                       |   8|   0|    8|          0|
    |D_reg_690                       |   8|   0|    8|          0|
    |E_reg_697                       |   8|   0|    8|          0|
    |R_reg_746                       |   8|   0|    8|          0|
    |U_reg_675                       |   8|   0|    8|          0|
    |V_reg_680                       |   8|   0|    8|          0|
    |Y_reg_670                       |   8|   0|    8|          0|
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5           |   1|   0|    1|          0|
    |ap_reg_ppstg_D_reg_690_pp0_it3  |   8|   0|    8|          0|
    |bound_reg_639                   |  32|   0|   32|          0|
    |exitcond_flatten_reg_644        |   1|   0|    1|          0|
    |height_reg_632                  |  16|   0|   16|          0|
    |icmp2_reg_730                   |   1|   0|    1|          0|
    |indvar_flatten_reg_208          |  32|   0|   32|          0|
    |p_addr1_reg_685                 |  27|   0|   27|          0|
    |phitmp2_reg_761                 |   8|   0|    8|          0|
    |phitmp3_reg_741                 |   8|   0|    8|          0|
    |phitmp_reg_720                  |   8|   0|    8|          0|
    |tmp1_reg_725                    |  17|   0|   18|          1|
    |tmp_11_reg_736                  |   1|   0|    1|          0|
    |tmp_1_reg_710                   |   2|   0|    2|          0|
    |tmp_21_reg_703                  |  17|   0|   18|          1|
    |tmp_2_reg_715                   |   1|   0|    1|          0|
    |tmp_4_reg_751                   |   2|   0|    2|          0|
    |tmp_5_reg_756                   |   1|   0|    1|          0|
    |width_reg_626                   |  16|   0|   16|          0|
    |x_mid2_reg_658                  |  16|   0|   16|          0|
    |x_reg_219                       |  16|   0|   16|          0|
    |y_mid2_reg_653                  |  16|   0|   16|          0|
    |y_reg_230                       |  16|   0|   16|          0|
    |exitcond_flatten_reg_644        |   0|   1|    1|          0|
    |p_addr1_reg_685                 |   0|  27|   27|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 329|  28|  359|          2|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_done                    | out |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|in_channels_ch1_dout       |  in |    8|   ap_fifo  |   in_channels_ch1  |    pointer   |
|in_channels_ch1_empty_n    |  in |    1|   ap_fifo  |   in_channels_ch1  |    pointer   |
|in_channels_ch1_read       | out |    1|   ap_fifo  |   in_channels_ch1  |    pointer   |
|in_channels_ch2_dout       |  in |    8|   ap_fifo  |   in_channels_ch2  |    pointer   |
|in_channels_ch2_empty_n    |  in |    1|   ap_fifo  |   in_channels_ch2  |    pointer   |
|in_channels_ch2_read       | out |    1|   ap_fifo  |   in_channels_ch2  |    pointer   |
|in_channels_ch3_dout       |  in |    8|   ap_fifo  |   in_channels_ch3  |    pointer   |
|in_channels_ch3_empty_n    |  in |    1|   ap_fifo  |   in_channels_ch3  |    pointer   |
|in_channels_ch3_read       | out |    1|   ap_fifo  |   in_channels_ch3  |    pointer   |
|in_width_dout              |  in |   16|   ap_fifo  |      in_width      |    pointer   |
|in_width_empty_n           |  in |    1|   ap_fifo  |      in_width      |    pointer   |
|in_width_read              | out |    1|   ap_fifo  |      in_width      |    pointer   |
|in_height_dout             |  in |   16|   ap_fifo  |      in_height     |    pointer   |
|in_height_empty_n          |  in |    1|   ap_fifo  |      in_height     |    pointer   |
|in_height_read             | out |    1|   ap_fifo  |      in_height     |    pointer   |
|out_channels_ch1_address0  | out |   22|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory |  out_channels_ch3  |     array    |
|out_width                  | out |   16|   ap_vld   |      out_width     |    pointer   |
|out_width_ap_vld           | out |    1|   ap_vld   |      out_width     |    pointer   |
|out_height                 | out |   16|   ap_vld   |     out_height     |    pointer   |
|out_height_ap_vld          | out |    1|   ap_vld   |     out_height     |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

