# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
# Date created = 22:08:26  April 23, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		datapath_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C5T144C8
set_global_assignment -name TOP_LEVEL_ENTITY datapath
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:08:26  APRIL 23, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "9.0 SP1"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name MISC_FILE "E:/2018-2019-2/计算机组成原理/dataway/datapath.dpf"
set_location_assignment PIN_21 -to clk
set_location_assignment PIN_59 -to k[7]
set_location_assignment PIN_58 -to k[6]
set_location_assignment PIN_57 -to k[5]
set_location_assignment PIN_55 -to k[4]
set_location_assignment PIN_53 -to k[3]
set_location_assignment PIN_52 -to k[2]
set_location_assignment PIN_51 -to k[1]
set_location_assignment PIN_48 -to k[0]
set_location_assignment PIN_32 -to reset
set_location_assignment PIN_132 -to y[0]
set_location_assignment PIN_129 -to y[1]
set_location_assignment PIN_126 -to y[2]
set_location_assignment PIN_125 -to y[3]
set_location_assignment PIN_122 -to y[4]
set_location_assignment PIN_121 -to y[5]
set_location_assignment PIN_120 -to y[6]
set_location_assignment PIN_119 -to y[7]
set_location_assignment PIN_133 -to seg[7]
set_location_assignment PIN_134 -to seg[6]
set_location_assignment PIN_135 -to seg[5]
set_location_assignment PIN_136 -to seg[4]
set_location_assignment PIN_137 -to seg[3]
set_location_assignment PIN_139 -to seg[2]
set_location_assignment PIN_141 -to seg[1]
set_location_assignment PIN_142 -to seg[0]
set_global_assignment -name VHDL_FILE datapath.vhd
set_global_assignment -name VHDL_FILE display.vhd
set_global_assignment -name VHDL_FILE exp_r_alu.vhd
set_global_assignment -name VHDL_FILE fsm.vhd
set_global_assignment -name VHDL_FILE sw_pc_ar.vhd