{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1389858781994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1389858781997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 15 23:53:01 2014 " "Processing started: Wed Jan 15 23:53:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1389858781997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1389858781997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_clock -c FPGA_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_clock -c FPGA_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1389858781998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1389858782599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano " "Found entity 1: DE0_Nano" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389858782730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389858782730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter " "Found entity 1: bcd_counter" {  } { { "bcd_counter.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/bcd_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389858782732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389858782732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_by_50M.v 1 1 " "Found 1 design units, including 1 entities, in source file divide_by_50M.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide_by_50M " "Found entity 1: divide_by_50M" {  } { { "divide_by_50M.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/divide_by_50M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389858782747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389858782747 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "count_seconds.v(25) " "Verilog HDL Module Instantiation warning at count_seconds.v(25): ignored dangling comma in List of Port Connections" {  } { { "count_seconds.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/count_seconds.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1389858782770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_seconds.v 1 1 " "Found 1 design units, including 1 entities, in source file count_seconds.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_seconds " "Found entity 1: count_seconds" {  } { { "count_seconds.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/count_seconds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389858782771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389858782771 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "count_minutes.v(27) " "Verilog HDL Module Instantiation warning at count_minutes.v(27): ignored dangling comma in List of Port Connections" {  } { { "count_minutes.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/count_minutes.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1389858782797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_minutes.v 1 1 " "Found 1 design units, including 1 entities, in source file count_minutes.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_minutes " "Found entity 1: count_minutes" {  } { { "count_minutes.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/count_minutes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389858782798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389858782798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toggle.v 1 1 " "Found 1 design units, including 1 entities, in source file toggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 toggle " "Found entity 1: toggle" {  } { { "toggle.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/toggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389858782800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389858782800 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "count_hours.v(44) " "Verilog HDL Module Instantiation warning at count_hours.v(44): ignored dangling comma in List of Port Connections" {  } { { "count_hours.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/count_hours.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1389858782827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_hours.v 1 1 " "Found 1 design units, including 1 entities, in source file count_hours.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_hours " "Found entity 1: count_hours" {  } { { "count_hours.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/count_hours.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389858782828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389858782828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_display.v 3 3 " "Found 3 design units, including 3 entities, in source file clock_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_display " "Found entity 1: clock_display" {  } { { "clock_display.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/clock_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389858782854 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_mux " "Found entity 2: clock_mux" {  } { { "clock_display.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/clock_display.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389858782854 ""} { "Info" "ISGN_ENTITY_NAME" "3 bcd_to_seven_seg " "Found entity 3: bcd_to_seven_seg" {  } { { "clock_display.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/clock_display.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389858782854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389858782854 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_display.v(62) " "Verilog HDL Instantiation warning at clock_display.v(62): instance has no name" {  } { { "clock_display.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/clock_display.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1389858782856 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano " "Elaborating entity \"DE0_Nano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1389858782985 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DE0_Nano.v(182) " "Verilog HDL assignment warning at DE0_Nano.v(182): truncated value with size 32 to match size of target (13)" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1389858782988 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[5..1\] DE0_Nano.v(80) " "Output port \"LED\[5..1\]\" at DE0_Nano.v(80) has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1389858782991 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE0_Nano.v(89) " "Output port \"DRAM_ADDR\" at DE0_Nano.v(89) has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1389858782991 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE0_Nano.v(90) " "Output port \"DRAM_BA\" at DE0_Nano.v(90) has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1389858782991 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM DE0_Nano.v(96) " "Output port \"DRAM_DQM\" at DE0_Nano.v(96) has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1389858782991 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE0_Nano.v(91) " "Output port \"DRAM_CAS_N\" at DE0_Nano.v(91) has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1389858782991 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE0_Nano.v(92) " "Output port \"DRAM_CKE\" at DE0_Nano.v(92) has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1389858782991 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE0_Nano.v(93) " "Output port \"DRAM_CLK\" at DE0_Nano.v(93) has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1389858782991 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE0_Nano.v(94) " "Output port \"DRAM_CS_N\" at DE0_Nano.v(94) has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1389858782992 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE0_Nano.v(97) " "Output port \"DRAM_RAS_N\" at DE0_Nano.v(97) has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1389858782992 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE0_Nano.v(98) " "Output port \"DRAM_WE_N\" at DE0_Nano.v(98) has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1389858782992 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N DE0_Nano.v(107) " "Output port \"G_SENSOR_CS_N\" at DE0_Nano.v(107) has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1389858782992 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE0_Nano.v(109) " "Output port \"I2C_SCLK\" at DE0_Nano.v(109) has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1389858782992 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N DE0_Nano.v(113) " "Output port \"ADC_CS_N\" at DE0_Nano.v(113) has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1389858782992 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR DE0_Nano.v(114) " "Output port \"ADC_SADDR\" at DE0_Nano.v(114) has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1389858782992 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE0_Nano.v(115) " "Output port \"ADC_SCLK\" at DE0_Nano.v(115) has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1389858782992 "|DE0_Nano"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_50M divide_by_50M:u1 " "Elaborating entity \"divide_by_50M\" for hierarchy \"divide_by_50M:u1\"" {  } { { "DE0_Nano.v" "u1" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389858783020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_seconds count_seconds:u2 " "Elaborating entity \"count_seconds\" for hierarchy \"count_seconds:u2\"" {  } { { "DE0_Nano.v" "u2" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389858783024 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 count_seconds.v(28) " "Verilog HDL assignment warning at count_seconds.v(28): truncated value with size 32 to match size of target (1)" {  } { { "count_seconds.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/count_seconds.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1389858783025 "|DE0_Nano|count_seconds:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counter count_seconds:u2\|bcd_counter:u1 " "Elaborating entity \"bcd_counter\" for hierarchy \"count_seconds:u2\|bcd_counter:u1\"" {  } { { "count_seconds.v" "u1" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/count_seconds.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389858783026 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_counter.v(31) " "Verilog HDL assignment warning at bcd_counter.v(31): truncated value with size 32 to match size of target (4)" {  } { { "bcd_counter.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/bcd_counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1389858783026 "|DE0_Nano|count_seconds:u2|bcd_counter:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_minutes count_minutes:u3 " "Elaborating entity \"count_minutes\" for hierarchy \"count_minutes:u3\"" {  } { { "DE0_Nano.v" "u3" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389858783029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_hours count_hours:u5 " "Elaborating entity \"count_hours\" for hierarchy \"count_hours:u5\"" {  } { { "DE0_Nano.v" "u5" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389858783031 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count_out count_hours.v(48) " "Verilog HDL Always Construct warning at count_hours.v(48): inferring latch(es) for variable \"count_out\", which holds its previous value in one or more paths through the always construct" {  } { { "count_hours.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/count_hours.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1389858783032 "|DE0_Nano|count_hours:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_out count_hours.v(48) " "Inferred latch for \"count_out\" at count_hours.v(48)" {  } { { "count_hours.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/count_hours.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1389858783032 "|DE0_Nano|count_hours:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_display clock_display:u6 " "Elaborating entity \"clock_display\" for hierarchy \"clock_display:u6\"" {  } { { "DE0_Nano.v" "u6" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389858783034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_display.v(33) " "Verilog HDL assignment warning at clock_display.v(33): truncated value with size 32 to match size of target (4)" {  } { { "clock_display.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/clock_display.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1389858783035 "|DE0_Nano|clock_display:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_mux clock_display:u6\|clock_mux:u1 " "Elaborating entity \"clock_mux\" for hierarchy \"clock_display:u6\|clock_mux:u1\"" {  } { { "clock_display.v" "u1" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/clock_display.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389858783035 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in0 clock_display.v(88) " "Verilog HDL Always Construct warning at clock_display.v(88): variable \"in0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_display.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/clock_display.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1389858783036 "|DE0_Nano|clock_display:u6|clock_mux:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in1 clock_display.v(89) " "Verilog HDL Always Construct warning at clock_display.v(89): variable \"in1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_display.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/clock_display.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1389858783036 "|DE0_Nano|clock_display:u6|clock_mux:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in2 clock_display.v(90) " "Verilog HDL Always Construct warning at clock_display.v(90): variable \"in2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_display.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/clock_display.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1389858783036 "|DE0_Nano|clock_display:u6|clock_mux:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in3 clock_display.v(91) " "Verilog HDL Always Construct warning at clock_display.v(91): variable \"in3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_display.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/clock_display.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1389858783036 "|DE0_Nano|clock_display:u6|clock_mux:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in4 clock_display.v(92) " "Verilog HDL Always Construct warning at clock_display.v(92): variable \"in4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_display.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/clock_display.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1389858783036 "|DE0_Nano|clock_display:u6|clock_mux:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in5 clock_display.v(93) " "Verilog HDL Always Construct warning at clock_display.v(93): variable \"in5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_display.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/clock_display.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1389858783037 "|DE0_Nano|clock_display:u6|clock_mux:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_seven_seg clock_display:u6\|bcd_to_seven_seg:comb_39 " "Elaborating entity \"bcd_to_seven_seg\" for hierarchy \"clock_display:u6\|bcd_to_seven_seg:comb_39\"" {  } { { "clock_display.v" "comb_39" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/clock_display.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389858783037 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1389858783936 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[8\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1389858783961 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1389858783961 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[10\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1389858783961 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1389858783961 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[12\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1389858783961 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[13\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1389858783961 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1389858783961 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1389858783961 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[16\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1389858783961 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1389858783961 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[18\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1389858783961 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[19\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1389858783961 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[21\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1389858783961 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1389858783961 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 110 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "Bidir \"GPIO_2\[0\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "Bidir \"GPIO_2\[1\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "Bidir \"GPIO_2\[2\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "Bidir \"GPIO_2\[3\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "Bidir \"GPIO_2\[4\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "Bidir \"GPIO_2\[5\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "Bidir \"GPIO_2\[6\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "Bidir \"GPIO_2\[7\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "Bidir \"GPIO_2\[8\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "Bidir \"GPIO_2\[9\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "Bidir \"GPIO_2\[10\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "Bidir \"GPIO_2\[11\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "Bidir \"GPIO_2\[12\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1389858783962 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1389858783962 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858784052 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858784052 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858784052 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858784052 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858784052 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[13\]~synth " "Node \"GPIO_0\[13\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858784052 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858784052 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858784052 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[16\]~synth " "Node \"GPIO_0\[16\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858784052 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858784052 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[18\]~synth " "Node \"GPIO_0\[18\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858784052 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[19\]~synth " "Node \"GPIO_0\[19\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858784052 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[21\]~synth " "Node \"GPIO_0\[21\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858784052 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1389858784052 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389858784054 "|DE0_Nano|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1389858784054 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1389858784312 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1389858784951 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858784951 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858785110 "|DE0_Nano|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858785110 "|DE0_Nano|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858785110 "|DE0_Nano|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858785110 "|DE0_Nano|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858785110 "|DE0_Nano|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858785110 "|DE0_Nano|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858785110 "|DE0_Nano|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858785110 "|DE0_Nano|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858785110 "|DE0_Nano|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858785110 "|DE0_Nano|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858785110 "|DE0_Nano|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389858785110 "|DE0_Nano|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1389858785110 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "295 " "Implemented 295 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1389858785111 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1389858785111 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1389858785111 ""} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1389858785111 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1389858785111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 192 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 192 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "708 " "Peak virtual memory: 708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1389858785172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 15 23:53:05 2014 " "Processing ended: Wed Jan 15 23:53:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1389858785172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1389858785172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1389858785172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1389858785172 ""}
