--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Papilio_One_250K.twx Papilio_One_250K.ncd -o
Papilio_One_250K.twr Papilio_One_250K.pcf

Design file:              Papilio_One_250K.ncd
Physical constraint file: Papilio_One_250K.pcf
Device,package,speed:     xc3s250e,vq100,-4 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ext_pins_in<0>
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
WING_AH0      |    3.430(R)|   -1.691(R)|XLXN_408<147>     |   0.000|
WING_AH1      |    5.446(R)|   -3.301(R)|XLXN_408<147>     |   0.000|
WING_AH2      |    3.766(R)|   -1.952(R)|XLXN_408<147>     |   0.000|
WING_AH3      |    3.938(R)|   -2.088(R)|XLXN_408<147>     |   0.000|
WING_AH4      |    5.092(R)|   -3.016(R)|XLXN_408<147>     |   0.000|
WING_AH5      |    3.171(R)|   -1.479(R)|XLXN_408<147>     |   0.000|
WING_AH6      |    3.762(R)|   -1.950(R)|XLXN_408<147>     |   0.000|
WING_AH7      |    3.529(R)|   -1.769(R)|XLXN_408<147>     |   0.000|
WING_AL0      |    3.741(R)|   -1.612(R)|XLXN_408<147>     |   0.000|
WING_AL1      |    3.987(R)|   -1.806(R)|XLXN_408<147>     |   0.000|
WING_AL2      |    4.618(R)|   -2.315(R)|XLXN_408<147>     |   0.000|
WING_AL3      |    3.587(R)|   -1.485(R)|XLXN_408<147>     |   0.000|
WING_AL4      |    4.444(R)|   -2.170(R)|XLXN_408<147>     |   0.000|
WING_AL5      |    3.853(R)|   -1.693(R)|XLXN_408<147>     |   0.000|
WING_AL6      |    4.558(R)|   -2.259(R)|XLXN_408<147>     |   0.000|
WING_AL7      |    3.419(R)|   -1.355(R)|XLXN_408<147>     |   0.000|
WING_BH0      |    2.826(R)|   -1.201(R)|XLXN_408<147>     |   0.000|
WING_BH1      |    3.453(R)|   -1.703(R)|XLXN_408<147>     |   0.000|
WING_BH2      |    3.541(R)|   -1.779(R)|XLXN_408<147>     |   0.000|
WING_BH3      |    3.744(R)|   -1.941(R)|XLXN_408<147>     |   0.000|
WING_BH4      |    3.451(R)|   -1.702(R)|XLXN_408<147>     |   0.000|
WING_BH5      |    3.465(R)|   -1.718(R)|XLXN_408<147>     |   0.000|
WING_BH6      |    3.414(R)|   -1.676(R)|XLXN_408<147>     |   0.000|
WING_BH7      |    3.449(R)|   -1.705(R)|XLXN_408<147>     |   0.000|
WING_BL0      |    3.550(R)|   -1.782(R)|XLXN_408<147>     |   0.000|
WING_BL1      |    3.775(R)|   -1.958(R)|XLXN_408<147>     |   0.000|
WING_BL2      |    3.440(R)|   -1.690(R)|XLXN_408<147>     |   0.000|
WING_BL3      |    5.658(R)|   -3.466(R)|XLXN_408<147>     |   0.000|
WING_BL4      |    5.171(R)|   -3.077(R)|XLXN_408<147>     |   0.000|
WING_BL5      |    5.435(R)|   -3.288(R)|XLXN_408<147>     |   0.000|
WING_BL6      |    3.868(R)|   -2.032(R)|XLXN_408<147>     |   0.000|
WING_BL7      |    6.001(R)|   -3.743(R)|XLXN_408<147>     |   0.000|
WING_CH0      |    3.425(R)|   -1.682(R)|XLXN_408<147>     |   0.000|
WING_CH1      |    3.440(R)|   -1.697(R)|XLXN_408<147>     |   0.000|
WING_CH2      |    3.108(R)|   -1.431(R)|XLXN_408<147>     |   0.000|
WING_CH3      |    5.354(R)|   -3.230(R)|XLXN_408<147>     |   0.000|
WING_CH4      |    3.469(R)|   -1.721(R)|XLXN_408<147>     |   0.000|
WING_CH5      |    3.705(R)|   -1.903(R)|XLXN_408<147>     |   0.000|
WING_CH6      |    4.527(R)|   -2.565(R)|XLXN_408<147>     |   0.000|
WING_CH7      |    3.427(R)|   -1.688(R)|XLXN_408<147>     |   0.000|
WING_CL0      |    3.740(R)|   -1.936(R)|XLXN_408<147>     |   0.000|
WING_CL1      |    3.764(R)|   -1.956(R)|XLXN_408<147>     |   0.000|
WING_CL2      |    3.930(R)|   -2.084(R)|XLXN_408<147>     |   0.000|
WING_CL3      |    3.142(R)|   -1.458(R)|XLXN_408<147>     |   0.000|
WING_CL4      |    3.707(R)|   -1.910(R)|XLXN_408<147>     |   0.000|
WING_CL5      |    3.752(R)|   -1.946(R)|XLXN_408<147>     |   0.000|
WING_CL6      |    3.082(R)|   -1.406(R)|XLXN_408<147>     |   0.000|
WING_CL7      |    3.096(R)|   -1.417(R)|XLXN_408<147>     |   0.000|
ext_pins_in<1>|    3.228(R)|   -1.196(R)|XLXN_408<147>     |   0.000|
ext_pins_in<2>|    3.520(R)|   -1.431(R)|XLXN_408<147>     |   0.000|
--------------+------------+------------+------------------+--------+

Clock ext_pins_in<0> to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
WING_AH0       |    5.924(R)|XLXN_408<147>     |   0.000|
WING_AH1       |    5.780(R)|XLXN_408<147>     |   0.000|
WING_AH2       |    5.631(R)|XLXN_408<147>     |   0.000|
WING_AH3       |    6.406(R)|XLXN_408<147>     |   0.000|
WING_AH4       |    5.806(R)|XLXN_408<147>     |   0.000|
WING_AH5       |    6.172(R)|XLXN_408<147>     |   0.000|
WING_AH6       |    5.676(R)|XLXN_408<147>     |   0.000|
WING_AH7       |    6.078(R)|XLXN_408<147>     |   0.000|
WING_BH0       |    5.962(R)|XLXN_408<147>     |   0.000|
WING_BH1       |    6.473(R)|XLXN_408<147>     |   0.000|
WING_BH2       |    5.562(R)|XLXN_408<147>     |   0.000|
WING_BH3       |    5.801(R)|XLXN_408<147>     |   0.000|
WING_BH4       |    5.540(R)|XLXN_408<147>     |   0.000|
WING_BH5       |    5.191(R)|XLXN_408<147>     |   0.000|
WING_BH6       |    6.579(R)|XLXN_408<147>     |   0.000|
WING_BH7       |    6.022(R)|XLXN_408<147>     |   0.000|
WING_BL0       |    5.469(R)|XLXN_408<147>     |   0.000|
WING_BL1       |    5.519(R)|XLXN_408<147>     |   0.000|
WING_BL2       |    6.156(R)|XLXN_408<147>     |   0.000|
WING_BL3       |    5.771(R)|XLXN_408<147>     |   0.000|
WING_BL4       |    5.827(R)|XLXN_408<147>     |   0.000|
WING_BL5       |    5.964(R)|XLXN_408<147>     |   0.000|
WING_BL6       |    5.442(R)|XLXN_408<147>     |   0.000|
WING_BL7       |    6.511(R)|XLXN_408<147>     |   0.000|
WING_CH0       |    6.629(R)|XLXN_408<147>     |   0.000|
WING_CH1       |    6.325(R)|XLXN_408<147>     |   0.000|
WING_CH2       |    6.633(R)|XLXN_408<147>     |   0.000|
WING_CH3       |    5.855(R)|XLXN_408<147>     |   0.000|
WING_CH4       |    5.762(R)|XLXN_408<147>     |   0.000|
WING_CH5       |    5.474(R)|XLXN_408<147>     |   0.000|
WING_CH6       |    6.917(R)|XLXN_408<147>     |   0.000|
WING_CH7       |    5.743(R)|XLXN_408<147>     |   0.000|
WING_CL0       |    5.565(R)|XLXN_408<147>     |   0.000|
WING_CL1       |    5.626(R)|XLXN_408<147>     |   0.000|
WING_CL2       |    5.768(R)|XLXN_408<147>     |   0.000|
WING_CL3       |    6.340(R)|XLXN_408<147>     |   0.000|
WING_CL4       |    6.816(R)|XLXN_408<147>     |   0.000|
WING_CL5       |    6.772(R)|XLXN_408<147>     |   0.000|
WING_CL6       |    6.199(R)|XLXN_408<147>     |   0.000|
WING_CL7       |    5.657(R)|XLXN_408<147>     |   0.000|
ext_pins_out<0>|    5.542(R)|XLXN_408<147>     |   0.000|
ext_pins_out<1>|    5.572(R)|XLXN_408<147>     |   0.000|
ext_pins_out<2>|    6.180(R)|XLXN_408<147>     |   0.000|
ext_pins_out<3>|    5.703(R)|XLXN_408<147>     |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock ext_pins_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ext_pins_in<0> |    9.983|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Apr 12 20:31:03 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 147 MB



