// Seed: 1224721834
module module_0 (
    input uwire id_0,
    input wor   id_1
);
  id_3(
      .id_0(1),
      .id_1(id_0 + id_1),
      .sum(id_0),
      .id_2(1'b0),
      .id_3(id_4),
      .id_4(1'b0),
      .id_5(id_4),
      .id_6(id_4),
      .id_7(1 & id_1 << id_4 - 1)
  );
  wire id_5;
endmodule
module module_1 (
    output supply1 id_0
    , id_9,
    input tri0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output tri0 id_5,
    output tri1 id_6,
    output wire id_7
);
  module_0(
      id_3, id_1
  );
  wire id_10;
  wire id_11 = id_9;
  assign id_10 = 1;
  always @(posedge 1) begin
    $display;
  end
endmodule
