// Seed: 203373892
module module_0 (
    input uwire id_0,
    input wor id_1,
    input tri id_2,
    input tri id_3,
    output tri1 id_4,
    output supply0 id_5
);
  assign id_4 = 1;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    output uwire id_2,
    input wire id_3,
    input supply1 id_4,
    input tri id_5,
    input tri1 id_6,
    input wire id_7,
    input tri0 id_8,
    input supply1 id_9,
    output wand id_10,
    input wor id_11,
    input wire id_12
    , id_24,
    input wor id_13,
    input tri id_14,
    input supply0 id_15,
    output tri0 id_16,
    input wor id_17,
    input supply0 id_18,
    output logic id_19,
    input supply0 id_20,
    input supply0 id_21,
    output wor id_22
);
  wire id_25;
  module_0(
      id_20, id_9, id_3, id_8, id_22, id_0
  );
  wire id_26;
  always @(posedge 1) begin
    id_19 <= 'b0;
  end
endmodule
