Analysis & Synthesis Status : Successful - Mon Jun 16 06:38:10 2025
Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition
Revision Name : Test_FSM
Top-level Entity Name : Test_FSM
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 35
    Dedicated logic registers : 13
Total registers : 13
Total pins : 25
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
