

================================================================
== Vitis HLS Report for 'flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1'
================================================================
* Date:           Wed Apr  9 14:21:23 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        flash_attn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.321 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     4099|     4099|  40.990 us|  40.990 us|  4097|  4097|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Read_Q_VITIS_LOOP_25_1  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    104|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|      44|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      44|    167|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln23_1_fu_119_p2       |         +|   0|  0|  14|          13|           1|
    |add_ln23_fu_136_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln25_fu_186_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln28_fu_180_p2         |         +|   0|  0|  12|          12|          12|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_113_p2        |      icmp|   0|  0|  17|          13|          14|
    |icmp_ln25_fu_142_p2        |      icmp|   0|  0|  15|           7|           8|
    |select_ln23_1_fu_156_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln23_fu_148_p3      |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 104|          63|          48|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |Q_tile_in_TDATA_blk_n                 |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |col_fu_58                             |   9|          2|    7|         14|
    |indvar_flatten_fu_66                  |   9|          2|   13|         26|
    |row_fu_62                             |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   43|         86|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln28_reg_240                  |  12|   0|   12|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |col_fu_58                         |   7|   0|    7|          0|
    |indvar_flatten_fu_66              |  13|   0|   13|          0|
    |row_fu_62                         |   7|   0|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  44|   0|   44|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1|  return value|
|Q_tile_in_TVALID  |   in|    1|        axis|                         Q_tile_in_V_data_V|       pointer|
|Q_tile_in_TDATA   |   in|   32|        axis|                         Q_tile_in_V_data_V|       pointer|
|Q_tile_address0   |  out|   12|   ap_memory|                                     Q_tile|         array|
|Q_tile_ce0        |  out|    1|   ap_memory|                                     Q_tile|         array|
|Q_tile_we0        |  out|    1|   ap_memory|                                     Q_tile|         array|
|Q_tile_d0         |  out|   32|   ap_memory|                                     Q_tile|         array|
|Q_tile_in_TREADY  |  out|    1|        axis|                         Q_tile_in_V_last_V|       pointer|
|Q_tile_in_TLAST   |   in|    1|        axis|                         Q_tile_in_V_last_V|       pointer|
|Q_tile_in_TKEEP   |   in|    4|        axis|                         Q_tile_in_V_keep_V|       pointer|
|Q_tile_in_TSTRB   |   in|    4|        axis|                         Q_tile_in_V_strb_V|       pointer|
+------------------+-----+-----+------------+-------------------------------------------+--------------+

