`timescale 1ns / 1ps

module sim(

    );
    
    reg Clear;
	reg Load;
	reg clk;
	reg [31:0] A = 0;
	reg [31:0] B = 0;
	
	wire [31:0] Rez;
	
    pipeline pipe(Clear, Load, clk, A, B, Rez);

	initial begin
		
		Clear = 0;
		Load = 0;
		clk = 0;
		
		#40
		Load = 1;
		A = 32'b00111111000000000000000000000000; // 0.27
		B = 32'b00111111000000000000000000000000; // 0.5
		
		#40
		Load = 1;
		A = 32'b00111111000110011001100110011010; // 0.6
		B = 32'b10111101110011001100110011001101; // -0.1
		
		#40
		A = 32'b10111111011001100110011001100110; // -0.9
		B = 32'b10111101110011001100110011001101; // -0.1
		
		#40
		A = 32'b00111111100110011001100110011010; // 1.2
		B = 32'b00111110100110011001100110011010; // 0.3
	
	    #40
	    A = 32'b00111111100110011001100110011010; // 1.2
		B = 32'b00111111100110011001100110011010; // 1.2
	end
	
	always 
	
		 #20 clk = ~clk;
endmodule
