// Seed: 3910695309
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2
);
  uwire id_4, id_5 = -1'd0;
  wire  id_6;
  assign id_5 = id_4;
  assign id_5 = 1'b0;
  wire id_7;
  assign module_1.id_1 = 0;
  tri1 id_8, id_9, id_10, id_11;
  parameter id_12 = id_8#(
      .id_10(1 == id_10 - 1 - -1),
      .id_7 ("")
  ) - -1;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    output logic id_2,
    input  tri1  id_3
);
  supply0 id_5;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0
  );
  always_comb @(id_5 !== -1'd0 or posedge 1) id_2 <= 1'b0;
endmodule
