#-----------------------------------------------------------
# xsim v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Dec 11 21:39:02 2025
# Process ID: 2050824
# Current directory: /home/yonghun/operand_transformer/sim
# Command line: xsim -mode tcl -source {xsim.dir/tb_snapshot/xsim_script.tcl}
# Log file: /home/yonghun/operand_transformer/sim/xsim.log
# Journal file: /home/yonghun/operand_transformer/sim/xsim.jou
# Running On: comsys-u250, OS: Linux, CPU Frequency: 4600.025 MHz, CPU Physical cores: 10, Host memory: 134941 MB
#-----------------------------------------------------------
source xsim.dir/tb_snapshot/xsim_script.tcl
# xsim {tb_snapshot} -autoloadwcfg -runall
Time resolution is 1 ps
run -all

========================================
Operand Transformer Test (Shift + Overflow)
========================================

Input Pattern:
  Lane 0-3: Normal Shift (1 << k)
  Lane 4:   Overlow 128 << 1 -> Expect 128
  Lane 5:   Overflow 3 << 7  -> Expect 192

Check Results:
  Elem 0 (1 << 0): Exp   1 Got   1 ÿÿ“
  Elem 1 (1 << 0): Exp   1 Got   1 ÿÿ“
  Elem 2 (1 << 1): Exp   2 Got   2 ÿÿ“
  Elem 3 (1 << 1): Exp   2 Got   2 ÿÿ“
  Elem 4 (1 << 2): Exp   4 Got   4 ÿÿ“
  Elem 5 (1 << 2): Exp   4 Got   4 ÿÿ“
  Elem 6 (1 << 3): Exp   8 Got   8 ÿÿ“
  Elem 7 (1 << 3): Exp   8 Got   8 ÿÿ“
  Elem 8 (128 << 1): Exp 128 Got 128 ÿÿ“
  Elem 10 (3 << 7):  Exp 192 Got 192 ÿÿ“

Test Complete!
$finish called at time : 195 ns : File "/home/yonghun/operand_transformer/tb/tb_operand_transformer.sv" Line 132
exit
INFO: [Common 17-206] Exiting xsim at Thu Dec 11 21:39:05 2025...
