
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/priyansh/Downloads/CS683/Tracefiles/Project/429.mcf-22B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000003 cycles: 2515191 heartbeat IPC: 3.97584 cumulative IPC: 3.97584 (Simulation time: 0 hr 0 min 17 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5176070 heartbeat IPC: 3.75816 cumulative IPC: 3.86394 (Simulation time: 0 hr 0 min 35 sec) 

Warmup complete CPU 0 instructions: 25000003 cycles: 6449305 (Simulation time: 0 hr 0 min 44 sec) 

Heartbeat CPU 0 instructions: 30000004 cycles: 16815884 heartbeat IPC: 0.85912 cumulative IPC: 0.482319 (Simulation time: 0 hr 1 min 1 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 37797614 heartbeat IPC: 0.476605 cumulative IPC: 0.478495 (Simulation time: 0 hr 1 min 39 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 69304191 heartbeat IPC: 0.317394 cumulative IPC: 0.397742 (Simulation time: 0 hr 2 min 32 sec) 
Finished CPU 0 instructions: 25000003 cycles: 62854887 cumulative IPC: 0.397742 (Simulation time: 0 hr 2 min 32 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.397742 instructions: 25000003 cycles: 62854887
cpu0_DTLB TOTAL     ACCESS:    5299551  HIT:    5179933  MISS:     119618
cpu0_DTLB LOAD      ACCESS:    2945342  HIT:    2826110  MISS:     119232
cpu0_DTLB RFO       ACCESS:    2354209  HIT:    2353823  MISS:        386
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 118.152 cycles
cpu0_ITLB TOTAL     ACCESS:    1971877  HIT:    1971877  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1971877  HIT:    1971877  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     119618  HIT:      34827  MISS:      84791
cpu0_STLB LOAD      ACCESS:     119232  HIT:      34444  MISS:      84788
cpu0_STLB RFO       ACCESS:        386  HIT:        383  MISS:          3
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 153.985 cycles
cpu0_L1D TOTAL     ACCESS:    9547702  HIT:    8961457  MISS:     586245
cpu0_L1D LOAD      ACCESS:    3143617  HIT:    2559309  MISS:     584308
cpu0_L1D RFO       ACCESS:    6320997  HIT:    6320990  MISS:          7
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      83088  HIT:      81158  MISS:       1930
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 441.006 cycles
cpu0_L2C TOTAL     ACCESS:     953588  HIT:     380783  MISS:     572805
cpu0_L2C LOAD      ACCESS:     584269  HIT:      12648  MISS:     571621
cpu0_L2C RFO       ACCESS:          7  HIT:          4  MISS:          3
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     367382  HIT:     367022  MISS:        360
cpu0_L2C TRANSLATION ACCESS:       1930  HIT:       1109  MISS:        821
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 439.931 cycles
LLC TOTAL     ACCESS:     934159  HIT:     369870  MISS:     564289
LLC LOAD      ACCESS:     571621  HIT:       7823  MISS:     563798
LLC RFO       ACCESS:          3  HIT:          0  MISS:          3
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     361714  HIT:     361562  MISS:        152
LLC TRANSLATION ACCESS:        821  HIT:        485  MISS:        336
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 425.267 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1744  ROW_BUFFER_MISS:     562376
 DBUS AVG_CONGESTED_CYCLE:    3.97568
 WQ ROW_BUFFER_HIT:       2751  ROW_BUFFER_MISS:     359778  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.4448% MPKI: 3.01196 Average ROB Occupancy at Mispredict: 149.98
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 3.01196
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

