// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sobel_sobel,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu250-figd2104-2L-e,HLS_INPUT_CLOCK=2.500000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.750000,HLS_SYN_LAT=76046,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=2636,HLS_SYN_LUT=2212,HLS_VERSION=2020_1}" *)

module sobel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_address0,
        data_ce0,
        data_q0,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_pp0_stage0 = 8'd2;
parameter    ap_ST_fsm_state4 = 8'd4;
parameter    ap_ST_fsm_state5 = 8'd8;
parameter    ap_ST_fsm_state6 = 8'd16;
parameter    ap_ST_fsm_state7 = 8'd32;
parameter    ap_ST_fsm_pp2_stage0 = 8'd64;
parameter    ap_ST_fsm_state45 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] data_address0;
output   data_ce0;
input  [7:0] data_q0;
output  [15:0] out_r_address0;
output   out_r_ce0;
output  [1:0] out_r_we0;
output  [15:0] out_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_ce0;
reg[15:0] out_r_address0;
reg out_r_ce0;
reg[1:0] out_r_we0;
reg[15:0] out_r_d0;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] empty_reg_296;
reg   [8:0] xi_reg_351;
wire   [0:0] exitcond6716_fu_396_p2;
reg   [0:0] exitcond6716_reg_1428;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [9:0] empty_28_fu_402_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [7:0] empty_29_fu_408_p1;
reg   [7:0] empty_29_reg_1437;
wire   [1:0] tmp_5_fu_412_p4;
reg   [1:0] tmp_5_reg_1442;
wire   [4:0] tmp_7_fu_422_p3;
reg   [4:0] tmp_7_reg_1447;
wire   [4:0] empty_30_fu_430_p2;
reg   [4:0] empty_30_reg_1452;
wire   [0:0] empty_31_fu_436_p2;
reg   [0:0] empty_31_reg_1457;
wire   [4:0] empty_34_fu_450_p2;
reg   [4:0] empty_34_reg_1463;
wire   [7:0] window_buf_0_1_0_load_reg_1504;
wire    ap_CS_fsm_state5;
wire   [7:0] window_buf_0_2_0_load_reg_1509;
wire   [7:0] window_buf_1_1_0_load_reg_1514;
wire   [7:0] window_buf_1_2_0_load_reg_1519;
wire   [7:0] window_buf_2_1_0_load_reg_1524;
wire   [7:0] window_buf_2_2_0_load_reg_1529;
wire   [3:0] empty_44_fu_538_p2;
wire   [7:0] next_mul_fu_544_p2;
wire   [0:0] exitcond6615_fu_532_p2;
wire   [3:0] idx_urem_fu_606_p3;
wire   [0:0] icmp_ln41_fu_638_p2;
wire    ap_CS_fsm_state7;
wire   [8:0] add_ln41_fu_644_p2;
reg   [8:0] add_ln41_reg_1604;
wire   [7:0] trunc_ln55_fu_650_p1;
reg   [7:0] trunc_ln55_reg_1609;
wire   [15:0] shl_ln_fu_654_p3;
reg   [15:0] shl_ln_reg_1615;
wire   [0:0] or_ln120_1_fu_684_p2;
reg   [0:0] or_ln120_1_reg_1620;
wire   [0:0] icmp_ln42_fu_699_p2;
reg   [0:0] icmp_ln42_reg_1625;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state8_pp2_stage0_iter0;
wire    ap_block_state9_pp2_stage0_iter1;
wire    ap_block_state10_pp2_stage0_iter2;
wire    ap_block_state11_pp2_stage0_iter3;
wire    ap_block_state12_pp2_stage0_iter4;
wire    ap_block_state13_pp2_stage0_iter5;
wire    ap_block_state14_pp2_stage0_iter6;
wire    ap_block_state15_pp2_stage0_iter7;
wire    ap_block_state16_pp2_stage0_iter8;
wire    ap_block_state17_pp2_stage0_iter9;
wire    ap_block_state18_pp2_stage0_iter10;
wire    ap_block_state19_pp2_stage0_iter11;
wire    ap_block_state20_pp2_stage0_iter12;
wire    ap_block_state21_pp2_stage0_iter13;
wire    ap_block_state22_pp2_stage0_iter14;
wire    ap_block_state23_pp2_stage0_iter15;
wire    ap_block_state24_pp2_stage0_iter16;
wire    ap_block_state25_pp2_stage0_iter17;
wire    ap_block_state26_pp2_stage0_iter18;
wire    ap_block_state27_pp2_stage0_iter19;
wire    ap_block_state28_pp2_stage0_iter20;
wire    ap_block_state29_pp2_stage0_iter21;
wire    ap_block_state30_pp2_stage0_iter22;
wire    ap_block_state31_pp2_stage0_iter23;
wire    ap_block_state32_pp2_stage0_iter24;
wire    ap_block_state33_pp2_stage0_iter25;
wire    ap_block_state34_pp2_stage0_iter26;
wire    ap_block_state35_pp2_stage0_iter27;
wire    ap_block_state36_pp2_stage0_iter28;
wire    ap_block_state37_pp2_stage0_iter29;
wire    ap_block_state38_pp2_stage0_iter30;
wire    ap_block_state39_pp2_stage0_iter31;
wire    ap_block_state40_pp2_stage0_iter32;
wire    ap_block_state41_pp2_stage0_iter33;
wire    ap_block_state42_pp2_stage0_iter34;
wire    ap_block_state43_pp2_stage0_iter35;
wire    ap_block_state44_pp2_stage0_iter36;
wire    ap_block_pp2_stage0_11001;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter1_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter2_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter3_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter4_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter5_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter6_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter7_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter8_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter9_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter10_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter11_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter12_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter13_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter14_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter15_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter16_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter17_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter18_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter19_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter20_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter21_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter22_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter23_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter24_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter25_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter26_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter27_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter28_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter29_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter30_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter31_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter32_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter33_reg;
reg   [0:0] icmp_ln42_reg_1625_pp2_iter34_reg;
wire   [8:0] add_ln42_fu_705_p2;
reg    ap_enable_reg_pp2_iter0;
reg   [7:0] line_buf_addr_1_reg_1634;
reg   [7:0] line_buf_addr_1_reg_1634_pp2_iter1_reg;
reg   [7:0] line_buf_addr_1_reg_1634_pp2_iter2_reg;
wire   [7:0] trunc_ln55_1_fu_711_p1;
reg   [7:0] trunc_ln55_1_reg_1640;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter1_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter2_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter3_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter4_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter5_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter6_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter7_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter8_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter9_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter10_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter11_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter12_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter13_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter14_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter15_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter16_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter17_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter18_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter19_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter20_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter21_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter22_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter23_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter24_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter25_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter26_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter27_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter28_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter29_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter30_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter31_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter32_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter33_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter34_reg;
reg   [7:0] trunc_ln55_1_reg_1640_pp2_iter35_reg;
wire   [15:0] add_ln55_fu_715_p2;
reg   [15:0] add_ln55_reg_1646;
wire   [0:0] or_ln120_2_fu_748_p2;
reg   [0:0] or_ln120_2_reg_1651;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter1_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter2_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter3_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter4_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter5_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter6_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter7_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter8_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter9_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter10_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter11_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter12_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter13_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter14_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter15_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter16_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter17_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter18_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter19_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter20_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter21_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter22_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter23_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter24_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter25_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter26_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter27_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter28_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter29_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter30_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter31_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter32_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter33_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter34_reg;
reg   [0:0] or_ln120_2_reg_1651_pp2_iter35_reg;
reg   [7:0] window_buf_0_2_reg_1655;
reg   [7:0] window_buf_1_2_reg_1661;
reg   [7:0] window_buf_1_2_reg_1661_pp2_iter2_reg;
reg   [15:0] tmp_2_reg_1672;
reg   [15:0] tmp_2_reg_1672_pp2_iter2_reg;
reg   [7:0] window_buf_2_2_reg_1677;
wire   [10:0] add_ln75_fu_828_p2;
reg   [10:0] add_ln75_reg_1684;
wire   [9:0] add_ln82_1_fu_856_p2;
reg   [9:0] add_ln82_1_reg_1689;
wire  signed [10:0] sub_ln96_fu_922_p2;
reg  signed [10:0] sub_ln96_reg_1694;
reg  signed [10:0] sub_ln96_reg_1694_pp2_iter4_reg;
reg  signed [10:0] sub_ln96_reg_1694_pp2_iter5_reg;
reg  signed [10:0] sub_ln96_reg_1694_pp2_iter6_reg;
wire  signed [10:0] sub_ln96_1_fu_955_p2;
reg  signed [10:0] sub_ln96_1_reg_1704;
reg  signed [10:0] sub_ln96_1_reg_1704_pp2_iter4_reg;
reg  signed [10:0] sub_ln96_1_reg_1704_pp2_iter5_reg;
reg  signed [10:0] sub_ln96_1_reg_1704_pp2_iter6_reg;
wire   [0:0] icmp_ln95_fu_961_p2;
reg   [0:0] icmp_ln95_reg_1710;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter4_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter5_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter6_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter7_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter8_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter9_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter10_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter11_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter12_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter13_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter14_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter15_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter16_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter17_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter18_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter19_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter20_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter21_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter22_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter23_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter24_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter25_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter26_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter27_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter28_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter29_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter30_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter31_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter32_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter33_reg;
reg   [0:0] icmp_ln95_reg_1710_pp2_iter34_reg;
wire  signed [21:0] sext_ln86_fu_976_p1;
wire  signed [21:0] sext_ln82_fu_985_p1;
wire  signed [21:0] grp_fu_1382_p2;
wire  signed [18:0] shl_ln3_fu_988_p3;
reg  signed [18:0] shl_ln3_reg_1741;
reg  signed [18:0] shl_ln3_reg_1741_pp2_iter8_reg;
reg  signed [18:0] shl_ln3_reg_1741_pp2_iter9_reg;
wire  signed [19:0] sext_ln96_1_fu_995_p1;
reg  signed [19:0] sext_ln96_1_reg_1748;
reg  signed [19:0] sext_ln96_1_reg_1748_pp2_iter8_reg;
reg  signed [19:0] sext_ln96_1_reg_1748_pp2_iter9_reg;
wire   [0:0] and_ln103_fu_1070_p2;
reg   [0:0] and_ln103_reg_1755;
reg   [0:0] and_ln103_reg_1755_pp2_iter8_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter9_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter10_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter11_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter12_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter13_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter14_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter15_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter16_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter17_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter18_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter19_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter20_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter21_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter22_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter23_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter24_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter25_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter26_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter27_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter28_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter29_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter30_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter31_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter32_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter33_reg;
reg   [0:0] and_ln103_reg_1755_pp2_iter34_reg;
wire  signed [21:0] grp_fu_1404_p3;
reg  signed [21:0] add_ln86_reg_1769;
reg    ap_enable_reg_pp2_iter8;
wire   [0:0] and_ln107_fu_1150_p2;
reg   [0:0] and_ln107_reg_1784;
reg   [0:0] and_ln107_reg_1784_pp2_iter11_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter12_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter13_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter14_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter15_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter16_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter17_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter18_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter19_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter20_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter21_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter22_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter23_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter24_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter25_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter26_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter27_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter28_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter29_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter30_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter31_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter32_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter33_reg;
reg   [0:0] and_ln107_reg_1784_pp2_iter34_reg;
wire   [31:0] grp_fu_388_p1;
reg   [31:0] x_assign_reg_1788;
wire   [31:0] grp_fu_391_p2;
reg   [31:0] f_reg_1793;
reg   [0:0] p_Result_s_reg_1798;
reg   [0:0] p_Result_s_reg_1798_pp2_iter33_reg;
wire   [22:0] p_Repl2_s_fu_1177_p1;
reg   [22:0] p_Repl2_s_reg_1803;
wire   [0:0] isNeg_fu_1191_p3;
reg   [0:0] isNeg_reg_1808;
wire   [8:0] ush_fu_1209_p3;
reg   [8:0] ush_reg_1813;
wire   [31:0] val_V_fu_1271_p3;
reg   [31:0] val_V_reg_1818;
wire  signed [31:0] sext_ln96_2_fu_1278_p1;
reg   [23:0] tmp_9_reg_1829;
wire   [0:0] icmp_ln111_fu_1303_p2;
reg   [0:0] icmp_ln111_reg_1834;
wire   [0:0] icmp_ln111_1_fu_1309_p2;
reg   [0:0] icmp_ln111_1_reg_1839;
wire   [7:0] trunc_ln122_fu_1315_p1;
reg   [7:0] trunc_ln122_reg_1844;
wire   [7:0] select_ln111_fu_1328_p3;
wire   [7:0] select_ln122_fu_1336_p3;
reg   [7:0] select_ln122_reg_1854;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_flush_enable;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter4;
reg    ap_condition_pp2_exit_iter3_state11;
reg    ap_enable_reg_pp2_iter5;
reg    ap_enable_reg_pp2_iter6;
reg    ap_enable_reg_pp2_iter7;
reg    ap_enable_reg_pp2_iter9;
reg    ap_enable_reg_pp2_iter10;
reg    ap_enable_reg_pp2_iter11;
reg    ap_enable_reg_pp2_iter12;
reg    ap_enable_reg_pp2_iter13;
reg    ap_enable_reg_pp2_iter14;
reg    ap_enable_reg_pp2_iter15;
reg    ap_enable_reg_pp2_iter16;
reg    ap_enable_reg_pp2_iter17;
reg    ap_enable_reg_pp2_iter18;
reg    ap_enable_reg_pp2_iter19;
reg    ap_enable_reg_pp2_iter20;
reg    ap_enable_reg_pp2_iter21;
reg    ap_enable_reg_pp2_iter22;
reg    ap_enable_reg_pp2_iter23;
reg    ap_enable_reg_pp2_iter24;
reg    ap_enable_reg_pp2_iter25;
reg    ap_enable_reg_pp2_iter26;
reg    ap_enable_reg_pp2_iter27;
reg    ap_enable_reg_pp2_iter28;
reg    ap_enable_reg_pp2_iter29;
reg    ap_enable_reg_pp2_iter30;
reg    ap_enable_reg_pp2_iter31;
reg    ap_enable_reg_pp2_iter32;
reg    ap_enable_reg_pp2_iter33;
reg    ap_enable_reg_pp2_iter34;
reg    ap_enable_reg_pp2_iter35;
reg    ap_enable_reg_pp2_iter36;
reg   [7:0] line_buf_address0;
reg    line_buf_ce0;
reg   [2:0] line_buf_we0;
reg   [23:0] line_buf_d0;
wire   [7:0] line_buf_address1;
reg    line_buf_ce1;
wire   [23:0] line_buf_q1;
reg   [3:0] empty_42_reg_307;
wire    ap_CS_fsm_state4;
reg   [7:0] phi_mul_reg_318;
reg   [3:0] phi_urem_reg_329;
reg   [8:0] yi_reg_340;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state6;
wire   [31:0] ap_phi_reg_pp2_iter0_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter1_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter2_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter3_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter4_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter5_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter6_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter7_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter8_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter9_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter10_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter11_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter12_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter13_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter14_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter15_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter16_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter17_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter18_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter19_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter20_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter21_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter22_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter23_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter24_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter25_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter26_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter27_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter28_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter29_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter30_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter31_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter32_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter33_t_int_07883_reg_362;
reg   [31:0] ap_phi_reg_pp2_iter34_t_int_07883_reg_362;
wire   [7:0] ap_phi_reg_pp2_iter0_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter1_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter2_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter3_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter4_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter5_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter6_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter7_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter8_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter9_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter10_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter11_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter12_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter13_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter14_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter15_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter16_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter17_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter18_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter19_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter20_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter21_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter22_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter23_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter24_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter25_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter26_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter27_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter28_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter29_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter30_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter31_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter32_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter33_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter34_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter35_grad_sobel_reg_373;
reg   [7:0] ap_phi_reg_pp2_iter36_grad_sobel_reg_373;
wire   [63:0] p_cast7_fu_456_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln42_fu_690_p1;
wire    ap_block_pp2_stage0;
wire   [63:0] zext_ln55_fu_773_p1;
wire   [63:0] zext_ln122_fu_1349_p1;
wire   [63:0] zext_ln126_fu_1368_p1;
reg   [7:0] window_buf_0_1_fu_218;
reg   [7:0] window_buf_0_1_1_fu_222;
reg   [7:0] window_buf_1_1_fu_226;
reg   [7:0] window_buf_1_1_1_fu_230;
reg   [7:0] window_buf_2_1_fu_234;
reg   [7:0] window_buf_2_1_1_fu_238;
wire   [23:0] empty_40_fu_497_p2;
wire   [2:0] mask_fu_507_p2;
wire   [23:0] tmp_6_fu_886_p3;
wire   [15:0] tmp_fu_1354_p3;
wire   [15:0] shl_ln4_fu_1373_p3;
wire  signed [31:0] grp_fu_388_p0;
wire   [4:0] empty_32_fu_442_p3;
wire   [4:0] empty_33_fu_460_p3;
wire   [23:0] empty_35_fu_465_p1;
wire   [23:0] empty_36_fu_469_p1;
wire   [23:0] empty_38_fu_479_p2;
wire   [23:0] empty_39_fu_485_p2;
wire   [23:0] empty_37_fu_472_p3;
wire   [23:0] p_demorgan_fu_491_p2;
wire   [2:0] empty_41_fu_504_p1;
wire   [3:0] next_urem_fu_594_p2;
wire   [0:0] empty_46_fu_600_p2;
wire   [6:0] tmp_1_fu_662_p4;
wire   [0:0] icmp_fu_672_p2;
wire   [0:0] cmp88_not_fu_678_p2;
wire   [15:0] zext_ln42_1_fu_695_p1;
wire   [6:0] tmp_14_fu_720_p4;
wire   [0:0] icmp_ln120_1_fu_736_p2;
wire   [0:0] icmp_ln120_fu_730_p2;
wire   [0:0] or_ln120_fu_742_p2;
wire   [8:0] zext_ln75_fu_799_p1;
wire   [8:0] zext_ln75_1_fu_803_p1;
wire   [8:0] sub_ln75_fu_806_p2;
wire   [8:0] shl_ln1_fu_816_p3;
wire   [10:0] zext_ln75_2_fu_824_p1;
wire  signed [10:0] sext_ln75_fu_812_p1;
wire   [8:0] shl_ln2_fu_834_p3;
wire   [8:0] add_ln82_fu_846_p2;
wire   [9:0] zext_ln82_fu_842_p1;
wire   [9:0] zext_ln82_1_fu_852_p1;
wire   [8:0] shl_ln75_1_fu_893_p3;
wire   [10:0] zext_ln75_3_fu_900_p1;
wire   [10:0] zext_ln75_4_fu_909_p1;
wire   [10:0] sub_ln75_1_fu_904_p2;
wire   [10:0] add_ln75_1_fu_913_p2;
wire   [10:0] zext_ln75_5_fu_919_p1;
wire   [10:0] zext_ln82_2_fu_928_p1;
wire   [8:0] shl_ln82_1_fu_937_p3;
wire   [10:0] sub_ln82_fu_931_p2;
wire   [10:0] zext_ln82_3_fu_945_p1;
wire   [10:0] sub_ln82_1_fu_949_p2;
wire  signed [30:0] sext_ln103_1_fu_1006_p1;
wire  signed [30:0] grp_fu_1388_p2;
wire   [0:0] tmp_10_fu_998_p3;
wire   [0:0] icmp_ln103_fu_1010_p2;
wire   [0:0] icmp_ln103_1_fu_1015_p2;
wire  signed [27:0] sext_ln103_3_fu_1036_p1;
wire  signed [27:0] grp_fu_1396_p2;
wire   [0:0] icmp_ln103_2_fu_1040_p2;
wire   [0:0] icmp_ln103_3_fu_1051_p2;
wire   [0:0] tmp_11_fu_1028_p3;
wire   [0:0] xor_ln103_fu_1045_p2;
wire   [0:0] xor_ln103_1_fu_1056_p2;
wire   [0:0] select_ln103_fu_1020_p3;
wire   [0:0] select_ln103_1_fu_1062_p3;
wire  signed [19:0] grp_fu_1089_p0;
wire  signed [10:0] grp_fu_1089_p1;
wire  signed [27:0] sext_ln107_1_fu_1101_p1;
wire  signed [27:0] grp_fu_1412_p2;
wire   [0:0] tmp_12_fu_1094_p3;
wire   [0:0] icmp_ln107_fu_1104_p2;
wire   [0:0] icmp_ln107_1_fu_1109_p2;
wire  signed [27:0] sext_ln107_3_fu_1129_p1;
wire  signed [27:0] grp_fu_1420_p2;
wire   [0:0] tmp_13_fu_1122_p3;
wire   [0:0] icmp_ln107_2_fu_1132_p2;
wire   [0:0] icmp_ln107_3_fu_1137_p2;
wire   [0:0] select_ln107_fu_1114_p3;
wire   [0:0] select_ln107_1_fu_1142_p3;
wire   [31:0] p_Val2_s_fu_1156_p1;
wire   [7:0] p_Repl2_1_fu_1167_p4;
wire   [8:0] zext_ln340_fu_1181_p1;
wire   [8:0] add_ln340_fu_1185_p2;
wire   [7:0] sub_ln1311_fu_1199_p2;
wire  signed [8:0] sext_ln1311_fu_1205_p1;
wire   [24:0] mantissa_V_fu_1217_p4;
wire  signed [31:0] sh_prom_i_i_i_cast_cast_cast_fu_1230_p1;
wire   [78:0] zext_ln15_fu_1226_p1;
wire   [78:0] sh_prom_i_i_i_cast_cast_cast_cast_fu_1233_p1;
wire   [78:0] r_V_fu_1237_p2;
wire   [0:0] tmp_8_fu_1249_p3;
wire   [78:0] r_V_1_fu_1243_p2;
wire   [31:0] zext_ln662_fu_1257_p1;
wire   [31:0] tmp_s_fu_1261_p4;
wire   [19:0] grp_fu_1089_p2;
wire   [31:0] result_V_1_fu_1282_p2;
wire   [31:0] p_Val2_3_fu_1287_p3;
wire   [0:0] and_ln111_fu_1324_p2;
wire   [0:0] icmp_ln89_fu_1319_p2;
wire   [15:0] add_ln1_fu_1343_p3;
wire   [15:0] add_ln_fu_1362_p3;
wire  signed [10:0] grp_fu_1382_p0;
wire  signed [10:0] grp_fu_1382_p1;
wire  signed [10:0] grp_fu_1388_p1;
wire  signed [7:0] grp_fu_1396_p1;
wire  signed [10:0] grp_fu_1404_p0;
wire  signed [10:0] grp_fu_1404_p1;
wire  signed [7:0] grp_fu_1412_p1;
wire   [7:0] grp_fu_1420_p1;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_condition_962;
reg    ap_condition_910;
reg    ap_condition_617;
reg    ap_condition_959;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp2_iter9 = 1'b0;
#0 ap_enable_reg_pp2_iter10 = 1'b0;
#0 ap_enable_reg_pp2_iter11 = 1'b0;
#0 ap_enable_reg_pp2_iter12 = 1'b0;
#0 ap_enable_reg_pp2_iter13 = 1'b0;
#0 ap_enable_reg_pp2_iter14 = 1'b0;
#0 ap_enable_reg_pp2_iter15 = 1'b0;
#0 ap_enable_reg_pp2_iter16 = 1'b0;
#0 ap_enable_reg_pp2_iter17 = 1'b0;
#0 ap_enable_reg_pp2_iter18 = 1'b0;
#0 ap_enable_reg_pp2_iter19 = 1'b0;
#0 ap_enable_reg_pp2_iter20 = 1'b0;
#0 ap_enable_reg_pp2_iter21 = 1'b0;
#0 ap_enable_reg_pp2_iter22 = 1'b0;
#0 ap_enable_reg_pp2_iter23 = 1'b0;
#0 ap_enable_reg_pp2_iter24 = 1'b0;
#0 ap_enable_reg_pp2_iter25 = 1'b0;
#0 ap_enable_reg_pp2_iter26 = 1'b0;
#0 ap_enable_reg_pp2_iter27 = 1'b0;
#0 ap_enable_reg_pp2_iter28 = 1'b0;
#0 ap_enable_reg_pp2_iter29 = 1'b0;
#0 ap_enable_reg_pp2_iter30 = 1'b0;
#0 ap_enable_reg_pp2_iter31 = 1'b0;
#0 ap_enable_reg_pp2_iter32 = 1'b0;
#0 ap_enable_reg_pp2_iter33 = 1'b0;
#0 ap_enable_reg_pp2_iter34 = 1'b0;
#0 ap_enable_reg_pp2_iter35 = 1'b0;
#0 ap_enable_reg_pp2_iter36 = 1'b0;
end

sobel_line_buf #(
    .DataWidth( 24 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
line_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buf_address0),
    .ce0(line_buf_ce0),
    .we0(line_buf_we0),
    .d0(line_buf_d0),
    .address1(line_buf_address1),
    .ce1(line_buf_ce1),
    .q1(line_buf_q1)
);

sobel_sitofp_32s_32_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32s_32_6_no_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_388_p0),
    .ce(1'b1),
    .dout(grp_fu_388_p1)
);

sobel_fsqrt_32ns_32ns_32_17_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsqrt_32ns_32ns_32_17_no_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_reg_1788),
    .ce(1'b1),
    .dout(grp_fu_391_p2)
);

sobel_sdiv_20s_11s_20_24_1 #(
    .ID( 1 ),
    .NUM_STAGE( 24 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 20 ))
sdiv_20s_11s_20_24_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1089_p0),
    .din1(grp_fu_1089_p1),
    .ce(1'b1),
    .dout(grp_fu_1089_p2)
);

sobel_mul_mul_11s_11s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
mul_mul_11s_11s_22_4_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1382_p0),
    .din1(grp_fu_1382_p1),
    .ce(1'b1),
    .dout(grp_fu_1382_p2)
);

sobel_mul_mul_11s_11s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 31 ))
mul_mul_11s_11s_31_4_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln96_reg_1694),
    .din1(grp_fu_1388_p1),
    .ce(1'b1),
    .dout(grp_fu_1388_p2)
);

sobel_mul_mul_11s_8s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
mul_mul_11s_8s_28_4_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln96_reg_1694),
    .din1(grp_fu_1396_p1),
    .ce(1'b1),
    .dout(grp_fu_1396_p2)
);

sobel_mac_muladd_11s_11s_22s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
mac_muladd_11s_11s_22s_22_4_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1404_p0),
    .din1(grp_fu_1404_p1),
    .din2(grp_fu_1382_p2),
    .ce(1'b1),
    .dout(grp_fu_1404_p3)
);

sobel_mul_mul_11s_8s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
mul_mul_11s_8s_28_4_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln96_reg_1694_pp2_iter6_reg),
    .din1(grp_fu_1412_p1),
    .ce(1'b1),
    .dout(grp_fu_1412_p2)
);

sobel_mul_mul_11s_8ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
mul_mul_11s_8ns_28_4_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln96_reg_1694_pp2_iter6_reg),
    .din1(grp_fu_1420_p1),
    .ce(1'b1),
    .dout(grp_fu_1420_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp2_flush_enable)) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln41_fu_638_p2 == 1'd0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter10 <= ap_enable_reg_pp2_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter11 <= ap_enable_reg_pp2_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter12 <= ap_enable_reg_pp2_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter13 <= ap_enable_reg_pp2_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter14 <= ap_enable_reg_pp2_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter15 <= ap_enable_reg_pp2_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter16 <= ap_enable_reg_pp2_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter17 <= ap_enable_reg_pp2_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter18 <= ap_enable_reg_pp2_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter19 <= ap_enable_reg_pp2_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter20 <= ap_enable_reg_pp2_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter21 <= ap_enable_reg_pp2_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter22 <= ap_enable_reg_pp2_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter23 <= ap_enable_reg_pp2_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter24 <= ap_enable_reg_pp2_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter25 <= ap_enable_reg_pp2_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter26 <= ap_enable_reg_pp2_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter27 <= ap_enable_reg_pp2_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter28 <= ap_enable_reg_pp2_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter29 <= ap_enable_reg_pp2_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter30 <= ap_enable_reg_pp2_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter31 <= ap_enable_reg_pp2_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter32 <= ap_enable_reg_pp2_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter33 <= ap_enable_reg_pp2_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter34 <= ap_enable_reg_pp2_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter35 <= ap_enable_reg_pp2_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter36 <= ap_enable_reg_pp2_iter35;
        end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln41_fu_638_p2 == 1'd0))) begin
            ap_enable_reg_pp2_iter36 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter3_state11)) begin
                ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter2;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter9 <= ap_enable_reg_pp2_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter33 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        if ((1'b1 == ap_condition_962)) begin
            ap_phi_reg_pp2_iter34_grad_sobel_reg_373 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter34_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter33_grad_sobel_reg_373;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter33 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        if ((1'b1 == ap_condition_910)) begin
            ap_phi_reg_pp2_iter34_t_int_07883_reg_362 <= sext_ln96_2_fu_1278_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter34_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter33_t_int_07883_reg_362;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter35 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        if ((1'b1 == ap_condition_617)) begin
            ap_phi_reg_pp2_iter36_grad_sobel_reg_373 <= select_ln111_fu_1328_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter36_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter35_grad_sobel_reg_373;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        if (((icmp_ln95_reg_1710 == 1'd1) & (icmp_ln42_reg_1625_pp2_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter5_t_int_07883_reg_362 <= 32'd2147483647;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter5_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter4_t_int_07883_reg_362;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter8 == 1'b1))) begin
        if ((1'b1 == ap_condition_959)) begin
            ap_phi_reg_pp2_iter9_grad_sobel_reg_373 <= 8'd135;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter9_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter8_grad_sobel_reg_373;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_42_reg_307 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (exitcond6615_fu_532_p2 == 1'd0))) begin
        empty_42_reg_307 <= empty_44_fu_538_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond6716_fu_396_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_reg_296 <= empty_28_fu_402_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        empty_reg_296 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        phi_mul_reg_318 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (exitcond6615_fu_532_p2 == 1'd0))) begin
        phi_mul_reg_318 <= next_mul_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        phi_urem_reg_329 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (exitcond6615_fu_532_p2 == 1'd0))) begin
        phi_urem_reg_329 <= idx_urem_fu_606_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln42_reg_1625_pp2_iter1_reg == 1'd0))) begin
        window_buf_0_1_1_fu_222 <= window_buf_0_2_reg_1655;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        window_buf_0_1_1_fu_222 <= window_buf_0_2_0_load_reg_1509;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln42_reg_1625_pp2_iter1_reg == 1'd0))) begin
        window_buf_0_1_fu_218 <= window_buf_0_1_1_fu_222;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        window_buf_0_1_fu_218 <= window_buf_0_1_0_load_reg_1504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln42_reg_1625_pp2_iter1_reg == 1'd0))) begin
        window_buf_1_1_1_fu_230 <= window_buf_1_2_reg_1661;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        window_buf_1_1_1_fu_230 <= window_buf_1_2_0_load_reg_1519;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln42_reg_1625_pp2_iter1_reg == 1'd0))) begin
        window_buf_1_1_fu_226 <= window_buf_1_1_1_fu_230;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        window_buf_1_1_fu_226 <= window_buf_1_1_0_load_reg_1514;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln42_reg_1625_pp2_iter2_reg == 1'd0))) begin
        window_buf_2_1_1_fu_238 <= window_buf_2_2_reg_1677;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        window_buf_2_1_1_fu_238 <= window_buf_2_2_0_load_reg_1529;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln42_reg_1625_pp2_iter2_reg == 1'd0))) begin
        window_buf_2_1_fu_234 <= window_buf_2_1_1_fu_238;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        window_buf_2_1_fu_234 <= window_buf_2_1_0_load_reg_1524;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln42_fu_699_p2 == 1'd0))) begin
        xi_reg_351 <= add_ln42_fu_705_p2;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln41_fu_638_p2 == 1'd0))) begin
        xi_reg_351 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        yi_reg_340 <= 9'd0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        yi_reg_340 <= add_ln41_reg_1604;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln41_reg_1604 <= add_ln41_fu_644_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln42_fu_699_p2 == 1'd0))) begin
        add_ln55_reg_1646 <= add_ln55_fu_715_p2;
        line_buf_addr_1_reg_1634 <= zext_ln42_fu_690_p1;
        or_ln120_2_reg_1651 <= or_ln120_2_fu_748_p2;
        trunc_ln55_1_reg_1640 <= trunc_ln55_1_fu_711_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln42_reg_1625_pp2_iter1_reg == 1'd0))) begin
        add_ln75_reg_1684 <= add_ln75_fu_828_p2;
        add_ln82_1_reg_1689 <= add_ln82_1_fu_856_p2;
        window_buf_2_2_reg_1677 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter8 == 1'b1) & (icmp_ln42_reg_1625_pp2_iter7_reg == 1'd0))) begin
        add_ln86_reg_1769 <= grp_fu_1404_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln95_reg_1710_pp2_iter6_reg == 1'd0) & (icmp_ln42_reg_1625_pp2_iter6_reg == 1'd0))) begin
        and_ln103_reg_1755 <= and_ln103_fu_1070_p2;
        sext_ln96_1_reg_1748 <= sext_ln96_1_fu_995_p1;
        shl_ln3_reg_1741[18 : 8] <= shl_ln3_fu_988_p3[18 : 8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        and_ln103_reg_1755_pp2_iter10_reg <= and_ln103_reg_1755_pp2_iter9_reg;
        and_ln103_reg_1755_pp2_iter11_reg <= and_ln103_reg_1755_pp2_iter10_reg;
        and_ln103_reg_1755_pp2_iter12_reg <= and_ln103_reg_1755_pp2_iter11_reg;
        and_ln103_reg_1755_pp2_iter13_reg <= and_ln103_reg_1755_pp2_iter12_reg;
        and_ln103_reg_1755_pp2_iter14_reg <= and_ln103_reg_1755_pp2_iter13_reg;
        and_ln103_reg_1755_pp2_iter15_reg <= and_ln103_reg_1755_pp2_iter14_reg;
        and_ln103_reg_1755_pp2_iter16_reg <= and_ln103_reg_1755_pp2_iter15_reg;
        and_ln103_reg_1755_pp2_iter17_reg <= and_ln103_reg_1755_pp2_iter16_reg;
        and_ln103_reg_1755_pp2_iter18_reg <= and_ln103_reg_1755_pp2_iter17_reg;
        and_ln103_reg_1755_pp2_iter19_reg <= and_ln103_reg_1755_pp2_iter18_reg;
        and_ln103_reg_1755_pp2_iter20_reg <= and_ln103_reg_1755_pp2_iter19_reg;
        and_ln103_reg_1755_pp2_iter21_reg <= and_ln103_reg_1755_pp2_iter20_reg;
        and_ln103_reg_1755_pp2_iter22_reg <= and_ln103_reg_1755_pp2_iter21_reg;
        and_ln103_reg_1755_pp2_iter23_reg <= and_ln103_reg_1755_pp2_iter22_reg;
        and_ln103_reg_1755_pp2_iter24_reg <= and_ln103_reg_1755_pp2_iter23_reg;
        and_ln103_reg_1755_pp2_iter25_reg <= and_ln103_reg_1755_pp2_iter24_reg;
        and_ln103_reg_1755_pp2_iter26_reg <= and_ln103_reg_1755_pp2_iter25_reg;
        and_ln103_reg_1755_pp2_iter27_reg <= and_ln103_reg_1755_pp2_iter26_reg;
        and_ln103_reg_1755_pp2_iter28_reg <= and_ln103_reg_1755_pp2_iter27_reg;
        and_ln103_reg_1755_pp2_iter29_reg <= and_ln103_reg_1755_pp2_iter28_reg;
        and_ln103_reg_1755_pp2_iter30_reg <= and_ln103_reg_1755_pp2_iter29_reg;
        and_ln103_reg_1755_pp2_iter31_reg <= and_ln103_reg_1755_pp2_iter30_reg;
        and_ln103_reg_1755_pp2_iter32_reg <= and_ln103_reg_1755_pp2_iter31_reg;
        and_ln103_reg_1755_pp2_iter33_reg <= and_ln103_reg_1755_pp2_iter32_reg;
        and_ln103_reg_1755_pp2_iter34_reg <= and_ln103_reg_1755_pp2_iter33_reg;
        and_ln103_reg_1755_pp2_iter8_reg <= and_ln103_reg_1755;
        and_ln103_reg_1755_pp2_iter9_reg <= and_ln103_reg_1755_pp2_iter8_reg;
        and_ln107_reg_1784_pp2_iter11_reg <= and_ln107_reg_1784;
        and_ln107_reg_1784_pp2_iter12_reg <= and_ln107_reg_1784_pp2_iter11_reg;
        and_ln107_reg_1784_pp2_iter13_reg <= and_ln107_reg_1784_pp2_iter12_reg;
        and_ln107_reg_1784_pp2_iter14_reg <= and_ln107_reg_1784_pp2_iter13_reg;
        and_ln107_reg_1784_pp2_iter15_reg <= and_ln107_reg_1784_pp2_iter14_reg;
        and_ln107_reg_1784_pp2_iter16_reg <= and_ln107_reg_1784_pp2_iter15_reg;
        and_ln107_reg_1784_pp2_iter17_reg <= and_ln107_reg_1784_pp2_iter16_reg;
        and_ln107_reg_1784_pp2_iter18_reg <= and_ln107_reg_1784_pp2_iter17_reg;
        and_ln107_reg_1784_pp2_iter19_reg <= and_ln107_reg_1784_pp2_iter18_reg;
        and_ln107_reg_1784_pp2_iter20_reg <= and_ln107_reg_1784_pp2_iter19_reg;
        and_ln107_reg_1784_pp2_iter21_reg <= and_ln107_reg_1784_pp2_iter20_reg;
        and_ln107_reg_1784_pp2_iter22_reg <= and_ln107_reg_1784_pp2_iter21_reg;
        and_ln107_reg_1784_pp2_iter23_reg <= and_ln107_reg_1784_pp2_iter22_reg;
        and_ln107_reg_1784_pp2_iter24_reg <= and_ln107_reg_1784_pp2_iter23_reg;
        and_ln107_reg_1784_pp2_iter25_reg <= and_ln107_reg_1784_pp2_iter24_reg;
        and_ln107_reg_1784_pp2_iter26_reg <= and_ln107_reg_1784_pp2_iter25_reg;
        and_ln107_reg_1784_pp2_iter27_reg <= and_ln107_reg_1784_pp2_iter26_reg;
        and_ln107_reg_1784_pp2_iter28_reg <= and_ln107_reg_1784_pp2_iter27_reg;
        and_ln107_reg_1784_pp2_iter29_reg <= and_ln107_reg_1784_pp2_iter28_reg;
        and_ln107_reg_1784_pp2_iter30_reg <= and_ln107_reg_1784_pp2_iter29_reg;
        and_ln107_reg_1784_pp2_iter31_reg <= and_ln107_reg_1784_pp2_iter30_reg;
        and_ln107_reg_1784_pp2_iter32_reg <= and_ln107_reg_1784_pp2_iter31_reg;
        and_ln107_reg_1784_pp2_iter33_reg <= and_ln107_reg_1784_pp2_iter32_reg;
        and_ln107_reg_1784_pp2_iter34_reg <= and_ln107_reg_1784_pp2_iter33_reg;
        icmp_ln42_reg_1625_pp2_iter10_reg <= icmp_ln42_reg_1625_pp2_iter9_reg;
        icmp_ln42_reg_1625_pp2_iter11_reg <= icmp_ln42_reg_1625_pp2_iter10_reg;
        icmp_ln42_reg_1625_pp2_iter12_reg <= icmp_ln42_reg_1625_pp2_iter11_reg;
        icmp_ln42_reg_1625_pp2_iter13_reg <= icmp_ln42_reg_1625_pp2_iter12_reg;
        icmp_ln42_reg_1625_pp2_iter14_reg <= icmp_ln42_reg_1625_pp2_iter13_reg;
        icmp_ln42_reg_1625_pp2_iter15_reg <= icmp_ln42_reg_1625_pp2_iter14_reg;
        icmp_ln42_reg_1625_pp2_iter16_reg <= icmp_ln42_reg_1625_pp2_iter15_reg;
        icmp_ln42_reg_1625_pp2_iter17_reg <= icmp_ln42_reg_1625_pp2_iter16_reg;
        icmp_ln42_reg_1625_pp2_iter18_reg <= icmp_ln42_reg_1625_pp2_iter17_reg;
        icmp_ln42_reg_1625_pp2_iter19_reg <= icmp_ln42_reg_1625_pp2_iter18_reg;
        icmp_ln42_reg_1625_pp2_iter20_reg <= icmp_ln42_reg_1625_pp2_iter19_reg;
        icmp_ln42_reg_1625_pp2_iter21_reg <= icmp_ln42_reg_1625_pp2_iter20_reg;
        icmp_ln42_reg_1625_pp2_iter22_reg <= icmp_ln42_reg_1625_pp2_iter21_reg;
        icmp_ln42_reg_1625_pp2_iter23_reg <= icmp_ln42_reg_1625_pp2_iter22_reg;
        icmp_ln42_reg_1625_pp2_iter24_reg <= icmp_ln42_reg_1625_pp2_iter23_reg;
        icmp_ln42_reg_1625_pp2_iter25_reg <= icmp_ln42_reg_1625_pp2_iter24_reg;
        icmp_ln42_reg_1625_pp2_iter26_reg <= icmp_ln42_reg_1625_pp2_iter25_reg;
        icmp_ln42_reg_1625_pp2_iter27_reg <= icmp_ln42_reg_1625_pp2_iter26_reg;
        icmp_ln42_reg_1625_pp2_iter28_reg <= icmp_ln42_reg_1625_pp2_iter27_reg;
        icmp_ln42_reg_1625_pp2_iter29_reg <= icmp_ln42_reg_1625_pp2_iter28_reg;
        icmp_ln42_reg_1625_pp2_iter2_reg <= icmp_ln42_reg_1625_pp2_iter1_reg;
        icmp_ln42_reg_1625_pp2_iter30_reg <= icmp_ln42_reg_1625_pp2_iter29_reg;
        icmp_ln42_reg_1625_pp2_iter31_reg <= icmp_ln42_reg_1625_pp2_iter30_reg;
        icmp_ln42_reg_1625_pp2_iter32_reg <= icmp_ln42_reg_1625_pp2_iter31_reg;
        icmp_ln42_reg_1625_pp2_iter33_reg <= icmp_ln42_reg_1625_pp2_iter32_reg;
        icmp_ln42_reg_1625_pp2_iter34_reg <= icmp_ln42_reg_1625_pp2_iter33_reg;
        icmp_ln42_reg_1625_pp2_iter3_reg <= icmp_ln42_reg_1625_pp2_iter2_reg;
        icmp_ln42_reg_1625_pp2_iter4_reg <= icmp_ln42_reg_1625_pp2_iter3_reg;
        icmp_ln42_reg_1625_pp2_iter5_reg <= icmp_ln42_reg_1625_pp2_iter4_reg;
        icmp_ln42_reg_1625_pp2_iter6_reg <= icmp_ln42_reg_1625_pp2_iter5_reg;
        icmp_ln42_reg_1625_pp2_iter7_reg <= icmp_ln42_reg_1625_pp2_iter6_reg;
        icmp_ln42_reg_1625_pp2_iter8_reg <= icmp_ln42_reg_1625_pp2_iter7_reg;
        icmp_ln42_reg_1625_pp2_iter9_reg <= icmp_ln42_reg_1625_pp2_iter8_reg;
        icmp_ln95_reg_1710_pp2_iter10_reg <= icmp_ln95_reg_1710_pp2_iter9_reg;
        icmp_ln95_reg_1710_pp2_iter11_reg <= icmp_ln95_reg_1710_pp2_iter10_reg;
        icmp_ln95_reg_1710_pp2_iter12_reg <= icmp_ln95_reg_1710_pp2_iter11_reg;
        icmp_ln95_reg_1710_pp2_iter13_reg <= icmp_ln95_reg_1710_pp2_iter12_reg;
        icmp_ln95_reg_1710_pp2_iter14_reg <= icmp_ln95_reg_1710_pp2_iter13_reg;
        icmp_ln95_reg_1710_pp2_iter15_reg <= icmp_ln95_reg_1710_pp2_iter14_reg;
        icmp_ln95_reg_1710_pp2_iter16_reg <= icmp_ln95_reg_1710_pp2_iter15_reg;
        icmp_ln95_reg_1710_pp2_iter17_reg <= icmp_ln95_reg_1710_pp2_iter16_reg;
        icmp_ln95_reg_1710_pp2_iter18_reg <= icmp_ln95_reg_1710_pp2_iter17_reg;
        icmp_ln95_reg_1710_pp2_iter19_reg <= icmp_ln95_reg_1710_pp2_iter18_reg;
        icmp_ln95_reg_1710_pp2_iter20_reg <= icmp_ln95_reg_1710_pp2_iter19_reg;
        icmp_ln95_reg_1710_pp2_iter21_reg <= icmp_ln95_reg_1710_pp2_iter20_reg;
        icmp_ln95_reg_1710_pp2_iter22_reg <= icmp_ln95_reg_1710_pp2_iter21_reg;
        icmp_ln95_reg_1710_pp2_iter23_reg <= icmp_ln95_reg_1710_pp2_iter22_reg;
        icmp_ln95_reg_1710_pp2_iter24_reg <= icmp_ln95_reg_1710_pp2_iter23_reg;
        icmp_ln95_reg_1710_pp2_iter25_reg <= icmp_ln95_reg_1710_pp2_iter24_reg;
        icmp_ln95_reg_1710_pp2_iter26_reg <= icmp_ln95_reg_1710_pp2_iter25_reg;
        icmp_ln95_reg_1710_pp2_iter27_reg <= icmp_ln95_reg_1710_pp2_iter26_reg;
        icmp_ln95_reg_1710_pp2_iter28_reg <= icmp_ln95_reg_1710_pp2_iter27_reg;
        icmp_ln95_reg_1710_pp2_iter29_reg <= icmp_ln95_reg_1710_pp2_iter28_reg;
        icmp_ln95_reg_1710_pp2_iter30_reg <= icmp_ln95_reg_1710_pp2_iter29_reg;
        icmp_ln95_reg_1710_pp2_iter31_reg <= icmp_ln95_reg_1710_pp2_iter30_reg;
        icmp_ln95_reg_1710_pp2_iter32_reg <= icmp_ln95_reg_1710_pp2_iter31_reg;
        icmp_ln95_reg_1710_pp2_iter33_reg <= icmp_ln95_reg_1710_pp2_iter32_reg;
        icmp_ln95_reg_1710_pp2_iter34_reg <= icmp_ln95_reg_1710_pp2_iter33_reg;
        icmp_ln95_reg_1710_pp2_iter4_reg <= icmp_ln95_reg_1710;
        icmp_ln95_reg_1710_pp2_iter5_reg <= icmp_ln95_reg_1710_pp2_iter4_reg;
        icmp_ln95_reg_1710_pp2_iter6_reg <= icmp_ln95_reg_1710_pp2_iter5_reg;
        icmp_ln95_reg_1710_pp2_iter7_reg <= icmp_ln95_reg_1710_pp2_iter6_reg;
        icmp_ln95_reg_1710_pp2_iter8_reg <= icmp_ln95_reg_1710_pp2_iter7_reg;
        icmp_ln95_reg_1710_pp2_iter9_reg <= icmp_ln95_reg_1710_pp2_iter8_reg;
        line_buf_addr_1_reg_1634_pp2_iter2_reg <= line_buf_addr_1_reg_1634_pp2_iter1_reg;
        or_ln120_2_reg_1651_pp2_iter10_reg <= or_ln120_2_reg_1651_pp2_iter9_reg;
        or_ln120_2_reg_1651_pp2_iter11_reg <= or_ln120_2_reg_1651_pp2_iter10_reg;
        or_ln120_2_reg_1651_pp2_iter12_reg <= or_ln120_2_reg_1651_pp2_iter11_reg;
        or_ln120_2_reg_1651_pp2_iter13_reg <= or_ln120_2_reg_1651_pp2_iter12_reg;
        or_ln120_2_reg_1651_pp2_iter14_reg <= or_ln120_2_reg_1651_pp2_iter13_reg;
        or_ln120_2_reg_1651_pp2_iter15_reg <= or_ln120_2_reg_1651_pp2_iter14_reg;
        or_ln120_2_reg_1651_pp2_iter16_reg <= or_ln120_2_reg_1651_pp2_iter15_reg;
        or_ln120_2_reg_1651_pp2_iter17_reg <= or_ln120_2_reg_1651_pp2_iter16_reg;
        or_ln120_2_reg_1651_pp2_iter18_reg <= or_ln120_2_reg_1651_pp2_iter17_reg;
        or_ln120_2_reg_1651_pp2_iter19_reg <= or_ln120_2_reg_1651_pp2_iter18_reg;
        or_ln120_2_reg_1651_pp2_iter20_reg <= or_ln120_2_reg_1651_pp2_iter19_reg;
        or_ln120_2_reg_1651_pp2_iter21_reg <= or_ln120_2_reg_1651_pp2_iter20_reg;
        or_ln120_2_reg_1651_pp2_iter22_reg <= or_ln120_2_reg_1651_pp2_iter21_reg;
        or_ln120_2_reg_1651_pp2_iter23_reg <= or_ln120_2_reg_1651_pp2_iter22_reg;
        or_ln120_2_reg_1651_pp2_iter24_reg <= or_ln120_2_reg_1651_pp2_iter23_reg;
        or_ln120_2_reg_1651_pp2_iter25_reg <= or_ln120_2_reg_1651_pp2_iter24_reg;
        or_ln120_2_reg_1651_pp2_iter26_reg <= or_ln120_2_reg_1651_pp2_iter25_reg;
        or_ln120_2_reg_1651_pp2_iter27_reg <= or_ln120_2_reg_1651_pp2_iter26_reg;
        or_ln120_2_reg_1651_pp2_iter28_reg <= or_ln120_2_reg_1651_pp2_iter27_reg;
        or_ln120_2_reg_1651_pp2_iter29_reg <= or_ln120_2_reg_1651_pp2_iter28_reg;
        or_ln120_2_reg_1651_pp2_iter2_reg <= or_ln120_2_reg_1651_pp2_iter1_reg;
        or_ln120_2_reg_1651_pp2_iter30_reg <= or_ln120_2_reg_1651_pp2_iter29_reg;
        or_ln120_2_reg_1651_pp2_iter31_reg <= or_ln120_2_reg_1651_pp2_iter30_reg;
        or_ln120_2_reg_1651_pp2_iter32_reg <= or_ln120_2_reg_1651_pp2_iter31_reg;
        or_ln120_2_reg_1651_pp2_iter33_reg <= or_ln120_2_reg_1651_pp2_iter32_reg;
        or_ln120_2_reg_1651_pp2_iter34_reg <= or_ln120_2_reg_1651_pp2_iter33_reg;
        or_ln120_2_reg_1651_pp2_iter35_reg <= or_ln120_2_reg_1651_pp2_iter34_reg;
        or_ln120_2_reg_1651_pp2_iter3_reg <= or_ln120_2_reg_1651_pp2_iter2_reg;
        or_ln120_2_reg_1651_pp2_iter4_reg <= or_ln120_2_reg_1651_pp2_iter3_reg;
        or_ln120_2_reg_1651_pp2_iter5_reg <= or_ln120_2_reg_1651_pp2_iter4_reg;
        or_ln120_2_reg_1651_pp2_iter6_reg <= or_ln120_2_reg_1651_pp2_iter5_reg;
        or_ln120_2_reg_1651_pp2_iter7_reg <= or_ln120_2_reg_1651_pp2_iter6_reg;
        or_ln120_2_reg_1651_pp2_iter8_reg <= or_ln120_2_reg_1651_pp2_iter7_reg;
        or_ln120_2_reg_1651_pp2_iter9_reg <= or_ln120_2_reg_1651_pp2_iter8_reg;
        p_Result_s_reg_1798_pp2_iter33_reg <= p_Result_s_reg_1798;
        sext_ln96_1_reg_1748_pp2_iter8_reg <= sext_ln96_1_reg_1748;
        sext_ln96_1_reg_1748_pp2_iter9_reg <= sext_ln96_1_reg_1748_pp2_iter8_reg;
        shl_ln3_reg_1741_pp2_iter8_reg[18 : 8] <= shl_ln3_reg_1741[18 : 8];
        shl_ln3_reg_1741_pp2_iter9_reg[18 : 8] <= shl_ln3_reg_1741_pp2_iter8_reg[18 : 8];
        sub_ln96_1_reg_1704_pp2_iter4_reg <= sub_ln96_1_reg_1704;
        sub_ln96_1_reg_1704_pp2_iter5_reg <= sub_ln96_1_reg_1704_pp2_iter4_reg;
        sub_ln96_1_reg_1704_pp2_iter6_reg <= sub_ln96_1_reg_1704_pp2_iter5_reg;
        sub_ln96_reg_1694_pp2_iter4_reg <= sub_ln96_reg_1694;
        sub_ln96_reg_1694_pp2_iter5_reg <= sub_ln96_reg_1694_pp2_iter4_reg;
        sub_ln96_reg_1694_pp2_iter6_reg <= sub_ln96_reg_1694_pp2_iter5_reg;
        tmp_2_reg_1672_pp2_iter2_reg <= tmp_2_reg_1672;
        trunc_ln55_1_reg_1640_pp2_iter10_reg <= trunc_ln55_1_reg_1640_pp2_iter9_reg;
        trunc_ln55_1_reg_1640_pp2_iter11_reg <= trunc_ln55_1_reg_1640_pp2_iter10_reg;
        trunc_ln55_1_reg_1640_pp2_iter12_reg <= trunc_ln55_1_reg_1640_pp2_iter11_reg;
        trunc_ln55_1_reg_1640_pp2_iter13_reg <= trunc_ln55_1_reg_1640_pp2_iter12_reg;
        trunc_ln55_1_reg_1640_pp2_iter14_reg <= trunc_ln55_1_reg_1640_pp2_iter13_reg;
        trunc_ln55_1_reg_1640_pp2_iter15_reg <= trunc_ln55_1_reg_1640_pp2_iter14_reg;
        trunc_ln55_1_reg_1640_pp2_iter16_reg <= trunc_ln55_1_reg_1640_pp2_iter15_reg;
        trunc_ln55_1_reg_1640_pp2_iter17_reg <= trunc_ln55_1_reg_1640_pp2_iter16_reg;
        trunc_ln55_1_reg_1640_pp2_iter18_reg <= trunc_ln55_1_reg_1640_pp2_iter17_reg;
        trunc_ln55_1_reg_1640_pp2_iter19_reg <= trunc_ln55_1_reg_1640_pp2_iter18_reg;
        trunc_ln55_1_reg_1640_pp2_iter20_reg <= trunc_ln55_1_reg_1640_pp2_iter19_reg;
        trunc_ln55_1_reg_1640_pp2_iter21_reg <= trunc_ln55_1_reg_1640_pp2_iter20_reg;
        trunc_ln55_1_reg_1640_pp2_iter22_reg <= trunc_ln55_1_reg_1640_pp2_iter21_reg;
        trunc_ln55_1_reg_1640_pp2_iter23_reg <= trunc_ln55_1_reg_1640_pp2_iter22_reg;
        trunc_ln55_1_reg_1640_pp2_iter24_reg <= trunc_ln55_1_reg_1640_pp2_iter23_reg;
        trunc_ln55_1_reg_1640_pp2_iter25_reg <= trunc_ln55_1_reg_1640_pp2_iter24_reg;
        trunc_ln55_1_reg_1640_pp2_iter26_reg <= trunc_ln55_1_reg_1640_pp2_iter25_reg;
        trunc_ln55_1_reg_1640_pp2_iter27_reg <= trunc_ln55_1_reg_1640_pp2_iter26_reg;
        trunc_ln55_1_reg_1640_pp2_iter28_reg <= trunc_ln55_1_reg_1640_pp2_iter27_reg;
        trunc_ln55_1_reg_1640_pp2_iter29_reg <= trunc_ln55_1_reg_1640_pp2_iter28_reg;
        trunc_ln55_1_reg_1640_pp2_iter2_reg <= trunc_ln55_1_reg_1640_pp2_iter1_reg;
        trunc_ln55_1_reg_1640_pp2_iter30_reg <= trunc_ln55_1_reg_1640_pp2_iter29_reg;
        trunc_ln55_1_reg_1640_pp2_iter31_reg <= trunc_ln55_1_reg_1640_pp2_iter30_reg;
        trunc_ln55_1_reg_1640_pp2_iter32_reg <= trunc_ln55_1_reg_1640_pp2_iter31_reg;
        trunc_ln55_1_reg_1640_pp2_iter33_reg <= trunc_ln55_1_reg_1640_pp2_iter32_reg;
        trunc_ln55_1_reg_1640_pp2_iter34_reg <= trunc_ln55_1_reg_1640_pp2_iter33_reg;
        trunc_ln55_1_reg_1640_pp2_iter35_reg <= trunc_ln55_1_reg_1640_pp2_iter34_reg;
        trunc_ln55_1_reg_1640_pp2_iter3_reg <= trunc_ln55_1_reg_1640_pp2_iter2_reg;
        trunc_ln55_1_reg_1640_pp2_iter4_reg <= trunc_ln55_1_reg_1640_pp2_iter3_reg;
        trunc_ln55_1_reg_1640_pp2_iter5_reg <= trunc_ln55_1_reg_1640_pp2_iter4_reg;
        trunc_ln55_1_reg_1640_pp2_iter6_reg <= trunc_ln55_1_reg_1640_pp2_iter5_reg;
        trunc_ln55_1_reg_1640_pp2_iter7_reg <= trunc_ln55_1_reg_1640_pp2_iter6_reg;
        trunc_ln55_1_reg_1640_pp2_iter8_reg <= trunc_ln55_1_reg_1640_pp2_iter7_reg;
        trunc_ln55_1_reg_1640_pp2_iter9_reg <= trunc_ln55_1_reg_1640_pp2_iter8_reg;
        window_buf_1_2_reg_1661_pp2_iter2_reg <= window_buf_1_2_reg_1661;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln103_reg_1755_pp2_iter9_reg) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln95_reg_1710_pp2_iter9_reg == 1'd0) & (icmp_ln42_reg_1625_pp2_iter9_reg == 1'd0))) begin
        and_ln107_reg_1784 <= and_ln107_fu_1150_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter9 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter10_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter9_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter10_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter9_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter10 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter11_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter10_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter11_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter10_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter12_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter11_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter12_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter11_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter12 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter13_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter12_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter13_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter12_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter13 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter14_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter13_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter14_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter13_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter14 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter15_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter14_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter15_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter14_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter16_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter15_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter16_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter15_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter16 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter17_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter16_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter17_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter16_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter18_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter17_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter18_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter17_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter19_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter18_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter19_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter18_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter1_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter0_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter1_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter0_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter19 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter20_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter19_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter20_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter19_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter20 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter21_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter20_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter21_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter20_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter21 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter22_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter21_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter22_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter21_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter22 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter23_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter22_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter23_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter22_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter23 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter24_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter23_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter24_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter23_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter24 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter25_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter24_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter25_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter24_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter25 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter26_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter25_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter26_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter25_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter26 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter27_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter26_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter27_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter26_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter27 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter28_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter27_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter28_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter27_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter28 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter29_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter28_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter29_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter28_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter2_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter1_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter2_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter1_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter29 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter30_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter29_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter30_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter29_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter30 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter31_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter30_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter31_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter30_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter31 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter32_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter31_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter32_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter31_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter32 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter33_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter32_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter33_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter32_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter34 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter35_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter34_grad_sobel_reg_373;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter3_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter2_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter3_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter2_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter4_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter3_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter4_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter3_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter5_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter4_grad_sobel_reg_373;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter5 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter6_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter5_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter6_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter5_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter6 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter7_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter6_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter7_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter6_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter7 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter8_grad_sobel_reg_373 <= ap_phi_reg_pp2_iter7_grad_sobel_reg_373;
        ap_phi_reg_pp2_iter8_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter7_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter8 == 1'b1))) begin
        ap_phi_reg_pp2_iter9_t_int_07883_reg_362 <= ap_phi_reg_pp2_iter8_t_int_07883_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond6716_fu_396_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_29_reg_1437 <= empty_29_fu_408_p1;
        empty_30_reg_1452[4 : 3] <= empty_30_fu_430_p2[4 : 3];
        empty_31_reg_1457 <= empty_31_fu_436_p2;
        empty_34_reg_1463 <= empty_34_fu_450_p2;
        tmp_5_reg_1442 <= {{empty_reg_296[9:8]}};
        tmp_7_reg_1447[4 : 3] <= tmp_7_fu_422_p3[4 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond6716_reg_1428 <= exitcond6716_fu_396_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln42_reg_1625_pp2_iter30_reg == 1'd0))) begin
        f_reg_1793 <= grp_fu_391_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (((icmp_ln95_reg_1710_pp2_iter33_reg == 1'd1) & (icmp_ln42_reg_1625_pp2_iter33_reg == 1'd0)) | ((1'd0 == and_ln107_reg_1784_pp2_iter33_reg) & (1'd0 == and_ln103_reg_1755_pp2_iter33_reg) & (icmp_ln42_reg_1625_pp2_iter33_reg == 1'd0))))) begin
        icmp_ln111_1_reg_1839 <= icmp_ln111_1_fu_1309_p2;
        icmp_ln111_reg_1834 <= icmp_ln111_fu_1303_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln42_reg_1625 <= icmp_ln42_fu_699_p2;
        icmp_ln42_reg_1625_pp2_iter1_reg <= icmp_ln42_reg_1625;
        line_buf_addr_1_reg_1634_pp2_iter1_reg <= line_buf_addr_1_reg_1634;
        or_ln120_2_reg_1651_pp2_iter1_reg <= or_ln120_2_reg_1651;
        trunc_ln55_1_reg_1640_pp2_iter1_reg <= trunc_ln55_1_reg_1640;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln42_reg_1625_pp2_iter2_reg == 1'd0))) begin
        icmp_ln95_reg_1710 <= icmp_ln95_fu_961_p2;
        sub_ln96_1_reg_1704 <= sub_ln96_1_fu_955_p2;
        sub_ln96_reg_1694 <= sub_ln96_fu_922_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln42_reg_1625_pp2_iter31_reg == 1'd0))) begin
        isNeg_reg_1808 <= add_ln340_fu_1185_p2[32'd8];
        p_Repl2_s_reg_1803 <= p_Repl2_s_fu_1177_p1;
        p_Result_s_reg_1798 <= p_Val2_s_fu_1156_p1[32'd31];
        ush_reg_1813 <= ush_fu_1209_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln41_fu_638_p2 == 1'd0))) begin
        or_ln120_1_reg_1620 <= or_ln120_1_fu_684_p2;
        shl_ln_reg_1615[15 : 8] <= shl_ln_fu_654_p3[15 : 8];
        trunc_ln55_reg_1609 <= trunc_ln55_fu_650_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (or_ln120_2_reg_1651_pp2_iter34_reg == 1'd0))) begin
        select_ln122_reg_1854 <= select_ln122_fu_1336_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln42_reg_1625 == 1'd0))) begin
        tmp_2_reg_1672 <= {{line_buf_q1[23:8]}};
        window_buf_0_2_reg_1655 <= {{line_buf_q1[15:8]}};
        window_buf_1_2_reg_1661 <= {{line_buf_q1[23:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln42_reg_1625_pp2_iter33_reg == 1'd0))) begin
        tmp_9_reg_1829 <= {{p_Val2_3_fu_1287_p3[31:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (or_ln120_2_reg_1651_pp2_iter33_reg == 1'd0))) begin
        trunc_ln122_reg_1844 <= trunc_ln122_fu_1315_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln42_reg_1625_pp2_iter32_reg == 1'd0))) begin
        val_V_reg_1818 <= val_V_fu_1271_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln42_reg_1625_pp2_iter13_reg == 1'd0))) begin
        x_assign_reg_1788 <= grp_fu_388_p1;
    end
end

always @ (*) begin
    if ((exitcond6716_fu_396_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (ap_enable_reg_pp2_iter2 == 1'b0))) begin
        ap_condition_pp2_exit_iter3_state11 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter3_state11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln42_fu_699_p2 == 1'd1))) begin
        ap_condition_pp2_flush_enable = 1'b1;
    end else begin
        ap_condition_pp2_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln41_fu_638_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter36 == 1'b0) & (ap_enable_reg_pp2_iter35 == 1'b0) & (ap_enable_reg_pp2_iter34 == 1'b0) & (ap_enable_reg_pp2_iter33 == 1'b0) & (ap_enable_reg_pp2_iter32 == 1'b0) & (ap_enable_reg_pp2_iter31 == 1'b0) & (ap_enable_reg_pp2_iter30 == 1'b0) & (ap_enable_reg_pp2_iter29 == 1'b0) & (ap_enable_reg_pp2_iter28 == 1'b0) & (ap_enable_reg_pp2_iter27 == 1'b0) & (ap_enable_reg_pp2_iter26 == 1'b0) & (ap_enable_reg_pp2_iter25 == 1'b0) & (ap_enable_reg_pp2_iter24 == 1'b0) & (ap_enable_reg_pp2_iter23 == 1'b0) & (ap_enable_reg_pp2_iter22 == 1'b0) & (ap_enable_reg_pp2_iter21 == 1'b0) & (ap_enable_reg_pp2_iter20 == 1'b0) & (ap_enable_reg_pp2_iter19 == 1'b0) & (ap_enable_reg_pp2_iter18 == 1'b0) & (ap_enable_reg_pp2_iter17 == 1'b0) & (ap_enable_reg_pp2_iter16 == 1'b0) & (ap_enable_reg_pp2_iter15 == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b0) & (ap_enable_reg_pp2_iter13 == 1'b0) & (ap_enable_reg_pp2_iter12 == 1'b0) & (ap_enable_reg_pp2_iter11 == 1'b0) & (ap_enable_reg_pp2_iter10 == 1'b0) & (ap_enable_reg_pp2_iter9 == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln41_fu_638_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        data_ce0 = 1'b1;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        line_buf_address0 = line_buf_addr_1_reg_1634_pp2_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buf_address0 = p_cast7_fu_456_p1;
    end else begin
        line_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        line_buf_ce0 = 1'b1;
    end else begin
        line_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        line_buf_ce1 = 1'b1;
    end else begin
        line_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        line_buf_d0 = tmp_6_fu_886_p3;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buf_d0 = empty_40_fu_497_p2;
    end else begin
        line_buf_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln42_reg_1625_pp2_iter2_reg == 1'd0))) begin
        line_buf_we0 = 3'd7;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond6716_reg_1428 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buf_we0 = mask_fu_507_p2;
    end else begin
        line_buf_we0 = 3'd0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter36 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        if ((or_ln120_2_reg_1651_pp2_iter35_reg == 1'd1)) begin
            out_r_address0 = zext_ln126_fu_1368_p1;
        end else if ((or_ln120_2_reg_1651_pp2_iter35_reg == 1'd0)) begin
            out_r_address0 = zext_ln122_fu_1349_p1;
        end else begin
            out_r_address0 = 'bx;
        end
    end else begin
        out_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter36 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (or_ln120_2_reg_1651_pp2_iter35_reg == 1'd1)) | ((ap_enable_reg_pp2_iter36 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (or_ln120_2_reg_1651_pp2_iter35_reg == 1'd0)))) begin
        out_r_ce0 = 1'b1;
    end else begin
        out_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter36 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        if ((or_ln120_2_reg_1651_pp2_iter35_reg == 1'd1)) begin
            out_r_d0 = shl_ln4_fu_1373_p3;
        end else if ((or_ln120_2_reg_1651_pp2_iter35_reg == 1'd0)) begin
            out_r_d0 = tmp_fu_1354_p3;
        end else begin
            out_r_d0 = 'bx;
        end
    end else begin
        out_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter36 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (or_ln120_2_reg_1651_pp2_iter35_reg == 1'd1)) | ((ap_enable_reg_pp2_iter36 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (or_ln120_2_reg_1651_pp2_iter35_reg == 1'd0)))) begin
        out_r_we0 = 2'd3;
    end else begin
        out_r_we0 = 2'd0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond6716_fu_396_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond6716_fu_396_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (exitcond6615_fu_532_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln41_fu_638_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (ap_enable_reg_pp2_iter2 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)) & ~((ap_enable_reg_pp2_iter36 == 1'b1) & (ap_enable_reg_pp2_iter35 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter36 == 1'b1) & (ap_enable_reg_pp2_iter35 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)) | ((ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (ap_enable_reg_pp2_iter2 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1_fu_1343_p3 = {{trunc_ln55_reg_1609}, {trunc_ln55_1_reg_1640_pp2_iter35_reg}};

assign add_ln340_fu_1185_p2 = ($signed(9'd385) + $signed(zext_ln340_fu_1181_p1));

assign add_ln41_fu_644_p2 = (yi_reg_340 + 9'd1);

assign add_ln42_fu_705_p2 = (xi_reg_351 + 9'd1);

assign add_ln55_fu_715_p2 = (zext_ln42_1_fu_695_p1 + shl_ln_reg_1615);

assign add_ln75_1_fu_913_p2 = (zext_ln75_4_fu_909_p1 + sub_ln75_1_fu_904_p2);

assign add_ln75_fu_828_p2 = ($signed(zext_ln75_2_fu_824_p1) + $signed(sext_ln75_fu_812_p1));

assign add_ln82_1_fu_856_p2 = (zext_ln82_fu_842_p1 + zext_ln82_1_fu_852_p1);

assign add_ln82_fu_846_p2 = (zext_ln75_1_fu_803_p1 + zext_ln75_fu_799_p1);

assign add_ln_fu_1362_p3 = {{trunc_ln55_reg_1609}, {trunc_ln55_1_reg_1640_pp2_iter35_reg}};

assign and_ln103_fu_1070_p2 = (select_ln103_fu_1020_p3 & select_ln103_1_fu_1062_p3);

assign and_ln107_fu_1150_p2 = (select_ln107_fu_1114_p3 & select_ln107_1_fu_1142_p3);

assign and_ln111_fu_1324_p2 = (icmp_ln111_reg_1834 & icmp_ln111_1_reg_1839);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp2_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp2_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp2_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp2_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp2_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp2_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp2_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp2_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp2_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp2_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp2_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp2_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp2_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp2_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp2_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp2_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp2_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp2_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp2_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp2_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp2_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp2_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp2_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp2_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp2_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp2_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp2_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp2_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_617 = (((icmp_ln95_reg_1710_pp2_iter34_reg == 1'd1) & (icmp_ln42_reg_1625_pp2_iter34_reg == 1'd0)) | ((1'd0 == and_ln107_reg_1784_pp2_iter34_reg) & (1'd0 == and_ln103_reg_1755_pp2_iter34_reg) & (icmp_ln42_reg_1625_pp2_iter34_reg == 1'd0)));
end

always @ (*) begin
    ap_condition_910 = ((1'd0 == and_ln107_reg_1784_pp2_iter32_reg) & (1'd0 == and_ln103_reg_1755_pp2_iter32_reg) & (icmp_ln95_reg_1710_pp2_iter32_reg == 1'd0) & (icmp_ln42_reg_1625_pp2_iter32_reg == 1'd0));
end

always @ (*) begin
    ap_condition_959 = ((1'd1 == and_ln103_reg_1755) & (icmp_ln95_reg_1710_pp2_iter7_reg == 1'd0) & (icmp_ln42_reg_1625_pp2_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_condition_962 = ((1'd0 == and_ln103_reg_1755_pp2_iter32_reg) & (1'd1 == and_ln107_reg_1784_pp2_iter32_reg) & (icmp_ln95_reg_1710_pp2_iter32_reg == 1'd0) & (icmp_ln42_reg_1625_pp2_iter32_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_phi_reg_pp2_iter0_grad_sobel_reg_373 = 'bx;

assign ap_phi_reg_pp2_iter0_t_int_07883_reg_362 = 'bx;

assign cmp88_not_fu_678_p2 = ((yi_reg_340 > 9'd252) ? 1'b1 : 1'b0);

assign data_address0 = zext_ln55_fu_773_p1;

assign empty_28_fu_402_p2 = (empty_reg_296 + 10'd1);

assign empty_29_fu_408_p1 = empty_reg_296[7:0];

assign empty_30_fu_430_p2 = (tmp_7_fu_422_p3 | 5'd7);

assign empty_31_fu_436_p2 = ((tmp_7_fu_422_p3 > empty_30_fu_430_p2) ? 1'b1 : 1'b0);

assign empty_32_fu_442_p3 = ((empty_31_fu_436_p2[0:0] === 1'b1) ? tmp_7_fu_422_p3 : empty_30_fu_430_p2);

assign empty_33_fu_460_p3 = ((empty_31_reg_1457[0:0] === 1'b1) ? empty_30_reg_1452 : tmp_7_reg_1447);

assign empty_34_fu_450_p2 = ($signed(5'd23) - $signed(empty_32_fu_442_p3));

assign empty_35_fu_465_p1 = empty_33_fu_460_p3;

assign empty_36_fu_469_p1 = empty_34_reg_1463;

assign empty_37_fu_472_p3 = ((empty_31_reg_1457[0:0] === 1'b1) ? 24'd0 : 24'd0);

assign empty_38_fu_479_p2 = 24'd16777215 << empty_35_fu_465_p1;

assign empty_39_fu_485_p2 = 24'd16777215 >> empty_36_fu_469_p1;

assign empty_40_fu_497_p2 = (p_demorgan_fu_491_p2 & empty_37_fu_472_p3);

assign empty_41_fu_504_p1 = tmp_5_reg_1442;

assign empty_44_fu_538_p2 = (empty_42_reg_307 + 4'd1);

assign empty_46_fu_600_p2 = ((next_urem_fu_594_p2 < 4'd3) ? 1'b1 : 1'b0);

assign exitcond6615_fu_532_p2 = ((empty_42_reg_307 == 4'd9) ? 1'b1 : 1'b0);

assign exitcond6716_fu_396_p2 = ((empty_reg_296 == 10'd768) ? 1'b1 : 1'b0);

assign grp_fu_1089_p0 = shl_ln3_reg_1741_pp2_iter9_reg;

assign grp_fu_1089_p1 = sext_ln96_1_reg_1748_pp2_iter9_reg;

assign grp_fu_1382_p0 = sext_ln86_fu_976_p1;

assign grp_fu_1382_p1 = sext_ln86_fu_976_p1;

assign grp_fu_1388_p1 = 31'd2147483030;

assign grp_fu_1396_p1 = 28'd268435350;

assign grp_fu_1404_p0 = sext_ln82_fu_985_p1;

assign grp_fu_1404_p1 = sext_ln82_fu_985_p1;

assign grp_fu_1412_p1 = 28'd268435350;

assign grp_fu_1420_p1 = 28'd107;

assign grp_fu_388_p0 = add_ln86_reg_1769;

assign icmp_fu_672_p2 = ((tmp_1_fu_662_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln103_1_fu_1015_p2 = (($signed(sext_ln103_1_fu_1006_p1) > $signed(grp_fu_1388_p2)) ? 1'b1 : 1'b0);

assign icmp_ln103_2_fu_1040_p2 = (($signed(sext_ln103_3_fu_1036_p1) < $signed(grp_fu_1396_p2)) ? 1'b1 : 1'b0);

assign icmp_ln103_3_fu_1051_p2 = (($signed(grp_fu_1396_p2) < $signed(sext_ln103_3_fu_1036_p1)) ? 1'b1 : 1'b0);

assign icmp_ln103_fu_1010_p2 = (($signed(sext_ln103_1_fu_1006_p1) < $signed(grp_fu_1388_p2)) ? 1'b1 : 1'b0);

assign icmp_ln107_1_fu_1109_p2 = (($signed(sext_ln107_1_fu_1101_p1) > $signed(grp_fu_1412_p2)) ? 1'b1 : 1'b0);

assign icmp_ln107_2_fu_1132_p2 = (($signed(sext_ln107_3_fu_1129_p1) > $signed(grp_fu_1420_p2)) ? 1'b1 : 1'b0);

assign icmp_ln107_3_fu_1137_p2 = (($signed(sext_ln107_3_fu_1129_p1) < $signed(grp_fu_1420_p2)) ? 1'b1 : 1'b0);

assign icmp_ln107_fu_1104_p2 = (($signed(sext_ln107_1_fu_1101_p1) < $signed(grp_fu_1412_p2)) ? 1'b1 : 1'b0);

assign icmp_ln111_1_fu_1309_p2 = (($signed(ap_phi_reg_pp2_iter34_t_int_07883_reg_362) < $signed(32'd618)) ? 1'b1 : 1'b0);

assign icmp_ln111_fu_1303_p2 = (($signed(ap_phi_reg_pp2_iter34_t_int_07883_reg_362) > $signed(32'd106)) ? 1'b1 : 1'b0);

assign icmp_ln120_1_fu_736_p2 = ((xi_reg_351 > 9'd252) ? 1'b1 : 1'b0);

assign icmp_ln120_fu_730_p2 = ((tmp_14_fu_720_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_638_p2 = ((yi_reg_340 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_699_p2 = ((xi_reg_351 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln89_fu_1319_p2 = (($signed(tmp_9_reg_1829) > $signed(24'd0)) ? 1'b1 : 1'b0);

assign icmp_ln95_fu_961_p2 = ((add_ln75_1_fu_913_p2 == zext_ln75_5_fu_919_p1) ? 1'b1 : 1'b0);

assign idx_urem_fu_606_p3 = ((empty_46_fu_600_p2[0:0] === 1'b1) ? next_urem_fu_594_p2 : 4'd0);

assign isNeg_fu_1191_p3 = add_ln340_fu_1185_p2[32'd8];

assign line_buf_address1 = zext_ln42_fu_690_p1;

assign mantissa_V_fu_1217_p4 = {{{{1'd1}, {p_Repl2_s_reg_1803}}}, {1'd0}};

assign mask_fu_507_p2 = 3'd1 << empty_41_fu_504_p1;

assign next_mul_fu_544_p2 = (8'd22 + phi_mul_reg_318);

assign next_urem_fu_594_p2 = (phi_urem_reg_329 + 4'd1);

assign or_ln120_1_fu_684_p2 = (icmp_fu_672_p2 | cmp88_not_fu_678_p2);

assign or_ln120_2_fu_748_p2 = (or_ln120_fu_742_p2 | or_ln120_1_reg_1620);

assign or_ln120_fu_742_p2 = (icmp_ln120_fu_730_p2 | icmp_ln120_1_fu_736_p2);

assign p_Repl2_1_fu_1167_p4 = {{p_Val2_s_fu_1156_p1[30:23]}};

assign p_Repl2_s_fu_1177_p1 = p_Val2_s_fu_1156_p1[22:0];

assign p_Val2_3_fu_1287_p3 = ((p_Result_s_reg_1798_pp2_iter33_reg[0:0] === 1'b1) ? result_V_1_fu_1282_p2 : val_V_reg_1818);

assign p_Val2_s_fu_1156_p1 = f_reg_1793;

assign p_cast7_fu_456_p1 = empty_29_reg_1437;

assign p_demorgan_fu_491_p2 = (empty_39_fu_485_p2 & empty_38_fu_479_p2);

assign r_V_1_fu_1243_p2 = zext_ln15_fu_1226_p1 << sh_prom_i_i_i_cast_cast_cast_cast_fu_1233_p1;

assign r_V_fu_1237_p2 = zext_ln15_fu_1226_p1 >> sh_prom_i_i_i_cast_cast_cast_cast_fu_1233_p1;

assign result_V_1_fu_1282_p2 = (32'd0 - val_V_reg_1818);

assign select_ln103_1_fu_1062_p3 = ((tmp_11_fu_1028_p3[0:0] === 1'b1) ? xor_ln103_fu_1045_p2 : xor_ln103_1_fu_1056_p2);

assign select_ln103_fu_1020_p3 = ((tmp_10_fu_998_p3[0:0] === 1'b1) ? icmp_ln103_fu_1010_p2 : icmp_ln103_1_fu_1015_p2);

assign select_ln107_1_fu_1142_p3 = ((tmp_13_fu_1122_p3[0:0] === 1'b1) ? icmp_ln107_2_fu_1132_p2 : icmp_ln107_3_fu_1137_p2);

assign select_ln107_fu_1114_p3 = ((tmp_12_fu_1094_p3[0:0] === 1'b1) ? icmp_ln107_fu_1104_p2 : icmp_ln107_1_fu_1109_p2);

assign select_ln111_fu_1328_p3 = ((and_ln111_fu_1324_p2[0:0] === 1'b1) ? 8'd45 : 8'd90);

assign select_ln122_fu_1336_p3 = ((icmp_ln89_fu_1319_p2[0:0] === 1'b1) ? 8'd255 : trunc_ln122_reg_1844);

assign sext_ln103_1_fu_1006_p1 = shl_ln3_fu_988_p3;

assign sext_ln103_3_fu_1036_p1 = shl_ln3_fu_988_p3;

assign sext_ln107_1_fu_1101_p1 = shl_ln3_reg_1741_pp2_iter9_reg;

assign sext_ln107_3_fu_1129_p1 = shl_ln3_reg_1741_pp2_iter9_reg;

assign sext_ln1311_fu_1205_p1 = $signed(sub_ln1311_fu_1199_p2);

assign sext_ln75_fu_812_p1 = $signed(sub_ln75_fu_806_p2);

assign sext_ln82_fu_985_p1 = sub_ln96_reg_1694_pp2_iter4_reg;

assign sext_ln86_fu_976_p1 = sub_ln96_1_reg_1704;

assign sext_ln96_1_fu_995_p1 = sub_ln96_reg_1694_pp2_iter6_reg;

assign sext_ln96_2_fu_1278_p1 = $signed(grp_fu_1089_p2);

assign sh_prom_i_i_i_cast_cast_cast_cast_fu_1233_p1 = $unsigned(sh_prom_i_i_i_cast_cast_cast_fu_1230_p1);

assign sh_prom_i_i_i_cast_cast_cast_fu_1230_p1 = $signed(ush_reg_1813);

assign shl_ln1_fu_816_p3 = {{window_buf_1_1_fu_226}, {1'd0}};

assign shl_ln2_fu_834_p3 = {{window_buf_0_1_1_fu_222}, {1'd0}};

assign shl_ln3_fu_988_p3 = {{sub_ln96_1_reg_1704_pp2_iter6_reg}, {8'd0}};

assign shl_ln4_fu_1373_p3 = {{ap_phi_reg_pp2_iter36_grad_sobel_reg_373}, {8'd0}};

assign shl_ln75_1_fu_893_p3 = {{window_buf_1_2_reg_1661_pp2_iter2_reg}, {1'd0}};

assign shl_ln82_1_fu_937_p3 = {{window_buf_2_1_1_fu_238}, {1'd0}};

assign shl_ln_fu_654_p3 = {{trunc_ln55_fu_650_p1}, {8'd0}};

assign sub_ln1311_fu_1199_p2 = (8'd127 - p_Repl2_1_fu_1167_p4);

assign sub_ln75_1_fu_904_p2 = (add_ln75_reg_1684 - zext_ln75_3_fu_900_p1);

assign sub_ln75_fu_806_p2 = (zext_ln75_fu_799_p1 - zext_ln75_1_fu_803_p1);

assign sub_ln82_1_fu_949_p2 = (sub_ln82_fu_931_p2 - zext_ln82_3_fu_945_p1);

assign sub_ln82_fu_931_p2 = (zext_ln82_2_fu_928_p1 - zext_ln75_4_fu_909_p1);

assign sub_ln96_1_fu_955_p2 = (sub_ln82_1_fu_949_p2 - zext_ln75_5_fu_919_p1);

assign sub_ln96_fu_922_p2 = (add_ln75_1_fu_913_p2 - zext_ln75_5_fu_919_p1);

assign tmp_10_fu_998_p3 = sext_ln96_1_fu_995_p1[32'd19];

assign tmp_11_fu_1028_p3 = sext_ln96_1_fu_995_p1[32'd19];

assign tmp_12_fu_1094_p3 = sext_ln96_1_reg_1748_pp2_iter9_reg[32'd19];

assign tmp_13_fu_1122_p3 = sext_ln96_1_reg_1748_pp2_iter9_reg[32'd19];

assign tmp_14_fu_720_p4 = {{xi_reg_351[8:2]}};

assign tmp_1_fu_662_p4 = {{yi_reg_340[8:2]}};

assign tmp_5_fu_412_p4 = {{empty_reg_296[9:8]}};

assign tmp_6_fu_886_p3 = {{window_buf_2_2_reg_1677}, {tmp_2_reg_1672_pp2_iter2_reg}};

assign tmp_7_fu_422_p3 = {{tmp_5_fu_412_p4}, {3'd0}};

assign tmp_8_fu_1249_p3 = r_V_fu_1237_p2[32'd24];

assign tmp_fu_1354_p3 = {{ap_phi_reg_pp2_iter36_grad_sobel_reg_373}, {select_ln122_reg_1854}};

assign tmp_s_fu_1261_p4 = {{r_V_1_fu_1243_p2[55:24]}};

assign trunc_ln122_fu_1315_p1 = p_Val2_3_fu_1287_p3[7:0];

assign trunc_ln55_1_fu_711_p1 = xi_reg_351[7:0];

assign trunc_ln55_fu_650_p1 = yi_reg_340[7:0];

assign ush_fu_1209_p3 = ((isNeg_fu_1191_p3[0:0] === 1'b1) ? sext_ln1311_fu_1205_p1 : add_ln340_fu_1185_p2);

assign val_V_fu_1271_p3 = ((isNeg_reg_1808[0:0] === 1'b1) ? zext_ln662_fu_1257_p1 : tmp_s_fu_1261_p4);

assign window_buf_0_1_0_load_reg_1504 = 8'd0;

assign window_buf_0_2_0_load_reg_1509 = 8'd0;

assign window_buf_1_1_0_load_reg_1514 = 8'd0;

assign window_buf_1_2_0_load_reg_1519 = 8'd0;

assign window_buf_2_1_0_load_reg_1524 = 8'd0;

assign window_buf_2_2_0_load_reg_1529 = 8'd0;

assign xor_ln103_1_fu_1056_p2 = (icmp_ln103_3_fu_1051_p2 ^ 1'd1);

assign xor_ln103_fu_1045_p2 = (icmp_ln103_2_fu_1040_p2 ^ 1'd1);

assign zext_ln122_fu_1349_p1 = add_ln1_fu_1343_p3;

assign zext_ln126_fu_1368_p1 = add_ln_fu_1362_p3;

assign zext_ln15_fu_1226_p1 = mantissa_V_fu_1217_p4;

assign zext_ln340_fu_1181_p1 = p_Repl2_1_fu_1167_p4;

assign zext_ln42_1_fu_695_p1 = xi_reg_351;

assign zext_ln42_fu_690_p1 = xi_reg_351;

assign zext_ln55_fu_773_p1 = add_ln55_reg_1646;

assign zext_ln662_fu_1257_p1 = tmp_8_fu_1249_p3;

assign zext_ln75_1_fu_803_p1 = window_buf_0_2_reg_1655;

assign zext_ln75_2_fu_824_p1 = shl_ln1_fu_816_p3;

assign zext_ln75_3_fu_900_p1 = shl_ln75_1_fu_893_p3;

assign zext_ln75_4_fu_909_p1 = window_buf_2_1_fu_234;

assign zext_ln75_5_fu_919_p1 = window_buf_2_2_reg_1677;

assign zext_ln75_fu_799_p1 = window_buf_0_1_fu_218;

assign zext_ln82_1_fu_852_p1 = add_ln82_fu_846_p2;

assign zext_ln82_2_fu_928_p1 = add_ln82_1_reg_1689;

assign zext_ln82_3_fu_945_p1 = shl_ln82_1_fu_937_p3;

assign zext_ln82_fu_842_p1 = shl_ln2_fu_834_p3;

always @ (posedge ap_clk) begin
    tmp_7_reg_1447[2:0] <= 3'b000;
    empty_30_reg_1452[2:0] <= 3'b111;
    shl_ln_reg_1615[7:0] <= 8'b00000000;
    shl_ln3_reg_1741[7:0] <= 8'b00000000;
    shl_ln3_reg_1741_pp2_iter8_reg[7:0] <= 8'b00000000;
    shl_ln3_reg_1741_pp2_iter9_reg[7:0] <= 8'b00000000;
end

endmodule //sobel
