(S (NP (EX There)) (VP (VBP are) (NP (NP (NP (CD two) (JJ main) (NNS methods)) (SBAR (S (VP (TO to) (VP (VB implement) (NP (NNP FIR) (NNS filters))))))) (: :) (NP (NN software) (CC and) (NN hardware)))) (. .))
(S (S (PP (IN In) (NP (DT the) (NN software) (NN method))) (, ,) (NP (DT an) (NNP FIR) (NN filter)) (VP (MD can) (VP (VB be) (VP (VBN implemented) (PP (IN within) (NP (DT the) (NN processor))) (PP (IN by) (NP (VBG programming))))))) (: ;) (S (S (NP (PRP it)) (VP (VBZ uses) (NP (ADJP (RB too) (JJ much)) (NN memory)))) (CC and) (S (NP (PRP it)) (VP (VBZ is) (ADJP (RB extremely) (JJ time-consuming)) (SBAR (IN while) (S (NP (PRP it)) (VP (VBZ gives) (NP (DT the) (NN design)) (NP (JJR more) (NN configurability)))))))) (. .))
(S (PP (IN In) (NP (NP (JJS most) (JJ hardware-based) (NNS implementations)) (PP (IN of) (NP (NNP FIR) (NNS filters))))) (, ,) (NP (X (NNP Analog-to-Digital) (PRN (-LRB- -LRB-) (NP (NNP A/D)) (-RRB- -RRB-))) (CC and) (NX (NNP Digital-to-Analog) (PRN (-LRB- -LRB-) (NP (NNP D/A)) (-RRB- -RRB-))) (NNS converters)) (VP (VP (VBP are) (ADJP (JJ mandatory))) (CC and) (VP (VB increase) (NP (DT the) (NN cost)))) (. .))
(S (NP (NP (DT The) (ADJP (RBS most) (JJ important)) (NN advantage)) (PP (IN of) (NP (NP (JJ hardware) (NN implementation)) (PP (IN of) (NP (DT a) (NNP FIR) (NN filter)))))) (VP (VBZ is) (NP (NP (PRP$ its) (JJR higher) (NN speed)) (PP (VBN compared) (PP (TO to) (NP (PRP$ its) (NN software) (NN counterpart)))))) (. .))
(S (PP (IN In) (NP (DT this) (NN work))) (, ,) (S (VP (VBG considering) (NP (NP (DT the) (NNS advantages)) (PP (IN of) (NP (NN software) (CC and) (NN hardware) (NNS approaches)))))) (, ,) (NP (NP (DT a) (NN method)) (SBAR (S (VP (TO to) (VP (VB implement) (NP (JJ direct) (NN form) (NNP FIR) (NNS filters)) (S (VP (VBG using) (NP (NN analog) (NNS components) (CC and) (NNS memristors))))))))) (VP (VBZ is) (VP (VBN proposed))) (. .))
(S (CONJP (RB Not) (RB only)) (NP (DT the) (NNP A/D) (CC and) (NNP D/A) (NNS converters)) (VP (VBP are) (VP (VBN omitted))) (, ,) (CONJP (CC but) (RB also)) (S (S (VP (VBG using) (NP (NNS memristors)))) (VP (JJ avails) (NP (NN configurability)))) (. .))
(S (S (NP (DT A) (JJ new) (NN circuit)) (VP (VBZ is) (VP (VBN presented) (S (VP (TO to) (VP (VB handle) (NP (NP (JJ negative) (NNS coefficients)) (PP (IN of) (NP (DT the) (NN filter)))))))))) (CC and) (S (NP (NN memristance) (NNS values)) (VP (VBP are) (VP (VBN calculated) (S (VP (VBG using) (NP (DT a) (JJ heuristic) (NN method)))) (SBAR (IN in) (NN order) (S (VP (TO to) (VP (VB achieve) (NP (NP (DT a) (JJR better) (NN accuracy)) (PP (IN in) (S (VP (VBG setting) (NP (NNS coefficients))))))))))))) (. .))
(S (ADVP (RB Moreover)) (, ,) (NP (DT an) (JJ appropriate) (NN sample) (CC and) (NN delay) (NN topology)) (VP (VBZ is) (VP (VBN employed) (SBAR (WHNP (WDT which)) (S (VP (VBZ overcomes) (NP (NP (DT the) (NNS limitations)) (PP (IN of) (NP (NP (DT the) (JJ previous) (NN research)) (PP (IN in) (NP (NP (NN implementation)) (PP (IN of) (NP (NN high-order) (NNS filters))))))))))))) (. .))
(S (NP (NP (NNP Proper) (NN operation) (CC and) (NN usefulness)) (PP (IN of) (NP (DT the) (VBN proposed) (NNS structures)))) (VP (VBP are) (DT all) (VP (JJ validated) (PP (IN via) (NP (NP (NN simulation)) (PP (IN in) (NP (NNP Cadence))))))) (. .))
