

================================================================
== Vivado HLS Report for 'Lower_inv'
================================================================
* Date:           Sat Aug 15 12:23:43 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Inversion_LUP1
* Solution:       INLINE
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.397|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   19|  208|   19|  208|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+-------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- linv_label0_linv_label1  |   18|  207|  2 ~ 23  |          -|          -|      9|    no    |
        | + linv_label2             |    9|   19|        10|          5|          1| 1 ~ 3 |    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 5, D = 10, States = { 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 3 29 
3 --> 13 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 29 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%L_inv27_1 = alloca float"   --->   Operation 30 'alloca' 'L_inv27_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%L_inv26_1 = alloca float"   --->   Operation 31 'alloca' 'L_inv26_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%L_inv_1_0_1 = alloca float"   --->   Operation 32 'alloca' 'L_inv_1_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%L_inv28_1 = alloca float"   --->   Operation 33 'alloca' 'L_inv28_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%L_inv_1_2_1 = alloca float"   --->   Operation 34 'alloca' 'L_inv_1_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%L_inv_0_2_1 = alloca float"   --->   Operation 35 'alloca' 'L_inv_0_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%L_inv_0_1_1 = alloca float"   --->   Operation 36 'alloca' 'L_inv_0_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%L_inv_0_0_1 = alloca float"   --->   Operation 37 'alloca' 'L_inv_0_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%L_inv_1_1_1 = alloca float"   --->   Operation 38 'alloca' 'L_inv_1_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "br label %1" [Inversion_LUP1/inverse.cpp:147]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.42>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %add_ln147, %linv_label1_end ]" [Inversion_LUP1/inverse.cpp:147]   --->   Operation 40 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %select_ln147_1, %linv_label1_end ]" [Inversion_LUP1/inverse.cpp:147]   --->   Operation 41 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%k = phi i2 [ 0, %0 ], [ %j, %linv_label1_end ]"   --->   Operation 42 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.30ns)   --->   "%icmp_ln147 = icmp eq i4 %indvar_flatten, -7" [Inversion_LUP1/inverse.cpp:147]   --->   Operation 43 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.73ns)   --->   "%add_ln147 = add i4 %indvar_flatten, 1" [Inversion_LUP1/inverse.cpp:147]   --->   Operation 44 'add' 'add_ln147' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln147, label %6, label %linv_label1_begin" [Inversion_LUP1/inverse.cpp:147]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.56ns)   --->   "%i = add i2 %i_0, 1" [Inversion_LUP1/inverse.cpp:147]   --->   Operation 46 'add' 'i' <Predicate = (!icmp_ln147)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @linv_label0_linv_lab)"   --->   Operation 47 'specloopname' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 48 'speclooptripcount' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.95ns)   --->   "%icmp_ln149 = icmp eq i2 %k, -1" [Inversion_LUP1/inverse.cpp:149]   --->   Operation 49 'icmp' 'icmp_ln149' <Predicate = (!icmp_ln147)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.99ns)   --->   "%select_ln147 = select i1 %icmp_ln149, i2 0, i2 %k" [Inversion_LUP1/inverse.cpp:147]   --->   Operation 50 'select' 'select_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.99ns)   --->   "%select_ln147_1 = select i1 %icmp_ln149, i2 %i, i2 %i_0" [Inversion_LUP1/inverse.cpp:147]   --->   Operation 51 'select' 'select_ln147_1' <Predicate = (!icmp_ln147)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i2 %select_ln147_1 to i32" [Inversion_LUP1/inverse.cpp:147]   --->   Operation 52 'zext' 'zext_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln155_1 = zext i2 %select_ln147_1 to i5" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 53 'zext' 'zext_ln155_1' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_50 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln147_1, i2 0)" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 54 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i4 %tmp_50 to i64" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 55 'zext' 'zext_ln155' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln155_2 = zext i4 %tmp_50 to i5" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 56 'zext' 'zext_ln155_2' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.73ns)   --->   "%sub_ln155 = sub i5 %zext_ln155_2, %zext_ln155_1" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 57 'sub' 'sub_ln155' <Predicate = (!icmp_ln147)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%L_addr = getelementptr [9 x float]* %L, i64 0, i64 %zext_ln155" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 58 'getelementptr' 'L_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.95ns)   --->   "%icmp_ln153 = icmp eq i2 %i, 0" [Inversion_LUP1/inverse.cpp:153]   --->   Operation 59 'icmp' 'icmp_ln153' <Predicate = (!icmp_ln147)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.95ns)   --->   "%icmp_ln153_2 = icmp eq i2 %i_0, 0" [Inversion_LUP1/inverse.cpp:153]   --->   Operation 60 'icmp' 'icmp_ln153_2' <Predicate = (!icmp_ln147)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.99ns)   --->   "%select_ln147_2 = select i1 %icmp_ln149, i1 %icmp_ln153, i1 %icmp_ln153_2" [Inversion_LUP1/inverse.cpp:147]   --->   Operation 61 'select' 'select_ln147_2' <Predicate = (!icmp_ln147)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i2 %select_ln147 to i32" [Inversion_LUP1/inverse.cpp:159]   --->   Operation 62 'zext' 'zext_ln159' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str12) nounwind" [Inversion_LUP1/inverse.cpp:150]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [Inversion_LUP1/inverse.cpp:150]   --->   Operation 64 'specregionbegin' 'tmp_32' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.95ns)   --->   "%icmp_ln152 = icmp ult i2 %select_ln147_1, %select_ln147" [Inversion_LUP1/inverse.cpp:152]   --->   Operation 65 'icmp' 'icmp_ln152' <Predicate = (!icmp_ln147)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln152, label %2, label %3" [Inversion_LUP1/inverse.cpp:152]   --->   Operation 66 'br' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.95ns)   --->   "%icmp_ln154 = icmp eq i2 %select_ln147_1, %select_ln147" [Inversion_LUP1/inverse.cpp:154]   --->   Operation 67 'icmp' 'icmp_ln154' <Predicate = (!icmp_ln147 & !icmp_ln152)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln154, label %4, label %.preheader.preheader" [Inversion_LUP1/inverse.cpp:154]   --->   Operation 68 'br' <Predicate = (!icmp_ln147 & !icmp_ln152)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.76ns)   --->   "br label %.preheader" [Inversion_LUP1/inverse.cpp:159]   --->   Operation 69 'br' <Predicate = (!icmp_ln147 & !icmp_ln152 & !icmp_ln154)> <Delay = 1.76>
ST_2 : Operation 70 [2/2] (2.32ns)   --->   "%L_load = load float* %L_addr, align 4" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 70 'load' 'L_load' <Predicate = (!icmp_ln147 & !icmp_ln152 & icmp_ln154)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 71 [1/1] (0.95ns)   --->   "%icmp_ln153_1 = icmp eq i2 %select_ln147, 1" [Inversion_LUP1/inverse.cpp:153]   --->   Operation 71 'icmp' 'icmp_ln153_1' <Predicate = (!icmp_ln147 & icmp_ln152)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %select_ln147_2, label %branch9, label %branch10" [Inversion_LUP1/inverse.cpp:153]   --->   Operation 72 'br' <Predicate = (!icmp_ln147 & icmp_ln152)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%L_inv_1_2_1_load_1 = load float* %L_inv_1_2_1" [Inversion_LUP1/inverse.cpp:153]   --->   Operation 73 'load' 'L_inv_1_2_1_load_1' <Predicate = (!icmp_ln147 & icmp_ln152 & !select_ln147_2)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%L_inv_1_1_1_load_1 = load float* %L_inv_1_1_1" [Inversion_LUP1/inverse.cpp:153]   --->   Operation 74 'load' 'L_inv_1_1_1_load_1' <Predicate = (!icmp_ln147 & icmp_ln152 & !select_ln147_2)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.69ns)   --->   "%select_ln153_2 = select i1 %icmp_ln153_1, float 0.000000e+00, float %L_inv_1_1_1_load_1" [Inversion_LUP1/inverse.cpp:153]   --->   Operation 75 'select' 'select_ln153_2' <Predicate = (!icmp_ln147 & icmp_ln152 & !select_ln147_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.69ns)   --->   "%select_ln153_3 = select i1 %icmp_ln153_1, float %L_inv_1_2_1_load_1, float 0.000000e+00" [Inversion_LUP1/inverse.cpp:153]   --->   Operation 76 'select' 'select_ln153_3' <Predicate = (!icmp_ln147 & icmp_ln152 & !select_ln147_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (1.81ns)   --->   "store float %select_ln153_2, float* %L_inv_1_1_1" [Inversion_LUP1/inverse.cpp:153]   --->   Operation 77 'store' <Predicate = (!icmp_ln147 & icmp_ln152 & !select_ln147_2)> <Delay = 1.81>
ST_2 : Operation 78 [1/1] (1.76ns)   --->   "store float %select_ln153_3, float* %L_inv_1_2_1" [Inversion_LUP1/inverse.cpp:153]   --->   Operation 78 'store' <Predicate = (!icmp_ln147 & icmp_ln152 & !select_ln147_2)> <Delay = 1.76>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br label %linv_label1_end" [Inversion_LUP1/inverse.cpp:153]   --->   Operation 79 'br' <Predicate = (!icmp_ln147 & icmp_ln152 & !select_ln147_2)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%L_inv_0_2_1_load_1 = load float* %L_inv_0_2_1" [Inversion_LUP1/inverse.cpp:153]   --->   Operation 80 'load' 'L_inv_0_2_1_load_1' <Predicate = (!icmp_ln147 & icmp_ln152 & select_ln147_2)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%L_inv_0_1_1_load_1 = load float* %L_inv_0_1_1" [Inversion_LUP1/inverse.cpp:153]   --->   Operation 81 'load' 'L_inv_0_1_1_load_1' <Predicate = (!icmp_ln147 & icmp_ln152 & select_ln147_2)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.69ns)   --->   "%select_ln153 = select i1 %icmp_ln153_1, float 0.000000e+00, float %L_inv_0_1_1_load_1" [Inversion_LUP1/inverse.cpp:153]   --->   Operation 82 'select' 'select_ln153' <Predicate = (!icmp_ln147 & icmp_ln152 & select_ln147_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.69ns)   --->   "%select_ln153_1 = select i1 %icmp_ln153_1, float %L_inv_0_2_1_load_1, float 0.000000e+00" [Inversion_LUP1/inverse.cpp:153]   --->   Operation 83 'select' 'select_ln153_1' <Predicate = (!icmp_ln147 & icmp_ln152 & select_ln147_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (1.76ns)   --->   "store float %select_ln153, float* %L_inv_0_1_1" [Inversion_LUP1/inverse.cpp:153]   --->   Operation 84 'store' <Predicate = (!icmp_ln147 & icmp_ln152 & select_ln147_2)> <Delay = 1.76>
ST_2 : Operation 85 [1/1] (1.76ns)   --->   "store float %select_ln153_1, float* %L_inv_0_2_1" [Inversion_LUP1/inverse.cpp:153]   --->   Operation 85 'store' <Predicate = (!icmp_ln147 & icmp_ln152 & select_ln147_2)> <Delay = 1.76>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "br label %linv_label1_end" [Inversion_LUP1/inverse.cpp:153]   --->   Operation 86 'br' <Predicate = (!icmp_ln147 & icmp_ln152 & select_ln147_2)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%L_inv27_1_load = load float* %L_inv27_1" [Inversion_LUP1/inverse.cpp:172]   --->   Operation 87 'load' 'L_inv27_1_load' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%L_inv26_1_load = load float* %L_inv26_1" [Inversion_LUP1/inverse.cpp:172]   --->   Operation 88 'load' 'L_inv26_1_load' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%L_inv_1_0_1_load = load float* %L_inv_1_0_1" [Inversion_LUP1/inverse.cpp:172]   --->   Operation 89 'load' 'L_inv_1_0_1_load' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%L_inv28_1_load = load float* %L_inv28_1" [Inversion_LUP1/inverse.cpp:172]   --->   Operation 90 'load' 'L_inv28_1_load' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%L_inv_1_2_1_load = load float* %L_inv_1_2_1" [Inversion_LUP1/inverse.cpp:172]   --->   Operation 91 'load' 'L_inv_1_2_1_load' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%L_inv_0_2_1_load = load float* %L_inv_0_2_1" [Inversion_LUP1/inverse.cpp:172]   --->   Operation 92 'load' 'L_inv_0_2_1_load' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%L_inv_0_1_1_load = load float* %L_inv_0_1_1" [Inversion_LUP1/inverse.cpp:172]   --->   Operation 93 'load' 'L_inv_0_1_1_load' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%L_inv_0_0_1_load = load float* %L_inv_0_0_1" [Inversion_LUP1/inverse.cpp:172]   --->   Operation 94 'load' 'L_inv_0_0_1_load' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%L_inv_1_1_1_load = load float* %L_inv_1_1_1" [Inversion_LUP1/inverse.cpp:172]   --->   Operation 95 'load' 'L_inv_1_1_1_load' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%mrv = insertvalue { float, float, float, float, float, float, float, float, float } undef, float %L_inv26_1_load, 0" [Inversion_LUP1/inverse.cpp:172]   --->   Operation 96 'insertvalue' 'mrv' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { float, float, float, float, float, float, float, float, float } %mrv, float %L_inv27_1_load, 1" [Inversion_LUP1/inverse.cpp:172]   --->   Operation 97 'insertvalue' 'mrv_s' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_s, float %L_inv28_1_load, 2" [Inversion_LUP1/inverse.cpp:172]   --->   Operation 98 'insertvalue' 'mrv_1' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_1, float %L_inv_0_0_1_load, 3" [Inversion_LUP1/inverse.cpp:172]   --->   Operation 99 'insertvalue' 'mrv_3' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_3, float %L_inv_0_1_1_load, 4" [Inversion_LUP1/inverse.cpp:172]   --->   Operation 100 'insertvalue' 'mrv_4' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_4, float %L_inv_0_2_1_load, 5" [Inversion_LUP1/inverse.cpp:172]   --->   Operation 101 'insertvalue' 'mrv_5' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_5, float %L_inv_1_0_1_load, 6" [Inversion_LUP1/inverse.cpp:172]   --->   Operation 102 'insertvalue' 'mrv_6' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_6, float %L_inv_1_1_1_load, 7" [Inversion_LUP1/inverse.cpp:172]   --->   Operation 103 'insertvalue' 'mrv_7' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_7, float %L_inv_1_2_1_load, 8" [Inversion_LUP1/inverse.cpp:172]   --->   Operation 104 'insertvalue' 'mrv_8' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "ret { float, float, float, float, float, float, float, float, float } %mrv_8" [Inversion_LUP1/inverse.cpp:172]   --->   Operation 105 'ret' <Predicate = (icmp_ln147)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ %sum, %linv_label2 ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 106 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%k_0 = phi i32 [ %k_3, %linv_label2 ], [ %zext_ln159, %.preheader.preheader ]"   --->   Operation 107 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (2.47ns)   --->   "%icmp_ln159 = icmp slt i32 %k_0, %zext_ln147" [Inversion_LUP1/inverse.cpp:159]   --->   Operation 108 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln159, label %linv_label2, label %5" [Inversion_LUP1/inverse.cpp:159]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i32 %k_0 to i5" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 110 'trunc' 'trunc_ln166' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (1.78ns)   --->   "%add_ln166 = add i5 %trunc_ln166, %sub_ln155" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 111 'add' 'add_ln166' <Predicate = (icmp_ln159)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln166 = sext i5 %add_ln166 to i64" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 112 'sext' 'sext_ln166' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%L_addr_2 = getelementptr [9 x float]* %L, i64 0, i64 %sext_ln166" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 113 'getelementptr' 'L_addr_2' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 114 [2/2] (2.32ns)   --->   "%L_load_1 = load float* %L_addr_2, align 4" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 114 'load' 'L_load_1' <Predicate = (icmp_ln159)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln166_1 = trunc i32 %k_0 to i2" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 115 'trunc' 'trunc_ln166_1' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.95ns)   --->   "%icmp_ln166 = icmp eq i2 %trunc_ln166_1, 0" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 116 'icmp' 'icmp_ln166' <Predicate = (icmp_ln159)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.17>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%L_inv_1_0_1_load_1 = load float* %L_inv_1_0_1" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 117 'load' 'L_inv_1_0_1_load_1' <Predicate = (icmp_ln159 & !icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%L_inv_1_2_1_load_2 = load float* %L_inv_1_2_1" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 118 'load' 'L_inv_1_2_1_load_2' <Predicate = (icmp_ln159 & !icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%L_inv_0_2_1_load_2 = load float* %L_inv_0_2_1" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 119 'load' 'L_inv_0_2_1_load_2' <Predicate = (icmp_ln159 & icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%L_inv_0_1_1_load_2 = load float* %L_inv_0_1_1" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 120 'load' 'L_inv_0_1_1_load_2' <Predicate = (icmp_ln159 & icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%L_inv_0_0_1_load_1 = load float* %L_inv_0_0_1" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 121 'load' 'L_inv_0_0_1_load_1' <Predicate = (icmp_ln159 & icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%L_inv_1_1_1_load_2 = load float* %L_inv_1_1_1" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 122 'load' 'L_inv_1_1_1_load_2' <Predicate = (icmp_ln159 & !icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 123 [1/2] (2.32ns)   --->   "%L_load_1 = load float* %L_addr_2, align 4" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 123 'load' 'L_load_1' <Predicate = (icmp_ln159)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 124 [1/1] (1.77ns)   --->   "%tmp_48 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %L_inv_0_0_1_load_1, float %L_inv_0_1_1_load_2, float %L_inv_0_2_1_load_2, i2 %select_ln147)" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 124 'mux' 'tmp_48' <Predicate = (icmp_ln159 & icmp_ln166)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (1.77ns)   --->   "%tmp_49 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %L_inv_1_0_1_load_1, float %L_inv_1_1_1_load_2, float %L_inv_1_2_1_load_2, i2 %select_ln147)" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 125 'mux' 'tmp_49' <Predicate = (icmp_ln159 & !icmp_ln166)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.69ns)   --->   "%select_ln166 = select i1 %icmp_ln166, float %tmp_48, float %tmp_49" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 126 'select' 'select_ln166' <Predicate = (icmp_ln159)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %L_load_1, %select_ln166" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 127 'fmul' 'tmp_s' <Predicate = (icmp_ln159)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 128 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %L_load_1, %select_ln166" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 128 'fmul' 'tmp_s' <Predicate = (icmp_ln159)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 129 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %L_load_1, %select_ln166" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 129 'fmul' 'tmp_s' <Predicate = (icmp_ln159)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 130 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %L_load_1, %select_ln166" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 130 'fmul' 'tmp_s' <Predicate = (icmp_ln159)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (2.55ns)   --->   "%k_3 = add nsw i32 1, %k_0" [Inversion_LUP1/inverse.cpp:159]   --->   Operation 131 'add' 'k_3' <Predicate = (icmp_ln159)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 132 [5/5] (7.25ns)   --->   "%sum = fadd float %sum_0, %tmp_s" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 132 'fadd' 'sum' <Predicate = (icmp_ln159)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 133 [4/5] (7.25ns)   --->   "%sum = fadd float %sum_0, %tmp_s" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 133 'fadd' 'sum' <Predicate = (icmp_ln159)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 134 [3/5] (7.25ns)   --->   "%sum = fadd float %sum_0, %tmp_s" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 134 'fadd' 'sum' <Predicate = (icmp_ln159)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 135 [2/5] (7.25ns)   --->   "%sum = fadd float %sum_0, %tmp_s" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 135 'fadd' 'sum' <Predicate = (icmp_ln159)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str13) nounwind" [Inversion_LUP1/inverse.cpp:165]   --->   Operation 136 'specloopname' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)" [Inversion_LUP1/inverse.cpp:165]   --->   Operation 137 'specregionbegin' 'tmp' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 3, i32 2, [1 x i8]* @p_str) nounwind" [Inversion_LUP1/inverse.cpp:163]   --->   Operation 138 'speclooptripcount' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [Inversion_LUP1/inverse.cpp:165]   --->   Operation 139 'specpipeline' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_12 : Operation 140 [1/5] (7.25ns)   --->   "%sum = fadd float %sum_0, %tmp_s" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 140 'fadd' 'sum' <Predicate = (icmp_ln159)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp)" [Inversion_LUP1/inverse.cpp:166]   --->   Operation 141 'specregionend' 'empty' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "br label %.preheader" [Inversion_LUP1/inverse.cpp:159]   --->   Operation 142 'br' <Predicate = (icmp_ln159)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 3.50>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln168 = bitcast float %sum_0 to i32" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 143 'bitcast' 'bitcast_ln168' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.99ns)   --->   "%xor_ln168 = xor i32 %bitcast_ln168, -2147483648" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 144 'xor' 'xor_ln168' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln168_1 = bitcast i32 %xor_ln168 to float" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 145 'bitcast' 'bitcast_ln168_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (1.13ns)   --->   "switch i2 %select_ln147_1, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 146 'switch' <Predicate = true> <Delay = 1.13>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%L_inv_1_0_1_load_2 = load float* %L_inv_1_0_1" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 147 'load' 'L_inv_1_0_1_load_2' <Predicate = (select_ln147_1 == 1)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%L_inv_1_2_1_load_3 = load float* %L_inv_1_2_1" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 148 'load' 'L_inv_1_2_1_load_3' <Predicate = (select_ln147_1 == 1)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%L_inv_1_1_1_load_3 = load float* %L_inv_1_1_1"   --->   Operation 149 'load' 'L_inv_1_1_1_load_3' <Predicate = (select_ln147_1 == 1)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.95ns)   --->   "%icmp_ln168_2 = icmp eq i2 %select_ln147, 0" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 150 'icmp' 'icmp_ln168_2' <Predicate = (select_ln147_1 == 1)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node L_inv_1_2_4)   --->   "%select_ln168_2 = select i1 %icmp_ln168_2, float %L_inv_1_2_1_load_3, float %bitcast_ln168_1" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 151 'select' 'select_ln168_2' <Predicate = (select_ln147_1 == 1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (0.95ns)   --->   "%icmp_ln168_3 = icmp eq i2 %select_ln147, 1" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 152 'icmp' 'icmp_ln168_3' <Predicate = (select_ln147_1 == 1)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (0.69ns) (out node of the LUT)   --->   "%L_inv_1_2_4 = select i1 %icmp_ln168_3, float %L_inv_1_2_1_load_3, float %select_ln168_2" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 153 'select' 'L_inv_1_2_4' <Predicate = (select_ln147_1 == 1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.69ns)   --->   "%L_inv_1_1_4 = select i1 %icmp_ln168_3, float %bitcast_ln168_1, float %L_inv_1_1_1_load_3" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 154 'select' 'L_inv_1_1_4' <Predicate = (select_ln147_1 == 1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node L_inv_1_0_3)   --->   "%select_ln168_3 = select i1 %icmp_ln168_2, float %bitcast_ln168_1, float %L_inv_1_0_1_load_2" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 155 'select' 'select_ln168_3' <Predicate = (select_ln147_1 == 1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.69ns) (out node of the LUT)   --->   "%L_inv_1_0_3 = select i1 %icmp_ln168_3, float %L_inv_1_0_1_load_2, float %select_ln168_3" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 156 'select' 'L_inv_1_0_3' <Predicate = (select_ln147_1 == 1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (1.81ns)   --->   "store float %L_inv_1_1_4, float* %L_inv_1_1_1" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 157 'store' <Predicate = (select_ln147_1 == 1)> <Delay = 1.81>
ST_13 : Operation 158 [1/1] (1.76ns)   --->   "store float %L_inv_1_2_4, float* %L_inv_1_2_1" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 158 'store' <Predicate = (select_ln147_1 == 1)> <Delay = 1.76>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "store float %L_inv_1_0_3, float* %L_inv_1_0_1" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 159 'store' <Predicate = (select_ln147_1 == 1)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "br label %linv_label1_end" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 160 'br' <Predicate = (select_ln147_1 == 1)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%L_inv_0_2_1_load_3 = load float* %L_inv_0_2_1" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 161 'load' 'L_inv_0_2_1_load_3' <Predicate = (select_ln147_1 == 0)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%L_inv_0_1_1_load_3 = load float* %L_inv_0_1_1"   --->   Operation 162 'load' 'L_inv_0_1_1_load_3' <Predicate = (select_ln147_1 == 0)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%L_inv_0_0_1_load_2 = load float* %L_inv_0_0_1" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 163 'load' 'L_inv_0_0_1_load_2' <Predicate = (select_ln147_1 == 0)> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.95ns)   --->   "%icmp_ln168 = icmp eq i2 %select_ln147, 0" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 164 'icmp' 'icmp_ln168' <Predicate = (select_ln147_1 == 0)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node L_inv_0_2_4)   --->   "%select_ln168 = select i1 %icmp_ln168, float %L_inv_0_2_1_load_3, float %bitcast_ln168_1" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 165 'select' 'select_ln168' <Predicate = (select_ln147_1 == 0)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.95ns)   --->   "%icmp_ln168_1 = icmp eq i2 %select_ln147, 1" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 166 'icmp' 'icmp_ln168_1' <Predicate = (select_ln147_1 == 0)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.69ns) (out node of the LUT)   --->   "%L_inv_0_2_4 = select i1 %icmp_ln168_1, float %L_inv_0_2_1_load_3, float %select_ln168" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 167 'select' 'L_inv_0_2_4' <Predicate = (select_ln147_1 == 0)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 168 [1/1] (0.69ns)   --->   "%L_inv_0_1_4 = select i1 %icmp_ln168_1, float %bitcast_ln168_1, float %L_inv_0_1_1_load_3" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 168 'select' 'L_inv_0_1_4' <Predicate = (select_ln147_1 == 0)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node L_inv_0_0_3)   --->   "%select_ln168_1 = select i1 %icmp_ln168, float %bitcast_ln168_1, float %L_inv_0_0_1_load_2" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 169 'select' 'select_ln168_1' <Predicate = (select_ln147_1 == 0)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.69ns) (out node of the LUT)   --->   "%L_inv_0_0_3 = select i1 %icmp_ln168_1, float %L_inv_0_0_1_load_2, float %select_ln168_1" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 170 'select' 'L_inv_0_0_3' <Predicate = (select_ln147_1 == 0)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (1.76ns)   --->   "store float %L_inv_0_0_3, float* %L_inv_0_0_1" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 171 'store' <Predicate = (select_ln147_1 == 0)> <Delay = 1.76>
ST_13 : Operation 172 [1/1] (1.76ns)   --->   "store float %L_inv_0_1_4, float* %L_inv_0_1_1" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 172 'store' <Predicate = (select_ln147_1 == 0)> <Delay = 1.76>
ST_13 : Operation 173 [1/1] (1.76ns)   --->   "store float %L_inv_0_2_4, float* %L_inv_0_2_1" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 173 'store' <Predicate = (select_ln147_1 == 0)> <Delay = 1.76>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "br label %linv_label1_end" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 174 'br' <Predicate = (select_ln147_1 == 0)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (1.13ns)   --->   "switch i2 %select_ln147, label %branch14 [
    i2 0, label %branch2.linv_label1_end_crit_edge
    i2 1, label %branch13
  ]" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 175 'switch' <Predicate = (select_ln147_1 != 0 & select_ln147_1 != 1)> <Delay = 1.13>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "store float %bitcast_ln168_1, float* %L_inv27_1" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 176 'store' <Predicate = (select_ln147_1 != 0 & select_ln147_1 != 1 & select_ln147 == 1)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "br label %linv_label1_end" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 177 'br' <Predicate = (select_ln147_1 != 0 & select_ln147_1 != 1 & select_ln147 == 1)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "store float %bitcast_ln168_1, float* %L_inv26_1" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 178 'store' <Predicate = (select_ln147_1 != 0 & select_ln147_1 != 1 & select_ln147 == 0)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "br label %linv_label1_end" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 179 'br' <Predicate = (select_ln147_1 != 0 & select_ln147_1 != 1 & select_ln147 == 0)> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (1.76ns)   --->   "store float %bitcast_ln168_1, float* %L_inv28_1" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 180 'store' <Predicate = (select_ln147_1 != 0 & select_ln147_1 != 1 & select_ln147 != 0 & select_ln147 != 1)> <Delay = 1.76>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "br label %linv_label1_end" [Inversion_LUP1/inverse.cpp:168]   --->   Operation 181 'br' <Predicate = (select_ln147_1 != 0 & select_ln147_1 != 1 & select_ln147 != 0 & select_ln147 != 1)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 8.39>
ST_14 : Operation 182 [1/2] (2.32ns)   --->   "%L_load = load float* %L_addr, align 4" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 182 'load' 'L_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 183 [16/16] (6.07ns)   --->   "%L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 183 'fdiv' 'L_inv_0_0_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 3> <Delay = 6.07>
ST_15 : Operation 184 [15/16] (6.07ns)   --->   "%L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 184 'fdiv' 'L_inv_0_0_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 4> <Delay = 6.07>
ST_16 : Operation 185 [14/16] (6.07ns)   --->   "%L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 185 'fdiv' 'L_inv_0_0_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 5> <Delay = 6.07>
ST_17 : Operation 186 [13/16] (6.07ns)   --->   "%L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 186 'fdiv' 'L_inv_0_0_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 6> <Delay = 6.07>
ST_18 : Operation 187 [12/16] (6.07ns)   --->   "%L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 187 'fdiv' 'L_inv_0_0_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 7> <Delay = 6.07>
ST_19 : Operation 188 [11/16] (6.07ns)   --->   "%L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 188 'fdiv' 'L_inv_0_0_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 8> <Delay = 6.07>
ST_20 : Operation 189 [10/16] (6.07ns)   --->   "%L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 189 'fdiv' 'L_inv_0_0_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 9> <Delay = 6.07>
ST_21 : Operation 190 [9/16] (6.07ns)   --->   "%L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 190 'fdiv' 'L_inv_0_0_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 10> <Delay = 6.07>
ST_22 : Operation 191 [8/16] (6.07ns)   --->   "%L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 191 'fdiv' 'L_inv_0_0_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 11> <Delay = 6.07>
ST_23 : Operation 192 [7/16] (6.07ns)   --->   "%L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 192 'fdiv' 'L_inv_0_0_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 6.07>
ST_24 : Operation 193 [6/16] (6.07ns)   --->   "%L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 193 'fdiv' 'L_inv_0_0_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 13> <Delay = 6.07>
ST_25 : Operation 194 [5/16] (6.07ns)   --->   "%L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 194 'fdiv' 'L_inv_0_0_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 14> <Delay = 6.07>
ST_26 : Operation 195 [4/16] (6.07ns)   --->   "%L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 195 'fdiv' 'L_inv_0_0_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 15> <Delay = 6.07>
ST_27 : Operation 196 [3/16] (6.07ns)   --->   "%L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 196 'fdiv' 'L_inv_0_0_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 16> <Delay = 6.07>
ST_28 : Operation 197 [2/16] (6.07ns)   --->   "%L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 197 'fdiv' 'L_inv_0_0_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 17> <Delay = 7.88>
ST_29 : Operation 198 [1/16] (6.07ns)   --->   "%L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 198 'fdiv' 'L_inv_0_0_assign' <Predicate = (!icmp_ln152 & icmp_ln154)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 199 [1/1] (1.13ns)   --->   "switch i2 %select_ln147, label %.linv_label1_end_crit_edge [
    i2 0, label %branch6
    i2 1, label %branch7
  ]" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 199 'switch' <Predicate = (!icmp_ln152 & icmp_ln154)> <Delay = 1.13>
ST_29 : Operation 200 [1/1] (1.81ns)   --->   "store float %L_inv_0_0_assign, float* %L_inv_1_1_1" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 200 'store' <Predicate = (!icmp_ln152 & icmp_ln154 & select_ln147 == 1)> <Delay = 1.81>
ST_29 : Operation 201 [1/1] (0.00ns)   --->   "br label %linv_label1_end" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 201 'br' <Predicate = (!icmp_ln152 & icmp_ln154 & select_ln147 == 1)> <Delay = 0.00>
ST_29 : Operation 202 [1/1] (1.76ns)   --->   "store float %L_inv_0_0_assign, float* %L_inv_0_0_1" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 202 'store' <Predicate = (!icmp_ln152 & icmp_ln154 & select_ln147 == 0)> <Delay = 1.76>
ST_29 : Operation 203 [1/1] (0.00ns)   --->   "br label %linv_label1_end" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 203 'br' <Predicate = (!icmp_ln152 & icmp_ln154 & select_ln147 == 0)> <Delay = 0.00>
ST_29 : Operation 204 [1/1] (1.76ns)   --->   "store float %L_inv_0_0_assign, float* %L_inv28_1" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 204 'store' <Predicate = (!icmp_ln152 & icmp_ln154 & select_ln147 != 0 & select_ln147 != 1)> <Delay = 1.76>
ST_29 : Operation 205 [1/1] (0.00ns)   --->   "br label %linv_label1_end" [Inversion_LUP1/inverse.cpp:155]   --->   Operation 205 'br' <Predicate = (!icmp_ln152 & icmp_ln154 & select_ln147 != 0 & select_ln147 != 1)> <Delay = 0.00>
ST_29 : Operation 206 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_32)" [Inversion_LUP1/inverse.cpp:170]   --->   Operation 206 'specregionend' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 207 [1/1] (1.56ns)   --->   "%j = add i2 %select_ln147, 1" [Inversion_LUP1/inverse.cpp:149]   --->   Operation 207 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 208 [1/1] (0.00ns)   --->   "br label %1" [Inversion_LUP1/inverse.cpp:149]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', Inversion_LUP1/inverse.cpp:147) with incoming values : ('add_ln147', Inversion_LUP1/inverse.cpp:147) [13]  (1.77 ns)

 <State 2>: 5.42ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', Inversion_LUP1/inverse.cpp:149) [15]  (0 ns)
	'icmp' operation ('icmp_ln149', Inversion_LUP1/inverse.cpp:149) [23]  (0.959 ns)
	'select' operation ('select_ln147', Inversion_LUP1/inverse.cpp:147) [24]  (0.993 ns)
	'icmp' operation ('icmp_ln153_1', Inversion_LUP1/inverse.cpp:153) [137]  (0.959 ns)
	'select' operation ('select_ln153_2', Inversion_LUP1/inverse.cpp:153) [142]  (0.698 ns)
	'store' operation ('store_ln153', Inversion_LUP1/inverse.cpp:153) of variable 'select_ln153_2', Inversion_LUP1/inverse.cpp:153 on local variable 'L_inv_1_1_1' [144]  (1.81 ns)

 <State 3>: 4.1ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('zext_ln159', Inversion_LUP1/inverse.cpp:159) ('k', Inversion_LUP1/inverse.cpp:159) [48]  (0 ns)
	'add' operation ('add_ln166', Inversion_LUP1/inverse.cpp:166) [63]  (1.78 ns)
	'getelementptr' operation ('L_addr_2', Inversion_LUP1/inverse.cpp:166) [65]  (0 ns)
	'load' operation ('L_load_1', Inversion_LUP1/inverse.cpp:166) on array 'L' [66]  (2.32 ns)

 <State 4>: 8.17ns
The critical path consists of the following:
	'load' operation ('L_inv_1_0_1_load_1', Inversion_LUP1/inverse.cpp:166) on local variable 'L_inv_1_0_1' [52]  (0 ns)
	'mux' operation ('tmp_49', Inversion_LUP1/inverse.cpp:166) [70]  (1.77 ns)
	'select' operation ('select_ln166', Inversion_LUP1/inverse.cpp:166) [71]  (0.698 ns)
	'fmul' operation ('tmp_s', Inversion_LUP1/inverse.cpp:166) [72]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', Inversion_LUP1/inverse.cpp:166) [72]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', Inversion_LUP1/inverse.cpp:166) [72]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', Inversion_LUP1/inverse.cpp:166) [72]  (5.7 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:166) [73]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:166) [73]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:166) [73]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:166) [73]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:166) [73]  (7.26 ns)

 <State 13>: 3.51ns
The critical path consists of the following:
	'xor' operation ('xor_ln168', Inversion_LUP1/inverse.cpp:168) [79]  (0.993 ns)
	'select' operation ('L_inv_1_1_4', Inversion_LUP1/inverse.cpp:168) [90]  (0.698 ns)
	'store' operation ('store_ln168', Inversion_LUP1/inverse.cpp:168) of variable 'L_inv_1_1_4', Inversion_LUP1/inverse.cpp:168 on local variable 'L_inv_1_1_1' [93]  (1.81 ns)

 <State 14>: 8.4ns
The critical path consists of the following:
	'load' operation ('L_load', Inversion_LUP1/inverse.cpp:155) on array 'L' [124]  (2.32 ns)
	'fdiv' operation ('L_inv_0_0_assign', Inversion_LUP1/inverse.cpp:155) [125]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('L_inv_0_0_assign', Inversion_LUP1/inverse.cpp:155) [125]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('L_inv_0_0_assign', Inversion_LUP1/inverse.cpp:155) [125]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('L_inv_0_0_assign', Inversion_LUP1/inverse.cpp:155) [125]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('L_inv_0_0_assign', Inversion_LUP1/inverse.cpp:155) [125]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('L_inv_0_0_assign', Inversion_LUP1/inverse.cpp:155) [125]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('L_inv_0_0_assign', Inversion_LUP1/inverse.cpp:155) [125]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('L_inv_0_0_assign', Inversion_LUP1/inverse.cpp:155) [125]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('L_inv_0_0_assign', Inversion_LUP1/inverse.cpp:155) [125]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('L_inv_0_0_assign', Inversion_LUP1/inverse.cpp:155) [125]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('L_inv_0_0_assign', Inversion_LUP1/inverse.cpp:155) [125]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('L_inv_0_0_assign', Inversion_LUP1/inverse.cpp:155) [125]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('L_inv_0_0_assign', Inversion_LUP1/inverse.cpp:155) [125]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('L_inv_0_0_assign', Inversion_LUP1/inverse.cpp:155) [125]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('L_inv_0_0_assign', Inversion_LUP1/inverse.cpp:155) [125]  (6.08 ns)

 <State 29>: 7.89ns
The critical path consists of the following:
	'fdiv' operation ('L_inv_0_0_assign', Inversion_LUP1/inverse.cpp:155) [125]  (6.08 ns)
	'store' operation ('store_ln155', Inversion_LUP1/inverse.cpp:155) of variable 'L_inv_0_0_assign', Inversion_LUP1/inverse.cpp:155 on local variable 'L_inv_1_1_1' [128]  (1.81 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
