#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr  1 16:42:13 2024
# Process ID: 4708
# Current directory: D:/Codes/Verilog/lab2_ALU_calculator_2/lab2_ALU_calculator_2.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: D:/Codes/Verilog/lab2_ALU_calculator_2/lab2_ALU_calculator_2.runs/synth_1/TOP.vds
# Journal file: D:/Codes/Verilog/lab2_ALU_calculator_2/lab2_ALU_calculator_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12624 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 979.824 ; gain = 234.996
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/Codes/Verilog/lab2_ALU_calculator_2/lab2_ALU_calculator_2.srcs/sources_1/new/Counter1.v:37]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Codes/Verilog/lab2_ALU_calculator_2/lab2_ALU_calculator_2.srcs/sources_1/new/Counter1.v:87]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (1#1) [D:/Codes/Verilog/lab2_ALU_calculator_2/lab2_ALU_calculator_2.srcs/sources_1/new/Counter1.v:87]
INFO: [Synth 8-6157] synthesizing module 'Segment' [D:/Codes/Verilog/lab2_ALU_calculator_2/lab2_ALU_calculator_2.srcs/sources_1/new/Counter1.v:126]
	Parameter COUNT_NUM bound to: 125000 - type: integer 
	Parameter SEG_NUM bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Codes/Verilog/lab2_ALU_calculator_2/lab2_ALU_calculator_2.srcs/sources_1/new/Counter1.v:161]
INFO: [Synth 8-6155] done synthesizing module 'Segment' (2#1) [D:/Codes/Verilog/lab2_ALU_calculator_2/lab2_ALU_calculator_2.srcs/sources_1/new/Counter1.v:126]
INFO: [Synth 8-226] default block is never used [D:/Codes/Verilog/lab2_ALU_calculator_2/lab2_ALU_calculator_2.srcs/sources_1/new/Counter1.v:76]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (3#1) [D:/Codes/Verilog/lab2_ALU_calculator_2/lab2_ALU_calculator_2.srcs/sources_1/new/Counter1.v:37]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1052.664 ; gain = 307.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1052.664 ; gain = 307.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1052.664 ; gain = 307.836
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1052.664 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Codes/Verilog/lab2_ALU_calculator_2/lab2_ALU_calculator_2.srcs/constrs_1/new/lab2_cst.xdc]
Finished Parsing XDC File [D:/Codes/Verilog/lab2_ALU_calculator_2/lab2_ALU_calculator_2.srcs/constrs_1/new/lab2_cst.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Codes/Verilog/lab2_ALU_calculator_2/lab2_ALU_calculator_2.srcs/constrs_1/new/lab2_cst.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1144.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1144.918 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1144.918 ; gain = 400.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1144.918 ; gain = 400.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1144.918 ; gain = 400.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1144.918 ; gain = 400.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
Module Segment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[18]' (FDE) to 'alu_src0_reg[31]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[26]' (FDE) to 'alu_src0_reg[31]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[10]' (FDE) to 'alu_src0_reg[31]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[30]' (FDE) to 'alu_src0_reg[31]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[14]' (FDE) to 'alu_src0_reg[31]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[22]' (FDE) to 'alu_src0_reg[31]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[6]' (FDE) to 'alu_src0_reg[31]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[16]' (FDE) to 'alu_src0_reg[31]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[24]' (FDE) to 'alu_src0_reg[31]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[8]' (FDE) to 'alu_src0_reg[31]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[28]' (FDE) to 'alu_src0_reg[31]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[12]' (FDE) to 'alu_src0_reg[31]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[20]' (FDE) to 'alu_src0_reg[31]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[4]' (FDE) to 'alu_src0_reg[31]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[17]' (FDE) to 'alu_src0_reg[31]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[25]' (FDE) to 'alu_src0_reg[31]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[9]' (FDE) to 'alu_src0_reg[31]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[29]' (FDE) to 'alu_src0_reg[31]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[13]' (FDE) to 'alu_src0_reg[31]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[21]' (FDE) to 'alu_src0_reg[31]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[5]' (FDE) to 'alu_src0_reg[31]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[31]' (FDE) to 'alu_src0_reg[27]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[15]' (FDE) to 'alu_src0_reg[27]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[23]' (FDE) to 'alu_src0_reg[27]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[7]' (FDE) to 'alu_src0_reg[27]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[27]' (FDE) to 'alu_src0_reg[19]'
INFO: [Synth 8-3886] merging instance 'alu_src0_reg[11]' (FDE) to 'alu_src0_reg[19]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[31]' (FDE) to 'alu_src1_reg[30]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[30]' (FDE) to 'alu_src1_reg[29]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[29]' (FDE) to 'alu_src1_reg[28]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[28]' (FDE) to 'alu_src1_reg[27]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[27]' (FDE) to 'alu_src1_reg[26]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[26]' (FDE) to 'alu_src1_reg[25]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[25]' (FDE) to 'alu_src1_reg[24]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[24]' (FDE) to 'alu_src1_reg[23]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[23]' (FDE) to 'alu_src1_reg[22]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[22]' (FDE) to 'alu_src1_reg[21]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[21]' (FDE) to 'alu_src1_reg[20]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[20]' (FDE) to 'alu_src1_reg[19]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[19]' (FDE) to 'alu_src1_reg[18]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[18]' (FDE) to 'alu_src1_reg[17]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[17]' (FDE) to 'alu_src1_reg[16]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[16]' (FDE) to 'alu_src1_reg[15]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[15]' (FDE) to 'alu_src1_reg[14]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[14]' (FDE) to 'alu_src1_reg[13]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[13]' (FDE) to 'alu_src1_reg[12]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[12]' (FDE) to 'alu_src1_reg[11]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[11]' (FDE) to 'alu_src1_reg[10]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[10]' (FDE) to 'alu_src1_reg[9]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[9]' (FDE) to 'alu_src1_reg[8]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[8]' (FDE) to 'alu_src1_reg[7]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[7]' (FDE) to 'alu_src1_reg[6]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[6]' (FDE) to 'alu_src1_reg[5]'
INFO: [Synth 8-3886] merging instance 'alu_src1_reg[5]' (FDE) to 'alu_src1_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1144.918 ; gain = 400.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1144.918 ; gain = 400.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 1157.832 ; gain = 413.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 1160.809 ; gain = 415.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1167.582 ; gain = 422.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1167.582 ; gain = 422.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1167.582 ; gain = 422.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1167.582 ; gain = 422.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1167.582 ; gain = 422.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1167.582 ; gain = 422.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    32|
|3     |LUT1   |     1|
|4     |LUT2   |   131|
|5     |LUT3   |    12|
|6     |LUT4   |    40|
|7     |LUT5   |    32|
|8     |LUT6   |   106|
|9     |FDRE   |    82|
|10    |IBUF   |    10|
|11    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        |   454|
|2     |  alu     |ALU     |    38|
|3     |  segment |Segment |    74|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1167.582 ; gain = 422.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 1167.582 ; gain = 330.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1167.582 ; gain = 422.754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1177.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1177.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 1177.648 ; gain = 739.094
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1177.648 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Codes/Verilog/lab2_ALU_calculator_2/lab2_ALU_calculator_2.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr  1 16:43:02 2024...
