/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:57 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_SATA_PORT0_AHCI_S3_H__
#define BCHP_SATA_PORT0_AHCI_S3_H__

/***************************************************************************
 *SATA_PORT0_AHCI_S3 - AHCI Port Section 3 Registers
 ***************************************************************************/
#define BCHP_SATA_PORT0_AHCI_S3_PxCI             0x0046a138 /* [RW] Portx Command Issue */
#define BCHP_SATA_PORT0_AHCI_S3_PxSNTF           0x0046a13c /* [RW] Portx Serial ATA Notification */
#define BCHP_SATA_PORT0_AHCI_S3_reserved30       0x0046a140 /* [RO] Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved31       0x0046a144 /* [RO] Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved32       0x0046a148 /* [RO] Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved33       0x0046a14c /* [RO] Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved34       0x0046a150 /* [RO] Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved35       0x0046a154 /* [RO] Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved36       0x0046a158 /* [RO] Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved37       0x0046a15c /* [RO] Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved38       0x0046a160 /* [RO] Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved39       0x0046a164 /* [RO] Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved40       0x0046a168 /* [RO] Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved41       0x0046a16c /* [RO] Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved42       0x0046a170 /* [RO] Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved43       0x0046a174 /* [RO] Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved44       0x0046a178 /* [RO] Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved45       0x0046a17c /* [RO] Reserved register */

/***************************************************************************
 *PxCI - Portx Command Issue
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: PxCI :: Command_Issued [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_PxCI_Command_Issued_MASK           0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_PxCI_Command_Issued_SHIFT          0
#define BCHP_SATA_PORT0_AHCI_S3_PxCI_Command_Issued_DEFAULT        0x00000000

/***************************************************************************
 *PxSNTF - Portx Serial ATA Notification
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: PxSNTF :: reserved0 [31:16] */
#define BCHP_SATA_PORT0_AHCI_S3_PxSNTF_reserved0_MASK              0xffff0000
#define BCHP_SATA_PORT0_AHCI_S3_PxSNTF_reserved0_SHIFT             16

/* SATA_PORT0_AHCI_S3 :: PxSNTF :: PM_Notify [15:00] */
#define BCHP_SATA_PORT0_AHCI_S3_PxSNTF_PM_Notify_MASK              0x0000ffff
#define BCHP_SATA_PORT0_AHCI_S3_PxSNTF_PM_Notify_SHIFT             0
#define BCHP_SATA_PORT0_AHCI_S3_PxSNTF_PM_Notify_DEFAULT           0x00000000

/***************************************************************************
 *reserved30 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved30 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved30_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved30_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved30_spec_reserved_DEFAULT   0x00000000

/***************************************************************************
 *reserved31 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved31 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved31_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved31_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved31_spec_reserved_DEFAULT   0x00000000

/***************************************************************************
 *reserved32 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved32 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved32_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved32_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved32_spec_reserved_DEFAULT   0x00000000

/***************************************************************************
 *reserved33 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved33 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved33_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved33_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved33_spec_reserved_DEFAULT   0x00000000

/***************************************************************************
 *reserved34 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved34 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved34_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved34_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved34_spec_reserved_DEFAULT   0x00000000

/***************************************************************************
 *reserved35 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved35 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved35_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved35_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved35_spec_reserved_DEFAULT   0x00000000

/***************************************************************************
 *reserved36 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved36 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved36_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved36_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved36_spec_reserved_DEFAULT   0x00000000

/***************************************************************************
 *reserved37 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved37 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved37_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved37_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved37_spec_reserved_DEFAULT   0x00000000

/***************************************************************************
 *reserved38 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved38 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved38_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved38_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved38_spec_reserved_DEFAULT   0x00000000

/***************************************************************************
 *reserved39 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved39 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved39_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved39_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved39_spec_reserved_DEFAULT   0x00000000

/***************************************************************************
 *reserved40 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved40 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved40_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved40_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved40_spec_reserved_DEFAULT   0x00000000

/***************************************************************************
 *reserved41 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved41 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved41_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved41_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved41_spec_reserved_DEFAULT   0x00000000

/***************************************************************************
 *reserved42 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved42 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved42_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved42_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved42_spec_reserved_DEFAULT   0x00000000

/***************************************************************************
 *reserved43 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved43 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved43_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved43_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved43_spec_reserved_DEFAULT   0x00000000

/***************************************************************************
 *reserved44 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved44 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved44_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved44_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved44_spec_reserved_DEFAULT   0x00000000

/***************************************************************************
 *reserved45 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved45 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved45_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved45_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved45_spec_reserved_DEFAULT   0x00000000

#endif /* #ifndef BCHP_SATA_PORT0_AHCI_S3_H__ */

/* End of File */
