[1mdiff --git a/Zybo-Z7-20-XADC/proj/XADC.cache/wt/synthesis.wdf b/Zybo-Z7-20-XADC/proj/XADC.cache/wt/synthesis.wdf[m
[1mindex feed248..3a3d342 100644[m
[1m--- a/Zybo-Z7-20-XADC/proj/XADC.cache/wt/synthesis.wdf[m
[1m+++ b/Zybo-Z7-20-XADC/proj/XADC.cache/wt/synthesis.wdf[m
[36m@@ -34,6 +34,6 @@[m [mversion:1[m
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6e6f5f74696d696e675f64726976656e:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00[m
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d73666375:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00[m
 73796e746865736973:73796e7468657369735c7573616765:656c6170736564:30303a30303a323173:00:00[m
[31m-73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f7065616b:3833312e3737374d42:00:00[m
[31m-73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f6761696e:3532332e3037344d42:00:00[m
[31m-eof:2906951709[m
[32m+[m[32m73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f7065616b:3833322e3131374d42:00:00[m[41m[m
[32m+[m[32m73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f6761696e:3532332e3832304d42:00:00[m[41m[m
[32m+[m[32meof:1947911104[m[41m[m
[1mdiff --git a/Zybo-Z7-20-XADC/proj/XADC.runs/impl_1/init_design.pb b/Zybo-Z7-20-XADC/proj/XADC.runs/impl_1/init_design.pb[m
[1mindex 5e40c13..2c13992 100644[m
Binary files a/Zybo-Z7-20-XADC/proj/XADC.runs/impl_1/init_design.pb and b/Zybo-Z7-20-XADC/proj/XADC.runs/impl_1/init_design.pb differ
[1mdiff --git a/Zybo-Z7-20-XADC/proj/XADC.runs/impl_1/opt_design.pb b/Zybo-Z7-20-XADC/proj/XADC.runs/impl_1/opt_design.pb[m
[1mindex 6cb5f50..0ba690d 100644[m
Binary files a/Zybo-Z7-20-XADC/proj/XADC.runs/impl_1/opt_design.pb and b/Zybo-Z7-20-XADC/proj/XADC.runs/impl_1/opt_design.pb differ
[1mdiff --git a/Zybo-Z7-20-XADC/proj/XADC.runs/impl_1/place_design.pb b/Zybo-Z7-20-XADC/proj/XADC.runs/impl_1/place_design.pb[m
[1mindex d2baf36..ee1bfc0 100644[m
Binary files a/Zybo-Z7-20-XADC/proj/XADC.runs/impl_1/place_design.pb and b/Zybo-Z7-20-XADC/proj/XADC.runs/impl_1/place_design.pb differ
[1mdiff --git a/Zybo-Z7-20-XADC/proj/XADC.runs/impl_1/route_design.pb b/Zybo-Z7-20-XADC/proj/XADC.runs/impl_1/route_design.pb[m
[1mindex 822418e..b468332 100644[m
Binary files a/Zybo-Z7-20-XADC/proj/XADC.runs/impl_1/route_design.pb and b/Zybo-Z7-20-XADC/proj/XADC.runs/impl_1/route_design.pb differ
[1mdiff --git a/Zybo-Z7-20-XADC/proj/XADC.runs/impl_1/write_bitstream.pb b/Zybo-Z7-20-XADC/proj/XADC.runs/impl_1/write_bitstream.pb[m
[1mindex f8ca835..678c670 100644[m
Binary files a/Zybo-Z7-20-XADC/proj/XADC.runs/impl_1/write_bitstream.pb and b/Zybo-Z7-20-XADC/proj/XADC.runs/impl_1/write_bitstream.pb differ
[1mdiff --git a/Zybo-Z7-20-XADC/proj/XADC.runs/synth_1/.vivado.begin.rst b/Zybo-Z7-20-XADC/proj/XADC.runs/synth_1/.vivado.begin.rst[m
[1mindex e69de29..7191d07 100644[m
[1m--- a/Zybo-Z7-20-XADC/proj/XADC.runs/synth_1/.vivado.begin.rst[m
[1m+++ b/Zybo-Z7-20-XADC/proj/XADC.runs/synth_1/.vivado.begin.rst[m
[36m@@ -0,0 +1,5 @@[m
[32m+[m[32m<?xml version="1.0"?>[m[41m[m
[32m+[m[32m<ProcessHandle Version="1" Minor="0">[m[41m[m
[32m+[m[32m    <Process Command="vivado.bat" Owner="biabe" Host="DESKTOP-871TSOM" Pid="18080">[m[41m[m
[32m+[m[32m    </Process>[m[41m[m
[32m+[m[32m</ProcessHandle>[m[41m[m
[1mdiff --git a/Zybo-Z7-20-XADC/proj/XADC.runs/synth_1/runme.log b/Zybo-Z7-20-XADC/proj/XADC.runs/synth_1/runme.log[m
[1mindex c823f55..32e8f2e 100644[m
[1m--- a/Zybo-Z7-20-XADC/proj/XADC.runs/synth_1/runme.log[m
[1m+++ b/Zybo-Z7-20-XADC/proj/XADC.runs/synth_1/runme.log[m
[36m@@ -2,3 +2,335 @@[m
 *** Running vivado[m
     with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl[m
 [m
[32m+[m[41m[m
[32m+[m[32m****** Vivado v2018.2 (64-bit)[m[41m[m
[32m+[m[32m  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018[m[41m[m
[32m+[m[32m  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018[m[41m[m
[32m+[m[32m    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.[m[41m[m
[32m+[m[41m[m
[32m+[m[32mSourcing tcl script 'C:/Users/biabe/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'[m[41m[m
[32m+[m[32msource top.tcl -notrace[m[41m[m
[32m+[m[32mCommand: synth_design -top top -part xc7z020clg400-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off[m[41m[m
[32m+[m[32mStarting synth_design[m[41m[m
[32m+[m[32mAttempting to get a license for feature 'Synthesis' and/or device 'xc7z020'[m[41m[m
[32m+[m[32mINFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'[m[41m[m
[32m+[m[32mINFO: Launching helper process for spawning children vivado processes[m[41m[m
[32m+[m[32mINFO: Helper process launched with PID 15408[m[41m [m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mStarting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 410.910 ; gain = 92.563[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mINFO: [Synth 8-6157] synthesizing module 'top' [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:21][m[41m[m
[32m+[m[32mINFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/proj/XADC.srcs/sources_1/new/ClockDivider.vhd:41][m[41m[m
[32m+[m[32mINFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/proj/XADC.srcs/sources_1/new/ClockDivider.vhd:41][m[41m[m
[32m+[m[32mINFO: [Synth 8-638] synthesizing module 'dac' [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/proj/XADC.srcs/sources_1/new/dac.vhd:40][m[41m[m
[32m+[m[32mINFO: [Synth 8-256] done synthesizing module 'dac' (2#1) [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/proj/XADC.srcs/sources_1/new/dac.vhd:40][m[41m[m
[32m+[m[32mINFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/proj/XADC.runs/synth_1/.Xil/Vivado-4320-DESKTOP-871TSOM/realtime/xadc_wiz_0_stub.vhdl:33][m[41m[m
[32m+[m[32mWARNING: [Synth 8-350] instance 'myxadc' of module 'xadc_wiz_0' requires 22 connections, but only 16 given [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:65][m[41m[m
[32m+[m[32mWARNING: [Synth 8-151] case item 32'b00000000000000000000000000000010 is unreachable [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:95][m[41m[m
[32m+[m[32mWARNING: [Synth 8-151] case item 32'b00000000000000000000000000000011 is unreachable [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:96][m[41m[m
[32m+[m[32mINFO: [Synth 8-226] default block is never used [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:92][m[41m[m
[32m+[m[32mWARNING: [Synth 8-151] case item 32'b00000000000000000000000000000010 is unreachable [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:106][m[41m[m
[32m+[m[32mWARNING: [Synth 8-151] case item 32'b00000000000000000000000000000011 is unreachable [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:107][m[41m[m
[32m+[m[32mWARNING: [Synth 8-6014] Unused sequential element clockDivider_reg was removed.  [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:110][m[41m[m
[32m+[m[32mINFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:21][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design dac has unconnected port value[7][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design dac has unconnected port value[6][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design dac has unconnected port value[5][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design dac has unconnected port value[4][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design dac has unconnected port value[3][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design dac has unconnected port value[2][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design dac has unconnected port value[1][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design dac has unconnected port value[0][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[31][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[30][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[29][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[28][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[27][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[26][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[25][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[24][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[23][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[22][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[21][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[20][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[19][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[18][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[17][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[16][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[15][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[14][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[13][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[12][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[11][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[10][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[9][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[8][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[7][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[6][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[5][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[4][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[3][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[2][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[1][m[41m[m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[0][m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mFinished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 466.035 ; gain = 147.688[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[41m[m
[32m+[m[32mReport Check Netlist:[m[41m [m
[32m+[m[32m+------+------------------+-------+---------+-------+------------------+[m[41m[m
[32m+[m[32m|      |Item              |Errors |Warnings |Status |Description       |[m[41m[m
[32m+[m[32m+------+------------------+-------+---------+-------+------------------+[m[41m[m
[32m+[m[32m|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |[m[41m[m
[32m+[m[32m+------+------------------+-------+---------+-------+------------------+[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mStart Handling Custom Attributes[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mFinished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 466.035 ; gain = 147.688[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mFinished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 466.035 ; gain = 147.688[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mINFO: [Device 21-403] Loading part xc7z020clg400-1[m[41m[m
[32m+[m[32mINFO: [Project 1-570] Preparing netlist for logic optimization[m[41m[m
[32m+[m[41m[m
[32m+[m[32mProcessing XDC Constraints[m[41m[m
[32m+[m[32mInitializing timing engine[m[41m[m
[32m+[m[32mParsing XDC File [d:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'myxadc'[m[41m[m
[32m+[m[32mFinished Parsing XDC File [d:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'myxadc'[m[41m[m
[32m+[m[32mParsing XDC File [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/constraints/Zybo-Z7.xdc][m[41m[m
[32m+[m[32mFinished Parsing XDC File [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/constraints/Zybo-Z7.xdc][m[41m[m
[32m+[m[32mINFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/constraints/Zybo-Z7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].[m[41m[m
[32m+[m[32mResolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.[m[41m[m
[32m+[m[32mCompleted Processing XDC Constraints[m[41m[m
[32m+[m[41m[m
[32m+[m[32mINFO: [Project 1-111] Unisim Transformation Summary:[m[41m[m
[32m+[m[32mNo Unisim elements were transformed.[m[41m[m
[32m+[m[41m[m
[32m+[m[32mConstraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 817.156 ; gain = 0.000[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mFinished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 817.156 ; gain = 498.809[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mStart Loading Part and Timing Information[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mLoading part: xc7z020clg400-1[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mFinished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 817.156 ; gain = 498.809[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mStart Applying 'set_property' XDC Constraints[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mApplied set_property DONT_TOUCH = true for myxadc. (constraint file  auto generated constraint, line ).[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 817.156 ; gain = 498.809[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mINFO: [Synth 8-4471] merging register 'pwm_duty3_reg[7:0]' into 'pwm_duty2_reg[7:0]' [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:121][m[41m[m
[32m+[m[32mWARNING: [Synth 8-6014] Unused sequential element pwm_duty3_reg was removed.  [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:121][m[41m[m
[32m+[m[32mINFO: [Synth 8-5544] ROM "ledidx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mFinished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 817.156 ; gain = 498.809[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[41m[m
[32m+[m[32mReport RTL Partitions:[m[41m [m
[32m+[m[32m+-+--------------+------------+----------+[m[41m[m
[32m+[m[32m| |RTL Partition |Replication |Instances |[m[41m[m
[32m+[m[32m+-+--------------+------------+----------+[m[41m[m
[32m+[m[32m+-+--------------+------------+----------+[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mStart RTL Component Statistics[m[41m [m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mDetailed RTL Component Info :[m[41m [m
[32m+[m[32m+---Adders :[m[41m [m
[32m+[m	[32m   2 Input      8 Bit       Adders := 2[m[41m     [m
[32m+[m	[32m   2 Input      1 Bit       Adders := 1[m[41m     [m
[32m+[m[32m+---Registers :[m[41m [m
[32m+[m	[32m                8 Bit    Registers := 7[m[41m     [m
[32m+[m	[32m                2 Bit    Registers := 1[m[41m     [m
[32m+[m	[32m                1 Bit    Registers := 1[m[41m     [m
[32m+[m[32m+---Muxes :[m[41m [m
[32m+[m	[32m   2 Input      5 Bit        Muxes := 1[m[41m     [m
[32m+[m	[32m   2 Input      1 Bit        Muxes := 4[m[41m     [m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mFinished RTL Component Statistics[m[41m [m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mStart RTL Hierarchical Component Statistics[m[41m [m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mHierarchical RTL Component report[m[41m [m
[32m+[m[32mModule top[m[41m [m
[32m+[m[32mDetailed RTL Component Info :[m[41m [m
[32m+[m[32m+---Adders :[m[41m [m
[32m+[m	[32m   2 Input      8 Bit       Adders := 1[m[41m     [m
[32m+[m	[32m   2 Input      1 Bit       Adders := 1[m[41m     [m
[32m+[m[32m+---Registers :[m[41m [m
[32m+[m	[32m                8 Bit    Registers := 6[m[41m     [m
[32m+[m	[32m                2 Bit    Registers := 1[m[41m     [m
[32m+[m	[32m                1 Bit    Registers := 1[m[41m     [m
[32m+[m[32m+---Muxes :[m[41m [m
[32m+[m	[32m   2 Input      5 Bit        Muxes := 1[m[41m     [m
[32m+[m	[32m   2 Input      1 Bit        Muxes := 4[m[41m     [m
[32m+[m[32mModule dac[m[41m [m
[32m+[m[32mDetailed RTL Component Info :[m[41m [m
[32m+[m[32m+---Adders :[m[41m [m
[32m+[m	[32m   2 Input      8 Bit       Adders := 1[m[41m     [m
[32m+[m[32m+---Registers :[m[41m [m
[32m+[m	[32m                8 Bit    Registers := 1[m[41m     [m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mFinished RTL Hierarchical Component Statistics[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mStart Part Resource Summary[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mPart Resources:[m[41m[m
[32m+[m[32mDSPs: 220 (col length:60)[m[41m[m
[32m+[m[32mBRAMs: 280 (col length: RAMB18 60 RAMB36 30)[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mFinished Part Resource Summary[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mStart Cross Boundary and Area Optimization[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mWarning: Parallel synthesis criteria is not met[m[41m [m
[32m+[m[32mINFO: [Synth 8-3886] merging instance 'pwm_duty2_reg[0]' (FDE) to 'pwm_duty2_reg[7]'[m[41m[m
[32m+[m[32mINFO: [Synth 8-3886] merging instance 'pwm_duty2_reg[1]' (FDE) to 'pwm_duty2_reg[7]'[m[41m[m
[32m+[m[32mINFO: [Synth 8-3886] merging instance 'pwm_duty2_reg[2]' (FDE) to 'pwm_duty2_reg[7]'[m[41m[m
[32m+[m[32mINFO: [Synth 8-3886] merging instance 'pwm_duty2_reg[3]' (FDE) to 'pwm_duty2_reg[7]'[m[41m[m
[32m+[m[32mINFO: [Synth 8-3886] merging instance 'pwm_duty2_reg[4]' (FDE) to 'pwm_duty2_reg[7]'[m[41m[m
[32m+[m[32mINFO: [Synth 8-3886] merging instance 'pwm_duty2_reg[5]' (FDE) to 'pwm_duty2_reg[7]'[m[41m[m
[32m+[m[32mINFO: [Synth 8-3886] merging instance 'pwm_duty2_reg[6]' (FDE) to 'pwm_duty2_reg[7]'[m[41m[m
[32m+[m[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\pwm_duty2_reg[7] )[m[41m[m
[32m+[m[32mWARNING: [Synth 8-3332] Sequential element (pwm_duty2_reg[7]) is unused and will be removed from module top.[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mFinished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 817.156 ; gain = 498.809[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[41m[m
[32m+[m[32mReport RTL Partitions:[m[41m [m
[32m+[m[32m+-+--------------+------------+----------+[m[41m[m
[32m+[m[32m| |RTL Partition |Replication |Instances |[m[41m[m
[32m+[m[32m+-+--------------+------------+----------+[m[41m[m
[32m+[m[32m+-+--------------+------------+----------+[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mStart Applying XDC Timing Constraints[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 822.012 ; gain = 503.664[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[41m[m
[32m+[m[32mReport RTL Partitions:[m[41m [m
[32m+[m[32m+-+--------------+------------+----------+[m[41m[m
[32m+[m[32m| |RTL Partition |Replication |Instances |[m[41m[m
[32m+[m[32m+-+--------------+------------+----------+[m[41m[m
[32m+[m[32m+-+--------------+------------+----------+[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mStart Technology Mapping[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mFinished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 832.117 ; gain = 513.770[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[41m[m
[32m+[m[32mReport RTL Partitions:[m[41m [m
[32m+[m[32m+-+--------------+------------+----------+[m[41m[m
[32m+[m[32m| |RTL Partition |Replication |Instances |[m[41m[m
[32m+[m[32m+-+--------------+------------+----------+[m[41m[m
[32m+[m[32m+-+--------------+------------+----------+[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mStart IO Insertion[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mStart Final Netlist Cleanup[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mFinished Final Netlist Cleanup[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mCRITICAL WARNING: [Synth 8-4442] BlackBox module myxadc has unconnected pin vp_in[m[41m[m
[32m+[m[32mCRITICAL WARNING: [Synth 8-4442] BlackBox module myxadc has unconnected pin vn_in[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mFinished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 832.117 ; gain = 513.770[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[41m[m
[32m+[m[32mReport Check Netlist:[m[41m [m
[32m+[m[32m+------+------------------+-------+---------+-------+------------------+[m[41m[m
[32m+[m[32m|      |Item              |Errors |Warnings |Status |Description       |[m[41m[m
[32m+[m[32m+------+------------------+-------+---------+-------+------------------+[m[41m[m
[32m+[m[32m|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |[m[41m[m
[32m+[m[32m+------+------------------+-------+---------+-------+------------------+[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mStart Renaming Generated Instances[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mFinished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 832.117 ; gain = 513.770[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[41m[m
[32m+[m[32mReport RTL Partitions:[m[41m [m
[32m+[m[32m+-+--------------+------------+----------+[m[41m[m
[32m+[m[32m| |RTL Partition |Replication |Instances |[m[41m[m
[32m+[m[32m+-+--------------+------------+----------+[m[41m[m
[32m+[m[32m+-+--------------+------------+----------+[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mStart Handling Custom Attributes[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mFinished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 832.117 ; gain = 513.770[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mStart Writing Synthesis Report[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[41m[m
[32m+[m[32mReport BlackBoxes:[m[41m [m
[32m+[m[32m+------+--------------+----------+[m[41m[m
[32m+[m[32m|      |BlackBox name |Instances |[m[41m[m
[32m+[m[32m+------+--------------+----------+[m[41m[m
[32m+[m[32m|1     |xadc_wiz_0    |         1|[m[41m[m
[32m+[m[32m+------+--------------+----------+[m[41m[m
[32m+[m[41m[m
[32m+[m[32mReport Cell Usage:[m[41m [m
[32m+[m[32m+------+------------------+------+[m[41m[m
[32m+[m[32m|      |Cell              |Count |[m[41m[m
[32m+[m[32m+------+------------------+------+[m[41m[m
[32m+[m[32m|1     |xadc_wiz_0_bbox_0 |     1|[m[41m[m
[32m+[m[32m|2     |BUFG              |     1|[m[41m[m
[32m+[m[32m|3     |CARRY4            |    10|[m[41m[m
[32m+[m[32m|4     |LUT1              |     4|[m[41m[m
[32m+[m[32m|5     |LUT2              |     8|[m[41m[m
[32m+[m[32m|6     |LUT3              |     8|[m[41m[m
[32m+[m[32m|7     |LUT4              |    18|[m[41m[m
[32m+[m[32m|8     |LUT5              |     2|[m[41m[m
[32m+[m[32m|9     |LUT6              |     5|[m[41m[m
[32m+[m[32m|10    |FDRE              |    76|[m[41m[m
[32m+[m[32m|11    |IBUF              |     9|[m[41m[m
[32m+[m[32m|12    |OBUF              |    13|[m[41m[m
[32m+[m[32m+------+------------------+------+[m[41m[m
[32m+[m[41m[m
[32m+[m[32mReport Instance Areas:[m[41m [m
[32m+[m[32m+------+---------+-------------+------+[m[41m[m
[32m+[m[32m|      |Instance |Module       |Cells |[m[41m[m
[32m+[m[32m+------+---------+-------------+------+[m[41m[m
[32m+[m[32m|1     |top      |             |   180|[m[41m[m
[32m+[m[32m|2     |  div    |ClockDivider |    33|[m[41m[m
[32m+[m[32m|3     |  dd     |dac          |    17|[m[41m[m
[32m+[m[32m+------+---------+-------------+------+[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mFinished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 832.117 ; gain = 513.770[m[41m[m
[32m+[m[32m---------------------------------------------------------------------------------[m[41m[m
[32m+[m[32mSynthesis finished with 0 errors, 2 critical warnings and 2 warnings.[m[41m[m
[32m+[m[32mSynthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 832.117 ; gain = 162.648[m[41m[m
[32m+[m[32mSynthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 832.117 ; gain = 513.770[m[41m[m
[32m+[m[32mINFO: [Project 1-571] Translating synthesized netlist[m[41m[m
[32m+[m[32mINFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement[m[41m[m
[32m+[m[32mINFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds[m[41m[m
[32m+[m[32mINFO: [Project 1-570] Preparing netlist for logic optimization[m[41m[m
[32m+[m[32mINFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).[m[41m[m
[32m+[m[32mINFO: [Project 1-111] Unisim Transformation Summary:[m[41m[m
[32m+[m[32mNo Unisim elements were transformed.[m[41m[m
[32m+[m[41m[m
[32m+[m[32mINFO: [Common 17-83] Releasing license: Synthesis[m[41m[m
[32m+[m[32m30 Infos, 48 Warnings, 2 Critical Warnings and 0 Errors encountered.[m[41m[m
[32m+[m[32msynth_design completed successfully[m[41m[m
[32m+[m[32msynth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 844.523 ; gain = 536.227[m[41m[m
[32m+[m[32mWARNING: [Constraints 18-5210] No constraint will be written out.[m[41m[m
[32m+[m[32mINFO: [Common 17-1381] The checkpoint 'D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/proj/XADC.runs/synth_1/top.dcp' has been generated.[m[41m[m
[32m+[m[32mINFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb[m[41m[m
[32m+[m[32mreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 844.523 ; gain = 0.000[m[41m[m
[32m+[m[32mINFO: [Common 17-206] Exiting Vivado at Sun Dec 30 19:28:58 2018...[m[41m[m
[1mdiff --git a/Zybo-Z7-20-XADC/proj/XADC.runs/synth_1/top.vds b/Zybo-Z7-20-XADC/proj/XADC.runs/synth_1/top.vds[m
[1mindex 3e173b3..8a7b308 100644[m
[1m--- a/Zybo-Z7-20-XADC/proj/XADC.runs/synth_1/top.vds[m
[1m+++ b/Zybo-Z7-20-XADC/proj/XADC.runs/synth_1/top.vds[m
[36m@@ -11,3 +11,327 @@[m
 #-----------------------------------------------------------[m
 Sourcing tcl script 'C:/Users/biabe/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'[m
 source top.tcl -notrace[m
[32m+[m[32mCommand: synth_design -top top -part xc7z020clg400-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off[m
[32m+[m[32mStarting synth_design[m
[32m+[m[32mAttempting to get a license for feature 'Synthesis' and/or device 'xc7z020'[m
[32m+[m[32mINFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'[m
[32m+[m[32mINFO: Launching helper process for spawning children vivado processes[m
[32m+[m[32mINFO: Helper process launched with PID 15408[m[41m [m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mStarting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 410.910 ; gain = 92.563[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mINFO: [Synth 8-6157] synthesizing module 'top' [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:21][m
[32m+[m[32mINFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/proj/XADC.srcs/sources_1/new/ClockDivider.vhd:41][m
[32m+[m[32mINFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/proj/XADC.srcs/sources_1/new/ClockDivider.vhd:41][m
[32m+[m[32mINFO: [Synth 8-638] synthesizing module 'dac' [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/proj/XADC.srcs/sources_1/new/dac.vhd:40][m
[32m+[m[32mINFO: [Synth 8-256] done synthesizing module 'dac' (2#1) [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/proj/XADC.srcs/sources_1/new/dac.vhd:40][m
[32m+[m[32mINFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/proj/XADC.runs/synth_1/.Xil/Vivado-4320-DESKTOP-871TSOM/realtime/xadc_wiz_0_stub.vhdl:33][m
[32m+[m[32mWARNING: [Synth 8-350] instance 'myxadc' of module 'xadc_wiz_0' requires 22 connections, but only 16 given [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:65][m
[32m+[m[32mWARNING: [Synth 8-151] case item 32'b00000000000000000000000000000010 is unreachable [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:95][m
[32m+[m[32mWARNING: [Synth 8-151] case item 32'b00000000000000000000000000000011 is unreachable [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:96][m
[32m+[m[32mINFO: [Synth 8-226] default block is never used [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:92][m
[32m+[m[32mWARNING: [Synth 8-151] case item 32'b00000000000000000000000000000010 is unreachable [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:106][m
[32m+[m[32mWARNING: [Synth 8-151] case item 32'b00000000000000000000000000000011 is unreachable [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:107][m
[32m+[m[32mWARNING: [Synth 8-6014] Unused sequential element clockDivider_reg was removed.  [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:110][m
[32m+[m[32mINFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:21][m
[32m+[m[32mWARNING: [Synth 8-3331] design dac has unconnected port value[7][m
[32m+[m[32mWARNING: [Synth 8-3331] design dac has unconnected port value[6][m
[32m+[m[32mWARNING: [Synth 8-3331] design dac has unconnected port value[5][m
[32m+[m[32mWARNING: [Synth 8-3331] design dac has unconnected port value[4][m
[32m+[m[32mWARNING: [Synth 8-3331] design dac has unconnected port value[3][m
[32m+[m[32mWARNING: [Synth 8-3331] design dac has unconnected port value[2][m
[32m+[m[32mWARNING: [Synth 8-3331] design dac has unconnected port value[1][m
[32m+[m[32mWARNING: [Synth 8-3331] design dac has unconnected port value[0][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[31][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[30][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[29][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[28][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[27][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[26][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[25][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[24][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[23][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[22][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[21][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[20][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[19][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[18][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[17][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[16][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[15][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[14][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[13][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[12][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[11][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[10][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[9][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[8][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[7][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[6][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[5][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[4][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[3][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[2][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[1][m
[32m+[m[32mWARNING: [Synth 8-3331] design ClockDivider has unconnected port mask[0][m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mFinished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 466.035 ; gain = 147.688[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m
[32m+[m[32mReport Check Netlist:[m[41m [m
[32m+[m[32m+------+------------------+-------+---------+-------+------------------+[m
[32m+[m[32m|      |Item              |Errors |Warnings |Status |Description       |[m
[32m+[m[32m+------+------------------+-------+---------+-------+------------------+[m
[32m+[m[32m|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |[m
[32m+[m[32m+------+------------------+-------+---------+-------+------------------+[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mStart Handling Custom Attributes[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mFinished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 466.035 ; gain = 147.688[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mFinished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 466.035 ; gain = 147.688[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mINFO: [Device 21-403] Loading part xc7z020clg400-1[m
[32m+[m[32mINFO: [Project 1-570] Preparing netlist for logic optimization[m
[32m+[m
[32m+[m[32mProcessing XDC Constraints[m
[32m+[m[32mInitializing timing engine[m
[32m+[m[32mParsing XDC File [d:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'myxadc'[m
[32m+[m[32mFinished Parsing XDC File [d:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'myxadc'[m
[32m+[m[32mParsing XDC File [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/constraints/Zybo-Z7.xdc][m
[32m+[m[32mFinished Parsing XDC File [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/constraints/Zybo-Z7.xdc][m
[32m+[m[32mINFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/constraints/Zybo-Z7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].[m
[32m+[m[32mResolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.[m
[32m+[m[32mCompleted Processing XDC Constraints[m
[32m+[m
[32m+[m[32mINFO: [Project 1-111] Unisim Transformation Summary:[m
[32m+[m[32mNo Unisim elements were transformed.[m
[32m+[m
[32m+[m[32mConstraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 817.156 ; gain = 0.000[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mFinished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 817.156 ; gain = 498.809[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mStart Loading Part and Timing Information[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mLoading part: xc7z020clg400-1[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mFinished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 817.156 ; gain = 498.809[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mStart Applying 'set_property' XDC Constraints[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mApplied set_property DONT_TOUCH = true for myxadc. (constraint file  auto generated constraint, line ).[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 817.156 ; gain = 498.809[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mINFO: [Synth 8-4471] merging register 'pwm_duty3_reg[7:0]' into 'pwm_duty2_reg[7:0]' [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:121][m
[32m+[m[32mWARNING: [Synth 8-6014] Unused sequential element pwm_duty3_reg was removed.  [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:121][m
[32m+[m[32mINFO: [Synth 8-5544] ROM "ledidx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mFinished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 817.156 ; gain = 498.809[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m
[32m+[m[32mReport RTL Partitions:[m[41m [m
[32m+[m[32m+-+--------------+------------+----------+[m
[32m+[m[32m| |RTL Partition |Replication |Instances |[m
[32m+[m[32m+-+--------------+------------+----------+[m
[32m+[m[32m+-+--------------+------------+----------+[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mStart RTL Component Statistics[m[41m [m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mDetailed RTL Component Info :[m[41m [m
[32m+[m[32m+---Adders :[m[41m [m
[32m+[m	[32m   2 Input      8 Bit       Adders := 2[m[41m     [m
[32m+[m	[32m   2 Input      1 Bit       Adders := 1[m[41m     [m
[32m+[m[32m+---Registers :[m[41m [m
[32m+[m	[32m                8 Bit    Registers := 7[m[41m     [m
[32m+[m	[32m                2 Bit    Registers := 1[m[41m     [m
[32m+[m	[32m                1 Bit    Registers := 1[m[41m     [m
[32m+[m[32m+---Muxes :[m[41m [m
[32m+[m	[32m   2 Input      5 Bit        Muxes := 1[m[41m     [m
[32m+[m	[32m   2 Input      1 Bit        Muxes := 4[m[41m     [m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mFinished RTL Component Statistics[m[41m [m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mStart RTL Hierarchical Component Statistics[m[41m [m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mHierarchical RTL Component report[m[41m [m
[32m+[m[32mModule top[m[41m [m
[32m+[m[32mDetailed RTL Component Info :[m[41m [m
[32m+[m[32m+---Adders :[m[41m [m
[32m+[m	[32m   2 Input      8 Bit       Adders := 1[m[41m     [m
[32m+[m	[32m   2 Input      1 Bit       Adders := 1[m[41m     [m
[32m+[m[32m+---Registers :[m[41m [m
[32m+[m	[32m                8 Bit    Registers := 6[m[41m     [m
[32m+[m	[32m                2 Bit    Registers := 1[m[41m     [m
[32m+[m	[32m                1 Bit    Registers := 1[m[41m     [m
[32m+[m[32m+---Muxes :[m[41m [m
[32m+[m	[32m   2 Input      5 Bit        Muxes := 1[m[41m     [m
[32m+[m	[32m   2 Input      1 Bit        Muxes := 4[m[41m     [m
[32m+[m[32mModule dac[m[41m [m
[32m+[m[32mDetailed RTL Component Info :[m[41m [m
[32m+[m[32m+---Adders :[m[41m [m
[32m+[m	[32m   2 Input      8 Bit       Adders := 1[m[41m     [m
[32m+[m[32m+---Registers :[m[41m [m
[32m+[m	[32m                8 Bit    Registers := 1[m[41m     [m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mFinished RTL Hierarchical Component Statistics[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mStart Part Resource Summary[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mPart Resources:[m
[32m+[m[32mDSPs: 220 (col length:60)[m
[32m+[m[32mBRAMs: 280 (col length: RAMB18 60 RAMB36 30)[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mFinished Part Resource Summary[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mStart Cross Boundary and Area Optimization[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mWarning: Parallel synthesis criteria is not met[m[41m [m
[32m+[m[32mINFO: [Synth 8-3886] merging instance 'pwm_duty2_reg[0]' (FDE) to 'pwm_duty2_reg[7]'[m
[32m+[m[32mINFO: [Synth 8-3886] merging instance 'pwm_duty2_reg[1]' (FDE) to 'pwm_duty2_reg[7]'[m
[32m+[m[32mINFO: [Synth 8-3886] merging instance 'pwm_duty2_reg[2]' (FDE) to 'pwm_duty2_reg[7]'[m
[32m+[m[32mINFO: [Synth 8-3886] merging instance 'pwm_duty2_reg[3]' (FDE) to 'pwm_duty2_reg[7]'[m
[32m+[m[32mINFO: [Synth 8-3886] merging instance 'pwm_duty2_reg[4]' (FDE) to 'pwm_duty2_reg[7]'[m
[32m+[m[32mINFO: [Synth 8-3886] merging instance 'pwm_duty2_reg[5]' (FDE) to 'pwm_duty2_reg[7]'[m
[32m+[m[32mINFO: [Synth 8-3886] merging instance 'pwm_duty2_reg[6]' (FDE) to 'pwm_duty2_reg[7]'[m
[32m+[m[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\pwm_duty2_reg[7] )[m
[32m+[m[32mWARNING: [Synth 8-3332] Sequential element (pwm_duty2_reg[7]) is unused and will be removed from module top.[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mFinished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 817.156 ; gain = 498.809[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m
[32m+[m[32mReport RTL Partitions:[m[41m [m
[32m+[m[32m+-+--------------+------------+----------+[m
[32m+[m[32m| |RTL Partition |Replication |Instances |[m
[32m+[m[32m+-+--------------+------------+----------+[m
[32m+[m[32m+-+--------------+------------+----------+[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mStart Applying XDC Timing Constraints[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 822.012 ; gain = 503.664[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m
[32m+[m[32mReport RTL Partitions:[m[41m [m
[32m+[m[32m+-+--------------+------------+----------+[m
[32m+[m[32m| |RTL Partition |Replication |Instances |[m
[32m+[m[32m+-+--------------+------------+----------+[m
[32m+[m[32m+-+--------------+------------+----------+[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mStart Technology Mapping[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mFinished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 832.117 ; gain = 513.770[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m
[32m+[m[32mReport RTL Partitions:[m[41m [m
[32m+[m[32m+-+--------------+------------+----------+[m
[32m+[m[32m| |RTL Partition |Replication |Instances |[m
[32m+[m[32m+-+--------------+------------+----------+[m
[32m+[m[32m+-+--------------+------------+----------+[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mStart IO Insertion[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mStart Final Netlist Cleanup[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mFinished Final Netlist Cleanup[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mCRITICAL WARNING: [Synth 8-4442] BlackBox module myxadc has unconnected pin vp_in[m
[32m+[m[32mCRITICAL WARNING: [Synth 8-4442] BlackBox module myxadc has unconnected pin vn_in[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mFinished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 832.117 ; gain = 513.770[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m
[32m+[m[32mReport Check Netlist:[m[41m [m
[32m+[m[32m+------+------------------+-------+---------+-------+------------------+[m
[32m+[m[32m|      |Item              |Errors |Warnings |Status |Description       |[m
[32m+[m[32m+------+------------------+-------+---------+-------+------------------+[m
[32m+[m[32m|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |[m
[32m+[m[32m+------+------------------+-------+---------+-------+------------------+[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mStart Renaming Generated Instances[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mFinished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 832.117 ; gain = 513.770[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m
[32m+[m[32mReport RTL Partitions:[m[41m [m
[32m+[m[32m+-+--------------+------------+----------+[m
[32m+[m[32m| |RTL Partition |Replication |Instances |[m
[32m+[m[32m+-+--------------+------------+----------+[m
[32m+[m[32m+-+--------------+------------+----------+[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mStart Handling Custom Attributes[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mFinished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 832.117 ; gain = 513.770[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mStart Writing Synthesis Report[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m
[32m+[m[32mReport BlackBoxes:[m[41m [m
[32m+[m[32m+------+--------------+----------+[m
[32m+[m[32m|      |BlackBox name |Instances |[m
[32m+[m[32m+------+--------------+----------+[m
[32m+[m[32m|1     |xadc_wiz_0    |         1|[m
[32m+[m[32m+------+--------------+----------+[m
[32m+[m
[32m+[m[32mReport Cell Usage:[m[41m [m
[32m+[m[32m+------+------------------+------+[m
[32m+[m[32m|      |Cell              |Count |[m
[32m+[m[32m+------+------------------+------+[m
[32m+[m[32m|1     |xadc_wiz_0_bbox_0 |     1|[m
[32m+[m[32m|2     |BUFG              |     1|[m
[32m+[m[32m|3     |CARRY4            |    10|[m
[32m+[m[32m|4     |LUT1              |     4|[m
[32m+[m[32m|5     |LUT2              |     8|[m
[32m+[m[32m|6     |LUT3              |     8|[m
[32m+[m[32m|7     |LUT4              |    18|[m
[32m+[m[32m|8     |LUT5              |     2|[m
[32m+[m[32m|9     |LUT6              |     5|[m
[32m+[m[32m|10    |FDRE              |    76|[m
[32m+[m[32m|11    |IBUF              |     9|[m
[32m+[m[32m|12    |OBUF              |    13|[m
[32m+[m[32m+------+------------------+------+[m
[32m+[m
[32m+[m[32mReport Instance Areas:[m[41m [m
[32m+[m[32m+------+---------+-------------+------+[m
[32m+[m[32m|      |Instance |Module       |Cells |[m
[32m+[m[32m+------+---------+-------------+------+[m
[32m+[m[32m|1     |top      |             |   180|[m
[32m+[m[32m|2     |  div    |ClockDivider |    33|[m
[32m+[m[32m|3     |  dd     |dac          |    17|[m
[32m+[m[32m+------+---------+-------------+------+[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mFinished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 832.117 ; gain = 513.770[m
[32m+[m[32m---------------------------------------------------------------------------------[m
[32m+[m[32mSynthesis finished with 0 errors, 2 critical warnings and 2 warnings.[m
[32m+[m[32mSynthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 832.117 ; gain = 162.648[m
[32m+[m[32mSynthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 832.117 ; gain = 513.770[m
[32m+[m[32mINFO: [Project 1-571] Translating synthesized netlist[m
[32m+[m[32mINFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement[m
[32m+[m[32mINFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds[m
[32m+[m[32mINFO: [Project 1-570] Preparing netlist for logic optimization[m
[32m+[m[32mINFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).[m
[32m+[m[32mINFO: [Project 1-111] Unisim Transformation Summary:[m
[32m+[m[32mNo Unisim elements were transformed.[m
[32m+[m
[32m+[m[32mINFO: [Common 17-83] Releasing license: Synthesis[m
[32m+[m[32m30 Infos, 48 Warnings, 2 Critical Warnings and 0 Errors encountered.[m
[32m+[m[32msynth_design completed successfully[m
[32m+[m[32msynth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 844.523 ; gain = 536.227[m
[32m+[m[32mWARNING: [Constraints 18-5210] No constraint will be written out.[m
[32m+[m[32mINFO: [Common 17-1381] The checkpoint 'D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/proj/XADC.runs/synth_1/top.dcp' has been generated.[m
[32m+[m[32mINFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb[m
[32m+[m[32mreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 844.523 ; gain = 0.000[m
[32m+[m[32mINFO: [Common 17-206] Exiting Vivado at Sun Dec 30 19:28:58 2018...[m
[1mdiff --git a/Zybo-Z7-20-XADC/proj/XADC.runs/synth_1/vivado.pb b/Zybo-Z7-20-XADC/proj/XADC.runs/synth_1/vivado.pb[m
[1mindex 7393ab2..e3e664c 100644[m
Binary files a/Zybo-Z7-20-XADC/proj/XADC.runs/synth_1/vivado.pb and b/Zybo-Z7-20-XADC/proj/XADC.runs/synth_1/vivado.pb differ
[1mdiff --git a/Zybo-Z7-20-XADC/src/hdl/top.v b/Zybo-Z7-20-XADC/src/hdl/top.v[m
[1mindex 1797f06..3bff10b 100644[m
[1m--- a/Zybo-Z7-20-XADC/src/hdl/top.v[m
[1m+++ b/Zybo-Z7-20-XADC/src/hdl/top.v[m
[36m@@ -88,14 +88,7 @@[m [mmodule top([m
     always@(posedge clk)[m
         _drdy <= {_drdy[0], drdy};[m
         [m
[31m-    always@(*)[m
[31m-        case (ledidx)[m
[31m-        0: daddr = 7'h1E;[m
[31m-        1: daddr = 7'h17;[m
[31m-        2: daddr = 7'h1F;[m
[31m-        3: daddr = 7'h16;[m
[31m-        default: daddr = 7'h1E;[m
[31m-        endcase[m
[32m+[m[32m    assign daddr = 7'h1E;[m
         [m
     always@(posedge clk) begin[m
         if (_drdy == 2'b10) begin // on negative edge[m
