{"sha": "ec52e7d58f8062c91b7698ff9ce11bc5ddb8f3fc", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZWM1MmU3ZDU4ZjgwNjJjOTFiNzY5OGZmOWNlMTFiYzVkZGI4ZjNmYw==", "commit": {"author": {"name": "Andrew Pinski", "email": "pinskia@physics.uc.edu", "date": "2004-04-29T20:23:36Z"}, "committer": {"name": "Andrew Pinski", "email": "pinskia@gcc.gnu.org", "date": "2004-04-29T20:23:36Z"}, "message": "rs6000-power2-1.c: Change the options to be more correct.\n\n2004-04-29  Andrew Pinski  <pinskia@physics.uc.edu>\n\n        * gcc.dg/rs6000-power2-1.c: Change the options to be more correct.\n        * gcc.dg/rs6000-power2-2.c: Change the options to be more correct.\n        Change the asm registers to be in form of frN instead of fN.\n\nFrom-SVN: r81303", "tree": {"sha": "6ef0a8478f744de71cf03dbbeeef24247d3054e6", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/6ef0a8478f744de71cf03dbbeeef24247d3054e6"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/ec52e7d58f8062c91b7698ff9ce11bc5ddb8f3fc", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ec52e7d58f8062c91b7698ff9ce11bc5ddb8f3fc", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ec52e7d58f8062c91b7698ff9ce11bc5ddb8f3fc", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ec52e7d58f8062c91b7698ff9ce11bc5ddb8f3fc/comments", "author": null, "committer": null, "parents": [{"sha": "15a6f2c33e043df5c299ad9061ee2e87f58e1def", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/15a6f2c33e043df5c299ad9061ee2e87f58e1def", "html_url": "https://github.com/Rust-GCC/gccrs/commit/15a6f2c33e043df5c299ad9061ee2e87f58e1def"}], "stats": {"total": 16, "additions": 11, "deletions": 5}, "files": [{"sha": "2214658bbbc45c02e88109805481ab59d1c98777", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ec52e7d58f8062c91b7698ff9ce11bc5ddb8f3fc/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ec52e7d58f8062c91b7698ff9ce11bc5ddb8f3fc/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=ec52e7d58f8062c91b7698ff9ce11bc5ddb8f3fc", "patch": "@@ -1,3 +1,9 @@\n+2004-04-29  Andrew Pinski  <pinskia@physics.uc.edu>\n+\n+\t* gcc.dg/rs6000-power2-1.c: Change the options to be more correct.\n+\t* gcc.dg/rs6000-power2-2.c: Change the options to be more correct.\n+\tChange the asm registers to be in form of frN instead of fN.\n+\n 2004-04-28  Kaveh R. Ghazi  <ghazi@caip.rutgers.edu>\n \n \t* gcc.dg/torture/builtin-convert-2.c: New test."}, {"sha": "0e9b5aa1d5d62f2f95c7c1f4bb4f916692cbd9b0", "filename": "gcc/testsuite/gcc.dg/rs6000-power2-1.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ec52e7d58f8062c91b7698ff9ce11bc5ddb8f3fc/gcc%2Ftestsuite%2Fgcc.dg%2Frs6000-power2-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ec52e7d58f8062c91b7698ff9ce11bc5ddb8f3fc/gcc%2Ftestsuite%2Fgcc.dg%2Frs6000-power2-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.dg%2Frs6000-power2-1.c?ref=ec52e7d58f8062c91b7698ff9ce11bc5ddb8f3fc", "patch": "@@ -1,5 +1,5 @@\n /* { dg-do assemble { target powerpc-*-* rs6000-*-* }  } */\n-/* { dg-options \"-O -mpower2 -fno-schedule-insns -w\" } */\n+/* { dg-options \"-O3 -mcpu=power2 -fno-schedule-insns -w -mhard-float\" } */\n /* This used to ICE as the peephole was not checking to see\n    if the register is a floating point one (I think this cannot\n    happen in real life except in this example).  */"}, {"sha": "74cc0ec64e37d6c8a3446e9e1015048e09c2d7ff", "filename": "gcc/testsuite/gcc.dg/rs6000-power2-2.c", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ec52e7d58f8062c91b7698ff9ce11bc5ddb8f3fc/gcc%2Ftestsuite%2Fgcc.dg%2Frs6000-power2-2.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ec52e7d58f8062c91b7698ff9ce11bc5ddb8f3fc/gcc%2Ftestsuite%2Fgcc.dg%2Frs6000-power2-2.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.dg%2Frs6000-power2-2.c?ref=ec52e7d58f8062c91b7698ff9ce11bc5ddb8f3fc", "patch": "@@ -1,13 +1,13 @@\n /* { dg-do assemble { target powerpc-*-* rs6000-*-* }  } */\n-/* { dg-options \"-O -mpower2 -fno-schedule-insns\" } */\n+/* { dg-options \"-O3 -mcpu=power2 -fno-schedule-insns -w -mhard-float\" } */\n /* { dg-final { scan-assembler-not \"lfd\" } } */\n /* { dg-final { scan-assembler-not \"sfd\" } } */\n /* { dg-final { scan-assembler \"lfq\" } } */\n /* { dg-final { scan-assembler \"sfq\" } } */\n \n-register double t1 __asm__(\"f0\");\n-register double t2 __asm__(\"f1\");\n-register double t3 __asm__(\"f2\"), t4 __asm__(\"f3\");\n+register double t1 __asm__(\"fr0\");\n+register double t2 __asm__(\"fr1\");\n+register double t3 __asm__(\"fr2\"), t4 __asm__(\"fr3\");\n void t(double *a, double *b)\n {\n         t1 = a[-1];"}]}