LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY sum4 IS
	PORT( 	Cin		: IN STD_LOGIC;
				x			: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
				y			: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
				s			: OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
				Cout		: OUT STD_LOGIC);
END sum4;

ARCHITECTURE Estructura OF sum4 IS
	SIGNAL 	c1,c2,c3	:STD_LOGIC;
	
	COMPONENT sumcomp
		PORT( Cin, x, y		: IN STD_LOGIC;
				s, Cout			: OUT STD_LOGIC);
	END COMPONENT;
	
BEGIN
	etapa0: sumcomp PORT MAP (Cin,x(0),y(0),s(0),c1);
	etapa1: sumcomp PORT MAP (c1,x(1),y(1),s(1),c2);
	etapa2: sumcomp PORT MAP (c2,x(2),y(2),s(2),c3);
	etapa3: sumcomp PORT MAP (c3,x(3),y(3),s(3),Cout);
END Estructura;