

================================================================
== Vitis HLS Report for 'conv2d_2'
================================================================
* Date:           Thu Dec 22 16:27:35 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnn_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    28433|    28433|  0.284 ms|  0.284 ms|  28433|  28433|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3  |    28431|    28431|       226|         18|          1|  1568|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 18, depth = 226


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 226
* Pipeline : 1
  Pipeline-0 : II = 18, D = 226, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.19>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 229 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 230 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 231 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%och = alloca i32 1"   --->   Operation 232 'alloca' 'och' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%indvar_flatten409 = alloca i32 1"   --->   Operation 233 'alloca' 'indvar_flatten409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (1.58ns)   --->   "%store_ln31 = store i11 0, i11 %indvar_flatten409" [cnn_ip/src/cnn.c:31]   --->   Operation 236 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 237 [1/1] (1.58ns)   --->   "%store_ln31 = store i4 0, i4 %och" [cnn_ip/src/cnn.c:31]   --->   Operation 237 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 238 [1/1] (1.58ns)   --->   "%store_ln31 = store i8 0, i8 %indvar_flatten" [cnn_ip/src/cnn.c:31]   --->   Operation 238 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 239 [1/1] (1.58ns)   --->   "%store_ln31 = store i4 0, i4 %h" [cnn_ip/src/cnn.c:31]   --->   Operation 239 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 240 [1/1] (1.58ns)   --->   "%store_ln31 = store i4 0, i4 %w" [cnn_ip/src/cnn.c:31]   --->   Operation 240 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_39_4" [cnn_ip/src/cnn.c:31]   --->   Operation 241 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%h_3 = load i4 %h"   --->   Operation 242 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%och_1 = load i4 %och"   --->   Operation 243 'load' 'och_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%indvar_flatten409_load = load i11 %indvar_flatten409" [cnn_ip/src/cnn.c:31]   --->   Operation 244 'load' 'indvar_flatten409_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%empty = trunc i4 %och_1"   --->   Operation 245 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty, i2 0"   --->   Operation 246 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%p_cast = zext i5 %tmp_s"   --->   Operation 247 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty, i4 0"   --->   Operation 248 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %p_shl"   --->   Operation 249 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (1.87ns)   --->   "%empty_60 = sub i8 %p_shl_cast, i8 %p_cast"   --->   Operation 250 'sub' 'empty_60' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%p_cast2 = sext i8 %empty_60"   --->   Operation 251 'sext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%empty_61 = trunc i8 %empty_60"   --->   Operation 252 'trunc' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%p_shl12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_61, i2 0"   --->   Operation 253 'bitconcatenate' 'p_shl12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (1.82ns)   --->   "%empty_62 = sub i9 %p_shl12, i9 %p_cast2"   --->   Operation 254 'sub' 'empty_62' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%p_shl13_0_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %h_3, i4 0"   --->   Operation 255 'bitconcatenate' 'p_shl13_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%p_shl13_0_1_cast = zext i8 %p_shl13_0_1"   --->   Operation 256 'zext' 'p_shl13_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%p_shl14_0_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %h_3, i1 0"   --->   Operation 257 'bitconcatenate' 'p_shl14_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%p_shl14_0_1_cast = zext i5 %p_shl14_0_1"   --->   Operation 258 'zext' 'p_shl14_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (1.91ns)   --->   "%empty_104 = sub i9 %p_shl13_0_1_cast, i9 %p_shl14_0_1_cast"   --->   Operation 259 'sub' 'empty_104' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (1.88ns)   --->   "%icmp_ln31 = icmp_eq  i11 %indvar_flatten409_load, i11 1568" [cnn_ip/src/cnn.c:31]   --->   Operation 260 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc69, void %for.end72" [cnn_ip/src/cnn.c:31]   --->   Operation 261 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%w_load = load i4 %w" [cnn_ip/src/cnn.c:35]   --->   Operation 262 'load' 'w_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [cnn_ip/src/cnn.c:33]   --->   Operation 263 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (1.73ns)   --->   "%add_ln31 = add i4 %och_1, i4 1" [cnn_ip/src/cnn.c:31]   --->   Operation 264 'add' 'add_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (1.55ns)   --->   "%icmp_ln33 = icmp_eq  i8 %indvar_flatten_load, i8 196" [cnn_ip/src/cnn.c:33]   --->   Operation 265 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (1.02ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i4 0, i4 %h_3" [cnn_ip/src/cnn.c:31]   --->   Operation 266 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%empty_126 = trunc i4 %add_ln31" [cnn_ip/src/cnn.c:31]   --->   Operation 267 'trunc' 'empty_126' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_126, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 268 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%p_cast_mid1 = zext i5 %p_mid" [cnn_ip/src/cnn.c:31]   --->   Operation 269 'zext' 'p_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_126, i4 0" [cnn_ip/src/cnn.c:31]   --->   Operation 270 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i7 %p_shl_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 271 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (1.87ns)   --->   "%p_mid1157 = sub i8 %p_shl_cast_mid1, i8 %p_cast_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 272 'sub' 'p_mid1157' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%p_cast2_mid1 = sext i8 %p_mid1157" [cnn_ip/src/cnn.c:31]   --->   Operation 273 'sext' 'p_cast2_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%empty_128 = trunc i8 %p_mid1157" [cnn_ip/src/cnn.c:31]   --->   Operation 274 'trunc' 'empty_128' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%p_shl12_0_0_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_128, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 275 'bitconcatenate' 'p_shl12_0_0_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (1.82ns)   --->   "%p_mid1159 = sub i9 %p_shl12_0_0_mid1, i9 %p_cast2_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 276 'sub' 'p_mid1159' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.96ns)   --->   "%select_ln31_14 = select i1 %icmp_ln33, i9 %p_mid1159, i9 %empty_62" [cnn_ip/src/cnn.c:31]   --->   Operation 277 'select' 'select_ln31_14' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_4)   --->   "%select_ln31_18 = select i1 %icmp_ln33, i9 0, i9 %empty_104" [cnn_ip/src/cnn.c:31]   --->   Operation 278 'select' 'select_ln31_18' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.97ns)   --->   "%xor_ln31 = xor i1 %icmp_ln33, i1 1" [cnn_ip/src/cnn.c:31]   --->   Operation 279 'xor' 'xor_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (1.30ns)   --->   "%icmp_ln35 = icmp_eq  i4 %w_load, i4 14" [cnn_ip/src/cnn.c:35]   --->   Operation 280 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.97ns)   --->   "%and_ln31_1 = and i1 %icmp_ln35, i1 %xor_ln31" [cnn_ip/src/cnn.c:31]   --->   Operation 281 'and' 'and_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (1.73ns)   --->   "%p_dup7 = add i4 %select_ln31, i4 1" [cnn_ip/src/cnn.c:31]   --->   Operation 282 'add' 'p_dup7' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%or_ln33 = or i1 %and_ln31_1, i1 %icmp_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 283 'or' 'or_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %or_ln33, i4 0, i4 %w_load" [cnn_ip/src/cnn.c:33]   --->   Operation 284 'select' 'select_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%p_shl13_0_1_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %p_dup7, i4 0" [cnn_ip/src/cnn.c:31]   --->   Operation 285 'bitconcatenate' 'p_shl13_0_1_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%p_shl13_0_1_cast_mid1 = zext i8 %p_shl13_0_1_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 286 'zext' 'p_shl13_0_1_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%p_shl14_0_1_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %p_dup7, i1 0" [cnn_ip/src/cnn.c:31]   --->   Operation 287 'bitconcatenate' 'p_shl14_0_1_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%p_shl14_0_1_cast_mid1 = zext i5 %p_shl14_0_1_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 288 'zext' 'p_shl14_0_1_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (1.91ns)   --->   "%p_mid135 = sub i9 %p_shl13_0_1_cast_mid1, i9 %p_shl14_0_1_cast_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 289 'sub' 'p_mid135' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln33_4 = select i1 %and_ln31_1, i9 %p_mid135, i9 %select_ln31_18" [cnn_ip/src/cnn.c:33]   --->   Operation 290 'select' 'select_ln33_4' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.06>
ST_2 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node empty_59)   --->   "%empty_58 = shl i4 %och_1, i4 1"   --->   Operation 291 'shl' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node empty_59)   --->   "%p_shl6_cast = zext i4 %empty_58"   --->   Operation 292 'zext' 'p_shl6_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (1.87ns) (out node of the LUT)   --->   "%empty_59 = sub i8 %p_shl_cast, i8 %p_shl6_cast"   --->   Operation 293 'sub' 'empty_59' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i4 %h_3" [cnn_ip/src/cnn.c:33]   --->   Operation 294 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i4 %h_3" [cnn_ip/src/cnn.c:33]   --->   Operation 295 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (1.91ns)   --->   "%empty_99 = add i8 %zext_ln33_2, i8 %empty_59" [cnn_ip/src/cnn.c:33]   --->   Operation 296 'add' 'empty_99' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%empty_100 = trunc i8 %empty_99" [cnn_ip/src/cnn.c:33]   --->   Operation 297 'trunc' 'empty_100' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_100, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 298 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %empty_99, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 299 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%p_shl8_cast = sext i9 %p_shl8" [cnn_ip/src/cnn.c:33]   --->   Operation 300 'sext' 'p_shl8_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (1.63ns)   --->   "%empty_101 = sub i11 %p_shl7, i11 %p_shl8_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 301 'sub' 'empty_101' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (1.73ns)   --->   "%empty_102 = add i5 %zext_ln33_1, i5 31" [cnn_ip/src/cnn.c:33]   --->   Operation 302 'add' 'empty_102' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%p_shl13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_102, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 303 'bitconcatenate' 'p_shl13' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%p_shl14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_102, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 304 'bitconcatenate' 'p_shl14' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%p_shl14_0_0_cast = sext i6 %p_shl14" [cnn_ip/src/cnn.c:33]   --->   Operation 305 'sext' 'p_shl14_0_0_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (1.82ns)   --->   "%empty_103 = sub i9 %p_shl13, i9 %p_shl14_0_0_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 306 'sub' 'empty_103' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %empty_102, i32 4" [cnn_ip/src/cnn.c:49]   --->   Operation 307 'bitselect' 'tmp' <Predicate = (!and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node p_mid1153)   --->   "%empty_127 = shl i4 %add_ln31, i4 1" [cnn_ip/src/cnn.c:31]   --->   Operation 308 'shl' 'empty_127' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node p_mid1153)   --->   "%p_shl6_cast_mid1 = zext i4 %empty_127" [cnn_ip/src/cnn.c:31]   --->   Operation 309 'zext' 'p_shl6_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (1.87ns) (out node of the LUT)   --->   "%p_mid1153 = sub i8 %p_shl_cast_mid1, i8 %p_shl6_cast_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 310 'sub' 'p_mid1153' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%select_ln31_1 = select i1 %icmp_ln33, i8 %p_mid1153, i8 %empty_59" [cnn_ip/src/cnn.c:31]   --->   Operation 311 'select' 'select_ln31_1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%or_ln31_4 = or i9 %select_ln31_14, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 312 'or' 'or_ln31_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln31_35 = zext i9 %or_ln31_4" [cnn_ip/src/cnn.c:31]   --->   Operation 313 'zext' 'zext_ln31_35' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%weight1_addr_34 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_35" [cnn_ip/src/cnn.c:57]   --->   Operation 314 'getelementptr' 'weight1_addr_34' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 315 [2/2] (3.25ns)   --->   "%weight1_load_34 = load i9 %weight1_addr_34" [cnn_ip/src/cnn.c:31]   --->   Operation 315 'load' 'weight1_load_34' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln31_36 = zext i9 %select_ln31_14" [cnn_ip/src/cnn.c:31]   --->   Operation 316 'zext' 'zext_ln31_36' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%weight1_addr_35 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_36" [cnn_ip/src/cnn.c:57]   --->   Operation 317 'getelementptr' 'weight1_addr_35' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 318 [2/2] (3.25ns)   --->   "%weight1_load_35 = load i9 %weight1_addr_35" [cnn_ip/src/cnn.c:31]   --->   Operation 318 'load' 'weight1_load_35' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%empty_140 = trunc i8 %p_mid1153" [cnn_ip/src/cnn.c:31]   --->   Operation 319 'trunc' 'empty_140' <Predicate = (!icmp_ln31 & icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%p_shl7_mid = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_140, i4 0" [cnn_ip/src/cnn.c:31]   --->   Operation 320 'bitconcatenate' 'p_shl7_mid' <Predicate = (!icmp_ln31 & icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%p_shl8_mid = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_mid1153, i1 0" [cnn_ip/src/cnn.c:31]   --->   Operation 321 'bitconcatenate' 'p_shl8_mid' <Predicate = (!icmp_ln31 & icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%p_shl8_cast_mid1227 = sext i9 %p_shl8_mid" [cnn_ip/src/cnn.c:31]   --->   Operation 322 'sext' 'p_shl8_cast_mid1227' <Predicate = (!icmp_ln31 & icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (1.63ns)   --->   "%p_mid1229 = sub i11 %p_shl7_mid, i11 %p_shl8_cast_mid1227" [cnn_ip/src/cnn.c:31]   --->   Operation 323 'sub' 'p_mid1229' <Predicate = (!icmp_ln31 & icmp_ln33 & !and_ln31_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node add_ln65)   --->   "%select_ln31_15 = select i1 %icmp_ln33, i11 %p_mid1229, i11 %empty_101" [cnn_ip/src/cnn.c:31]   --->   Operation 324 'select' 'select_ln31_15' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_ln49)   --->   "%select_ln31_16 = select i1 %icmp_ln33, i5 16, i5 %empty_102" [cnn_ip/src/cnn.c:31]   --->   Operation 325 'select' 'select_ln31_16' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_3)   --->   "%select_ln31_17 = select i1 %icmp_ln33, i9 498, i9 %empty_103" [cnn_ip/src/cnn.c:31]   --->   Operation 326 'select' 'select_ln31_17' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_16)   --->   "%or_ln31_5 = or i1 %icmp_ln33, i1 %tmp" [cnn_ip/src/cnn.c:31]   --->   Operation 327 'or' 'or_ln31_5' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i4 %p_dup7" [cnn_ip/src/cnn.c:33]   --->   Operation 328 'zext' 'zext_ln33_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%zext_ln33_5 = zext i4 %p_dup7" [cnn_ip/src/cnn.c:33]   --->   Operation 329 'zext' 'zext_ln33_5' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_mid1 = add i8 %zext_ln33_5, i8 %select_ln31_1" [cnn_ip/src/cnn.c:33]   --->   Operation 330 'add' 'p_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%empty_141 = trunc i8 %p_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 331 'trunc' 'empty_141' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%p_shl7_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_141, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 332 'bitconcatenate' 'p_shl7_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%p_shl8_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_mid1, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 333 'bitconcatenate' 'p_shl8_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%p_shl8_cast_mid1 = sext i9 %p_shl8_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 334 'sext' 'p_shl8_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (1.63ns)   --->   "%p_mid127 = sub i11 %p_shl7_mid1, i11 %p_shl8_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 335 'sub' 'p_mid127' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln65)   --->   "%select_ln33_1 = select i1 %and_ln31_1, i11 %p_mid127, i11 %select_ln31_15" [cnn_ip/src/cnn.c:33]   --->   Operation 336 'select' 'select_ln33_1' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (1.73ns)   --->   "%p_mid129 = add i5 %zext_ln33_4, i5 31" [cnn_ip/src/cnn.c:33]   --->   Operation 337 'add' 'p_mid129' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node or_ln49)   --->   "%select_ln33_2 = select i1 %and_ln31_1, i5 %p_mid129, i5 %select_ln31_16" [cnn_ip/src/cnn.c:33]   --->   Operation 338 'select' 'select_ln33_2' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%p_shl13_0_0_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %p_mid129, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 339 'bitconcatenate' 'p_shl13_0_0_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%p_shl14_0_0_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_mid129, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 340 'bitconcatenate' 'p_shl14_0_0_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%p_shl14_0_0_cast_mid1 = sext i6 %p_shl14_0_0_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 341 'sext' 'p_shl14_0_0_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (1.82ns)   --->   "%p_mid133 = sub i9 %p_shl13_0_0_mid1, i9 %p_shl14_0_0_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 342 'sub' 'p_mid133' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln33_3 = select i1 %and_ln31_1, i9 %p_mid133, i9 %select_ln31_17" [cnn_ip/src/cnn.c:33]   --->   Operation 343 'select' 'select_ln33_3' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_16)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %p_mid129, i32 4" [cnn_ip/src/cnn.c:49]   --->   Operation 344 'bitselect' 'tmp_1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln33_16 = select i1 %and_ln31_1, i1 %tmp_1, i1 %or_ln31_5" [cnn_ip/src/cnn.c:33]   --->   Operation 345 'select' 'select_ln33_16' <Predicate = (!icmp_ln31)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node add_ln65)   --->   "%trunc_ln46_cast53 = zext i4 %select_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 346 'zext' 'trunc_ln46_cast53' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln46_cast48 = zext i4 %select_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 347 'zext' 'trunc_ln46_cast48' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln46_cast = zext i4 %select_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 348 'zext' 'trunc_ln46_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (1.73ns)   --->   "%add_ln46 = add i5 %trunc_ln46_cast, i5 31" [cnn_ip/src/cnn.c:46]   --->   Operation 349 'add' 'add_ln46' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i5 %add_ln46" [cnn_ip/src/cnn.c:49]   --->   Operation 350 'sext' 'sext_ln49_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (1.21ns) (out node of the LUT)   --->   "%or_ln49 = or i5 %add_ln46, i5 %select_ln33_2" [cnn_ip/src/cnn.c:49]   --->   Operation 351 'or' 'or_ln49' <Predicate = (!icmp_ln31)> <Delay = 1.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %or_ln49, i32 4" [cnn_ip/src/cnn.c:49]   --->   Operation 352 'bitselect' 'tmp_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln46, i32 4" [cnn_ip/src/cnn.c:49]   --->   Operation 353 'bitselect' 'tmp_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (1.82ns)   --->   "%add_ln57_3 = add i9 %sext_ln49_1, i9 %select_ln33_4" [cnn_ip/src/cnn.c:57]   --->   Operation 354 'add' 'add_ln57_3' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln57_3 = sext i9 %add_ln57_3" [cnn_ip/src/cnn.c:57]   --->   Operation 355 'sext' 'sext_ln57_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%x_addr_9 = getelementptr i32 %x, i64 0, i64 %sext_ln57_3" [cnn_ip/src/cnn.c:57]   --->   Operation 356 'getelementptr' 'x_addr_9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 357 [2/2] (3.25ns)   --->   "%x_load_9 = load i10 %x_addr_9" [cnn_ip/src/cnn.c:57]   --->   Operation 357 'load' 'x_load_9' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 358 [1/1] (1.82ns)   --->   "%add_ln57_4 = add i9 %trunc_ln46_cast48, i9 %select_ln33_4" [cnn_ip/src/cnn.c:57]   --->   Operation 358 'add' 'add_ln57_4' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln57_4 = sext i9 %add_ln57_4" [cnn_ip/src/cnn.c:57]   --->   Operation 359 'sext' 'sext_ln57_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%x_addr_10 = getelementptr i32 %x, i64 0, i64 %sext_ln57_4" [cnn_ip/src/cnn.c:57]   --->   Operation 360 'getelementptr' 'x_addr_10' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 361 [2/2] (3.25ns)   --->   "%x_load_10 = load i10 %x_addr_10" [cnn_ip/src/cnn.c:57]   --->   Operation 361 'load' 'x_load_10' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 362 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln65 = add i11 %trunc_ln46_cast53, i11 %select_ln33_1" [cnn_ip/src/cnn.c:65]   --->   Operation 362 'add' 'add_ln65' <Predicate = (!icmp_ln31)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.04>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%empty_63 = or i8 %empty_60, i8 1"   --->   Operation 363 'or' 'empty_63' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%p_cast3 = sext i8 %empty_63"   --->   Operation 364 'sext' 'p_cast3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%empty_64 = trunc i8 %empty_63"   --->   Operation 365 'trunc' 'empty_64' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%p_shl12_0_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_64, i2 0"   --->   Operation 366 'bitconcatenate' 'p_shl12_0_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (1.82ns)   --->   "%empty_65 = sub i9 %p_shl12_0_1, i9 %p_cast3"   --->   Operation 367 'sub' 'empty_65' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%empty_66 = or i8 %empty_60, i8 2"   --->   Operation 368 'or' 'empty_66' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%p_cast4 = sext i8 %empty_66"   --->   Operation 369 'sext' 'p_cast4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%empty_67 = trunc i8 %empty_66"   --->   Operation 370 'trunc' 'empty_67' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%p_shl12_0_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_67, i2 0"   --->   Operation 371 'bitconcatenate' 'p_shl12_0_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (1.82ns)   --->   "%empty_68 = sub i9 %p_shl12_0_2, i9 %p_cast4"   --->   Operation 372 'sub' 'empty_68' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%p_mid1161 = or i8 %p_mid1157, i8 1" [cnn_ip/src/cnn.c:31]   --->   Operation 373 'or' 'p_mid1161' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%p_cast3_mid1 = sext i8 %p_mid1161" [cnn_ip/src/cnn.c:31]   --->   Operation 374 'sext' 'p_cast3_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%empty_129 = trunc i8 %p_mid1161" [cnn_ip/src/cnn.c:31]   --->   Operation 375 'trunc' 'empty_129' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%p_shl12_0_1_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_129, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 376 'bitconcatenate' 'p_shl12_0_1_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (1.82ns)   --->   "%p_mid1163 = sub i9 %p_shl12_0_1_mid1, i9 %p_cast3_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 377 'sub' 'p_mid1163' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (0.96ns)   --->   "%select_ln31_3 = select i1 %icmp_ln33, i9 %p_mid1163, i9 %empty_65" [cnn_ip/src/cnn.c:31]   --->   Operation 378 'select' 'select_ln31_3' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%p_mid1165 = or i8 %p_mid1157, i8 2" [cnn_ip/src/cnn.c:31]   --->   Operation 379 'or' 'p_mid1165' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%p_cast4_mid1 = sext i8 %p_mid1165" [cnn_ip/src/cnn.c:31]   --->   Operation 380 'sext' 'p_cast4_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%empty_130 = trunc i8 %p_mid1165" [cnn_ip/src/cnn.c:31]   --->   Operation 381 'trunc' 'empty_130' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%p_shl12_0_2_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_130, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 382 'bitconcatenate' 'p_shl12_0_2_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (1.82ns)   --->   "%p_mid1167 = sub i9 %p_shl12_0_2_mid1, i9 %p_cast4_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 383 'sub' 'p_mid1167' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [1/1] (0.96ns)   --->   "%select_ln31_13 = select i1 %icmp_ln33, i9 %p_mid1167, i9 %empty_68" [cnn_ip/src/cnn.c:31]   --->   Operation 384 'select' 'select_ln31_13' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln31_33 = zext i9 %select_ln31_3" [cnn_ip/src/cnn.c:31]   --->   Operation 385 'zext' 'zext_ln31_33' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%weight1_addr_32 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_33" [cnn_ip/src/cnn.c:57]   --->   Operation 386 'getelementptr' 'weight1_addr_32' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_3 : Operation 387 [2/2] (3.25ns)   --->   "%weight1_load_32 = load i9 %weight1_addr_32" [cnn_ip/src/cnn.c:31]   --->   Operation 387 'load' 'weight1_load_32' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%or_ln31_3 = or i9 %select_ln31_14, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 388 'or' 'or_ln31_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln31_34 = zext i9 %or_ln31_3" [cnn_ip/src/cnn.c:31]   --->   Operation 389 'zext' 'zext_ln31_34' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%weight1_addr_33 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_34" [cnn_ip/src/cnn.c:57]   --->   Operation 390 'getelementptr' 'weight1_addr_33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 391 [2/2] (3.25ns)   --->   "%weight1_load_33 = load i9 %weight1_addr_33" [cnn_ip/src/cnn.c:31]   --->   Operation 391 'load' 'weight1_load_33' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 392 [1/2] (3.25ns)   --->   "%weight1_load_34 = load i9 %weight1_addr_34" [cnn_ip/src/cnn.c:31]   --->   Operation 392 'load' 'weight1_load_34' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 393 [1/2] (3.25ns)   --->   "%weight1_load_35 = load i9 %weight1_addr_35" [cnn_ip/src/cnn.c:31]   --->   Operation 393 'load' 'weight1_load_35' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 394 [1/1] (1.82ns)   --->   "%add_ln57 = add i9 %sext_ln49_1, i9 %select_ln33_3" [cnn_ip/src/cnn.c:57]   --->   Operation 394 'add' 'add_ln57' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i9 %add_ln57" [cnn_ip/src/cnn.c:57]   --->   Operation 395 'sext' 'sext_ln57' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %sext_ln57" [cnn_ip/src/cnn.c:57]   --->   Operation 396 'getelementptr' 'x_addr' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_3 : Operation 397 [2/2] (3.25ns)   --->   "%x_load = load i10 %x_addr" [cnn_ip/src/cnn.c:57]   --->   Operation 397 'load' 'x_load' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 398 [1/1] (1.82ns)   --->   "%add_ln57_1 = add i9 %trunc_ln46_cast48, i9 %select_ln33_3" [cnn_ip/src/cnn.c:57]   --->   Operation 398 'add' 'add_ln57_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln57_1 = sext i9 %add_ln57_1" [cnn_ip/src/cnn.c:57]   --->   Operation 399 'sext' 'sext_ln57_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "%x_addr_7 = getelementptr i32 %x, i64 0, i64 %sext_ln57_1" [cnn_ip/src/cnn.c:57]   --->   Operation 400 'getelementptr' 'x_addr_7' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_3 : Operation 401 [2/2] (3.25ns)   --->   "%x_load_7 = load i10 %x_addr_7" [cnn_ip/src/cnn.c:57]   --->   Operation 401 'load' 'x_load_7' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 402 [1/2] (3.25ns)   --->   "%x_load_9 = load i10 %x_addr_9" [cnn_ip/src/cnn.c:57]   --->   Operation 402 'load' 'x_load_9' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 403 [1/2] (3.25ns)   --->   "%x_load_10 = load i10 %x_addr_10" [cnn_ip/src/cnn.c:57]   --->   Operation 403 'load' 'x_load_10' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 4 <SV = 3> <Delay = 6.81>
ST_4 : Operation 404 [1/1] (1.73ns)   --->   "%empty_105 = add i4 %h_3, i4 1"   --->   Operation 404 'add' 'empty_105' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 405 [1/1] (1.30ns)   --->   "%cmp25_0_2 = icmp_ugt  i4 %empty_105, i4 13"   --->   Operation 405 'icmp' 'cmp25_0_2' <Predicate = (!and_ln31_1)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%p_shl13_0_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_105, i4 0"   --->   Operation 406 'bitconcatenate' 'p_shl13_0_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (0.00ns)   --->   "%p_shl13_0_2_cast = zext i8 %p_shl13_0_2"   --->   Operation 407 'zext' 'p_shl13_0_2_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%p_shl14_0_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_105, i1 0"   --->   Operation 408 'bitconcatenate' 'p_shl14_0_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%p_shl14_0_2_cast = zext i5 %p_shl14_0_2"   --->   Operation 409 'zext' 'p_shl14_0_2_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (1.91ns)   --->   "%empty_106 = sub i9 %p_shl13_0_2_cast, i9 %p_shl14_0_2_cast"   --->   Operation 410 'sub' 'empty_106' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 411 [1/1] (1.82ns)   --->   "%add_ln31_1 = add i9 %select_ln31_3, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 411 'add' 'add_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i9 %add_ln31_1" [cnn_ip/src/cnn.c:31]   --->   Operation 412 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%weight1_addr = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_1" [cnn_ip/src/cnn.c:57]   --->   Operation 413 'getelementptr' 'weight1_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 414 [2/2] (3.25ns)   --->   "%weight1_load = load i9 %weight1_addr" [cnn_ip/src/cnn.c:31]   --->   Operation 414 'load' 'weight1_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_4 : Operation 415 [1/1] (1.82ns)   --->   "%add_ln31_19 = add i9 %select_ln31_3, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 415 'add' 'add_ln31_19' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln31_32 = zext i9 %add_ln31_19" [cnn_ip/src/cnn.c:31]   --->   Operation 416 'zext' 'zext_ln31_32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%weight1_addr_31 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_32" [cnn_ip/src/cnn.c:57]   --->   Operation 417 'getelementptr' 'weight1_addr_31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 418 [2/2] (3.25ns)   --->   "%weight1_load_31 = load i9 %weight1_addr_31" [cnn_ip/src/cnn.c:31]   --->   Operation 418 'load' 'weight1_load_31' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_4 : Operation 419 [1/2] (3.25ns)   --->   "%weight1_load_32 = load i9 %weight1_addr_32" [cnn_ip/src/cnn.c:31]   --->   Operation 419 'load' 'weight1_load_32' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_4 : Operation 420 [1/2] (3.25ns)   --->   "%weight1_load_33 = load i9 %weight1_addr_33" [cnn_ip/src/cnn.c:31]   --->   Operation 420 'load' 'weight1_load_33' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_4 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_5)   --->   "%and_ln31 = and i1 %cmp25_0_2, i1 %xor_ln31" [cnn_ip/src/cnn.c:31]   --->   Operation 421 'and' 'and_ln31' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_6)   --->   "%select_ln31_19 = select i1 %icmp_ln33, i9 14, i9 %empty_106" [cnn_ip/src/cnn.c:31]   --->   Operation 422 'select' 'select_ln31_19' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 423 [1/1] (1.73ns)   --->   "%p_mid137 = add i4 %select_ln31, i4 2" [cnn_ip/src/cnn.c:31]   --->   Operation 423 'add' 'p_mid137' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 424 [1/1] (1.30ns)   --->   "%cmp25_0_2_mid1 = icmp_ugt  i4 %p_mid137, i4 13" [cnn_ip/src/cnn.c:31]   --->   Operation 424 'icmp' 'cmp25_0_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 425 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln33_5 = select i1 %and_ln31_1, i1 %cmp25_0_2_mid1, i1 %and_ln31" [cnn_ip/src/cnn.c:33]   --->   Operation 425 'select' 'select_ln33_5' <Predicate = (!icmp_ln31)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%p_shl13_0_2_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %p_mid137, i4 0" [cnn_ip/src/cnn.c:31]   --->   Operation 426 'bitconcatenate' 'p_shl13_0_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.00ns)   --->   "%p_shl13_0_2_cast_mid1 = zext i8 %p_shl13_0_2_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 427 'zext' 'p_shl13_0_2_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%p_shl14_0_2_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %p_mid137, i1 0" [cnn_ip/src/cnn.c:31]   --->   Operation 428 'bitconcatenate' 'p_shl14_0_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%p_shl14_0_2_cast_mid1 = zext i5 %p_shl14_0_2_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 429 'zext' 'p_shl14_0_2_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (1.91ns)   --->   "%p_mid139 = sub i9 %p_shl13_0_2_cast_mid1, i9 %p_shl14_0_2_cast_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 430 'sub' 'p_mid139' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 431 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln33_6 = select i1 %and_ln31_1, i9 %p_mid139, i9 %select_ln31_19" [cnn_ip/src/cnn.c:33]   --->   Operation 431 'select' 'select_ln33_6' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 432 [1/2] (3.25ns)   --->   "%x_load = load i10 %x_addr" [cnn_ip/src/cnn.c:57]   --->   Operation 432 'load' 'x_load' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 433 [1/2] (3.25ns)   --->   "%x_load_7 = load i10 %x_addr_7" [cnn_ip/src/cnn.c:57]   --->   Operation 433 'load' 'x_load_7' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 434 [1/1] (1.73ns)   --->   "%add_ln46_1 = add i4 %select_ln33, i4 1" [cnn_ip/src/cnn.c:46]   --->   Operation 434 'add' 'add_ln46_1' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i4 %add_ln46_1" [cnn_ip/src/cnn.c:49]   --->   Operation 435 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 436 [1/1] (1.82ns)   --->   "%add_ln57_2 = add i9 %zext_ln49_1, i9 %select_ln33_3" [cnn_ip/src/cnn.c:57]   --->   Operation 436 'add' 'add_ln57_2' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln57_2 = sext i9 %add_ln57_2" [cnn_ip/src/cnn.c:57]   --->   Operation 437 'sext' 'sext_ln57_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%x_addr_8 = getelementptr i32 %x, i64 0, i64 %sext_ln57_2" [cnn_ip/src/cnn.c:57]   --->   Operation 438 'getelementptr' 'x_addr_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 439 [2/2] (3.25ns)   --->   "%x_load_8 = load i10 %x_addr_8" [cnn_ip/src/cnn.c:57]   --->   Operation 439 'load' 'x_load_8' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 440 [1/1] (1.82ns)   --->   "%add_ln57_5 = add i9 %zext_ln49_1, i9 %select_ln33_4" [cnn_ip/src/cnn.c:57]   --->   Operation 440 'add' 'add_ln57_5' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln57_5 = sext i9 %add_ln57_5" [cnn_ip/src/cnn.c:57]   --->   Operation 441 'sext' 'sext_ln57_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%x_addr_11 = getelementptr i32 %x, i64 0, i64 %sext_ln57_5" [cnn_ip/src/cnn.c:57]   --->   Operation 442 'getelementptr' 'x_addr_11' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 443 [2/2] (3.25ns)   --->   "%x_load_11 = load i10 %x_addr_11" [cnn_ip/src/cnn.c:57]   --->   Operation 443 'load' 'x_load_11' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 444 [1/1] (1.58ns)   --->   "%store_ln35 = store i4 %add_ln46_1, i4 %w" [cnn_ip/src/cnn.c:35]   --->   Operation 444 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 445 [1/1] (0.00ns)   --->   "%empty_69 = or i5 %tmp_s, i5 1"   --->   Operation 445 'or' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (0.00ns)   --->   "%p_cast6 = zext i5 %empty_69"   --->   Operation 446 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 447 [1/1] (0.00ns)   --->   "%p_shl9_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_69, i2 0"   --->   Operation 447 'bitconcatenate' 'p_shl9_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 448 [1/1] (0.00ns)   --->   "%p_shl9_1_cast = zext i7 %p_shl9_1"   --->   Operation 448 'zext' 'p_shl9_1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 449 [1/1] (1.87ns)   --->   "%empty_70 = sub i8 %p_shl9_1_cast, i8 %p_cast6"   --->   Operation 449 'sub' 'empty_70' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 450 [1/1] (0.00ns)   --->   "%p_cast7 = sext i8 %empty_70"   --->   Operation 450 'sext' 'p_cast7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 451 [1/1] (0.00ns)   --->   "%empty_71 = trunc i8 %empty_70"   --->   Operation 451 'trunc' 'empty_71' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 452 [1/1] (0.00ns)   --->   "%p_shl12_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_71, i2 0"   --->   Operation 452 'bitconcatenate' 'p_shl12_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 453 [1/1] (1.82ns)   --->   "%empty_72 = sub i9 %p_shl12_1, i9 %p_cast7"   --->   Operation 453 'sub' 'empty_72' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 454 [1/1] (1.78ns)   --->   "%empty_107 = add i5 %zext_ln33_1, i5 13" [cnn_ip/src/cnn.c:33]   --->   Operation 454 'add' 'empty_107' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 455 [1/1] (0.00ns)   --->   "%p_shl13_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_107, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 455 'bitconcatenate' 'p_shl13_1' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%p_shl14_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_107, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 456 'bitconcatenate' 'p_shl14_1' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_5 : Operation 457 [1/1] (0.00ns)   --->   "%p_shl14_1_0_cast = zext i6 %p_shl14_1" [cnn_ip/src/cnn.c:33]   --->   Operation 457 'zext' 'p_shl14_1_0_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_5 : Operation 458 [1/1] (1.82ns)   --->   "%empty_108 = sub i9 %p_shl13_1, i9 %p_shl14_1_0_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 458 'sub' 'empty_108' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 459 [1/2] (3.25ns)   --->   "%weight1_load = load i9 %weight1_addr" [cnn_ip/src/cnn.c:31]   --->   Operation 459 'load' 'weight1_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_5 : Operation 460 [1/1] (0.00ns)   --->   "%p_mid1169 = or i5 %p_mid, i5 1" [cnn_ip/src/cnn.c:31]   --->   Operation 460 'or' 'p_mid1169' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 461 [1/1] (0.00ns)   --->   "%p_cast6_mid1 = zext i5 %p_mid1169" [cnn_ip/src/cnn.c:31]   --->   Operation 461 'zext' 'p_cast6_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 462 [1/1] (0.00ns)   --->   "%p_shl9_1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %p_mid1169, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 462 'bitconcatenate' 'p_shl9_1_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 463 [1/1] (0.00ns)   --->   "%p_shl9_1_cast_mid1 = zext i7 %p_shl9_1_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 463 'zext' 'p_shl9_1_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 464 [1/1] (1.87ns)   --->   "%p_mid1171 = sub i8 %p_shl9_1_cast_mid1, i8 %p_cast6_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 464 'sub' 'p_mid1171' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 465 [1/1] (0.00ns)   --->   "%p_cast7_mid1 = sext i8 %p_mid1171" [cnn_ip/src/cnn.c:31]   --->   Operation 465 'sext' 'p_cast7_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 466 [1/1] (0.00ns)   --->   "%empty_131 = trunc i8 %p_mid1171" [cnn_ip/src/cnn.c:31]   --->   Operation 466 'trunc' 'empty_131' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 467 [1/1] (0.00ns)   --->   "%p_shl12_1_0_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_131, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 467 'bitconcatenate' 'p_shl12_1_0_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 468 [1/1] (1.82ns)   --->   "%p_mid1173 = sub i9 %p_shl12_1_0_mid1, i9 %p_cast7_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 468 'sub' 'p_mid1173' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 469 [1/1] (0.96ns)   --->   "%select_ln31_12 = select i1 %icmp_ln33, i9 %p_mid1173, i9 %empty_72" [cnn_ip/src/cnn.c:31]   --->   Operation 469 'select' 'select_ln31_12' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 470 [1/1] (0.00ns)   --->   "%or_ln31_2 = or i9 %select_ln31_13, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 470 'or' 'or_ln31_2' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_5 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln31_30 = zext i9 %or_ln31_2" [cnn_ip/src/cnn.c:31]   --->   Operation 471 'zext' 'zext_ln31_30' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_5 : Operation 472 [1/1] (0.00ns)   --->   "%weight1_addr_29 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_30" [cnn_ip/src/cnn.c:57]   --->   Operation 472 'getelementptr' 'weight1_addr_29' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_5 : Operation 473 [2/2] (3.25ns)   --->   "%weight1_load_29 = load i9 %weight1_addr_29" [cnn_ip/src/cnn.c:31]   --->   Operation 473 'load' 'weight1_load_29' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_5 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln31_31 = zext i9 %select_ln31_13" [cnn_ip/src/cnn.c:31]   --->   Operation 474 'zext' 'zext_ln31_31' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_5 : Operation 475 [1/1] (0.00ns)   --->   "%weight1_addr_30 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_31" [cnn_ip/src/cnn.c:57]   --->   Operation 475 'getelementptr' 'weight1_addr_30' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_5 : Operation 476 [2/2] (3.25ns)   --->   "%weight1_load_30 = load i9 %weight1_addr_30" [cnn_ip/src/cnn.c:31]   --->   Operation 476 'load' 'weight1_load_30' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_5 : Operation 477 [1/2] (3.25ns)   --->   "%weight1_load_31 = load i9 %weight1_addr_31" [cnn_ip/src/cnn.c:31]   --->   Operation 477 'load' 'weight1_load_31' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_5 : Operation 478 [1/1] (0.00ns)   --->   "%bitcast_ln31_35 = bitcast i32 %weight1_load_34" [cnn_ip/src/cnn.c:31]   --->   Operation 478 'bitcast' 'bitcast_ln31_35' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_5 : Operation 479 [1/1] (0.00ns)   --->   "%bitcast_ln31_36 = bitcast i32 %weight1_load_35" [cnn_ip/src/cnn.c:31]   --->   Operation 479 'bitcast' 'bitcast_ln31_36' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_5 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_7)   --->   "%select_ln31_20 = select i1 %icmp_ln33, i9 182, i9 %empty_108" [cnn_ip/src/cnn.c:31]   --->   Operation 480 'select' 'select_ln31_20' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 481 [1/1] (1.78ns)   --->   "%p_mid141 = add i5 %zext_ln33_4, i5 13" [cnn_ip/src/cnn.c:33]   --->   Operation 481 'add' 'p_mid141' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 482 [1/1] (0.00ns)   --->   "%p_shl13_1_0_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %p_mid141, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 482 'bitconcatenate' 'p_shl13_1_0_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_5 : Operation 483 [1/1] (0.00ns)   --->   "%p_shl14_1_0_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_mid141, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 483 'bitconcatenate' 'p_shl14_1_0_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_5 : Operation 484 [1/1] (0.00ns)   --->   "%p_shl14_1_0_cast_mid1 = zext i6 %p_shl14_1_0_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 484 'zext' 'p_shl14_1_0_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_5 : Operation 485 [1/1] (1.82ns)   --->   "%p_mid143 = sub i9 %p_shl13_1_0_mid1, i9 %p_shl14_1_0_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 485 'sub' 'p_mid143' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 486 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln33_7 = select i1 %and_ln31_1, i9 %p_mid143, i9 %select_ln31_20" [cnn_ip/src/cnn.c:33]   --->   Operation 486 'select' 'select_ln33_7' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 487 [4/4] (5.70ns)   --->   "%mul = fmul i32 %x_load, i32 %bitcast_ln31_36" [cnn_ip/src/cnn.c:57]   --->   Operation 487 'fmul' 'mul' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 488 [4/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %x_load_7, i32 %bitcast_ln31_35" [cnn_ip/src/cnn.c:57]   --->   Operation 488 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 489 [1/1] (1.30ns)   --->   "%icmp_ln49 = icmp_ugt  i4 %add_ln46_1, i4 13" [cnn_ip/src/cnn.c:49]   --->   Operation 489 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln31)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 490 [1/1] (0.97ns)   --->   "%or_ln49_1 = or i1 %select_ln33_16, i1 %icmp_ln49" [cnn_ip/src/cnn.c:49]   --->   Operation 490 'or' 'or_ln49_1' <Predicate = (!icmp_ln31)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 491 [1/2] (3.25ns)   --->   "%x_load_8 = load i10 %x_addr_8" [cnn_ip/src/cnn.c:57]   --->   Operation 491 'load' 'x_load_8' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 492 [1/2] (3.25ns)   --->   "%x_load_11 = load i10 %x_addr_11" [cnn_ip/src/cnn.c:57]   --->   Operation 492 'load' 'x_load_11' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 493 [1/1] (1.82ns)   --->   "%add_ln57_6 = add i9 %sext_ln49_1, i9 %select_ln33_6" [cnn_ip/src/cnn.c:57]   --->   Operation 493 'add' 'add_ln57_6' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln57_6 = sext i9 %add_ln57_6" [cnn_ip/src/cnn.c:57]   --->   Operation 494 'sext' 'sext_ln57_6' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_5 : Operation 495 [1/1] (0.00ns)   --->   "%x_addr_12 = getelementptr i32 %x, i64 0, i64 %sext_ln57_6" [cnn_ip/src/cnn.c:57]   --->   Operation 495 'getelementptr' 'x_addr_12' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_5 : Operation 496 [2/2] (3.25ns)   --->   "%x_load_12 = load i10 %x_addr_12" [cnn_ip/src/cnn.c:57]   --->   Operation 496 'load' 'x_load_12' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 497 [1/1] (1.82ns)   --->   "%add_ln57_7 = add i9 %trunc_ln46_cast48, i9 %select_ln33_6" [cnn_ip/src/cnn.c:57]   --->   Operation 497 'add' 'add_ln57_7' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln57_7 = sext i9 %add_ln57_7" [cnn_ip/src/cnn.c:57]   --->   Operation 498 'sext' 'sext_ln57_7' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_5 : Operation 499 [1/1] (0.00ns)   --->   "%x_addr_13 = getelementptr i32 %x, i64 0, i64 %sext_ln57_7" [cnn_ip/src/cnn.c:57]   --->   Operation 499 'getelementptr' 'x_addr_13' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_5 : Operation 500 [2/2] (3.25ns)   --->   "%x_load_13 = load i10 %x_addr_13" [cnn_ip/src/cnn.c:57]   --->   Operation 500 'load' 'x_load_13' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln31_28 = zext i9 %select_ln31_12" [cnn_ip/src/cnn.c:31]   --->   Operation 501 'zext' 'zext_ln31_28' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_6 : Operation 502 [1/1] (0.00ns)   --->   "%weight1_addr_27 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_28" [cnn_ip/src/cnn.c:57]   --->   Operation 502 'getelementptr' 'weight1_addr_27' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_6 : Operation 503 [2/2] (3.25ns)   --->   "%weight1_load_27 = load i9 %weight1_addr_27" [cnn_ip/src/cnn.c:31]   --->   Operation 503 'load' 'weight1_load_27' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_6 : Operation 504 [1/1] (1.82ns)   --->   "%add_ln31_18 = add i9 %select_ln31_13, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 504 'add' 'add_ln31_18' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln31_29 = zext i9 %add_ln31_18" [cnn_ip/src/cnn.c:31]   --->   Operation 505 'zext' 'zext_ln31_29' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 506 [1/1] (0.00ns)   --->   "%weight1_addr_28 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_29" [cnn_ip/src/cnn.c:57]   --->   Operation 506 'getelementptr' 'weight1_addr_28' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 507 [2/2] (3.25ns)   --->   "%weight1_load_28 = load i9 %weight1_addr_28" [cnn_ip/src/cnn.c:31]   --->   Operation 507 'load' 'weight1_load_28' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_6 : Operation 508 [1/2] (3.25ns)   --->   "%weight1_load_29 = load i9 %weight1_addr_29" [cnn_ip/src/cnn.c:31]   --->   Operation 508 'load' 'weight1_load_29' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_6 : Operation 509 [1/2] (3.25ns)   --->   "%weight1_load_30 = load i9 %weight1_addr_30" [cnn_ip/src/cnn.c:31]   --->   Operation 509 'load' 'weight1_load_30' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_6 : Operation 510 [1/1] (0.00ns)   --->   "%bitcast_ln31_33 = bitcast i32 %weight1_load_32" [cnn_ip/src/cnn.c:31]   --->   Operation 510 'bitcast' 'bitcast_ln31_33' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_6 : Operation 511 [1/1] (0.00ns)   --->   "%bitcast_ln31_34 = bitcast i32 %weight1_load_33" [cnn_ip/src/cnn.c:31]   --->   Operation 511 'bitcast' 'bitcast_ln31_34' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_6 : Operation 512 [3/4] (5.70ns)   --->   "%mul = fmul i32 %x_load, i32 %bitcast_ln31_36" [cnn_ip/src/cnn.c:57]   --->   Operation 512 'fmul' 'mul' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 513 [3/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %x_load_7, i32 %bitcast_ln31_35" [cnn_ip/src/cnn.c:57]   --->   Operation 513 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 514 [4/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %x_load_8, i32 %bitcast_ln31_34" [cnn_ip/src/cnn.c:57]   --->   Operation 514 'fmul' 'mul_0_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 515 [4/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %x_load_9, i32 %bitcast_ln31_33" [cnn_ip/src/cnn.c:57]   --->   Operation 515 'fmul' 'mul_0_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 516 [1/2] (3.25ns)   --->   "%x_load_12 = load i10 %x_addr_12" [cnn_ip/src/cnn.c:57]   --->   Operation 516 'load' 'x_load_12' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 517 [1/2] (3.25ns)   --->   "%x_load_13 = load i10 %x_addr_13" [cnn_ip/src/cnn.c:57]   --->   Operation 517 'load' 'x_load_13' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 518 [1/1] (1.82ns)   --->   "%add_ln57_8 = add i9 %zext_ln49_1, i9 %select_ln33_6" [cnn_ip/src/cnn.c:57]   --->   Operation 518 'add' 'add_ln57_8' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln57_8 = sext i9 %add_ln57_8" [cnn_ip/src/cnn.c:57]   --->   Operation 519 'sext' 'sext_ln57_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 520 [1/1] (0.00ns)   --->   "%x_addr_14 = getelementptr i32 %x, i64 0, i64 %sext_ln57_8" [cnn_ip/src/cnn.c:57]   --->   Operation 520 'getelementptr' 'x_addr_14' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 521 [2/2] (3.25ns)   --->   "%x_load_14 = load i10 %x_addr_14" [cnn_ip/src/cnn.c:57]   --->   Operation 521 'load' 'x_load_14' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 522 [1/1] (1.82ns)   --->   "%add_ln57_9 = add i9 %sext_ln49_1, i9 %select_ln33_7" [cnn_ip/src/cnn.c:57]   --->   Operation 522 'add' 'add_ln57_9' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i9 %add_ln57_9" [cnn_ip/src/cnn.c:57]   --->   Operation 523 'zext' 'zext_ln57' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_6 : Operation 524 [1/1] (0.00ns)   --->   "%x_addr_15 = getelementptr i32 %x, i64 0, i64 %zext_ln57" [cnn_ip/src/cnn.c:57]   --->   Operation 524 'getelementptr' 'x_addr_15' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_6 : Operation 525 [2/2] (3.25ns)   --->   "%x_load_15 = load i10 %x_addr_15" [cnn_ip/src/cnn.c:57]   --->   Operation 525 'load' 'x_load_15' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 526 [1/1] (1.91ns)   --->   "%empty_73 = add i8 %empty_70, i8 1"   --->   Operation 526 'add' 'empty_73' <Predicate = (!icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 527 [1/1] (0.00ns)   --->   "%p_cast8 = sext i8 %empty_73"   --->   Operation 527 'sext' 'p_cast8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 528 [1/1] (0.00ns)   --->   "%empty_74 = trunc i8 %empty_73"   --->   Operation 528 'trunc' 'empty_74' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 529 [1/1] (0.00ns)   --->   "%p_shl12_1_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_74, i2 0"   --->   Operation 529 'bitconcatenate' 'p_shl12_1_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 530 [1/1] (1.82ns)   --->   "%empty_75 = sub i9 %p_shl12_1_1, i9 %p_cast8"   --->   Operation 530 'sub' 'empty_75' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 531 [1/1] (1.91ns)   --->   "%empty_76 = add i8 %empty_70, i8 2"   --->   Operation 531 'add' 'empty_76' <Predicate = (!icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 532 [1/1] (0.00ns)   --->   "%p_cast9 = sext i8 %empty_76"   --->   Operation 532 'sext' 'p_cast9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 533 [1/1] (0.00ns)   --->   "%empty_77 = trunc i8 %empty_76"   --->   Operation 533 'trunc' 'empty_77' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 534 [1/1] (0.00ns)   --->   "%p_shl12_1_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_77, i2 0"   --->   Operation 534 'bitconcatenate' 'p_shl12_1_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 535 [1/1] (1.82ns)   --->   "%empty_78 = sub i9 %p_shl12_1_2, i9 %p_cast9"   --->   Operation 535 'sub' 'empty_78' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 536 [1/1] (1.78ns)   --->   "%empty_109 = add i5 %zext_ln33_1, i5 14" [cnn_ip/src/cnn.c:33]   --->   Operation 536 'add' 'empty_109' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 537 [1/1] (0.00ns)   --->   "%p_shl13_1_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_109, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 537 'bitconcatenate' 'p_shl13_1_1' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 538 [1/1] (0.00ns)   --->   "%p_shl14_1_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_109, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 538 'bitconcatenate' 'p_shl14_1_1' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 539 [1/1] (0.00ns)   --->   "%p_shl14_1_1_cast = zext i6 %p_shl14_1_1" [cnn_ip/src/cnn.c:33]   --->   Operation 539 'zext' 'p_shl14_1_1_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 540 [1/1] (1.82ns)   --->   "%empty_110 = sub i9 %p_shl13_1_1, i9 %p_shl14_1_1_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 540 'sub' 'empty_110' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 541 [1/1] (1.78ns)   --->   "%empty_111 = add i5 %zext_ln33_1, i5 15" [cnn_ip/src/cnn.c:33]   --->   Operation 541 'add' 'empty_111' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 542 [1/1] (0.00ns)   --->   "%p_shl13_1_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_111, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 542 'bitconcatenate' 'p_shl13_1_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 543 [1/1] (0.00ns)   --->   "%p_shl14_1_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_111, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 543 'bitconcatenate' 'p_shl14_1_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 544 [1/1] (0.00ns)   --->   "%p_shl14_1_2_cast = zext i6 %p_shl14_1_2" [cnn_ip/src/cnn.c:33]   --->   Operation 544 'zext' 'p_shl14_1_2_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 545 [1/1] (1.82ns)   --->   "%empty_112 = sub i9 %p_shl13_1_2, i9 %p_shl14_1_2_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 545 'sub' 'empty_112' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 546 [1/1] (0.00ns)   --->   "%bitcast_ln31_1 = bitcast i32 %weight1_load" [cnn_ip/src/cnn.c:31]   --->   Operation 546 'bitcast' 'bitcast_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 547 [1/1] (1.91ns)   --->   "%p_mid1175 = add i8 %p_mid1171, i8 1" [cnn_ip/src/cnn.c:31]   --->   Operation 547 'add' 'p_mid1175' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 548 [1/1] (0.00ns)   --->   "%p_cast8_mid1 = sext i8 %p_mid1175" [cnn_ip/src/cnn.c:31]   --->   Operation 548 'sext' 'p_cast8_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 549 [1/1] (0.00ns)   --->   "%empty_132 = trunc i8 %p_mid1175" [cnn_ip/src/cnn.c:31]   --->   Operation 549 'trunc' 'empty_132' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 550 [1/1] (0.00ns)   --->   "%p_shl12_1_1_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_132, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 550 'bitconcatenate' 'p_shl12_1_1_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 551 [1/1] (1.82ns)   --->   "%p_mid1177 = sub i9 %p_shl12_1_1_mid1, i9 %p_cast8_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 551 'sub' 'p_mid1177' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 552 [1/1] (0.96ns)   --->   "%select_ln31_4 = select i1 %icmp_ln33, i9 %p_mid1177, i9 %empty_75" [cnn_ip/src/cnn.c:31]   --->   Operation 552 'select' 'select_ln31_4' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 553 [1/1] (1.91ns)   --->   "%p_mid1179 = add i8 %p_mid1171, i8 2" [cnn_ip/src/cnn.c:31]   --->   Operation 553 'add' 'p_mid1179' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 554 [1/1] (0.00ns)   --->   "%p_cast9_mid1 = sext i8 %p_mid1179" [cnn_ip/src/cnn.c:31]   --->   Operation 554 'sext' 'p_cast9_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 555 [1/1] (0.00ns)   --->   "%empty_133 = trunc i8 %p_mid1179" [cnn_ip/src/cnn.c:31]   --->   Operation 555 'trunc' 'empty_133' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 556 [1/1] (0.00ns)   --->   "%p_shl12_1_2_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_133, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 556 'bitconcatenate' 'p_shl12_1_2_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 557 [1/1] (1.82ns)   --->   "%p_mid1181 = sub i9 %p_shl12_1_2_mid1, i9 %p_cast9_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 557 'sub' 'p_mid1181' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 558 [1/1] (0.96ns)   --->   "%select_ln31_11 = select i1 %icmp_ln33, i9 %p_mid1181, i9 %empty_78" [cnn_ip/src/cnn.c:31]   --->   Operation 558 'select' 'select_ln31_11' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 559 [1/1] (1.82ns)   --->   "%add_ln31_16 = add i9 %select_ln31_12, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 559 'add' 'add_ln31_16' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln31_26 = zext i9 %add_ln31_16" [cnn_ip/src/cnn.c:31]   --->   Operation 560 'zext' 'zext_ln31_26' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_7 : Operation 561 [1/1] (0.00ns)   --->   "%weight1_addr_25 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_26" [cnn_ip/src/cnn.c:57]   --->   Operation 561 'getelementptr' 'weight1_addr_25' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_7 : Operation 562 [2/2] (3.25ns)   --->   "%weight1_load_25 = load i9 %weight1_addr_25" [cnn_ip/src/cnn.c:31]   --->   Operation 562 'load' 'weight1_load_25' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_7 : Operation 563 [1/1] (1.82ns)   --->   "%add_ln31_17 = add i9 %select_ln31_12, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 563 'add' 'add_ln31_17' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln31_27 = zext i9 %add_ln31_17" [cnn_ip/src/cnn.c:31]   --->   Operation 564 'zext' 'zext_ln31_27' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_7 : Operation 565 [1/1] (0.00ns)   --->   "%weight1_addr_26 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_27" [cnn_ip/src/cnn.c:57]   --->   Operation 565 'getelementptr' 'weight1_addr_26' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_7 : Operation 566 [2/2] (3.25ns)   --->   "%weight1_load_26 = load i9 %weight1_addr_26" [cnn_ip/src/cnn.c:31]   --->   Operation 566 'load' 'weight1_load_26' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_7 : Operation 567 [1/2] (3.25ns)   --->   "%weight1_load_27 = load i9 %weight1_addr_27" [cnn_ip/src/cnn.c:31]   --->   Operation 567 'load' 'weight1_load_27' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_7 : Operation 568 [1/2] (3.25ns)   --->   "%weight1_load_28 = load i9 %weight1_addr_28" [cnn_ip/src/cnn.c:31]   --->   Operation 568 'load' 'weight1_load_28' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_7 : Operation 569 [1/1] (0.00ns)   --->   "%bitcast_ln31_32 = bitcast i32 %weight1_load_31" [cnn_ip/src/cnn.c:31]   --->   Operation 569 'bitcast' 'bitcast_ln31_32' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_7 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_8)   --->   "%select_ln31_21 = select i1 %icmp_ln33, i9 196, i9 %empty_110" [cnn_ip/src/cnn.c:31]   --->   Operation 570 'select' 'select_ln31_21' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_9)   --->   "%select_ln31_22 = select i1 %icmp_ln33, i9 210, i9 %empty_112" [cnn_ip/src/cnn.c:31]   --->   Operation 571 'select' 'select_ln31_22' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 572 [1/1] (1.78ns)   --->   "%p_mid145 = add i5 %zext_ln33_4, i5 14" [cnn_ip/src/cnn.c:33]   --->   Operation 572 'add' 'p_mid145' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 573 [1/1] (0.00ns)   --->   "%p_shl13_1_1_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %p_mid145, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 573 'bitconcatenate' 'p_shl13_1_1_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 574 [1/1] (0.00ns)   --->   "%p_shl14_1_1_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_mid145, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 574 'bitconcatenate' 'p_shl14_1_1_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 575 [1/1] (0.00ns)   --->   "%p_shl14_1_1_cast_mid1 = zext i6 %p_shl14_1_1_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 575 'zext' 'p_shl14_1_1_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 576 [1/1] (1.82ns)   --->   "%p_mid147 = sub i9 %p_shl13_1_1_mid1, i9 %p_shl14_1_1_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 576 'sub' 'p_mid147' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 577 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln33_8 = select i1 %and_ln31_1, i9 %p_mid147, i9 %select_ln31_21" [cnn_ip/src/cnn.c:33]   --->   Operation 577 'select' 'select_ln33_8' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 578 [1/1] (1.78ns)   --->   "%p_mid149 = add i5 %zext_ln33_4, i5 15" [cnn_ip/src/cnn.c:33]   --->   Operation 578 'add' 'p_mid149' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 579 [1/1] (0.00ns)   --->   "%p_shl13_1_2_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %p_mid149, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 579 'bitconcatenate' 'p_shl13_1_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 580 [1/1] (0.00ns)   --->   "%p_shl14_1_2_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_mid149, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 580 'bitconcatenate' 'p_shl14_1_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 581 [1/1] (0.00ns)   --->   "%p_shl14_1_2_cast_mid1 = zext i6 %p_shl14_1_2_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 581 'zext' 'p_shl14_1_2_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 582 [1/1] (1.82ns)   --->   "%p_mid151 = sub i9 %p_shl13_1_2_mid1, i9 %p_shl14_1_2_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 582 'sub' 'p_mid151' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 583 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln33_9 = select i1 %and_ln31_1, i9 %p_mid151, i9 %select_ln31_22" [cnn_ip/src/cnn.c:33]   --->   Operation 583 'select' 'select_ln33_9' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 584 [2/4] (5.70ns)   --->   "%mul = fmul i32 %x_load, i32 %bitcast_ln31_36" [cnn_ip/src/cnn.c:57]   --->   Operation 584 'fmul' 'mul' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 585 [2/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %x_load_7, i32 %bitcast_ln31_35" [cnn_ip/src/cnn.c:57]   --->   Operation 585 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 586 [3/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %x_load_8, i32 %bitcast_ln31_34" [cnn_ip/src/cnn.c:57]   --->   Operation 586 'fmul' 'mul_0_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 587 [3/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %x_load_9, i32 %bitcast_ln31_33" [cnn_ip/src/cnn.c:57]   --->   Operation 587 'fmul' 'mul_0_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 588 [4/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %x_load_10, i32 %bitcast_ln31_1" [cnn_ip/src/cnn.c:57]   --->   Operation 588 'fmul' 'mul_0_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 589 [4/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %x_load_11, i32 %bitcast_ln31_32" [cnn_ip/src/cnn.c:57]   --->   Operation 589 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 590 [1/1] (0.97ns)   --->   "%or_ln49_2 = or i1 %tmp_3, i1 %select_ln33_5" [cnn_ip/src/cnn.c:49]   --->   Operation 590 'or' 'or_ln49_2' <Predicate = (!icmp_ln31)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 591 [1/2] (3.25ns)   --->   "%x_load_14 = load i10 %x_addr_14" [cnn_ip/src/cnn.c:57]   --->   Operation 591 'load' 'x_load_14' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_7 : Operation 592 [1/2] (3.25ns)   --->   "%x_load_15 = load i10 %x_addr_15" [cnn_ip/src/cnn.c:57]   --->   Operation 592 'load' 'x_load_15' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_7 : Operation 593 [1/1] (1.82ns)   --->   "%add_ln57_10 = add i9 %trunc_ln46_cast48, i9 %select_ln33_7" [cnn_ip/src/cnn.c:57]   --->   Operation 593 'add' 'add_ln57_10' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i9 %add_ln57_10" [cnn_ip/src/cnn.c:57]   --->   Operation 594 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_7 : Operation 595 [1/1] (0.00ns)   --->   "%x_addr_16 = getelementptr i32 %x, i64 0, i64 %zext_ln57_1" [cnn_ip/src/cnn.c:57]   --->   Operation 595 'getelementptr' 'x_addr_16' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_7 : Operation 596 [2/2] (3.25ns)   --->   "%x_load_16 = load i10 %x_addr_16" [cnn_ip/src/cnn.c:57]   --->   Operation 596 'load' 'x_load_16' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_7 : Operation 597 [1/1] (1.82ns)   --->   "%add_ln57_11 = add i9 %zext_ln49_1, i9 %select_ln33_7" [cnn_ip/src/cnn.c:57]   --->   Operation 597 'add' 'add_ln57_11' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i9 %add_ln57_11" [cnn_ip/src/cnn.c:57]   --->   Operation 598 'zext' 'zext_ln57_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_7 : Operation 599 [1/1] (0.00ns)   --->   "%x_addr_17 = getelementptr i32 %x, i64 0, i64 %zext_ln57_2" [cnn_ip/src/cnn.c:57]   --->   Operation 599 'getelementptr' 'x_addr_17' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_7 : Operation 600 [2/2] (3.25ns)   --->   "%x_load_17 = load i10 %x_addr_17" [cnn_ip/src/cnn.c:57]   --->   Operation 600 'load' 'x_load_17' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 601 [1/1] (1.82ns)   --->   "%add_ln31_2 = add i9 %select_ln31_4, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 601 'add' 'add_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i9 %add_ln31_2" [cnn_ip/src/cnn.c:31]   --->   Operation 602 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 603 [1/1] (0.00ns)   --->   "%weight1_addr_1 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_2" [cnn_ip/src/cnn.c:57]   --->   Operation 603 'getelementptr' 'weight1_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 604 [2/2] (3.25ns)   --->   "%weight1_load_1 = load i9 %weight1_addr_1" [cnn_ip/src/cnn.c:31]   --->   Operation 604 'load' 'weight1_load_1' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_8 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln31_25 = zext i9 %select_ln31_4" [cnn_ip/src/cnn.c:31]   --->   Operation 605 'zext' 'zext_ln31_25' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_8 : Operation 606 [1/1] (0.00ns)   --->   "%weight1_addr_24 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_25" [cnn_ip/src/cnn.c:57]   --->   Operation 606 'getelementptr' 'weight1_addr_24' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_8 : Operation 607 [2/2] (3.25ns)   --->   "%weight1_load_24 = load i9 %weight1_addr_24" [cnn_ip/src/cnn.c:31]   --->   Operation 607 'load' 'weight1_load_24' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_8 : Operation 608 [1/2] (3.25ns)   --->   "%weight1_load_25 = load i9 %weight1_addr_25" [cnn_ip/src/cnn.c:31]   --->   Operation 608 'load' 'weight1_load_25' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_8 : Operation 609 [1/2] (3.25ns)   --->   "%weight1_load_26 = load i9 %weight1_addr_26" [cnn_ip/src/cnn.c:31]   --->   Operation 609 'load' 'weight1_load_26' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_8 : Operation 610 [1/1] (0.00ns)   --->   "%bitcast_ln31_30 = bitcast i32 %weight1_load_29" [cnn_ip/src/cnn.c:31]   --->   Operation 610 'bitcast' 'bitcast_ln31_30' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_8 : Operation 611 [1/1] (0.00ns)   --->   "%bitcast_ln31_31 = bitcast i32 %weight1_load_30" [cnn_ip/src/cnn.c:31]   --->   Operation 611 'bitcast' 'bitcast_ln31_31' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_8 : Operation 612 [1/4] (5.70ns)   --->   "%mul = fmul i32 %x_load, i32 %bitcast_ln31_36" [cnn_ip/src/cnn.c:57]   --->   Operation 612 'fmul' 'mul' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 613 [1/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %x_load_7, i32 %bitcast_ln31_35" [cnn_ip/src/cnn.c:57]   --->   Operation 613 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 614 [2/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %x_load_8, i32 %bitcast_ln31_34" [cnn_ip/src/cnn.c:57]   --->   Operation 614 'fmul' 'mul_0_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 615 [2/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %x_load_9, i32 %bitcast_ln31_33" [cnn_ip/src/cnn.c:57]   --->   Operation 615 'fmul' 'mul_0_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 616 [3/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %x_load_10, i32 %bitcast_ln31_1" [cnn_ip/src/cnn.c:57]   --->   Operation 616 'fmul' 'mul_0_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 617 [3/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %x_load_11, i32 %bitcast_ln31_32" [cnn_ip/src/cnn.c:57]   --->   Operation 617 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 618 [4/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %x_load_12, i32 %bitcast_ln31_31" [cnn_ip/src/cnn.c:57]   --->   Operation 618 'fmul' 'mul_0_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 619 [4/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %x_load_13, i32 %bitcast_ln31_30" [cnn_ip/src/cnn.c:57]   --->   Operation 619 'fmul' 'mul_0_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 620 [1/1] (0.97ns)   --->   "%or_ln49_3 = or i1 %select_ln33_5, i1 %icmp_ln49" [cnn_ip/src/cnn.c:49]   --->   Operation 620 'or' 'or_ln49_3' <Predicate = (!icmp_ln31)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 621 [1/2] (3.25ns)   --->   "%x_load_16 = load i10 %x_addr_16" [cnn_ip/src/cnn.c:57]   --->   Operation 621 'load' 'x_load_16' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_8 : Operation 622 [1/2] (3.25ns)   --->   "%x_load_17 = load i10 %x_addr_17" [cnn_ip/src/cnn.c:57]   --->   Operation 622 'load' 'x_load_17' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_8 : Operation 623 [1/1] (1.82ns)   --->   "%add_ln57_12 = add i9 %sext_ln49_1, i9 %select_ln33_8" [cnn_ip/src/cnn.c:57]   --->   Operation 623 'add' 'add_ln57_12' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i9 %add_ln57_12" [cnn_ip/src/cnn.c:57]   --->   Operation 624 'zext' 'zext_ln57_3' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_8 : Operation 625 [1/1] (0.00ns)   --->   "%x_addr_18 = getelementptr i32 %x, i64 0, i64 %zext_ln57_3" [cnn_ip/src/cnn.c:57]   --->   Operation 625 'getelementptr' 'x_addr_18' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_8 : Operation 626 [2/2] (3.25ns)   --->   "%x_load_18 = load i10 %x_addr_18" [cnn_ip/src/cnn.c:57]   --->   Operation 626 'load' 'x_load_18' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_8 : Operation 627 [1/1] (1.82ns)   --->   "%add_ln57_13 = add i9 %trunc_ln46_cast48, i9 %select_ln33_8" [cnn_ip/src/cnn.c:57]   --->   Operation 627 'add' 'add_ln57_13' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i9 %add_ln57_13" [cnn_ip/src/cnn.c:57]   --->   Operation 628 'zext' 'zext_ln57_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 629 [1/1] (0.00ns)   --->   "%x_addr_19 = getelementptr i32 %x, i64 0, i64 %zext_ln57_4" [cnn_ip/src/cnn.c:57]   --->   Operation 629 'getelementptr' 'x_addr_19' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 630 [2/2] (3.25ns)   --->   "%x_load_19 = load i10 %x_addr_19" [cnn_ip/src/cnn.c:57]   --->   Operation 630 'load' 'x_load_19' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_8 : Operation 631 [1/1] (1.82ns)   --->   "%add_ln57_14 = add i9 %zext_ln49_1, i9 %select_ln33_8" [cnn_ip/src/cnn.c:57]   --->   Operation 631 'add' 'add_ln57_14' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 632 [1/1] (1.82ns)   --->   "%add_ln57_15 = add i9 %sext_ln49_1, i9 %select_ln33_9" [cnn_ip/src/cnn.c:57]   --->   Operation 632 'add' 'add_ln57_15' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 633 [1/1] (1.82ns)   --->   "%add_ln57_16 = add i9 %trunc_ln46_cast48, i9 %select_ln33_9" [cnn_ip/src/cnn.c:57]   --->   Operation 633 'add' 'add_ln57_16' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 634 [1/1] (1.82ns)   --->   "%add_ln57_17 = add i9 %zext_ln49_1, i9 %select_ln33_9" [cnn_ip/src/cnn.c:57]   --->   Operation 634 'add' 'add_ln57_17' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 635 [1/2] (3.25ns)   --->   "%weight1_load_1 = load i9 %weight1_addr_1" [cnn_ip/src/cnn.c:31]   --->   Operation 635 'load' 'weight1_load_1' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_9 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln31_23 = zext i9 %select_ln31_11" [cnn_ip/src/cnn.c:31]   --->   Operation 636 'zext' 'zext_ln31_23' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_9 : Operation 637 [1/1] (0.00ns)   --->   "%weight1_addr_22 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_23" [cnn_ip/src/cnn.c:57]   --->   Operation 637 'getelementptr' 'weight1_addr_22' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_9 : Operation 638 [2/2] (3.25ns)   --->   "%weight1_load_22 = load i9 %weight1_addr_22" [cnn_ip/src/cnn.c:31]   --->   Operation 638 'load' 'weight1_load_22' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_9 : Operation 639 [1/1] (1.82ns)   --->   "%add_ln31_15 = add i9 %select_ln31_4, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 639 'add' 'add_ln31_15' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln31_24 = zext i9 %add_ln31_15" [cnn_ip/src/cnn.c:31]   --->   Operation 640 'zext' 'zext_ln31_24' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_9 : Operation 641 [1/1] (0.00ns)   --->   "%weight1_addr_23 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_24" [cnn_ip/src/cnn.c:57]   --->   Operation 641 'getelementptr' 'weight1_addr_23' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_9 : Operation 642 [2/2] (3.25ns)   --->   "%weight1_load_23 = load i9 %weight1_addr_23" [cnn_ip/src/cnn.c:31]   --->   Operation 642 'load' 'weight1_load_23' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_9 : Operation 643 [1/2] (3.25ns)   --->   "%weight1_load_24 = load i9 %weight1_addr_24" [cnn_ip/src/cnn.c:31]   --->   Operation 643 'load' 'weight1_load_24' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_9 : Operation 644 [1/1] (0.00ns)   --->   "%bitcast_ln31_28 = bitcast i32 %weight1_load_27" [cnn_ip/src/cnn.c:31]   --->   Operation 644 'bitcast' 'bitcast_ln31_28' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_9 : Operation 645 [1/1] (0.00ns)   --->   "%bitcast_ln31_29 = bitcast i32 %weight1_load_28" [cnn_ip/src/cnn.c:31]   --->   Operation 645 'bitcast' 'bitcast_ln31_29' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_9 : Operation 646 [5/5] (7.25ns)   --->   "%sum_5 = fadd i32 %mul, i32 0" [cnn_ip/src/cnn.c:57]   --->   Operation 646 'fadd' 'sum_5' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 647 [1/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %x_load_8, i32 %bitcast_ln31_34" [cnn_ip/src/cnn.c:57]   --->   Operation 647 'fmul' 'mul_0_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 648 [1/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %x_load_9, i32 %bitcast_ln31_33" [cnn_ip/src/cnn.c:57]   --->   Operation 648 'fmul' 'mul_0_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 649 [2/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %x_load_10, i32 %bitcast_ln31_1" [cnn_ip/src/cnn.c:57]   --->   Operation 649 'fmul' 'mul_0_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 650 [2/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %x_load_11, i32 %bitcast_ln31_32" [cnn_ip/src/cnn.c:57]   --->   Operation 650 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 651 [3/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %x_load_12, i32 %bitcast_ln31_31" [cnn_ip/src/cnn.c:57]   --->   Operation 651 'fmul' 'mul_0_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 652 [3/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %x_load_13, i32 %bitcast_ln31_30" [cnn_ip/src/cnn.c:57]   --->   Operation 652 'fmul' 'mul_0_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 653 [4/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %x_load_14, i32 %bitcast_ln31_29" [cnn_ip/src/cnn.c:57]   --->   Operation 653 'fmul' 'mul_0_2_2' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 654 [4/4] (5.70ns)   --->   "%mul_1 = fmul i32 %x_load_15, i32 %bitcast_ln31_28" [cnn_ip/src/cnn.c:57]   --->   Operation 654 'fmul' 'mul_1' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 655 [1/2] (3.25ns)   --->   "%x_load_18 = load i10 %x_addr_18" [cnn_ip/src/cnn.c:57]   --->   Operation 655 'load' 'x_load_18' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_9 : Operation 656 [1/2] (3.25ns)   --->   "%x_load_19 = load i10 %x_addr_19" [cnn_ip/src/cnn.c:57]   --->   Operation 656 'load' 'x_load_19' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_9 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln57_5 = zext i9 %add_ln57_14" [cnn_ip/src/cnn.c:57]   --->   Operation 657 'zext' 'zext_ln57_5' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_9 : Operation 658 [1/1] (0.00ns)   --->   "%x_addr_20 = getelementptr i32 %x, i64 0, i64 %zext_ln57_5" [cnn_ip/src/cnn.c:57]   --->   Operation 658 'getelementptr' 'x_addr_20' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_9 : Operation 659 [2/2] (3.25ns)   --->   "%x_load_20 = load i10 %x_addr_20" [cnn_ip/src/cnn.c:57]   --->   Operation 659 'load' 'x_load_20' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_9 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i9 %add_ln57_15" [cnn_ip/src/cnn.c:57]   --->   Operation 660 'zext' 'zext_ln57_6' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_9 : Operation 661 [1/1] (0.00ns)   --->   "%x_addr_21 = getelementptr i32 %x, i64 0, i64 %zext_ln57_6" [cnn_ip/src/cnn.c:57]   --->   Operation 661 'getelementptr' 'x_addr_21' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_9 : Operation 662 [2/2] (3.25ns)   --->   "%x_load_21 = load i10 %x_addr_21" [cnn_ip/src/cnn.c:57]   --->   Operation 662 'load' 'x_load_21' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 663 [1/1] (0.00ns)   --->   "%empty_79 = or i5 %tmp_s, i5 2"   --->   Operation 663 'or' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 664 [1/1] (0.00ns)   --->   "%p_cast11 = zext i5 %empty_79"   --->   Operation 664 'zext' 'p_cast11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 665 [1/1] (0.00ns)   --->   "%p_shl9_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_79, i2 0"   --->   Operation 665 'bitconcatenate' 'p_shl9_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 666 [1/1] (0.00ns)   --->   "%p_shl9_2_cast = zext i7 %p_shl9_2"   --->   Operation 666 'zext' 'p_shl9_2_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 667 [1/1] (1.87ns)   --->   "%empty_80 = sub i8 %p_shl9_2_cast, i8 %p_cast11"   --->   Operation 667 'sub' 'empty_80' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 668 [1/1] (0.00ns)   --->   "%p_cast12 = sext i8 %empty_80"   --->   Operation 668 'sext' 'p_cast12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 669 [1/1] (0.00ns)   --->   "%empty_81 = trunc i8 %empty_80"   --->   Operation 669 'trunc' 'empty_81' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 670 [1/1] (0.00ns)   --->   "%p_shl12_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_81, i2 0"   --->   Operation 670 'bitconcatenate' 'p_shl12_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 671 [1/1] (1.82ns)   --->   "%empty_82 = sub i9 %p_shl12_2, i9 %p_cast12"   --->   Operation 671 'sub' 'empty_82' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i4 %h_3" [cnn_ip/src/cnn.c:33]   --->   Operation 672 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 673 [1/1] (1.82ns)   --->   "%empty_113 = add i6 %zext_ln33, i6 27" [cnn_ip/src/cnn.c:33]   --->   Operation 673 'add' 'empty_113' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 674 [1/1] (0.00ns)   --->   "%p_shl13_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_113, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 674 'bitconcatenate' 'p_shl13_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_10 : Operation 675 [1/1] (0.00ns)   --->   "%p_shl14_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_113, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 675 'bitconcatenate' 'p_shl14_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_10 : Operation 676 [1/1] (0.00ns)   --->   "%p_shl14_2_0_cast = zext i7 %p_shl14_2" [cnn_ip/src/cnn.c:33]   --->   Operation 676 'zext' 'p_shl14_2_0_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_10 : Operation 677 [1/1] (1.73ns)   --->   "%empty_114 = sub i10 %p_shl13_2, i10 %p_shl14_2_0_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 677 'sub' 'empty_114' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 678 [1/1] (0.00ns)   --->   "%p_mid1183 = or i5 %p_mid, i5 2" [cnn_ip/src/cnn.c:31]   --->   Operation 678 'or' 'p_mid1183' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 679 [1/1] (0.00ns)   --->   "%p_cast11_mid1 = zext i5 %p_mid1183" [cnn_ip/src/cnn.c:31]   --->   Operation 679 'zext' 'p_cast11_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 680 [1/1] (0.00ns)   --->   "%p_shl9_2_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %p_mid1183, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 680 'bitconcatenate' 'p_shl9_2_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 681 [1/1] (0.00ns)   --->   "%p_shl9_2_cast_mid1 = zext i7 %p_shl9_2_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 681 'zext' 'p_shl9_2_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 682 [1/1] (1.87ns)   --->   "%p_mid1185 = sub i8 %p_shl9_2_cast_mid1, i8 %p_cast11_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 682 'sub' 'p_mid1185' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 683 [1/1] (0.00ns)   --->   "%p_cast12_mid1 = sext i8 %p_mid1185" [cnn_ip/src/cnn.c:31]   --->   Operation 683 'sext' 'p_cast12_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 684 [1/1] (0.00ns)   --->   "%empty_134 = trunc i8 %p_mid1185" [cnn_ip/src/cnn.c:31]   --->   Operation 684 'trunc' 'empty_134' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 685 [1/1] (0.00ns)   --->   "%p_shl12_2_0_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_134, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 685 'bitconcatenate' 'p_shl12_2_0_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 686 [1/1] (1.82ns)   --->   "%p_mid1187 = sub i9 %p_shl12_2_0_mid1, i9 %p_cast12_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 686 'sub' 'p_mid1187' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 687 [1/1] (0.96ns)   --->   "%select_ln31_10 = select i1 %icmp_ln33, i9 %p_mid1187, i9 %empty_82" [cnn_ip/src/cnn.c:31]   --->   Operation 687 'select' 'select_ln31_10' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 688 [1/1] (1.82ns)   --->   "%add_ln31_13 = add i9 %select_ln31_11, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 688 'add' 'add_ln31_13' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln31_21 = zext i9 %add_ln31_13" [cnn_ip/src/cnn.c:31]   --->   Operation 689 'zext' 'zext_ln31_21' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_10 : Operation 690 [1/1] (0.00ns)   --->   "%weight1_addr_20 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_21" [cnn_ip/src/cnn.c:57]   --->   Operation 690 'getelementptr' 'weight1_addr_20' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_10 : Operation 691 [2/2] (3.25ns)   --->   "%weight1_load_20 = load i9 %weight1_addr_20" [cnn_ip/src/cnn.c:31]   --->   Operation 691 'load' 'weight1_load_20' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_10 : Operation 692 [1/1] (1.82ns)   --->   "%add_ln31_14 = add i9 %select_ln31_11, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 692 'add' 'add_ln31_14' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln31_22 = zext i9 %add_ln31_14" [cnn_ip/src/cnn.c:31]   --->   Operation 693 'zext' 'zext_ln31_22' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_10 : Operation 694 [1/1] (0.00ns)   --->   "%weight1_addr_21 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_22" [cnn_ip/src/cnn.c:57]   --->   Operation 694 'getelementptr' 'weight1_addr_21' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_10 : Operation 695 [2/2] (3.25ns)   --->   "%weight1_load_21 = load i9 %weight1_addr_21" [cnn_ip/src/cnn.c:31]   --->   Operation 695 'load' 'weight1_load_21' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_10 : Operation 696 [1/2] (3.25ns)   --->   "%weight1_load_22 = load i9 %weight1_addr_22" [cnn_ip/src/cnn.c:31]   --->   Operation 696 'load' 'weight1_load_22' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_10 : Operation 697 [1/2] (3.25ns)   --->   "%weight1_load_23 = load i9 %weight1_addr_23" [cnn_ip/src/cnn.c:31]   --->   Operation 697 'load' 'weight1_load_23' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_10 : Operation 698 [1/1] (0.00ns)   --->   "%bitcast_ln31_26 = bitcast i32 %weight1_load_25" [cnn_ip/src/cnn.c:31]   --->   Operation 698 'bitcast' 'bitcast_ln31_26' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_10 : Operation 699 [1/1] (0.00ns)   --->   "%bitcast_ln31_27 = bitcast i32 %weight1_load_26" [cnn_ip/src/cnn.c:31]   --->   Operation 699 'bitcast' 'bitcast_ln31_27' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_10 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_10)   --->   "%select_ln31_23 = select i1 %icmp_ln33, i10 378, i10 %empty_114" [cnn_ip/src/cnn.c:31]   --->   Operation 700 'select' 'select_ln31_23' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i4 %p_dup7" [cnn_ip/src/cnn.c:33]   --->   Operation 701 'zext' 'zext_ln33_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 702 [1/1] (1.82ns)   --->   "%p_mid153 = add i6 %zext_ln33_3, i6 27" [cnn_ip/src/cnn.c:33]   --->   Operation 702 'add' 'p_mid153' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 703 [1/1] (0.00ns)   --->   "%p_shl13_2_0_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_mid153, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 703 'bitconcatenate' 'p_shl13_2_0_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_10 : Operation 704 [1/1] (0.00ns)   --->   "%p_shl14_2_0_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_mid153, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 704 'bitconcatenate' 'p_shl14_2_0_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_10 : Operation 705 [1/1] (0.00ns)   --->   "%p_shl14_2_0_cast_mid1 = zext i7 %p_shl14_2_0_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 705 'zext' 'p_shl14_2_0_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_10 : Operation 706 [1/1] (1.73ns)   --->   "%p_mid155 = sub i10 %p_shl13_2_0_mid1, i10 %p_shl14_2_0_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 706 'sub' 'p_mid155' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 707 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln33_10 = select i1 %and_ln31_1, i10 %p_mid155, i10 %select_ln31_23" [cnn_ip/src/cnn.c:33]   --->   Operation 707 'select' 'select_ln33_10' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 708 [4/5] (7.25ns)   --->   "%sum_5 = fadd i32 %mul, i32 0" [cnn_ip/src/cnn.c:57]   --->   Operation 708 'fadd' 'sum_5' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 709 [1/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %x_load_10, i32 %bitcast_ln31_1" [cnn_ip/src/cnn.c:57]   --->   Operation 709 'fmul' 'mul_0_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 710 [1/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %x_load_11, i32 %bitcast_ln31_32" [cnn_ip/src/cnn.c:57]   --->   Operation 710 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 711 [2/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %x_load_12, i32 %bitcast_ln31_31" [cnn_ip/src/cnn.c:57]   --->   Operation 711 'fmul' 'mul_0_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 712 [2/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %x_load_13, i32 %bitcast_ln31_30" [cnn_ip/src/cnn.c:57]   --->   Operation 712 'fmul' 'mul_0_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 713 [3/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %x_load_14, i32 %bitcast_ln31_29" [cnn_ip/src/cnn.c:57]   --->   Operation 713 'fmul' 'mul_0_2_2' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 714 [3/4] (5.70ns)   --->   "%mul_1 = fmul i32 %x_load_15, i32 %bitcast_ln31_28" [cnn_ip/src/cnn.c:57]   --->   Operation 714 'fmul' 'mul_1' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 715 [4/4] (5.70ns)   --->   "%mul_1_0_1 = fmul i32 %x_load_16, i32 %bitcast_ln31_27" [cnn_ip/src/cnn.c:57]   --->   Operation 715 'fmul' 'mul_1_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 716 [4/4] (5.70ns)   --->   "%mul_1_0_2 = fmul i32 %x_load_17, i32 %bitcast_ln31_26" [cnn_ip/src/cnn.c:57]   --->   Operation 716 'fmul' 'mul_1_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 717 [1/2] (3.25ns)   --->   "%x_load_20 = load i10 %x_addr_20" [cnn_ip/src/cnn.c:57]   --->   Operation 717 'load' 'x_load_20' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_10 : Operation 718 [1/2] (3.25ns)   --->   "%x_load_21 = load i10 %x_addr_21" [cnn_ip/src/cnn.c:57]   --->   Operation 718 'load' 'x_load_21' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_10 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln57_7 = zext i9 %add_ln57_16" [cnn_ip/src/cnn.c:57]   --->   Operation 719 'zext' 'zext_ln57_7' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_10 : Operation 720 [1/1] (0.00ns)   --->   "%x_addr_22 = getelementptr i32 %x, i64 0, i64 %zext_ln57_7" [cnn_ip/src/cnn.c:57]   --->   Operation 720 'getelementptr' 'x_addr_22' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_10 : Operation 721 [2/2] (3.25ns)   --->   "%x_load_22 = load i10 %x_addr_22" [cnn_ip/src/cnn.c:57]   --->   Operation 721 'load' 'x_load_22' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_10 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln57_8 = zext i9 %add_ln57_17" [cnn_ip/src/cnn.c:57]   --->   Operation 722 'zext' 'zext_ln57_8' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_10 : Operation 723 [1/1] (0.00ns)   --->   "%x_addr_23 = getelementptr i32 %x, i64 0, i64 %zext_ln57_8" [cnn_ip/src/cnn.c:57]   --->   Operation 723 'getelementptr' 'x_addr_23' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_10 : Operation 724 [2/2] (3.25ns)   --->   "%x_load_23 = load i10 %x_addr_23" [cnn_ip/src/cnn.c:57]   --->   Operation 724 'load' 'x_load_23' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 725 [1/1] (1.82ns)   --->   "%empty_115 = add i6 %zext_ln33, i6 28" [cnn_ip/src/cnn.c:33]   --->   Operation 725 'add' 'empty_115' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 726 [1/1] (0.00ns)   --->   "%p_shl13_2_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_115, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 726 'bitconcatenate' 'p_shl13_2_1' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_11 : Operation 727 [1/1] (0.00ns)   --->   "%p_shl14_2_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_115, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 727 'bitconcatenate' 'p_shl14_2_1' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_11 : Operation 728 [1/1] (0.00ns)   --->   "%p_shl14_2_1_cast = zext i7 %p_shl14_2_1" [cnn_ip/src/cnn.c:33]   --->   Operation 728 'zext' 'p_shl14_2_1_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_11 : Operation 729 [1/1] (1.73ns)   --->   "%empty_116 = sub i10 %p_shl13_2_1, i10 %p_shl14_2_1_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 729 'sub' 'empty_116' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 730 [1/1] (0.00ns)   --->   "%bitcast_ln31_2 = bitcast i32 %weight1_load_1" [cnn_ip/src/cnn.c:31]   --->   Operation 730 'bitcast' 'bitcast_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 731 [1/1] (0.00ns)   --->   "%or_ln31_1 = or i9 %select_ln31_10, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 731 'or' 'or_ln31_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_11 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln31_19 = zext i9 %or_ln31_1" [cnn_ip/src/cnn.c:31]   --->   Operation 732 'zext' 'zext_ln31_19' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_11 : Operation 733 [1/1] (0.00ns)   --->   "%weight1_addr_18 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_19" [cnn_ip/src/cnn.c:57]   --->   Operation 733 'getelementptr' 'weight1_addr_18' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_11 : Operation 734 [2/2] (3.25ns)   --->   "%weight1_load_18 = load i9 %weight1_addr_18" [cnn_ip/src/cnn.c:31]   --->   Operation 734 'load' 'weight1_load_18' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_11 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln31_20 = zext i9 %select_ln31_10" [cnn_ip/src/cnn.c:31]   --->   Operation 735 'zext' 'zext_ln31_20' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_11 : Operation 736 [1/1] (0.00ns)   --->   "%weight1_addr_19 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_20" [cnn_ip/src/cnn.c:57]   --->   Operation 736 'getelementptr' 'weight1_addr_19' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_11 : Operation 737 [2/2] (3.25ns)   --->   "%weight1_load_19 = load i9 %weight1_addr_19" [cnn_ip/src/cnn.c:31]   --->   Operation 737 'load' 'weight1_load_19' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_11 : Operation 738 [1/2] (3.25ns)   --->   "%weight1_load_20 = load i9 %weight1_addr_20" [cnn_ip/src/cnn.c:31]   --->   Operation 738 'load' 'weight1_load_20' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_11 : Operation 739 [1/2] (3.25ns)   --->   "%weight1_load_21 = load i9 %weight1_addr_21" [cnn_ip/src/cnn.c:31]   --->   Operation 739 'load' 'weight1_load_21' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_11 : Operation 740 [1/1] (0.00ns)   --->   "%bitcast_ln31_25 = bitcast i32 %weight1_load_24" [cnn_ip/src/cnn.c:31]   --->   Operation 740 'bitcast' 'bitcast_ln31_25' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_11 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_11)   --->   "%select_ln31_24 = select i1 %icmp_ln33, i10 392, i10 %empty_116" [cnn_ip/src/cnn.c:31]   --->   Operation 741 'select' 'select_ln31_24' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 742 [1/1] (1.82ns)   --->   "%p_mid157 = add i6 %zext_ln33_3, i6 28" [cnn_ip/src/cnn.c:33]   --->   Operation 742 'add' 'p_mid157' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 743 [1/1] (0.00ns)   --->   "%p_shl13_2_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_mid157, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 743 'bitconcatenate' 'p_shl13_2_1_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_11 : Operation 744 [1/1] (0.00ns)   --->   "%p_shl14_2_1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_mid157, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 744 'bitconcatenate' 'p_shl14_2_1_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_11 : Operation 745 [1/1] (0.00ns)   --->   "%p_shl14_2_1_cast_mid1 = zext i7 %p_shl14_2_1_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 745 'zext' 'p_shl14_2_1_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_11 : Operation 746 [1/1] (1.73ns)   --->   "%p_mid159 = sub i10 %p_shl13_2_1_mid1, i10 %p_shl14_2_1_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 746 'sub' 'p_mid159' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 747 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln33_11 = select i1 %and_ln31_1, i10 %p_mid159, i10 %select_ln31_24" [cnn_ip/src/cnn.c:33]   --->   Operation 747 'select' 'select_ln33_11' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 748 [1/1] (0.00ns)   --->   "%trunc_ln46_cast51 = zext i4 %select_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 748 'zext' 'trunc_ln46_cast51' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i5 %add_ln46" [cnn_ip/src/cnn.c:49]   --->   Operation 749 'sext' 'sext_ln49' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 750 [3/5] (7.25ns)   --->   "%sum_5 = fadd i32 %mul, i32 0" [cnn_ip/src/cnn.c:57]   --->   Operation 750 'fadd' 'sum_5' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 751 [1/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %x_load_12, i32 %bitcast_ln31_31" [cnn_ip/src/cnn.c:57]   --->   Operation 751 'fmul' 'mul_0_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 752 [1/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %x_load_13, i32 %bitcast_ln31_30" [cnn_ip/src/cnn.c:57]   --->   Operation 752 'fmul' 'mul_0_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 753 [2/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %x_load_14, i32 %bitcast_ln31_29" [cnn_ip/src/cnn.c:57]   --->   Operation 753 'fmul' 'mul_0_2_2' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 754 [2/4] (5.70ns)   --->   "%mul_1 = fmul i32 %x_load_15, i32 %bitcast_ln31_28" [cnn_ip/src/cnn.c:57]   --->   Operation 754 'fmul' 'mul_1' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 755 [3/4] (5.70ns)   --->   "%mul_1_0_1 = fmul i32 %x_load_16, i32 %bitcast_ln31_27" [cnn_ip/src/cnn.c:57]   --->   Operation 755 'fmul' 'mul_1_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 756 [3/4] (5.70ns)   --->   "%mul_1_0_2 = fmul i32 %x_load_17, i32 %bitcast_ln31_26" [cnn_ip/src/cnn.c:57]   --->   Operation 756 'fmul' 'mul_1_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 757 [4/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %x_load_18, i32 %bitcast_ln31_25" [cnn_ip/src/cnn.c:57]   --->   Operation 757 'fmul' 'mul_1_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 758 [4/4] (5.70ns)   --->   "%mul_1_1_1 = fmul i32 %x_load_19, i32 %bitcast_ln31_2" [cnn_ip/src/cnn.c:57]   --->   Operation 758 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 759 [1/2] (3.25ns)   --->   "%x_load_22 = load i10 %x_addr_22" [cnn_ip/src/cnn.c:57]   --->   Operation 759 'load' 'x_load_22' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 760 [1/2] (3.25ns)   --->   "%x_load_23 = load i10 %x_addr_23" [cnn_ip/src/cnn.c:57]   --->   Operation 760 'load' 'x_load_23' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 761 [1/1] (1.73ns)   --->   "%add_ln57_18 = add i10 %sext_ln49, i10 %select_ln33_10" [cnn_ip/src/cnn.c:57]   --->   Operation 761 'add' 'add_ln57_18' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln57_9 = zext i10 %add_ln57_18" [cnn_ip/src/cnn.c:57]   --->   Operation 762 'zext' 'zext_ln57_9' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_11 : Operation 763 [1/1] (0.00ns)   --->   "%x_addr_24 = getelementptr i32 %x, i64 0, i64 %zext_ln57_9" [cnn_ip/src/cnn.c:57]   --->   Operation 763 'getelementptr' 'x_addr_24' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_11 : Operation 764 [2/2] (3.25ns)   --->   "%x_load_24 = load i10 %x_addr_24" [cnn_ip/src/cnn.c:57]   --->   Operation 764 'load' 'x_load_24' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 765 [1/1] (1.73ns)   --->   "%add_ln57_19 = add i10 %trunc_ln46_cast51, i10 %select_ln33_10" [cnn_ip/src/cnn.c:57]   --->   Operation 765 'add' 'add_ln57_19' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln57_10 = zext i10 %add_ln57_19" [cnn_ip/src/cnn.c:57]   --->   Operation 766 'zext' 'zext_ln57_10' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_11 : Operation 767 [1/1] (0.00ns)   --->   "%x_addr_25 = getelementptr i32 %x, i64 0, i64 %zext_ln57_10" [cnn_ip/src/cnn.c:57]   --->   Operation 767 'getelementptr' 'x_addr_25' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_11 : Operation 768 [2/2] (3.25ns)   --->   "%x_load_25 = load i10 %x_addr_25" [cnn_ip/src/cnn.c:57]   --->   Operation 768 'load' 'x_load_25' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 769 [1/1] (0.00ns)   --->   "%empty_83 = or i8 %empty_80, i8 1"   --->   Operation 769 'or' 'empty_83' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 770 [1/1] (0.00ns)   --->   "%p_cast13 = sext i8 %empty_83"   --->   Operation 770 'sext' 'p_cast13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 771 [1/1] (0.00ns)   --->   "%empty_84 = trunc i8 %empty_83"   --->   Operation 771 'trunc' 'empty_84' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 772 [1/1] (0.00ns)   --->   "%p_shl12_2_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_84, i2 0"   --->   Operation 772 'bitconcatenate' 'p_shl12_2_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 773 [1/1] (1.82ns)   --->   "%empty_85 = sub i9 %p_shl12_2_1, i9 %p_cast13"   --->   Operation 773 'sub' 'empty_85' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 774 [1/1] (1.91ns)   --->   "%empty_86 = add i8 %empty_80, i8 2"   --->   Operation 774 'add' 'empty_86' <Predicate = (!icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 775 [1/1] (0.00ns)   --->   "%p_cast14 = sext i8 %empty_86"   --->   Operation 775 'sext' 'p_cast14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 776 [1/1] (0.00ns)   --->   "%empty_87 = trunc i8 %empty_86"   --->   Operation 776 'trunc' 'empty_87' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 777 [1/1] (0.00ns)   --->   "%p_shl12_2_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_87, i2 0"   --->   Operation 777 'bitconcatenate' 'p_shl12_2_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 778 [1/1] (1.82ns)   --->   "%empty_88 = sub i9 %p_shl12_2_2, i9 %p_cast14"   --->   Operation 778 'sub' 'empty_88' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 779 [1/1] (0.00ns)   --->   "%p_mid1189 = or i8 %p_mid1185, i8 1" [cnn_ip/src/cnn.c:31]   --->   Operation 779 'or' 'p_mid1189' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 780 [1/1] (0.00ns)   --->   "%p_cast13_mid1 = sext i8 %p_mid1189" [cnn_ip/src/cnn.c:31]   --->   Operation 780 'sext' 'p_cast13_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 781 [1/1] (0.00ns)   --->   "%empty_135 = trunc i8 %p_mid1189" [cnn_ip/src/cnn.c:31]   --->   Operation 781 'trunc' 'empty_135' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 782 [1/1] (0.00ns)   --->   "%p_shl12_2_1_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_135, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 782 'bitconcatenate' 'p_shl12_2_1_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 783 [1/1] (1.82ns)   --->   "%p_mid1191 = sub i9 %p_shl12_2_1_mid1, i9 %p_cast13_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 783 'sub' 'p_mid1191' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 784 [1/1] (0.96ns)   --->   "%select_ln31_5 = select i1 %icmp_ln33, i9 %p_mid1191, i9 %empty_85" [cnn_ip/src/cnn.c:31]   --->   Operation 784 'select' 'select_ln31_5' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 785 [1/1] (1.91ns)   --->   "%p_mid1193 = add i8 %p_mid1185, i8 2" [cnn_ip/src/cnn.c:31]   --->   Operation 785 'add' 'p_mid1193' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 786 [1/1] (0.00ns)   --->   "%p_cast14_mid1 = sext i8 %p_mid1193" [cnn_ip/src/cnn.c:31]   --->   Operation 786 'sext' 'p_cast14_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 787 [1/1] (0.00ns)   --->   "%empty_136 = trunc i8 %p_mid1193" [cnn_ip/src/cnn.c:31]   --->   Operation 787 'trunc' 'empty_136' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 788 [1/1] (0.00ns)   --->   "%p_shl12_2_2_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_136, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 788 'bitconcatenate' 'p_shl12_2_2_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 789 [1/1] (1.82ns)   --->   "%p_mid1195 = sub i9 %p_shl12_2_2_mid1, i9 %p_cast14_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 789 'sub' 'p_mid1195' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 790 [1/1] (0.96ns)   --->   "%select_ln31_9 = select i1 %icmp_ln33, i9 %p_mid1195, i9 %empty_88" [cnn_ip/src/cnn.c:31]   --->   Operation 790 'select' 'select_ln31_9' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln31_17 = zext i9 %select_ln31_5" [cnn_ip/src/cnn.c:31]   --->   Operation 791 'zext' 'zext_ln31_17' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_12 : Operation 792 [1/1] (0.00ns)   --->   "%weight1_addr_16 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_17" [cnn_ip/src/cnn.c:57]   --->   Operation 792 'getelementptr' 'weight1_addr_16' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_12 : Operation 793 [2/2] (3.25ns)   --->   "%weight1_load_16 = load i9 %weight1_addr_16" [cnn_ip/src/cnn.c:31]   --->   Operation 793 'load' 'weight1_load_16' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_12 : Operation 794 [1/1] (1.82ns)   --->   "%add_ln31_12 = add i9 %select_ln31_10, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 794 'add' 'add_ln31_12' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln31_18 = zext i9 %add_ln31_12" [cnn_ip/src/cnn.c:31]   --->   Operation 795 'zext' 'zext_ln31_18' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_12 : Operation 796 [1/1] (0.00ns)   --->   "%weight1_addr_17 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_18" [cnn_ip/src/cnn.c:57]   --->   Operation 796 'getelementptr' 'weight1_addr_17' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_12 : Operation 797 [2/2] (3.25ns)   --->   "%weight1_load_17 = load i9 %weight1_addr_17" [cnn_ip/src/cnn.c:31]   --->   Operation 797 'load' 'weight1_load_17' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_12 : Operation 798 [1/2] (3.25ns)   --->   "%weight1_load_18 = load i9 %weight1_addr_18" [cnn_ip/src/cnn.c:31]   --->   Operation 798 'load' 'weight1_load_18' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_12 : Operation 799 [1/2] (3.25ns)   --->   "%weight1_load_19 = load i9 %weight1_addr_19" [cnn_ip/src/cnn.c:31]   --->   Operation 799 'load' 'weight1_load_19' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_12 : Operation 800 [1/1] (0.00ns)   --->   "%bitcast_ln31_23 = bitcast i32 %weight1_load_22" [cnn_ip/src/cnn.c:31]   --->   Operation 800 'bitcast' 'bitcast_ln31_23' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_12 : Operation 801 [1/1] (0.00ns)   --->   "%bitcast_ln31_24 = bitcast i32 %weight1_load_23" [cnn_ip/src/cnn.c:31]   --->   Operation 801 'bitcast' 'bitcast_ln31_24' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_12 : Operation 802 [2/5] (7.25ns)   --->   "%sum_5 = fadd i32 %mul, i32 0" [cnn_ip/src/cnn.c:57]   --->   Operation 802 'fadd' 'sum_5' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i4 %add_ln46_1" [cnn_ip/src/cnn.c:49]   --->   Operation 803 'zext' 'zext_ln49' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 804 [1/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %x_load_14, i32 %bitcast_ln31_29" [cnn_ip/src/cnn.c:57]   --->   Operation 804 'fmul' 'mul_0_2_2' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 805 [1/4] (5.70ns)   --->   "%mul_1 = fmul i32 %x_load_15, i32 %bitcast_ln31_28" [cnn_ip/src/cnn.c:57]   --->   Operation 805 'fmul' 'mul_1' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 806 [2/4] (5.70ns)   --->   "%mul_1_0_1 = fmul i32 %x_load_16, i32 %bitcast_ln31_27" [cnn_ip/src/cnn.c:57]   --->   Operation 806 'fmul' 'mul_1_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 807 [2/4] (5.70ns)   --->   "%mul_1_0_2 = fmul i32 %x_load_17, i32 %bitcast_ln31_26" [cnn_ip/src/cnn.c:57]   --->   Operation 807 'fmul' 'mul_1_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 808 [3/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %x_load_18, i32 %bitcast_ln31_25" [cnn_ip/src/cnn.c:57]   --->   Operation 808 'fmul' 'mul_1_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 809 [3/4] (5.70ns)   --->   "%mul_1_1_1 = fmul i32 %x_load_19, i32 %bitcast_ln31_2" [cnn_ip/src/cnn.c:57]   --->   Operation 809 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 810 [4/4] (5.70ns)   --->   "%mul_1_1_2 = fmul i32 %x_load_20, i32 %bitcast_ln31_24" [cnn_ip/src/cnn.c:57]   --->   Operation 810 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 811 [4/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %x_load_21, i32 %bitcast_ln31_23" [cnn_ip/src/cnn.c:57]   --->   Operation 811 'fmul' 'mul_1_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 812 [1/2] (3.25ns)   --->   "%x_load_24 = load i10 %x_addr_24" [cnn_ip/src/cnn.c:57]   --->   Operation 812 'load' 'x_load_24' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_12 : Operation 813 [1/2] (3.25ns)   --->   "%x_load_25 = load i10 %x_addr_25" [cnn_ip/src/cnn.c:57]   --->   Operation 813 'load' 'x_load_25' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_12 : Operation 814 [1/1] (1.73ns)   --->   "%add_ln57_20 = add i10 %zext_ln49, i10 %select_ln33_10" [cnn_ip/src/cnn.c:57]   --->   Operation 814 'add' 'add_ln57_20' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln57_11 = zext i10 %add_ln57_20" [cnn_ip/src/cnn.c:57]   --->   Operation 815 'zext' 'zext_ln57_11' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_12 : Operation 816 [1/1] (0.00ns)   --->   "%x_addr_26 = getelementptr i32 %x, i64 0, i64 %zext_ln57_11" [cnn_ip/src/cnn.c:57]   --->   Operation 816 'getelementptr' 'x_addr_26' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_12 : Operation 817 [2/2] (3.25ns)   --->   "%x_load_26 = load i10 %x_addr_26" [cnn_ip/src/cnn.c:57]   --->   Operation 817 'load' 'x_load_26' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_12 : Operation 818 [1/1] (1.73ns)   --->   "%add_ln57_21 = add i10 %sext_ln49, i10 %select_ln33_11" [cnn_ip/src/cnn.c:57]   --->   Operation 818 'add' 'add_ln57_21' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln57_12 = zext i10 %add_ln57_21" [cnn_ip/src/cnn.c:57]   --->   Operation 819 'zext' 'zext_ln57_12' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_12 : Operation 820 [1/1] (0.00ns)   --->   "%x_addr_27 = getelementptr i32 %x, i64 0, i64 %zext_ln57_12" [cnn_ip/src/cnn.c:57]   --->   Operation 820 'getelementptr' 'x_addr_27' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_12 : Operation 821 [2/2] (3.25ns)   --->   "%x_load_27 = load i10 %x_addr_27" [cnn_ip/src/cnn.c:57]   --->   Operation 821 'load' 'x_load_27' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 822 [1/1] (1.82ns)   --->   "%empty_117 = add i6 %zext_ln33, i6 29" [cnn_ip/src/cnn.c:33]   --->   Operation 822 'add' 'empty_117' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 823 [1/1] (0.00ns)   --->   "%p_shl13_2_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_117, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 823 'bitconcatenate' 'p_shl13_2_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_13 : Operation 824 [1/1] (0.00ns)   --->   "%p_shl14_2_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_117, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 824 'bitconcatenate' 'p_shl14_2_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_13 : Operation 825 [1/1] (0.00ns)   --->   "%p_shl14_2_2_cast = zext i7 %p_shl14_2_2" [cnn_ip/src/cnn.c:33]   --->   Operation 825 'zext' 'p_shl14_2_2_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_13 : Operation 826 [1/1] (1.73ns)   --->   "%empty_118 = sub i10 %p_shl13_2_2, i10 %p_shl14_2_2_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 826 'sub' 'empty_118' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 827 [1/1] (1.82ns)   --->   "%add_ln31_3 = add i9 %select_ln31_5, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 827 'add' 'add_ln31_3' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i9 %add_ln31_3" [cnn_ip/src/cnn.c:31]   --->   Operation 828 'zext' 'zext_ln31_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_13 : Operation 829 [1/1] (0.00ns)   --->   "%weight1_addr_2 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_3" [cnn_ip/src/cnn.c:57]   --->   Operation 829 'getelementptr' 'weight1_addr_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_13 : Operation 830 [2/2] (3.25ns)   --->   "%weight1_load_2 = load i9 %weight1_addr_2" [cnn_ip/src/cnn.c:31]   --->   Operation 830 'load' 'weight1_load_2' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_13 : Operation 831 [1/1] (1.82ns)   --->   "%add_ln31_11 = add i9 %select_ln31_5, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 831 'add' 'add_ln31_11' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln31_16 = zext i9 %add_ln31_11" [cnn_ip/src/cnn.c:31]   --->   Operation 832 'zext' 'zext_ln31_16' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 833 [1/1] (0.00ns)   --->   "%weight1_addr_15 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_16" [cnn_ip/src/cnn.c:57]   --->   Operation 833 'getelementptr' 'weight1_addr_15' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 834 [2/2] (3.25ns)   --->   "%weight1_load_15 = load i9 %weight1_addr_15" [cnn_ip/src/cnn.c:31]   --->   Operation 834 'load' 'weight1_load_15' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_13 : Operation 835 [1/2] (3.25ns)   --->   "%weight1_load_16 = load i9 %weight1_addr_16" [cnn_ip/src/cnn.c:31]   --->   Operation 835 'load' 'weight1_load_16' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_13 : Operation 836 [1/2] (3.25ns)   --->   "%weight1_load_17 = load i9 %weight1_addr_17" [cnn_ip/src/cnn.c:31]   --->   Operation 836 'load' 'weight1_load_17' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_13 : Operation 837 [1/1] (0.00ns)   --->   "%bitcast_ln31_21 = bitcast i32 %weight1_load_20" [cnn_ip/src/cnn.c:31]   --->   Operation 837 'bitcast' 'bitcast_ln31_21' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_13 : Operation 838 [1/1] (0.00ns)   --->   "%bitcast_ln31_22 = bitcast i32 %weight1_load_21" [cnn_ip/src/cnn.c:31]   --->   Operation 838 'bitcast' 'bitcast_ln31_22' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_13 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_12)   --->   "%select_ln31_25 = select i1 %icmp_ln33, i10 406, i10 %empty_118" [cnn_ip/src/cnn.c:31]   --->   Operation 839 'select' 'select_ln31_25' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 840 [1/1] (1.82ns)   --->   "%p_mid161 = add i6 %zext_ln33_3, i6 29" [cnn_ip/src/cnn.c:33]   --->   Operation 840 'add' 'p_mid161' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 841 [1/1] (0.00ns)   --->   "%p_shl13_2_2_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_mid161, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 841 'bitconcatenate' 'p_shl13_2_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_13 : Operation 842 [1/1] (0.00ns)   --->   "%p_shl14_2_2_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_mid161, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 842 'bitconcatenate' 'p_shl14_2_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_13 : Operation 843 [1/1] (0.00ns)   --->   "%p_shl14_2_2_cast_mid1 = zext i7 %p_shl14_2_2_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 843 'zext' 'p_shl14_2_2_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_13 : Operation 844 [1/1] (1.73ns)   --->   "%p_mid163 = sub i10 %p_shl13_2_2_mid1, i10 %p_shl14_2_2_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 844 'sub' 'p_mid163' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 845 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln33_12 = select i1 %and_ln31_1, i10 %p_mid163, i10 %select_ln31_25" [cnn_ip/src/cnn.c:33]   --->   Operation 845 'select' 'select_ln33_12' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 846 [1/5] (7.25ns)   --->   "%sum_5 = fadd i32 %mul, i32 0" [cnn_ip/src/cnn.c:57]   --->   Operation 846 'fadd' 'sum_5' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 847 [1/4] (5.70ns)   --->   "%mul_1_0_1 = fmul i32 %x_load_16, i32 %bitcast_ln31_27" [cnn_ip/src/cnn.c:57]   --->   Operation 847 'fmul' 'mul_1_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 848 [1/4] (5.70ns)   --->   "%mul_1_0_2 = fmul i32 %x_load_17, i32 %bitcast_ln31_26" [cnn_ip/src/cnn.c:57]   --->   Operation 848 'fmul' 'mul_1_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 849 [2/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %x_load_18, i32 %bitcast_ln31_25" [cnn_ip/src/cnn.c:57]   --->   Operation 849 'fmul' 'mul_1_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 850 [2/4] (5.70ns)   --->   "%mul_1_1_1 = fmul i32 %x_load_19, i32 %bitcast_ln31_2" [cnn_ip/src/cnn.c:57]   --->   Operation 850 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 851 [3/4] (5.70ns)   --->   "%mul_1_1_2 = fmul i32 %x_load_20, i32 %bitcast_ln31_24" [cnn_ip/src/cnn.c:57]   --->   Operation 851 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 852 [3/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %x_load_21, i32 %bitcast_ln31_23" [cnn_ip/src/cnn.c:57]   --->   Operation 852 'fmul' 'mul_1_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 853 [4/4] (5.70ns)   --->   "%mul_1_2_1 = fmul i32 %x_load_22, i32 %bitcast_ln31_22" [cnn_ip/src/cnn.c:57]   --->   Operation 853 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 854 [4/4] (5.70ns)   --->   "%mul_1_2_2 = fmul i32 %x_load_23, i32 %bitcast_ln31_21" [cnn_ip/src/cnn.c:57]   --->   Operation 854 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 855 [1/2] (3.25ns)   --->   "%x_load_26 = load i10 %x_addr_26" [cnn_ip/src/cnn.c:57]   --->   Operation 855 'load' 'x_load_26' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_13 : Operation 856 [1/2] (3.25ns)   --->   "%x_load_27 = load i10 %x_addr_27" [cnn_ip/src/cnn.c:57]   --->   Operation 856 'load' 'x_load_27' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_13 : Operation 857 [1/1] (1.73ns)   --->   "%add_ln57_22 = add i10 %trunc_ln46_cast51, i10 %select_ln33_11" [cnn_ip/src/cnn.c:57]   --->   Operation 857 'add' 'add_ln57_22' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln57_13 = zext i10 %add_ln57_22" [cnn_ip/src/cnn.c:57]   --->   Operation 858 'zext' 'zext_ln57_13' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_13 : Operation 859 [1/1] (0.00ns)   --->   "%x_addr_28 = getelementptr i32 %x, i64 0, i64 %zext_ln57_13" [cnn_ip/src/cnn.c:57]   --->   Operation 859 'getelementptr' 'x_addr_28' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_13 : Operation 860 [2/2] (3.25ns)   --->   "%x_load_28 = load i10 %x_addr_28" [cnn_ip/src/cnn.c:57]   --->   Operation 860 'load' 'x_load_28' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_13 : Operation 861 [1/1] (1.73ns)   --->   "%add_ln57_23 = add i10 %zext_ln49, i10 %select_ln33_11" [cnn_ip/src/cnn.c:57]   --->   Operation 861 'add' 'add_ln57_23' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln57_14 = zext i10 %add_ln57_23" [cnn_ip/src/cnn.c:57]   --->   Operation 862 'zext' 'zext_ln57_14' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 863 [1/1] (0.00ns)   --->   "%x_addr_29 = getelementptr i32 %x, i64 0, i64 %zext_ln57_14" [cnn_ip/src/cnn.c:57]   --->   Operation 863 'getelementptr' 'x_addr_29' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 864 [2/2] (3.25ns)   --->   "%x_load_29 = load i10 %x_addr_29" [cnn_ip/src/cnn.c:57]   --->   Operation 864 'load' 'x_load_29' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 14 <SV = 13> <Delay = 5.70>
ST_14 : Operation 865 [1/1] (0.00ns)   --->   "%empty_89 = or i5 %tmp_s, i5 3"   --->   Operation 865 'or' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 866 [1/1] (0.00ns)   --->   "%p_cast16 = zext i5 %empty_89"   --->   Operation 866 'zext' 'p_cast16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 867 [1/1] (0.00ns)   --->   "%p_shl9_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_89, i2 0"   --->   Operation 867 'bitconcatenate' 'p_shl9_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 868 [1/1] (0.00ns)   --->   "%p_shl9_3_cast = zext i7 %p_shl9_3"   --->   Operation 868 'zext' 'p_shl9_3_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 869 [1/1] (1.87ns)   --->   "%empty_90 = sub i8 %p_shl9_3_cast, i8 %p_cast16"   --->   Operation 869 'sub' 'empty_90' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 870 [1/1] (0.00ns)   --->   "%p_cast17 = sext i8 %empty_90"   --->   Operation 870 'sext' 'p_cast17' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 871 [1/1] (0.00ns)   --->   "%empty_91 = trunc i8 %empty_90"   --->   Operation 871 'trunc' 'empty_91' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 872 [1/1] (0.00ns)   --->   "%p_shl12_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_91, i2 0"   --->   Operation 872 'bitconcatenate' 'p_shl12_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 873 [1/1] (1.82ns)   --->   "%empty_92 = sub i9 %p_shl12_3, i9 %p_cast17"   --->   Operation 873 'sub' 'empty_92' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 874 [1/1] (1.82ns)   --->   "%empty_119 = add i6 %zext_ln33, i6 41" [cnn_ip/src/cnn.c:33]   --->   Operation 874 'add' 'empty_119' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 875 [1/1] (0.00ns)   --->   "%p_shl13_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_119, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 875 'bitconcatenate' 'p_shl13_3' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_14 : Operation 876 [1/1] (0.00ns)   --->   "%p_shl14_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_119, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 876 'bitconcatenate' 'p_shl14_3' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_14 : Operation 877 [1/1] (0.00ns)   --->   "%p_shl14_3_0_cast = zext i7 %p_shl14_3" [cnn_ip/src/cnn.c:33]   --->   Operation 877 'zext' 'p_shl14_3_0_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_14 : Operation 878 [1/1] (1.73ns)   --->   "%empty_120 = sub i10 %p_shl13_3, i10 %p_shl14_3_0_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 878 'sub' 'empty_120' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 879 [1/2] (3.25ns)   --->   "%weight1_load_2 = load i9 %weight1_addr_2" [cnn_ip/src/cnn.c:31]   --->   Operation 879 'load' 'weight1_load_2' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_14 : Operation 880 [1/1] (0.00ns)   --->   "%p_mid1197 = or i5 %p_mid, i5 3" [cnn_ip/src/cnn.c:31]   --->   Operation 880 'or' 'p_mid1197' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 881 [1/1] (0.00ns)   --->   "%p_cast16_mid1 = zext i5 %p_mid1197" [cnn_ip/src/cnn.c:31]   --->   Operation 881 'zext' 'p_cast16_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 882 [1/1] (0.00ns)   --->   "%p_shl9_3_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %p_mid1197, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 882 'bitconcatenate' 'p_shl9_3_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 883 [1/1] (0.00ns)   --->   "%p_shl9_3_cast_mid1 = zext i7 %p_shl9_3_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 883 'zext' 'p_shl9_3_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 884 [1/1] (1.87ns)   --->   "%p_mid1199 = sub i8 %p_shl9_3_cast_mid1, i8 %p_cast16_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 884 'sub' 'p_mid1199' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 885 [1/1] (0.00ns)   --->   "%p_cast17_mid1 = sext i8 %p_mid1199" [cnn_ip/src/cnn.c:31]   --->   Operation 885 'sext' 'p_cast17_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 886 [1/1] (0.00ns)   --->   "%empty_137 = trunc i8 %p_mid1199" [cnn_ip/src/cnn.c:31]   --->   Operation 886 'trunc' 'empty_137' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 887 [1/1] (0.00ns)   --->   "%p_shl12_3_0_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_137, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 887 'bitconcatenate' 'p_shl12_3_0_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 888 [1/1] (1.82ns)   --->   "%p_mid1201 = sub i9 %p_shl12_3_0_mid1, i9 %p_cast17_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 888 'sub' 'p_mid1201' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 889 [1/1] (0.96ns)   --->   "%select_ln31_8 = select i1 %icmp_ln33, i9 %p_mid1201, i9 %empty_92" [cnn_ip/src/cnn.c:31]   --->   Operation 889 'select' 'select_ln31_8' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 890 [1/1] (0.00ns)   --->   "%or_ln31 = or i9 %select_ln31_9, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 890 'or' 'or_ln31' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_14 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln31_14 = zext i9 %or_ln31" [cnn_ip/src/cnn.c:31]   --->   Operation 891 'zext' 'zext_ln31_14' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_14 : Operation 892 [1/1] (0.00ns)   --->   "%weight1_addr_13 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_14" [cnn_ip/src/cnn.c:57]   --->   Operation 892 'getelementptr' 'weight1_addr_13' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_14 : Operation 893 [2/2] (3.25ns)   --->   "%weight1_load_13 = load i9 %weight1_addr_13" [cnn_ip/src/cnn.c:31]   --->   Operation 893 'load' 'weight1_load_13' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_14 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln31_15 = zext i9 %select_ln31_9" [cnn_ip/src/cnn.c:31]   --->   Operation 894 'zext' 'zext_ln31_15' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_14 : Operation 895 [1/1] (0.00ns)   --->   "%weight1_addr_14 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_15" [cnn_ip/src/cnn.c:57]   --->   Operation 895 'getelementptr' 'weight1_addr_14' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_14 : Operation 896 [2/2] (3.25ns)   --->   "%weight1_load_14 = load i9 %weight1_addr_14" [cnn_ip/src/cnn.c:31]   --->   Operation 896 'load' 'weight1_load_14' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_14 : Operation 897 [1/2] (3.25ns)   --->   "%weight1_load_15 = load i9 %weight1_addr_15" [cnn_ip/src/cnn.c:31]   --->   Operation 897 'load' 'weight1_load_15' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_14 : Operation 898 [1/1] (0.00ns)   --->   "%bitcast_ln31_19 = bitcast i32 %weight1_load_18" [cnn_ip/src/cnn.c:31]   --->   Operation 898 'bitcast' 'bitcast_ln31_19' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_14 : Operation 899 [1/1] (0.00ns)   --->   "%bitcast_ln31_20 = bitcast i32 %weight1_load_19" [cnn_ip/src/cnn.c:31]   --->   Operation 899 'bitcast' 'bitcast_ln31_20' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_14 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_13)   --->   "%select_ln31_26 = select i1 %icmp_ln33, i10 574, i10 %empty_120" [cnn_ip/src/cnn.c:31]   --->   Operation 900 'select' 'select_ln31_26' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 901 [1/1] (1.82ns)   --->   "%p_mid165 = add i6 %zext_ln33_3, i6 41" [cnn_ip/src/cnn.c:33]   --->   Operation 901 'add' 'p_mid165' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 902 [1/1] (0.00ns)   --->   "%p_shl13_3_0_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_mid165, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 902 'bitconcatenate' 'p_shl13_3_0_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_14 : Operation 903 [1/1] (0.00ns)   --->   "%p_shl14_3_0_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_mid165, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 903 'bitconcatenate' 'p_shl14_3_0_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_14 : Operation 904 [1/1] (0.00ns)   --->   "%p_shl14_3_0_cast_mid1 = zext i7 %p_shl14_3_0_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 904 'zext' 'p_shl14_3_0_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_14 : Operation 905 [1/1] (1.73ns)   --->   "%p_mid167 = sub i10 %p_shl13_3_0_mid1, i10 %p_shl14_3_0_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 905 'sub' 'p_mid167' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 906 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln33_13 = select i1 %and_ln31_1, i10 %p_mid167, i10 %select_ln31_26" [cnn_ip/src/cnn.c:33]   --->   Operation 906 'select' 'select_ln33_13' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 907 [1/1] (0.69ns)   --->   "%select_ln49 = select i1 %tmp_2, i32 0, i32 %sum_5" [cnn_ip/src/cnn.c:49]   --->   Operation 907 'select' 'select_ln49' <Predicate = (!icmp_ln31)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 908 [1/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %x_load_18, i32 %bitcast_ln31_25" [cnn_ip/src/cnn.c:57]   --->   Operation 908 'fmul' 'mul_1_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 909 [1/4] (5.70ns)   --->   "%mul_1_1_1 = fmul i32 %x_load_19, i32 %bitcast_ln31_2" [cnn_ip/src/cnn.c:57]   --->   Operation 909 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 910 [2/4] (5.70ns)   --->   "%mul_1_1_2 = fmul i32 %x_load_20, i32 %bitcast_ln31_24" [cnn_ip/src/cnn.c:57]   --->   Operation 910 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 911 [2/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %x_load_21, i32 %bitcast_ln31_23" [cnn_ip/src/cnn.c:57]   --->   Operation 911 'fmul' 'mul_1_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 912 [3/4] (5.70ns)   --->   "%mul_1_2_1 = fmul i32 %x_load_22, i32 %bitcast_ln31_22" [cnn_ip/src/cnn.c:57]   --->   Operation 912 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 913 [3/4] (5.70ns)   --->   "%mul_1_2_2 = fmul i32 %x_load_23, i32 %bitcast_ln31_21" [cnn_ip/src/cnn.c:57]   --->   Operation 913 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 914 [4/4] (5.70ns)   --->   "%mul_2 = fmul i32 %x_load_24, i32 %bitcast_ln31_20" [cnn_ip/src/cnn.c:57]   --->   Operation 914 'fmul' 'mul_2' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 915 [4/4] (5.70ns)   --->   "%mul_2_0_1 = fmul i32 %x_load_25, i32 %bitcast_ln31_19" [cnn_ip/src/cnn.c:57]   --->   Operation 915 'fmul' 'mul_2_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 916 [1/2] (3.25ns)   --->   "%x_load_28 = load i10 %x_addr_28" [cnn_ip/src/cnn.c:57]   --->   Operation 916 'load' 'x_load_28' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_14 : Operation 917 [1/2] (3.25ns)   --->   "%x_load_29 = load i10 %x_addr_29" [cnn_ip/src/cnn.c:57]   --->   Operation 917 'load' 'x_load_29' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_14 : Operation 918 [1/1] (1.73ns)   --->   "%add_ln57_24 = add i10 %sext_ln49, i10 %select_ln33_12" [cnn_ip/src/cnn.c:57]   --->   Operation 918 'add' 'add_ln57_24' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln57_15 = zext i10 %add_ln57_24" [cnn_ip/src/cnn.c:57]   --->   Operation 919 'zext' 'zext_ln57_15' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_14 : Operation 920 [1/1] (0.00ns)   --->   "%x_addr_30 = getelementptr i32 %x, i64 0, i64 %zext_ln57_15" [cnn_ip/src/cnn.c:57]   --->   Operation 920 'getelementptr' 'x_addr_30' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_14 : Operation 921 [2/2] (3.25ns)   --->   "%x_load_30 = load i10 %x_addr_30" [cnn_ip/src/cnn.c:57]   --->   Operation 921 'load' 'x_load_30' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_14 : Operation 922 [1/1] (1.73ns)   --->   "%add_ln57_25 = add i10 %trunc_ln46_cast51, i10 %select_ln33_12" [cnn_ip/src/cnn.c:57]   --->   Operation 922 'add' 'add_ln57_25' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln57_16 = zext i10 %add_ln57_25" [cnn_ip/src/cnn.c:57]   --->   Operation 923 'zext' 'zext_ln57_16' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_14 : Operation 924 [1/1] (0.00ns)   --->   "%x_addr_31 = getelementptr i32 %x, i64 0, i64 %zext_ln57_16" [cnn_ip/src/cnn.c:57]   --->   Operation 924 'getelementptr' 'x_addr_31' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_14 : Operation 925 [2/2] (3.25ns)   --->   "%x_load_31 = load i10 %x_addr_31" [cnn_ip/src/cnn.c:57]   --->   Operation 925 'load' 'x_load_31' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln31_12 = zext i9 %select_ln31_8" [cnn_ip/src/cnn.c:31]   --->   Operation 926 'zext' 'zext_ln31_12' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_15 : Operation 927 [1/1] (0.00ns)   --->   "%weight1_addr_11 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_12" [cnn_ip/src/cnn.c:57]   --->   Operation 927 'getelementptr' 'weight1_addr_11' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_15 : Operation 928 [2/2] (3.25ns)   --->   "%weight1_load_11 = load i9 %weight1_addr_11" [cnn_ip/src/cnn.c:31]   --->   Operation 928 'load' 'weight1_load_11' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_15 : Operation 929 [1/1] (1.82ns)   --->   "%add_ln31_10 = add i9 %select_ln31_9, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 929 'add' 'add_ln31_10' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 930 [1/1] (0.00ns)   --->   "%zext_ln31_13 = zext i9 %add_ln31_10" [cnn_ip/src/cnn.c:31]   --->   Operation 930 'zext' 'zext_ln31_13' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_15 : Operation 931 [1/1] (0.00ns)   --->   "%weight1_addr_12 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_13" [cnn_ip/src/cnn.c:57]   --->   Operation 931 'getelementptr' 'weight1_addr_12' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_15 : Operation 932 [2/2] (3.25ns)   --->   "%weight1_load_12 = load i9 %weight1_addr_12" [cnn_ip/src/cnn.c:31]   --->   Operation 932 'load' 'weight1_load_12' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_15 : Operation 933 [1/2] (3.25ns)   --->   "%weight1_load_13 = load i9 %weight1_addr_13" [cnn_ip/src/cnn.c:31]   --->   Operation 933 'load' 'weight1_load_13' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_15 : Operation 934 [1/2] (3.25ns)   --->   "%weight1_load_14 = load i9 %weight1_addr_14" [cnn_ip/src/cnn.c:31]   --->   Operation 934 'load' 'weight1_load_14' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_15 : Operation 935 [1/1] (0.00ns)   --->   "%bitcast_ln31_17 = bitcast i32 %weight1_load_16" [cnn_ip/src/cnn.c:31]   --->   Operation 935 'bitcast' 'bitcast_ln31_17' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_15 : Operation 936 [1/1] (0.00ns)   --->   "%bitcast_ln31_18 = bitcast i32 %weight1_load_17" [cnn_ip/src/cnn.c:31]   --->   Operation 936 'bitcast' 'bitcast_ln31_18' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_15 : Operation 937 [5/5] (7.25ns)   --->   "%sum_5_0_0_1 = fadd i32 %select_ln49, i32 %mul_0_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 937 'fadd' 'sum_5_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 938 [1/4] (5.70ns)   --->   "%mul_1_1_2 = fmul i32 %x_load_20, i32 %bitcast_ln31_24" [cnn_ip/src/cnn.c:57]   --->   Operation 938 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 939 [1/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %x_load_21, i32 %bitcast_ln31_23" [cnn_ip/src/cnn.c:57]   --->   Operation 939 'fmul' 'mul_1_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 940 [2/4] (5.70ns)   --->   "%mul_1_2_1 = fmul i32 %x_load_22, i32 %bitcast_ln31_22" [cnn_ip/src/cnn.c:57]   --->   Operation 940 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 941 [2/4] (5.70ns)   --->   "%mul_1_2_2 = fmul i32 %x_load_23, i32 %bitcast_ln31_21" [cnn_ip/src/cnn.c:57]   --->   Operation 941 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 942 [3/4] (5.70ns)   --->   "%mul_2 = fmul i32 %x_load_24, i32 %bitcast_ln31_20" [cnn_ip/src/cnn.c:57]   --->   Operation 942 'fmul' 'mul_2' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 943 [3/4] (5.70ns)   --->   "%mul_2_0_1 = fmul i32 %x_load_25, i32 %bitcast_ln31_19" [cnn_ip/src/cnn.c:57]   --->   Operation 943 'fmul' 'mul_2_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 944 [4/4] (5.70ns)   --->   "%mul_2_0_2 = fmul i32 %x_load_26, i32 %bitcast_ln31_18" [cnn_ip/src/cnn.c:57]   --->   Operation 944 'fmul' 'mul_2_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 945 [4/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %x_load_27, i32 %bitcast_ln31_17" [cnn_ip/src/cnn.c:57]   --->   Operation 945 'fmul' 'mul_2_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 946 [1/2] (3.25ns)   --->   "%x_load_30 = load i10 %x_addr_30" [cnn_ip/src/cnn.c:57]   --->   Operation 946 'load' 'x_load_30' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_15 : Operation 947 [1/2] (3.25ns)   --->   "%x_load_31 = load i10 %x_addr_31" [cnn_ip/src/cnn.c:57]   --->   Operation 947 'load' 'x_load_31' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_15 : Operation 948 [1/1] (1.73ns)   --->   "%add_ln57_26 = add i10 %zext_ln49, i10 %select_ln33_12" [cnn_ip/src/cnn.c:57]   --->   Operation 948 'add' 'add_ln57_26' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 949 [1/1] (0.00ns)   --->   "%zext_ln57_17 = zext i10 %add_ln57_26" [cnn_ip/src/cnn.c:57]   --->   Operation 949 'zext' 'zext_ln57_17' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_15 : Operation 950 [1/1] (0.00ns)   --->   "%x_addr_32 = getelementptr i32 %x, i64 0, i64 %zext_ln57_17" [cnn_ip/src/cnn.c:57]   --->   Operation 950 'getelementptr' 'x_addr_32' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_15 : Operation 951 [2/2] (3.25ns)   --->   "%x_load_32 = load i10 %x_addr_32" [cnn_ip/src/cnn.c:57]   --->   Operation 951 'load' 'x_load_32' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_15 : Operation 952 [1/1] (1.73ns)   --->   "%add_ln57_27 = add i10 %sext_ln49, i10 %select_ln33_13" [cnn_ip/src/cnn.c:57]   --->   Operation 952 'add' 'add_ln57_27' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln57_18 = zext i10 %add_ln57_27" [cnn_ip/src/cnn.c:57]   --->   Operation 953 'zext' 'zext_ln57_18' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_15 : Operation 954 [1/1] (0.00ns)   --->   "%x_addr_33 = getelementptr i32 %x, i64 0, i64 %zext_ln57_18" [cnn_ip/src/cnn.c:57]   --->   Operation 954 'getelementptr' 'x_addr_33' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_15 : Operation 955 [2/2] (3.25ns)   --->   "%x_load_33 = load i10 %x_addr_33" [cnn_ip/src/cnn.c:57]   --->   Operation 955 'load' 'x_load_33' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 956 [1/1] (1.91ns)   --->   "%empty_93 = add i8 %empty_90, i8 1"   --->   Operation 956 'add' 'empty_93' <Predicate = (!icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 957 [1/1] (0.00ns)   --->   "%p_cast18 = sext i8 %empty_93"   --->   Operation 957 'sext' 'p_cast18' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 958 [1/1] (0.00ns)   --->   "%empty_94 = trunc i8 %empty_93"   --->   Operation 958 'trunc' 'empty_94' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 959 [1/1] (0.00ns)   --->   "%p_shl12_3_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_94, i2 0"   --->   Operation 959 'bitconcatenate' 'p_shl12_3_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 960 [1/1] (1.82ns)   --->   "%empty_95 = sub i9 %p_shl12_3_1, i9 %p_cast18"   --->   Operation 960 'sub' 'empty_95' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 961 [1/1] (1.91ns)   --->   "%empty_96 = add i8 %empty_90, i8 2"   --->   Operation 961 'add' 'empty_96' <Predicate = (!icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 962 [1/1] (0.00ns)   --->   "%p_cast19 = sext i8 %empty_96"   --->   Operation 962 'sext' 'p_cast19' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 963 [1/1] (0.00ns)   --->   "%empty_97 = trunc i8 %empty_96"   --->   Operation 963 'trunc' 'empty_97' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 964 [1/1] (0.00ns)   --->   "%p_shl12_3_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_97, i2 0"   --->   Operation 964 'bitconcatenate' 'p_shl12_3_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 965 [1/1] (1.82ns)   --->   "%empty_98 = sub i9 %p_shl12_3_2, i9 %p_cast19"   --->   Operation 965 'sub' 'empty_98' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 966 [1/1] (1.82ns)   --->   "%empty_121 = add i6 %zext_ln33, i6 42" [cnn_ip/src/cnn.c:33]   --->   Operation 966 'add' 'empty_121' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 967 [1/1] (0.00ns)   --->   "%p_shl13_3_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_121, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 967 'bitconcatenate' 'p_shl13_3_1' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 968 [1/1] (0.00ns)   --->   "%p_shl14_3_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_121, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 968 'bitconcatenate' 'p_shl14_3_1' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 969 [1/1] (0.00ns)   --->   "%p_shl14_3_1_cast = zext i7 %p_shl14_3_1" [cnn_ip/src/cnn.c:33]   --->   Operation 969 'zext' 'p_shl14_3_1_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 970 [1/1] (1.73ns)   --->   "%empty_122 = sub i10 %p_shl13_3_1, i10 %p_shl14_3_1_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 970 'sub' 'empty_122' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 971 [1/1] (1.82ns)   --->   "%empty_123 = add i6 %zext_ln33, i6 43" [cnn_ip/src/cnn.c:33]   --->   Operation 971 'add' 'empty_123' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 972 [1/1] (0.00ns)   --->   "%p_shl13_3_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_123, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 972 'bitconcatenate' 'p_shl13_3_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 973 [1/1] (0.00ns)   --->   "%p_shl14_3_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_123, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 973 'bitconcatenate' 'p_shl14_3_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 974 [1/1] (0.00ns)   --->   "%p_shl14_3_2_cast = zext i7 %p_shl14_3_2" [cnn_ip/src/cnn.c:33]   --->   Operation 974 'zext' 'p_shl14_3_2_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 975 [1/1] (1.73ns)   --->   "%empty_124 = sub i10 %p_shl13_3_2, i10 %p_shl14_3_2_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 975 'sub' 'empty_124' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 976 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 976 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 977 [1/1] (1.63ns)   --->   "%add_ln31_20 = add i11 %indvar_flatten409_load, i11 1" [cnn_ip/src/cnn.c:31]   --->   Operation 977 'add' 'add_ln31_20' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 978 [1/1] (0.00ns)   --->   "%bitcast_ln31_3 = bitcast i32 %weight1_load_2" [cnn_ip/src/cnn.c:31]   --->   Operation 978 'bitcast' 'bitcast_ln31_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_16 : Operation 979 [1/1] (1.91ns)   --->   "%p_mid1203 = add i8 %p_mid1199, i8 1" [cnn_ip/src/cnn.c:31]   --->   Operation 979 'add' 'p_mid1203' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 980 [1/1] (0.00ns)   --->   "%p_cast18_mid1 = sext i8 %p_mid1203" [cnn_ip/src/cnn.c:31]   --->   Operation 980 'sext' 'p_cast18_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 981 [1/1] (0.00ns)   --->   "%empty_138 = trunc i8 %p_mid1203" [cnn_ip/src/cnn.c:31]   --->   Operation 981 'trunc' 'empty_138' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 982 [1/1] (0.00ns)   --->   "%p_shl12_3_1_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_138, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 982 'bitconcatenate' 'p_shl12_3_1_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 983 [1/1] (1.82ns)   --->   "%p_mid1205 = sub i9 %p_shl12_3_1_mid1, i9 %p_cast18_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 983 'sub' 'p_mid1205' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 984 [1/1] (0.96ns)   --->   "%select_ln31_6 = select i1 %icmp_ln33, i9 %p_mid1205, i9 %empty_95" [cnn_ip/src/cnn.c:31]   --->   Operation 984 'select' 'select_ln31_6' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 985 [1/1] (1.91ns)   --->   "%p_mid1207 = add i8 %p_mid1199, i8 2" [cnn_ip/src/cnn.c:31]   --->   Operation 985 'add' 'p_mid1207' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 986 [1/1] (0.00ns)   --->   "%p_cast19_mid1 = sext i8 %p_mid1207" [cnn_ip/src/cnn.c:31]   --->   Operation 986 'sext' 'p_cast19_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 987 [1/1] (0.00ns)   --->   "%empty_139 = trunc i8 %p_mid1207" [cnn_ip/src/cnn.c:31]   --->   Operation 987 'trunc' 'empty_139' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 988 [1/1] (0.00ns)   --->   "%p_shl12_3_2_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_139, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 988 'bitconcatenate' 'p_shl12_3_2_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 989 [1/1] (1.82ns)   --->   "%p_mid1209 = sub i9 %p_shl12_3_2_mid1, i9 %p_cast19_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 989 'sub' 'p_mid1209' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 990 [1/1] (0.96ns)   --->   "%select_ln31_7 = select i1 %icmp_ln33, i9 %p_mid1209, i9 %empty_98" [cnn_ip/src/cnn.c:31]   --->   Operation 990 'select' 'select_ln31_7' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 991 [1/1] (1.82ns)   --->   "%add_ln31_8 = add i9 %select_ln31_8, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 991 'add' 'add_ln31_8' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 992 [1/1] (0.00ns)   --->   "%zext_ln31_10 = zext i9 %add_ln31_8" [cnn_ip/src/cnn.c:31]   --->   Operation 992 'zext' 'zext_ln31_10' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_16 : Operation 993 [1/1] (0.00ns)   --->   "%weight1_addr_9 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_10" [cnn_ip/src/cnn.c:57]   --->   Operation 993 'getelementptr' 'weight1_addr_9' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_16 : Operation 994 [2/2] (3.25ns)   --->   "%weight1_load_9 = load i9 %weight1_addr_9" [cnn_ip/src/cnn.c:31]   --->   Operation 994 'load' 'weight1_load_9' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_16 : Operation 995 [1/1] (1.82ns)   --->   "%add_ln31_9 = add i9 %select_ln31_8, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 995 'add' 'add_ln31_9' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln31_11 = zext i9 %add_ln31_9" [cnn_ip/src/cnn.c:31]   --->   Operation 996 'zext' 'zext_ln31_11' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_16 : Operation 997 [1/1] (0.00ns)   --->   "%weight1_addr_10 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_11" [cnn_ip/src/cnn.c:57]   --->   Operation 997 'getelementptr' 'weight1_addr_10' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_16 : Operation 998 [2/2] (3.25ns)   --->   "%weight1_load_10 = load i9 %weight1_addr_10" [cnn_ip/src/cnn.c:31]   --->   Operation 998 'load' 'weight1_load_10' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_16 : Operation 999 [1/2] (3.25ns)   --->   "%weight1_load_11 = load i9 %weight1_addr_11" [cnn_ip/src/cnn.c:31]   --->   Operation 999 'load' 'weight1_load_11' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_16 : Operation 1000 [1/2] (3.25ns)   --->   "%weight1_load_12 = load i9 %weight1_addr_12" [cnn_ip/src/cnn.c:31]   --->   Operation 1000 'load' 'weight1_load_12' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_16 : Operation 1001 [1/1] (0.00ns)   --->   "%bitcast_ln31_16 = bitcast i32 %weight1_load_15" [cnn_ip/src/cnn.c:31]   --->   Operation 1001 'bitcast' 'bitcast_ln31_16' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_14)   --->   "%select_ln31_27 = select i1 %icmp_ln33, i10 588, i10 %empty_122" [cnn_ip/src/cnn.c:31]   --->   Operation 1002 'select' 'select_ln31_27' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_15)   --->   "%select_ln31_28 = select i1 %icmp_ln33, i10 602, i10 %empty_124" [cnn_ip/src/cnn.c:31]   --->   Operation 1003 'select' 'select_ln31_28' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1004 [1/1] (1.82ns)   --->   "%p_mid169 = add i6 %zext_ln33_3, i6 42" [cnn_ip/src/cnn.c:33]   --->   Operation 1004 'add' 'p_mid169' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1005 [1/1] (0.00ns)   --->   "%p_shl13_3_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_mid169, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 1005 'bitconcatenate' 'p_shl13_3_1_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 1006 [1/1] (0.00ns)   --->   "%p_shl14_3_1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_mid169, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 1006 'bitconcatenate' 'p_shl14_3_1_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 1007 [1/1] (0.00ns)   --->   "%p_shl14_3_1_cast_mid1 = zext i7 %p_shl14_3_1_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 1007 'zext' 'p_shl14_3_1_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 1008 [1/1] (1.73ns)   --->   "%p_mid171 = sub i10 %p_shl13_3_1_mid1, i10 %p_shl14_3_1_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 1008 'sub' 'p_mid171' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1009 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln33_14 = select i1 %and_ln31_1, i10 %p_mid171, i10 %select_ln31_27" [cnn_ip/src/cnn.c:33]   --->   Operation 1009 'select' 'select_ln33_14' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1010 [1/1] (1.82ns)   --->   "%p_mid173 = add i6 %zext_ln33_3, i6 43" [cnn_ip/src/cnn.c:33]   --->   Operation 1010 'add' 'p_mid173' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1011 [1/1] (0.00ns)   --->   "%p_shl13_3_2_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_mid173, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 1011 'bitconcatenate' 'p_shl13_3_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 1012 [1/1] (0.00ns)   --->   "%p_shl14_3_2_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_mid173, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 1012 'bitconcatenate' 'p_shl14_3_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 1013 [1/1] (0.00ns)   --->   "%p_shl14_3_2_cast_mid1 = zext i7 %p_shl14_3_2_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 1013 'zext' 'p_shl14_3_2_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 1014 [1/1] (1.73ns)   --->   "%p_mid175 = sub i10 %p_shl13_3_2_mid1, i10 %p_shl14_3_2_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 1014 'sub' 'p_mid175' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1015 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln33_15 = select i1 %and_ln31_1, i10 %p_mid175, i10 %select_ln31_28" [cnn_ip/src/cnn.c:33]   --->   Operation 1015 'select' 'select_ln33_15' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1016 [4/5] (7.25ns)   --->   "%sum_5_0_0_1 = fadd i32 %select_ln49, i32 %mul_0_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1016 'fadd' 'sum_5_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1017 [1/4] (5.70ns)   --->   "%mul_1_2_1 = fmul i32 %x_load_22, i32 %bitcast_ln31_22" [cnn_ip/src/cnn.c:57]   --->   Operation 1017 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1018 [1/4] (5.70ns)   --->   "%mul_1_2_2 = fmul i32 %x_load_23, i32 %bitcast_ln31_21" [cnn_ip/src/cnn.c:57]   --->   Operation 1018 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1019 [2/4] (5.70ns)   --->   "%mul_2 = fmul i32 %x_load_24, i32 %bitcast_ln31_20" [cnn_ip/src/cnn.c:57]   --->   Operation 1019 'fmul' 'mul_2' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1020 [2/4] (5.70ns)   --->   "%mul_2_0_1 = fmul i32 %x_load_25, i32 %bitcast_ln31_19" [cnn_ip/src/cnn.c:57]   --->   Operation 1020 'fmul' 'mul_2_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1021 [3/4] (5.70ns)   --->   "%mul_2_0_2 = fmul i32 %x_load_26, i32 %bitcast_ln31_18" [cnn_ip/src/cnn.c:57]   --->   Operation 1021 'fmul' 'mul_2_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1022 [3/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %x_load_27, i32 %bitcast_ln31_17" [cnn_ip/src/cnn.c:57]   --->   Operation 1022 'fmul' 'mul_2_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1023 [4/4] (5.70ns)   --->   "%mul_2_1_1 = fmul i32 %x_load_28, i32 %bitcast_ln31_3" [cnn_ip/src/cnn.c:57]   --->   Operation 1023 'fmul' 'mul_2_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1024 [4/4] (5.70ns)   --->   "%mul_2_1_2 = fmul i32 %x_load_29, i32 %bitcast_ln31_16" [cnn_ip/src/cnn.c:57]   --->   Operation 1024 'fmul' 'mul_2_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1025 [1/2] (3.25ns)   --->   "%x_load_32 = load i10 %x_addr_32" [cnn_ip/src/cnn.c:57]   --->   Operation 1025 'load' 'x_load_32' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_16 : Operation 1026 [1/2] (3.25ns)   --->   "%x_load_33 = load i10 %x_addr_33" [cnn_ip/src/cnn.c:57]   --->   Operation 1026 'load' 'x_load_33' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_16 : Operation 1027 [1/1] (1.73ns)   --->   "%add_ln57_28 = add i10 %trunc_ln46_cast51, i10 %select_ln33_13" [cnn_ip/src/cnn.c:57]   --->   Operation 1027 'add' 'add_ln57_28' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln57_19 = zext i10 %add_ln57_28" [cnn_ip/src/cnn.c:57]   --->   Operation 1028 'zext' 'zext_ln57_19' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_16 : Operation 1029 [1/1] (0.00ns)   --->   "%x_addr_34 = getelementptr i32 %x, i64 0, i64 %zext_ln57_19" [cnn_ip/src/cnn.c:57]   --->   Operation 1029 'getelementptr' 'x_addr_34' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_16 : Operation 1030 [2/2] (3.25ns)   --->   "%x_load_34 = load i10 %x_addr_34" [cnn_ip/src/cnn.c:57]   --->   Operation 1030 'load' 'x_load_34' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_16 : Operation 1031 [1/1] (1.73ns)   --->   "%add_ln57_29 = add i10 %zext_ln49, i10 %select_ln33_13" [cnn_ip/src/cnn.c:57]   --->   Operation 1031 'add' 'add_ln57_29' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1032 [1/1] (0.00ns)   --->   "%zext_ln57_20 = zext i10 %add_ln57_29" [cnn_ip/src/cnn.c:57]   --->   Operation 1032 'zext' 'zext_ln57_20' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_16 : Operation 1033 [1/1] (0.00ns)   --->   "%x_addr_35 = getelementptr i32 %x, i64 0, i64 %zext_ln57_20" [cnn_ip/src/cnn.c:57]   --->   Operation 1033 'getelementptr' 'x_addr_35' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_16 : Operation 1034 [2/2] (3.25ns)   --->   "%x_load_35 = load i10 %x_addr_35" [cnn_ip/src/cnn.c:57]   --->   Operation 1034 'load' 'x_load_35' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_16 : Operation 1035 [1/1] (1.58ns)   --->   "%store_ln35 = store i11 %add_ln31_20, i11 %indvar_flatten409" [cnn_ip/src/cnn.c:35]   --->   Operation 1035 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 1036 [1/1] (1.82ns)   --->   "%add_ln31_4 = add i9 %select_ln31_6, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 1036 'add' 'add_ln31_4' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1037 [1/1] (0.00ns)   --->   "%zext_ln31_4 = zext i9 %add_ln31_4" [cnn_ip/src/cnn.c:31]   --->   Operation 1037 'zext' 'zext_ln31_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 1038 [1/1] (0.00ns)   --->   "%weight1_addr_3 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_4" [cnn_ip/src/cnn.c:57]   --->   Operation 1038 'getelementptr' 'weight1_addr_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 1039 [2/2] (3.25ns)   --->   "%weight1_load_3 = load i9 %weight1_addr_3" [cnn_ip/src/cnn.c:31]   --->   Operation 1039 'load' 'weight1_load_3' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_17 : Operation 1040 [1/1] (0.00ns)   --->   "%zext_ln31_9 = zext i9 %select_ln31_6" [cnn_ip/src/cnn.c:31]   --->   Operation 1040 'zext' 'zext_ln31_9' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_17 : Operation 1041 [1/1] (0.00ns)   --->   "%weight1_addr_8 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_9" [cnn_ip/src/cnn.c:57]   --->   Operation 1041 'getelementptr' 'weight1_addr_8' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_17 : Operation 1042 [2/2] (3.25ns)   --->   "%weight1_load_8 = load i9 %weight1_addr_8" [cnn_ip/src/cnn.c:31]   --->   Operation 1042 'load' 'weight1_load_8' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_17 : Operation 1043 [1/2] (3.25ns)   --->   "%weight1_load_9 = load i9 %weight1_addr_9" [cnn_ip/src/cnn.c:31]   --->   Operation 1043 'load' 'weight1_load_9' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_17 : Operation 1044 [1/2] (3.25ns)   --->   "%weight1_load_10 = load i9 %weight1_addr_10" [cnn_ip/src/cnn.c:31]   --->   Operation 1044 'load' 'weight1_load_10' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_17 : Operation 1045 [1/1] (0.00ns)   --->   "%bitcast_ln31_14 = bitcast i32 %weight1_load_13" [cnn_ip/src/cnn.c:31]   --->   Operation 1045 'bitcast' 'bitcast_ln31_14' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_17 : Operation 1046 [1/1] (0.00ns)   --->   "%bitcast_ln31_15 = bitcast i32 %weight1_load_14" [cnn_ip/src/cnn.c:31]   --->   Operation 1046 'bitcast' 'bitcast_ln31_15' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_17 : Operation 1047 [3/5] (7.25ns)   --->   "%sum_5_0_0_1 = fadd i32 %select_ln49, i32 %mul_0_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1047 'fadd' 'sum_5_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1048 [1/4] (5.70ns)   --->   "%mul_2 = fmul i32 %x_load_24, i32 %bitcast_ln31_20" [cnn_ip/src/cnn.c:57]   --->   Operation 1048 'fmul' 'mul_2' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1049 [1/4] (5.70ns)   --->   "%mul_2_0_1 = fmul i32 %x_load_25, i32 %bitcast_ln31_19" [cnn_ip/src/cnn.c:57]   --->   Operation 1049 'fmul' 'mul_2_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1050 [2/4] (5.70ns)   --->   "%mul_2_0_2 = fmul i32 %x_load_26, i32 %bitcast_ln31_18" [cnn_ip/src/cnn.c:57]   --->   Operation 1050 'fmul' 'mul_2_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1051 [2/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %x_load_27, i32 %bitcast_ln31_17" [cnn_ip/src/cnn.c:57]   --->   Operation 1051 'fmul' 'mul_2_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1052 [3/4] (5.70ns)   --->   "%mul_2_1_1 = fmul i32 %x_load_28, i32 %bitcast_ln31_3" [cnn_ip/src/cnn.c:57]   --->   Operation 1052 'fmul' 'mul_2_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1053 [3/4] (5.70ns)   --->   "%mul_2_1_2 = fmul i32 %x_load_29, i32 %bitcast_ln31_16" [cnn_ip/src/cnn.c:57]   --->   Operation 1053 'fmul' 'mul_2_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1054 [4/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %x_load_30, i32 %bitcast_ln31_15" [cnn_ip/src/cnn.c:57]   --->   Operation 1054 'fmul' 'mul_2_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1055 [4/4] (5.70ns)   --->   "%mul_2_2_1 = fmul i32 %x_load_31, i32 %bitcast_ln31_14" [cnn_ip/src/cnn.c:57]   --->   Operation 1055 'fmul' 'mul_2_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1056 [1/2] (3.25ns)   --->   "%x_load_34 = load i10 %x_addr_34" [cnn_ip/src/cnn.c:57]   --->   Operation 1056 'load' 'x_load_34' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_17 : Operation 1057 [1/2] (3.25ns)   --->   "%x_load_35 = load i10 %x_addr_35" [cnn_ip/src/cnn.c:57]   --->   Operation 1057 'load' 'x_load_35' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_17 : Operation 1058 [1/1] (1.73ns)   --->   "%add_ln57_30 = add i10 %sext_ln49, i10 %select_ln33_14" [cnn_ip/src/cnn.c:57]   --->   Operation 1058 'add' 'add_ln57_30' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1059 [1/1] (0.00ns)   --->   "%zext_ln57_21 = zext i10 %add_ln57_30" [cnn_ip/src/cnn.c:57]   --->   Operation 1059 'zext' 'zext_ln57_21' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_17 : Operation 1060 [1/1] (0.00ns)   --->   "%x_addr_36 = getelementptr i32 %x, i64 0, i64 %zext_ln57_21" [cnn_ip/src/cnn.c:57]   --->   Operation 1060 'getelementptr' 'x_addr_36' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_17 : Operation 1061 [2/2] (3.25ns)   --->   "%x_load_36 = load i10 %x_addr_36" [cnn_ip/src/cnn.c:57]   --->   Operation 1061 'load' 'x_load_36' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_17 : Operation 1062 [1/1] (1.73ns)   --->   "%add_ln57_31 = add i10 %trunc_ln46_cast51, i10 %select_ln33_14" [cnn_ip/src/cnn.c:57]   --->   Operation 1062 'add' 'add_ln57_31' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln57_22 = zext i10 %add_ln57_31" [cnn_ip/src/cnn.c:57]   --->   Operation 1063 'zext' 'zext_ln57_22' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 1064 [1/1] (0.00ns)   --->   "%x_addr_37 = getelementptr i32 %x, i64 0, i64 %zext_ln57_22" [cnn_ip/src/cnn.c:57]   --->   Operation 1064 'getelementptr' 'x_addr_37' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 1065 [2/2] (3.25ns)   --->   "%x_load_37 = load i10 %x_addr_37" [cnn_ip/src/cnn.c:57]   --->   Operation 1065 'load' 'x_load_37' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_17 : Operation 1066 [1/1] (1.73ns)   --->   "%add_ln57_32 = add i10 %zext_ln49, i10 %select_ln33_14" [cnn_ip/src/cnn.c:57]   --->   Operation 1066 'add' 'add_ln57_32' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1067 [1/1] (1.73ns)   --->   "%add_ln57_33 = add i10 %sext_ln49, i10 %select_ln33_15" [cnn_ip/src/cnn.c:57]   --->   Operation 1067 'add' 'add_ln57_33' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1068 [1/1] (1.73ns)   --->   "%add_ln57_34 = add i10 %trunc_ln46_cast51, i10 %select_ln33_15" [cnn_ip/src/cnn.c:57]   --->   Operation 1068 'add' 'add_ln57_34' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1069 [1/1] (1.73ns)   --->   "%add_ln57_35 = add i10 %zext_ln49, i10 %select_ln33_15" [cnn_ip/src/cnn.c:57]   --->   Operation 1069 'add' 'add_ln57_35' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 1070 [1/1] (1.02ns)   --->   "%select_ln31_2 = select i1 %icmp_ln33, i4 %add_ln31, i4 %och_1" [cnn_ip/src/cnn.c:31]   --->   Operation 1070 'select' 'select_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1071 [1/2] (3.25ns)   --->   "%weight1_load_3 = load i9 %weight1_addr_3" [cnn_ip/src/cnn.c:31]   --->   Operation 1071 'load' 'weight1_load_3' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_18 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln31_7 = zext i9 %select_ln31_7" [cnn_ip/src/cnn.c:31]   --->   Operation 1072 'zext' 'zext_ln31_7' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_18 : Operation 1073 [1/1] (0.00ns)   --->   "%weight1_addr_6 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_7" [cnn_ip/src/cnn.c:57]   --->   Operation 1073 'getelementptr' 'weight1_addr_6' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_18 : Operation 1074 [2/2] (3.25ns)   --->   "%weight1_load_6 = load i9 %weight1_addr_6" [cnn_ip/src/cnn.c:31]   --->   Operation 1074 'load' 'weight1_load_6' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_18 : Operation 1075 [1/1] (1.82ns)   --->   "%add_ln31_7 = add i9 %select_ln31_6, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 1075 'add' 'add_ln31_7' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1076 [1/1] (0.00ns)   --->   "%zext_ln31_8 = zext i9 %add_ln31_7" [cnn_ip/src/cnn.c:31]   --->   Operation 1076 'zext' 'zext_ln31_8' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_18 : Operation 1077 [1/1] (0.00ns)   --->   "%weight1_addr_7 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_8" [cnn_ip/src/cnn.c:57]   --->   Operation 1077 'getelementptr' 'weight1_addr_7' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_18 : Operation 1078 [2/2] (3.25ns)   --->   "%weight1_load_7 = load i9 %weight1_addr_7" [cnn_ip/src/cnn.c:31]   --->   Operation 1078 'load' 'weight1_load_7' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_18 : Operation 1079 [1/2] (3.25ns)   --->   "%weight1_load_8 = load i9 %weight1_addr_8" [cnn_ip/src/cnn.c:31]   --->   Operation 1079 'load' 'weight1_load_8' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_18 : Operation 1080 [1/1] (0.00ns)   --->   "%bitcast_ln31_12 = bitcast i32 %weight1_load_11" [cnn_ip/src/cnn.c:31]   --->   Operation 1080 'bitcast' 'bitcast_ln31_12' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_18 : Operation 1081 [1/1] (0.00ns)   --->   "%bitcast_ln31_13 = bitcast i32 %weight1_load_12" [cnn_ip/src/cnn.c:31]   --->   Operation 1081 'bitcast' 'bitcast_ln31_13' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_18 : Operation 1082 [1/1] (1.02ns)   --->   "%select_ln33_17 = select i1 %and_ln31_1, i4 %p_dup7, i4 %select_ln31" [cnn_ip/src/cnn.c:33]   --->   Operation 1082 'select' 'select_ln33_17' <Predicate = (!icmp_ln31)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1083 [2/5] (7.25ns)   --->   "%sum_5_0_0_1 = fadd i32 %select_ln49, i32 %mul_0_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1083 'fadd' 'sum_5_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1084 [1/4] (5.70ns)   --->   "%mul_2_0_2 = fmul i32 %x_load_26, i32 %bitcast_ln31_18" [cnn_ip/src/cnn.c:57]   --->   Operation 1084 'fmul' 'mul_2_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1085 [1/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %x_load_27, i32 %bitcast_ln31_17" [cnn_ip/src/cnn.c:57]   --->   Operation 1085 'fmul' 'mul_2_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1086 [2/4] (5.70ns)   --->   "%mul_2_1_1 = fmul i32 %x_load_28, i32 %bitcast_ln31_3" [cnn_ip/src/cnn.c:57]   --->   Operation 1086 'fmul' 'mul_2_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1087 [2/4] (5.70ns)   --->   "%mul_2_1_2 = fmul i32 %x_load_29, i32 %bitcast_ln31_16" [cnn_ip/src/cnn.c:57]   --->   Operation 1087 'fmul' 'mul_2_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1088 [3/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %x_load_30, i32 %bitcast_ln31_15" [cnn_ip/src/cnn.c:57]   --->   Operation 1088 'fmul' 'mul_2_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1089 [3/4] (5.70ns)   --->   "%mul_2_2_1 = fmul i32 %x_load_31, i32 %bitcast_ln31_14" [cnn_ip/src/cnn.c:57]   --->   Operation 1089 'fmul' 'mul_2_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1090 [4/4] (5.70ns)   --->   "%mul_2_2_2 = fmul i32 %x_load_32, i32 %bitcast_ln31_13" [cnn_ip/src/cnn.c:57]   --->   Operation 1090 'fmul' 'mul_2_2_2' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1091 [4/4] (5.70ns)   --->   "%mul_3 = fmul i32 %x_load_33, i32 %bitcast_ln31_12" [cnn_ip/src/cnn.c:57]   --->   Operation 1091 'fmul' 'mul_3' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1092 [1/2] (3.25ns)   --->   "%x_load_36 = load i10 %x_addr_36" [cnn_ip/src/cnn.c:57]   --->   Operation 1092 'load' 'x_load_36' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_18 : Operation 1093 [1/2] (3.25ns)   --->   "%x_load_37 = load i10 %x_addr_37" [cnn_ip/src/cnn.c:57]   --->   Operation 1093 'load' 'x_load_37' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_18 : Operation 1094 [1/1] (0.00ns)   --->   "%zext_ln57_23 = zext i10 %add_ln57_32" [cnn_ip/src/cnn.c:57]   --->   Operation 1094 'zext' 'zext_ln57_23' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_18 : Operation 1095 [1/1] (0.00ns)   --->   "%x_addr_38 = getelementptr i32 %x, i64 0, i64 %zext_ln57_23" [cnn_ip/src/cnn.c:57]   --->   Operation 1095 'getelementptr' 'x_addr_38' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_18 : Operation 1096 [2/2] (3.25ns)   --->   "%x_load_38 = load i10 %x_addr_38" [cnn_ip/src/cnn.c:57]   --->   Operation 1096 'load' 'x_load_38' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_18 : Operation 1097 [1/1] (0.00ns)   --->   "%zext_ln57_24 = zext i10 %add_ln57_33" [cnn_ip/src/cnn.c:57]   --->   Operation 1097 'zext' 'zext_ln57_24' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_18 : Operation 1098 [1/1] (0.00ns)   --->   "%x_addr_39 = getelementptr i32 %x, i64 0, i64 %zext_ln57_24" [cnn_ip/src/cnn.c:57]   --->   Operation 1098 'getelementptr' 'x_addr_39' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_18 : Operation 1099 [2/2] (3.25ns)   --->   "%x_load_39 = load i10 %x_addr_39" [cnn_ip/src/cnn.c:57]   --->   Operation 1099 'load' 'x_load_39' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_18 : Operation 1100 [1/1] (1.91ns)   --->   "%add_ln33 = add i8 %indvar_flatten_load, i8 1" [cnn_ip/src/cnn.c:33]   --->   Operation 1100 'add' 'add_ln33' <Predicate = (!icmp_ln31 & !icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1101 [1/1] (1.24ns)   --->   "%select_ln33_18 = select i1 %icmp_ln33, i8 1, i8 %add_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 1101 'select' 'select_ln33_18' <Predicate = (!icmp_ln31)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1102 [1/1] (1.58ns)   --->   "%store_ln35 = store i4 %select_ln31_2, i4 %och" [cnn_ip/src/cnn.c:35]   --->   Operation 1102 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_18 : Operation 1103 [1/1] (1.58ns)   --->   "%store_ln35 = store i8 %select_ln33_18, i8 %indvar_flatten" [cnn_ip/src/cnn.c:35]   --->   Operation 1103 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_18 : Operation 1104 [1/1] (1.58ns)   --->   "%store_ln35 = store i4 %select_ln33_17, i4 %h" [cnn_ip/src/cnn.c:35]   --->   Operation 1104 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 1105 [1/1] (1.82ns)   --->   "%add_ln31_5 = add i9 %select_ln31_7, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 1105 'add' 'add_ln31_5' <Predicate = (!or_ln49_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln31_5 = zext i9 %add_ln31_5" [cnn_ip/src/cnn.c:31]   --->   Operation 1106 'zext' 'zext_ln31_5' <Predicate = (!or_ln49_3)> <Delay = 0.00>
ST_19 : Operation 1107 [1/1] (0.00ns)   --->   "%weight1_addr_4 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_5" [cnn_ip/src/cnn.c:57]   --->   Operation 1107 'getelementptr' 'weight1_addr_4' <Predicate = (!or_ln49_3)> <Delay = 0.00>
ST_19 : Operation 1108 [2/2] (3.25ns)   --->   "%weight1_load_4 = load i9 %weight1_addr_4" [cnn_ip/src/cnn.c:31]   --->   Operation 1108 'load' 'weight1_load_4' <Predicate = (!or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_19 : Operation 1109 [1/1] (1.82ns)   --->   "%add_ln31_6 = add i9 %select_ln31_7, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 1109 'add' 'add_ln31_6' <Predicate = (!select_ln33_5)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln31_6 = zext i9 %add_ln31_6" [cnn_ip/src/cnn.c:31]   --->   Operation 1110 'zext' 'zext_ln31_6' <Predicate = (!select_ln33_5)> <Delay = 0.00>
ST_19 : Operation 1111 [1/1] (0.00ns)   --->   "%weight1_addr_5 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_6" [cnn_ip/src/cnn.c:57]   --->   Operation 1111 'getelementptr' 'weight1_addr_5' <Predicate = (!select_ln33_5)> <Delay = 0.00>
ST_19 : Operation 1112 [2/2] (3.25ns)   --->   "%weight1_load_5 = load i9 %weight1_addr_5" [cnn_ip/src/cnn.c:31]   --->   Operation 1112 'load' 'weight1_load_5' <Predicate = (!select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_19 : Operation 1113 [1/2] (3.25ns)   --->   "%weight1_load_6 = load i9 %weight1_addr_6" [cnn_ip/src/cnn.c:31]   --->   Operation 1113 'load' 'weight1_load_6' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_19 : Operation 1114 [1/2] (3.25ns)   --->   "%weight1_load_7 = load i9 %weight1_addr_7" [cnn_ip/src/cnn.c:31]   --->   Operation 1114 'load' 'weight1_load_7' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_19 : Operation 1115 [1/1] (0.00ns)   --->   "%bitcast_ln31_10 = bitcast i32 %weight1_load_9" [cnn_ip/src/cnn.c:31]   --->   Operation 1115 'bitcast' 'bitcast_ln31_10' <Predicate = (!or_ln49_1)> <Delay = 0.00>
ST_19 : Operation 1116 [1/1] (0.00ns)   --->   "%bitcast_ln31_11 = bitcast i32 %weight1_load_10" [cnn_ip/src/cnn.c:31]   --->   Operation 1116 'bitcast' 'bitcast_ln31_11' <Predicate = (!select_ln33_16)> <Delay = 0.00>
ST_19 : Operation 1117 [1/5] (7.25ns)   --->   "%sum_5_0_0_1 = fadd i32 %select_ln49, i32 %mul_0_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1117 'fadd' 'sum_5_0_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1118 [1/4] (5.70ns)   --->   "%mul_2_1_1 = fmul i32 %x_load_28, i32 %bitcast_ln31_3" [cnn_ip/src/cnn.c:57]   --->   Operation 1118 'fmul' 'mul_2_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1119 [1/4] (5.70ns)   --->   "%mul_2_1_2 = fmul i32 %x_load_29, i32 %bitcast_ln31_16" [cnn_ip/src/cnn.c:57]   --->   Operation 1119 'fmul' 'mul_2_1_2' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1120 [2/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %x_load_30, i32 %bitcast_ln31_15" [cnn_ip/src/cnn.c:57]   --->   Operation 1120 'fmul' 'mul_2_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1121 [2/4] (5.70ns)   --->   "%mul_2_2_1 = fmul i32 %x_load_31, i32 %bitcast_ln31_14" [cnn_ip/src/cnn.c:57]   --->   Operation 1121 'fmul' 'mul_2_2_1' <Predicate = (!select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1122 [3/4] (5.70ns)   --->   "%mul_2_2_2 = fmul i32 %x_load_32, i32 %bitcast_ln31_13" [cnn_ip/src/cnn.c:57]   --->   Operation 1122 'fmul' 'mul_2_2_2' <Predicate = (!or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1123 [3/4] (5.70ns)   --->   "%mul_3 = fmul i32 %x_load_33, i32 %bitcast_ln31_12" [cnn_ip/src/cnn.c:57]   --->   Operation 1123 'fmul' 'mul_3' <Predicate = (!tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1124 [4/4] (5.70ns)   --->   "%mul_3_0_1 = fmul i32 %x_load_34, i32 %bitcast_ln31_11" [cnn_ip/src/cnn.c:57]   --->   Operation 1124 'fmul' 'mul_3_0_1' <Predicate = (!select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1125 [4/4] (5.70ns)   --->   "%mul_3_0_2 = fmul i32 %x_load_35, i32 %bitcast_ln31_10" [cnn_ip/src/cnn.c:57]   --->   Operation 1125 'fmul' 'mul_3_0_2' <Predicate = (!or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1126 [1/2] (3.25ns)   --->   "%x_load_38 = load i10 %x_addr_38" [cnn_ip/src/cnn.c:57]   --->   Operation 1126 'load' 'x_load_38' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_19 : Operation 1127 [1/2] (3.25ns)   --->   "%x_load_39 = load i10 %x_addr_39" [cnn_ip/src/cnn.c:57]   --->   Operation 1127 'load' 'x_load_39' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_19 : Operation 1128 [1/1] (0.00ns)   --->   "%zext_ln57_25 = zext i10 %add_ln57_34" [cnn_ip/src/cnn.c:57]   --->   Operation 1128 'zext' 'zext_ln57_25' <Predicate = (!select_ln33_5)> <Delay = 0.00>
ST_19 : Operation 1129 [1/1] (0.00ns)   --->   "%x_addr_40 = getelementptr i32 %x, i64 0, i64 %zext_ln57_25" [cnn_ip/src/cnn.c:57]   --->   Operation 1129 'getelementptr' 'x_addr_40' <Predicate = (!select_ln33_5)> <Delay = 0.00>
ST_19 : Operation 1130 [2/2] (3.25ns)   --->   "%x_load_40 = load i10 %x_addr_40" [cnn_ip/src/cnn.c:57]   --->   Operation 1130 'load' 'x_load_40' <Predicate = (!select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_19 : Operation 1131 [1/1] (0.00ns)   --->   "%zext_ln57_26 = zext i10 %add_ln57_35" [cnn_ip/src/cnn.c:57]   --->   Operation 1131 'zext' 'zext_ln57_26' <Predicate = (!or_ln49_3)> <Delay = 0.00>
ST_19 : Operation 1132 [1/1] (0.00ns)   --->   "%x_addr_41 = getelementptr i32 %x, i64 0, i64 %zext_ln57_26" [cnn_ip/src/cnn.c:57]   --->   Operation 1132 'getelementptr' 'x_addr_41' <Predicate = (!or_ln49_3)> <Delay = 0.00>
ST_19 : Operation 1133 [2/2] (3.25ns)   --->   "%x_load_41 = load i10 %x_addr_41" [cnn_ip/src/cnn.c:57]   --->   Operation 1133 'load' 'x_load_41' <Predicate = (!or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 1134 [1/1] (0.00ns)   --->   "%bitcast_ln31_4 = bitcast i32 %weight1_load_3" [cnn_ip/src/cnn.c:31]   --->   Operation 1134 'bitcast' 'bitcast_ln31_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1135 [1/2] (3.25ns)   --->   "%weight1_load_4 = load i9 %weight1_addr_4" [cnn_ip/src/cnn.c:31]   --->   Operation 1135 'load' 'weight1_load_4' <Predicate = (!or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_20 : Operation 1136 [1/2] (3.25ns)   --->   "%weight1_load_5 = load i9 %weight1_addr_5" [cnn_ip/src/cnn.c:31]   --->   Operation 1136 'load' 'weight1_load_5' <Predicate = (!select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_20 : Operation 1137 [1/1] (0.00ns)   --->   "%bitcast_ln31_9 = bitcast i32 %weight1_load_8" [cnn_ip/src/cnn.c:31]   --->   Operation 1137 'bitcast' 'bitcast_ln31_9' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_20 : Operation 1138 [1/1] (0.69ns)   --->   "%select_ln49_1 = select i1 %select_ln33_16, i32 %select_ln49, i32 %sum_5_0_0_1" [cnn_ip/src/cnn.c:49]   --->   Operation 1138 'select' 'select_ln49_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1139 [1/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %x_load_30, i32 %bitcast_ln31_15" [cnn_ip/src/cnn.c:57]   --->   Operation 1139 'fmul' 'mul_2_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1140 [1/4] (5.70ns)   --->   "%mul_2_2_1 = fmul i32 %x_load_31, i32 %bitcast_ln31_14" [cnn_ip/src/cnn.c:57]   --->   Operation 1140 'fmul' 'mul_2_2_1' <Predicate = (!select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1141 [2/4] (5.70ns)   --->   "%mul_2_2_2 = fmul i32 %x_load_32, i32 %bitcast_ln31_13" [cnn_ip/src/cnn.c:57]   --->   Operation 1141 'fmul' 'mul_2_2_2' <Predicate = (!or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1142 [2/4] (5.70ns)   --->   "%mul_3 = fmul i32 %x_load_33, i32 %bitcast_ln31_12" [cnn_ip/src/cnn.c:57]   --->   Operation 1142 'fmul' 'mul_3' <Predicate = (!tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1143 [3/4] (5.70ns)   --->   "%mul_3_0_1 = fmul i32 %x_load_34, i32 %bitcast_ln31_11" [cnn_ip/src/cnn.c:57]   --->   Operation 1143 'fmul' 'mul_3_0_1' <Predicate = (!select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1144 [3/4] (5.70ns)   --->   "%mul_3_0_2 = fmul i32 %x_load_35, i32 %bitcast_ln31_10" [cnn_ip/src/cnn.c:57]   --->   Operation 1144 'fmul' 'mul_3_0_2' <Predicate = (!or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1145 [4/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %x_load_36, i32 %bitcast_ln31_9" [cnn_ip/src/cnn.c:57]   --->   Operation 1145 'fmul' 'mul_3_1' <Predicate = (!tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1146 [4/4] (5.70ns)   --->   "%mul_3_1_1 = fmul i32 %x_load_37, i32 %bitcast_ln31_4" [cnn_ip/src/cnn.c:57]   --->   Operation 1146 'fmul' 'mul_3_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1147 [1/2] (3.25ns)   --->   "%x_load_40 = load i10 %x_addr_40" [cnn_ip/src/cnn.c:57]   --->   Operation 1147 'load' 'x_load_40' <Predicate = (!select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_20 : Operation 1148 [1/2] (3.25ns)   --->   "%x_load_41 = load i10 %x_addr_41" [cnn_ip/src/cnn.c:57]   --->   Operation 1148 'load' 'x_load_41' <Predicate = (!or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 1149 [1/1] (0.00ns)   --->   "%bitcast_ln31_7 = bitcast i32 %weight1_load_6" [cnn_ip/src/cnn.c:31]   --->   Operation 1149 'bitcast' 'bitcast_ln31_7' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_21 : Operation 1150 [1/1] (0.00ns)   --->   "%bitcast_ln31_8 = bitcast i32 %weight1_load_7" [cnn_ip/src/cnn.c:31]   --->   Operation 1150 'bitcast' 'bitcast_ln31_8' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_21 : Operation 1151 [5/5] (7.25ns)   --->   "%sum_5_0_0_2 = fadd i32 %select_ln49_1, i32 %mul_0_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1151 'fadd' 'sum_5_0_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1152 [1/4] (5.70ns)   --->   "%mul_2_2_2 = fmul i32 %x_load_32, i32 %bitcast_ln31_13" [cnn_ip/src/cnn.c:57]   --->   Operation 1152 'fmul' 'mul_2_2_2' <Predicate = (!or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1153 [1/4] (5.70ns)   --->   "%mul_3 = fmul i32 %x_load_33, i32 %bitcast_ln31_12" [cnn_ip/src/cnn.c:57]   --->   Operation 1153 'fmul' 'mul_3' <Predicate = (!tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1154 [2/4] (5.70ns)   --->   "%mul_3_0_1 = fmul i32 %x_load_34, i32 %bitcast_ln31_11" [cnn_ip/src/cnn.c:57]   --->   Operation 1154 'fmul' 'mul_3_0_1' <Predicate = (!select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1155 [2/4] (5.70ns)   --->   "%mul_3_0_2 = fmul i32 %x_load_35, i32 %bitcast_ln31_10" [cnn_ip/src/cnn.c:57]   --->   Operation 1155 'fmul' 'mul_3_0_2' <Predicate = (!or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1156 [3/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %x_load_36, i32 %bitcast_ln31_9" [cnn_ip/src/cnn.c:57]   --->   Operation 1156 'fmul' 'mul_3_1' <Predicate = (!tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1157 [3/4] (5.70ns)   --->   "%mul_3_1_1 = fmul i32 %x_load_37, i32 %bitcast_ln31_4" [cnn_ip/src/cnn.c:57]   --->   Operation 1157 'fmul' 'mul_3_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1158 [4/4] (5.70ns)   --->   "%mul_3_1_2 = fmul i32 %x_load_38, i32 %bitcast_ln31_8" [cnn_ip/src/cnn.c:57]   --->   Operation 1158 'fmul' 'mul_3_1_2' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1159 [4/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %x_load_39, i32 %bitcast_ln31_7" [cnn_ip/src/cnn.c:57]   --->   Operation 1159 'fmul' 'mul_3_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 1160 [1/1] (0.00ns)   --->   "%bitcast_ln31_5 = bitcast i32 %weight1_load_4" [cnn_ip/src/cnn.c:31]   --->   Operation 1160 'bitcast' 'bitcast_ln31_5' <Predicate = (!or_ln49_3)> <Delay = 0.00>
ST_22 : Operation 1161 [1/1] (0.00ns)   --->   "%bitcast_ln31_6 = bitcast i32 %weight1_load_5" [cnn_ip/src/cnn.c:31]   --->   Operation 1161 'bitcast' 'bitcast_ln31_6' <Predicate = (!select_ln33_5)> <Delay = 0.00>
ST_22 : Operation 1162 [4/5] (7.25ns)   --->   "%sum_5_0_0_2 = fadd i32 %select_ln49_1, i32 %mul_0_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1162 'fadd' 'sum_5_0_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1163 [1/4] (5.70ns)   --->   "%mul_3_0_1 = fmul i32 %x_load_34, i32 %bitcast_ln31_11" [cnn_ip/src/cnn.c:57]   --->   Operation 1163 'fmul' 'mul_3_0_1' <Predicate = (!select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1164 [1/4] (5.70ns)   --->   "%mul_3_0_2 = fmul i32 %x_load_35, i32 %bitcast_ln31_10" [cnn_ip/src/cnn.c:57]   --->   Operation 1164 'fmul' 'mul_3_0_2' <Predicate = (!or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1165 [2/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %x_load_36, i32 %bitcast_ln31_9" [cnn_ip/src/cnn.c:57]   --->   Operation 1165 'fmul' 'mul_3_1' <Predicate = (!tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1166 [2/4] (5.70ns)   --->   "%mul_3_1_1 = fmul i32 %x_load_37, i32 %bitcast_ln31_4" [cnn_ip/src/cnn.c:57]   --->   Operation 1166 'fmul' 'mul_3_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1167 [3/4] (5.70ns)   --->   "%mul_3_1_2 = fmul i32 %x_load_38, i32 %bitcast_ln31_8" [cnn_ip/src/cnn.c:57]   --->   Operation 1167 'fmul' 'mul_3_1_2' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1168 [3/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %x_load_39, i32 %bitcast_ln31_7" [cnn_ip/src/cnn.c:57]   --->   Operation 1168 'fmul' 'mul_3_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1169 [4/4] (5.70ns)   --->   "%mul_3_2_1 = fmul i32 %x_load_40, i32 %bitcast_ln31_6" [cnn_ip/src/cnn.c:57]   --->   Operation 1169 'fmul' 'mul_3_2_1' <Predicate = (!select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1170 [4/4] (5.70ns)   --->   "%mul_3_2_2 = fmul i32 %x_load_41, i32 %bitcast_ln31_5" [cnn_ip/src/cnn.c:57]   --->   Operation 1170 'fmul' 'mul_3_2_2' <Predicate = (!or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 1171 [3/5] (7.25ns)   --->   "%sum_5_0_0_2 = fadd i32 %select_ln49_1, i32 %mul_0_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1171 'fadd' 'sum_5_0_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1172 [1/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %x_load_36, i32 %bitcast_ln31_9" [cnn_ip/src/cnn.c:57]   --->   Operation 1172 'fmul' 'mul_3_1' <Predicate = (!tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1173 [1/4] (5.70ns)   --->   "%mul_3_1_1 = fmul i32 %x_load_37, i32 %bitcast_ln31_4" [cnn_ip/src/cnn.c:57]   --->   Operation 1173 'fmul' 'mul_3_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1174 [2/4] (5.70ns)   --->   "%mul_3_1_2 = fmul i32 %x_load_38, i32 %bitcast_ln31_8" [cnn_ip/src/cnn.c:57]   --->   Operation 1174 'fmul' 'mul_3_1_2' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1175 [2/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %x_load_39, i32 %bitcast_ln31_7" [cnn_ip/src/cnn.c:57]   --->   Operation 1175 'fmul' 'mul_3_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1176 [3/4] (5.70ns)   --->   "%mul_3_2_1 = fmul i32 %x_load_40, i32 %bitcast_ln31_6" [cnn_ip/src/cnn.c:57]   --->   Operation 1176 'fmul' 'mul_3_2_1' <Predicate = (!select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1177 [3/4] (5.70ns)   --->   "%mul_3_2_2 = fmul i32 %x_load_41, i32 %bitcast_ln31_5" [cnn_ip/src/cnn.c:57]   --->   Operation 1177 'fmul' 'mul_3_2_2' <Predicate = (!or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 1178 [2/5] (7.25ns)   --->   "%sum_5_0_0_2 = fadd i32 %select_ln49_1, i32 %mul_0_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1178 'fadd' 'sum_5_0_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1179 [1/4] (5.70ns)   --->   "%mul_3_1_2 = fmul i32 %x_load_38, i32 %bitcast_ln31_8" [cnn_ip/src/cnn.c:57]   --->   Operation 1179 'fmul' 'mul_3_1_2' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1180 [1/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %x_load_39, i32 %bitcast_ln31_7" [cnn_ip/src/cnn.c:57]   --->   Operation 1180 'fmul' 'mul_3_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1181 [2/4] (5.70ns)   --->   "%mul_3_2_1 = fmul i32 %x_load_40, i32 %bitcast_ln31_6" [cnn_ip/src/cnn.c:57]   --->   Operation 1181 'fmul' 'mul_3_2_1' <Predicate = (!select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1182 [2/4] (5.70ns)   --->   "%mul_3_2_2 = fmul i32 %x_load_41, i32 %bitcast_ln31_5" [cnn_ip/src/cnn.c:57]   --->   Operation 1182 'fmul' 'mul_3_2_2' <Predicate = (!or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 1183 [1/5] (7.25ns)   --->   "%sum_5_0_0_2 = fadd i32 %select_ln49_1, i32 %mul_0_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1183 'fadd' 'sum_5_0_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1184 [1/4] (5.70ns)   --->   "%mul_3_2_1 = fmul i32 %x_load_40, i32 %bitcast_ln31_6" [cnn_ip/src/cnn.c:57]   --->   Operation 1184 'fmul' 'mul_3_2_1' <Predicate = (!select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1185 [1/4] (5.70ns)   --->   "%mul_3_2_2 = fmul i32 %x_load_41, i32 %bitcast_ln31_5" [cnn_ip/src/cnn.c:57]   --->   Operation 1185 'fmul' 'mul_3_2_2' <Predicate = (!or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 0.69>
ST_26 : Operation 1186 [1/1] (0.69ns)   --->   "%select_ln49_2 = select i1 %or_ln49_1, i32 %select_ln49_1, i32 %sum_5_0_0_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1186 'select' 'select_ln49_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 1187 [5/5] (7.25ns)   --->   "%sum_5_0_1 = fadd i32 %select_ln49_2, i32 %mul_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1187 'fadd' 'sum_5_0_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 1188 [4/5] (7.25ns)   --->   "%sum_5_0_1 = fadd i32 %select_ln49_2, i32 %mul_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1188 'fadd' 'sum_5_0_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 1189 [3/5] (7.25ns)   --->   "%sum_5_0_1 = fadd i32 %select_ln49_2, i32 %mul_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1189 'fadd' 'sum_5_0_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 1190 [2/5] (7.25ns)   --->   "%sum_5_0_1 = fadd i32 %select_ln49_2, i32 %mul_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1190 'fadd' 'sum_5_0_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 1191 [1/5] (7.25ns)   --->   "%sum_5_0_1 = fadd i32 %select_ln49_2, i32 %mul_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1191 'fadd' 'sum_5_0_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 0.69>
ST_32 : Operation 1192 [1/1] (0.69ns)   --->   "%select_ln49_3 = select i1 %tmp_3, i32 %select_ln49_2, i32 %sum_5_0_1" [cnn_ip/src/cnn.c:49]   --->   Operation 1192 'select' 'select_ln49_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 1193 [5/5] (7.25ns)   --->   "%sum_5_0_1_1 = fadd i32 %select_ln49_3, i32 %mul_0_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1193 'fadd' 'sum_5_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 1194 [4/5] (7.25ns)   --->   "%sum_5_0_1_1 = fadd i32 %select_ln49_3, i32 %mul_0_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1194 'fadd' 'sum_5_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 1195 [3/5] (7.25ns)   --->   "%sum_5_0_1_1 = fadd i32 %select_ln49_3, i32 %mul_0_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1195 'fadd' 'sum_5_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 1196 [2/5] (7.25ns)   --->   "%sum_5_0_1_1 = fadd i32 %select_ln49_3, i32 %mul_0_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1196 'fadd' 'sum_5_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 1197 [1/5] (7.25ns)   --->   "%sum_5_0_1_1 = fadd i32 %select_ln49_3, i32 %mul_0_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1197 'fadd' 'sum_5_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 1198 [5/5] (7.25ns)   --->   "%sum_5_0_1_2 = fadd i32 %sum_5_0_1_1, i32 %mul_0_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1198 'fadd' 'sum_5_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 1199 [4/5] (7.25ns)   --->   "%sum_5_0_1_2 = fadd i32 %sum_5_0_1_1, i32 %mul_0_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1199 'fadd' 'sum_5_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 1200 [3/5] (7.25ns)   --->   "%sum_5_0_1_2 = fadd i32 %sum_5_0_1_1, i32 %mul_0_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1200 'fadd' 'sum_5_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 1201 [2/5] (7.25ns)   --->   "%sum_5_0_1_2 = fadd i32 %sum_5_0_1_1, i32 %mul_0_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1201 'fadd' 'sum_5_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 1202 [1/5] (7.25ns)   --->   "%sum_5_0_1_2 = fadd i32 %sum_5_0_1_1, i32 %mul_0_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1202 'fadd' 'sum_5_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 0.69>
ST_43 : Operation 1203 [1/1] (0.69ns)   --->   "%select_ln49_4 = select i1 %icmp_ln49, i32 %sum_5_0_1_1, i32 %sum_5_0_1_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1203 'select' 'select_ln49_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 1204 [5/5] (7.25ns)   --->   "%sum_5_0_2 = fadd i32 %select_ln49_4, i32 %mul_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1204 'fadd' 'sum_5_0_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 1205 [4/5] (7.25ns)   --->   "%sum_5_0_2 = fadd i32 %select_ln49_4, i32 %mul_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1205 'fadd' 'sum_5_0_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 1206 [3/5] (7.25ns)   --->   "%sum_5_0_2 = fadd i32 %select_ln49_4, i32 %mul_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1206 'fadd' 'sum_5_0_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 1207 [2/5] (7.25ns)   --->   "%sum_5_0_2 = fadd i32 %select_ln49_4, i32 %mul_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1207 'fadd' 'sum_5_0_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 1208 [1/5] (7.25ns)   --->   "%sum_5_0_2 = fadd i32 %select_ln49_4, i32 %mul_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1208 'fadd' 'sum_5_0_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 0.69>
ST_49 : Operation 1209 [1/1] (0.69ns)   --->   "%select_ln49_5 = select i1 %or_ln49_2, i32 %select_ln49_4, i32 %sum_5_0_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1209 'select' 'select_ln49_5' <Predicate = (!select_ln33_5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 1210 [5/5] (7.25ns)   --->   "%sum_5_0_2_1 = fadd i32 %select_ln49_5, i32 %mul_0_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1210 'fadd' 'sum_5_0_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 1211 [4/5] (7.25ns)   --->   "%sum_5_0_2_1 = fadd i32 %select_ln49_5, i32 %mul_0_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1211 'fadd' 'sum_5_0_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 1212 [3/5] (7.25ns)   --->   "%sum_5_0_2_1 = fadd i32 %select_ln49_5, i32 %mul_0_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1212 'fadd' 'sum_5_0_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 1213 [2/5] (7.25ns)   --->   "%sum_5_0_2_1 = fadd i32 %select_ln49_5, i32 %mul_0_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1213 'fadd' 'sum_5_0_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 1214 [1/5] (7.25ns)   --->   "%sum_5_0_2_1 = fadd i32 %select_ln49_5, i32 %mul_0_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1214 'fadd' 'sum_5_0_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 0.69>
ST_55 : Operation 1215 [1/1] (0.69ns)   --->   "%sum_2_0_2_1 = select i1 %select_ln33_5, i32 %select_ln49_4, i32 %sum_5_0_2_1" [cnn_ip/src/cnn.c:33]   --->   Operation 1215 'select' 'sum_2_0_2_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 1216 [5/5] (7.25ns)   --->   "%sum_5_0_2_2 = fadd i32 %sum_2_0_2_1, i32 %mul_0_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1216 'fadd' 'sum_5_0_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 1217 [4/5] (7.25ns)   --->   "%sum_5_0_2_2 = fadd i32 %sum_2_0_2_1, i32 %mul_0_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1217 'fadd' 'sum_5_0_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 1218 [3/5] (7.25ns)   --->   "%sum_5_0_2_2 = fadd i32 %sum_2_0_2_1, i32 %mul_0_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1218 'fadd' 'sum_5_0_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 1219 [2/5] (7.25ns)   --->   "%sum_5_0_2_2 = fadd i32 %sum_2_0_2_1, i32 %mul_0_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1219 'fadd' 'sum_5_0_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 1220 [1/5] (7.25ns)   --->   "%sum_5_0_2_2 = fadd i32 %sum_2_0_2_1, i32 %mul_0_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1220 'fadd' 'sum_5_0_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 0.69>
ST_61 : Operation 1221 [1/1] (0.69ns)   --->   "%select_ln49_6 = select i1 %or_ln49_3, i32 %sum_2_0_2_1, i32 %sum_5_0_2_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1221 'select' 'select_ln49_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 1222 [5/5] (7.25ns)   --->   "%sum_5_1 = fadd i32 %select_ln49_6, i32 %mul_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1222 'fadd' 'sum_5_1' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 1223 [4/5] (7.25ns)   --->   "%sum_5_1 = fadd i32 %select_ln49_6, i32 %mul_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1223 'fadd' 'sum_5_1' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 1224 [3/5] (7.25ns)   --->   "%sum_5_1 = fadd i32 %select_ln49_6, i32 %mul_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1224 'fadd' 'sum_5_1' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 1225 [2/5] (7.25ns)   --->   "%sum_5_1 = fadd i32 %select_ln49_6, i32 %mul_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1225 'fadd' 'sum_5_1' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 1226 [1/5] (7.25ns)   --->   "%sum_5_1 = fadd i32 %select_ln49_6, i32 %mul_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1226 'fadd' 'sum_5_1' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 0.69>
ST_67 : Operation 1227 [1/1] (0.69ns)   --->   "%select_ln49_7 = select i1 %tmp_2, i32 %select_ln49_6, i32 %sum_5_1" [cnn_ip/src/cnn.c:49]   --->   Operation 1227 'select' 'select_ln49_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 1228 [5/5] (7.25ns)   --->   "%sum_5_1_0_1 = fadd i32 %select_ln49_7, i32 %mul_1_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1228 'fadd' 'sum_5_1_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 1229 [4/5] (7.25ns)   --->   "%sum_5_1_0_1 = fadd i32 %select_ln49_7, i32 %mul_1_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1229 'fadd' 'sum_5_1_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 1230 [3/5] (7.25ns)   --->   "%sum_5_1_0_1 = fadd i32 %select_ln49_7, i32 %mul_1_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1230 'fadd' 'sum_5_1_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 1231 [2/5] (7.25ns)   --->   "%sum_5_1_0_1 = fadd i32 %select_ln49_7, i32 %mul_1_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1231 'fadd' 'sum_5_1_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 1232 [1/5] (7.25ns)   --->   "%sum_5_1_0_1 = fadd i32 %select_ln49_7, i32 %mul_1_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1232 'fadd' 'sum_5_1_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 0.69>
ST_73 : Operation 1233 [1/1] (0.69ns)   --->   "%select_ln49_8 = select i1 %select_ln33_16, i32 %select_ln49_7, i32 %sum_5_1_0_1" [cnn_ip/src/cnn.c:49]   --->   Operation 1233 'select' 'select_ln49_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.25>
ST_74 : Operation 1234 [5/5] (7.25ns)   --->   "%sum_5_1_0_2 = fadd i32 %select_ln49_8, i32 %mul_1_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1234 'fadd' 'sum_5_1_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.25>
ST_75 : Operation 1235 [4/5] (7.25ns)   --->   "%sum_5_1_0_2 = fadd i32 %select_ln49_8, i32 %mul_1_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1235 'fadd' 'sum_5_1_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.25>
ST_76 : Operation 1236 [3/5] (7.25ns)   --->   "%sum_5_1_0_2 = fadd i32 %select_ln49_8, i32 %mul_1_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1236 'fadd' 'sum_5_1_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 1237 [2/5] (7.25ns)   --->   "%sum_5_1_0_2 = fadd i32 %select_ln49_8, i32 %mul_1_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1237 'fadd' 'sum_5_1_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 1238 [1/5] (7.25ns)   --->   "%sum_5_1_0_2 = fadd i32 %select_ln49_8, i32 %mul_1_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1238 'fadd' 'sum_5_1_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 0.69>
ST_79 : Operation 1239 [1/1] (0.69ns)   --->   "%select_ln49_9 = select i1 %or_ln49_1, i32 %select_ln49_8, i32 %sum_5_1_0_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1239 'select' 'select_ln49_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.25>
ST_80 : Operation 1240 [5/5] (7.25ns)   --->   "%sum_5_1_1 = fadd i32 %select_ln49_9, i32 %mul_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1240 'fadd' 'sum_5_1_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.25>
ST_81 : Operation 1241 [4/5] (7.25ns)   --->   "%sum_5_1_1 = fadd i32 %select_ln49_9, i32 %mul_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1241 'fadd' 'sum_5_1_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.25>
ST_82 : Operation 1242 [3/5] (7.25ns)   --->   "%sum_5_1_1 = fadd i32 %select_ln49_9, i32 %mul_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1242 'fadd' 'sum_5_1_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.25>
ST_83 : Operation 1243 [2/5] (7.25ns)   --->   "%sum_5_1_1 = fadd i32 %select_ln49_9, i32 %mul_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1243 'fadd' 'sum_5_1_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.25>
ST_84 : Operation 1244 [1/5] (7.25ns)   --->   "%sum_5_1_1 = fadd i32 %select_ln49_9, i32 %mul_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1244 'fadd' 'sum_5_1_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 0.69>
ST_85 : Operation 1245 [1/1] (0.69ns)   --->   "%select_ln49_10 = select i1 %tmp_3, i32 %select_ln49_9, i32 %sum_5_1_1" [cnn_ip/src/cnn.c:49]   --->   Operation 1245 'select' 'select_ln49_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.25>
ST_86 : Operation 1246 [5/5] (7.25ns)   --->   "%sum_5_1_1_1 = fadd i32 %select_ln49_10, i32 %mul_1_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1246 'fadd' 'sum_5_1_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.25>
ST_87 : Operation 1247 [4/5] (7.25ns)   --->   "%sum_5_1_1_1 = fadd i32 %select_ln49_10, i32 %mul_1_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1247 'fadd' 'sum_5_1_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.25>
ST_88 : Operation 1248 [3/5] (7.25ns)   --->   "%sum_5_1_1_1 = fadd i32 %select_ln49_10, i32 %mul_1_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1248 'fadd' 'sum_5_1_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.25>
ST_89 : Operation 1249 [2/5] (7.25ns)   --->   "%sum_5_1_1_1 = fadd i32 %select_ln49_10, i32 %mul_1_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1249 'fadd' 'sum_5_1_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.25>
ST_90 : Operation 1250 [1/5] (7.25ns)   --->   "%sum_5_1_1_1 = fadd i32 %select_ln49_10, i32 %mul_1_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1250 'fadd' 'sum_5_1_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.25>
ST_91 : Operation 1251 [5/5] (7.25ns)   --->   "%sum_5_1_1_2 = fadd i32 %sum_5_1_1_1, i32 %mul_1_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1251 'fadd' 'sum_5_1_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.25>
ST_92 : Operation 1252 [4/5] (7.25ns)   --->   "%sum_5_1_1_2 = fadd i32 %sum_5_1_1_1, i32 %mul_1_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1252 'fadd' 'sum_5_1_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.25>
ST_93 : Operation 1253 [3/5] (7.25ns)   --->   "%sum_5_1_1_2 = fadd i32 %sum_5_1_1_1, i32 %mul_1_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1253 'fadd' 'sum_5_1_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.25>
ST_94 : Operation 1254 [2/5] (7.25ns)   --->   "%sum_5_1_1_2 = fadd i32 %sum_5_1_1_1, i32 %mul_1_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1254 'fadd' 'sum_5_1_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.25>
ST_95 : Operation 1255 [1/5] (7.25ns)   --->   "%sum_5_1_1_2 = fadd i32 %sum_5_1_1_1, i32 %mul_1_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1255 'fadd' 'sum_5_1_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 0.69>
ST_96 : Operation 1256 [1/1] (0.69ns)   --->   "%select_ln49_11 = select i1 %icmp_ln49, i32 %sum_5_1_1_1, i32 %sum_5_1_1_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1256 'select' 'select_ln49_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.25>
ST_97 : Operation 1257 [5/5] (7.25ns)   --->   "%sum_5_1_2 = fadd i32 %select_ln49_11, i32 %mul_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1257 'fadd' 'sum_5_1_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.25>
ST_98 : Operation 1258 [4/5] (7.25ns)   --->   "%sum_5_1_2 = fadd i32 %select_ln49_11, i32 %mul_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1258 'fadd' 'sum_5_1_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.25>
ST_99 : Operation 1259 [3/5] (7.25ns)   --->   "%sum_5_1_2 = fadd i32 %select_ln49_11, i32 %mul_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1259 'fadd' 'sum_5_1_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.25>
ST_100 : Operation 1260 [2/5] (7.25ns)   --->   "%sum_5_1_2 = fadd i32 %select_ln49_11, i32 %mul_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1260 'fadd' 'sum_5_1_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.25>
ST_101 : Operation 1261 [1/5] (7.25ns)   --->   "%sum_5_1_2 = fadd i32 %select_ln49_11, i32 %mul_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1261 'fadd' 'sum_5_1_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 0.69>
ST_102 : Operation 1262 [1/1] (0.69ns)   --->   "%select_ln49_12 = select i1 %or_ln49_2, i32 %select_ln49_11, i32 %sum_5_1_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1262 'select' 'select_ln49_12' <Predicate = (!select_ln33_5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.25>
ST_103 : Operation 1263 [5/5] (7.25ns)   --->   "%sum_5_1_2_1 = fadd i32 %select_ln49_12, i32 %mul_1_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1263 'fadd' 'sum_5_1_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.25>
ST_104 : Operation 1264 [4/5] (7.25ns)   --->   "%sum_5_1_2_1 = fadd i32 %select_ln49_12, i32 %mul_1_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1264 'fadd' 'sum_5_1_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.25>
ST_105 : Operation 1265 [3/5] (7.25ns)   --->   "%sum_5_1_2_1 = fadd i32 %select_ln49_12, i32 %mul_1_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1265 'fadd' 'sum_5_1_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.25>
ST_106 : Operation 1266 [2/5] (7.25ns)   --->   "%sum_5_1_2_1 = fadd i32 %select_ln49_12, i32 %mul_1_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1266 'fadd' 'sum_5_1_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.25>
ST_107 : Operation 1267 [1/5] (7.25ns)   --->   "%sum_5_1_2_1 = fadd i32 %select_ln49_12, i32 %mul_1_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1267 'fadd' 'sum_5_1_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 0.69>
ST_108 : Operation 1268 [1/1] (0.69ns)   --->   "%sum_2_1_2_1 = select i1 %select_ln33_5, i32 %select_ln49_11, i32 %sum_5_1_2_1" [cnn_ip/src/cnn.c:33]   --->   Operation 1268 'select' 'sum_2_1_2_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.25>
ST_109 : Operation 1269 [5/5] (7.25ns)   --->   "%sum_5_1_2_2 = fadd i32 %sum_2_1_2_1, i32 %mul_1_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1269 'fadd' 'sum_5_1_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.25>
ST_110 : Operation 1270 [4/5] (7.25ns)   --->   "%sum_5_1_2_2 = fadd i32 %sum_2_1_2_1, i32 %mul_1_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1270 'fadd' 'sum_5_1_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.25>
ST_111 : Operation 1271 [3/5] (7.25ns)   --->   "%sum_5_1_2_2 = fadd i32 %sum_2_1_2_1, i32 %mul_1_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1271 'fadd' 'sum_5_1_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.25>
ST_112 : Operation 1272 [2/5] (7.25ns)   --->   "%sum_5_1_2_2 = fadd i32 %sum_2_1_2_1, i32 %mul_1_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1272 'fadd' 'sum_5_1_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.25>
ST_113 : Operation 1273 [1/5] (7.25ns)   --->   "%sum_5_1_2_2 = fadd i32 %sum_2_1_2_1, i32 %mul_1_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1273 'fadd' 'sum_5_1_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 0.69>
ST_114 : Operation 1274 [1/1] (0.69ns)   --->   "%select_ln49_13 = select i1 %or_ln49_3, i32 %sum_2_1_2_1, i32 %sum_5_1_2_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1274 'select' 'select_ln49_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.25>
ST_115 : Operation 1275 [5/5] (7.25ns)   --->   "%sum_5_2 = fadd i32 %select_ln49_13, i32 %mul_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1275 'fadd' 'sum_5_2' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.25>
ST_116 : Operation 1276 [4/5] (7.25ns)   --->   "%sum_5_2 = fadd i32 %select_ln49_13, i32 %mul_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1276 'fadd' 'sum_5_2' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.25>
ST_117 : Operation 1277 [3/5] (7.25ns)   --->   "%sum_5_2 = fadd i32 %select_ln49_13, i32 %mul_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1277 'fadd' 'sum_5_2' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.25>
ST_118 : Operation 1278 [2/5] (7.25ns)   --->   "%sum_5_2 = fadd i32 %select_ln49_13, i32 %mul_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1278 'fadd' 'sum_5_2' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.25>
ST_119 : Operation 1279 [1/5] (7.25ns)   --->   "%sum_5_2 = fadd i32 %select_ln49_13, i32 %mul_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1279 'fadd' 'sum_5_2' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 0.69>
ST_120 : Operation 1280 [1/1] (0.69ns)   --->   "%select_ln49_14 = select i1 %tmp_2, i32 %select_ln49_13, i32 %sum_5_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1280 'select' 'select_ln49_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.25>
ST_121 : Operation 1281 [5/5] (7.25ns)   --->   "%sum_5_2_0_1 = fadd i32 %select_ln49_14, i32 %mul_2_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1281 'fadd' 'sum_5_2_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.25>
ST_122 : Operation 1282 [4/5] (7.25ns)   --->   "%sum_5_2_0_1 = fadd i32 %select_ln49_14, i32 %mul_2_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1282 'fadd' 'sum_5_2_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.25>
ST_123 : Operation 1283 [3/5] (7.25ns)   --->   "%sum_5_2_0_1 = fadd i32 %select_ln49_14, i32 %mul_2_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1283 'fadd' 'sum_5_2_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.25>
ST_124 : Operation 1284 [2/5] (7.25ns)   --->   "%sum_5_2_0_1 = fadd i32 %select_ln49_14, i32 %mul_2_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1284 'fadd' 'sum_5_2_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.25>
ST_125 : Operation 1285 [1/5] (7.25ns)   --->   "%sum_5_2_0_1 = fadd i32 %select_ln49_14, i32 %mul_2_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1285 'fadd' 'sum_5_2_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 0.69>
ST_126 : Operation 1286 [1/1] (0.69ns)   --->   "%select_ln49_15 = select i1 %select_ln33_16, i32 %select_ln49_14, i32 %sum_5_2_0_1" [cnn_ip/src/cnn.c:49]   --->   Operation 1286 'select' 'select_ln49_15' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.25>
ST_127 : Operation 1287 [5/5] (7.25ns)   --->   "%sum_5_2_0_2 = fadd i32 %select_ln49_15, i32 %mul_2_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1287 'fadd' 'sum_5_2_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.25>
ST_128 : Operation 1288 [4/5] (7.25ns)   --->   "%sum_5_2_0_2 = fadd i32 %select_ln49_15, i32 %mul_2_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1288 'fadd' 'sum_5_2_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.25>
ST_129 : Operation 1289 [3/5] (7.25ns)   --->   "%sum_5_2_0_2 = fadd i32 %select_ln49_15, i32 %mul_2_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1289 'fadd' 'sum_5_2_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.25>
ST_130 : Operation 1290 [2/5] (7.25ns)   --->   "%sum_5_2_0_2 = fadd i32 %select_ln49_15, i32 %mul_2_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1290 'fadd' 'sum_5_2_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.25>
ST_131 : Operation 1291 [1/5] (7.25ns)   --->   "%sum_5_2_0_2 = fadd i32 %select_ln49_15, i32 %mul_2_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1291 'fadd' 'sum_5_2_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 0.69>
ST_132 : Operation 1292 [1/1] (0.69ns)   --->   "%select_ln49_16 = select i1 %or_ln49_1, i32 %select_ln49_15, i32 %sum_5_2_0_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1292 'select' 'select_ln49_16' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.25>
ST_133 : Operation 1293 [5/5] (7.25ns)   --->   "%sum_5_2_1 = fadd i32 %select_ln49_16, i32 %mul_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1293 'fadd' 'sum_5_2_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.25>
ST_134 : Operation 1294 [4/5] (7.25ns)   --->   "%sum_5_2_1 = fadd i32 %select_ln49_16, i32 %mul_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1294 'fadd' 'sum_5_2_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.25>
ST_135 : Operation 1295 [3/5] (7.25ns)   --->   "%sum_5_2_1 = fadd i32 %select_ln49_16, i32 %mul_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1295 'fadd' 'sum_5_2_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.25>
ST_136 : Operation 1296 [2/5] (7.25ns)   --->   "%sum_5_2_1 = fadd i32 %select_ln49_16, i32 %mul_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1296 'fadd' 'sum_5_2_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.25>
ST_137 : Operation 1297 [1/5] (7.25ns)   --->   "%sum_5_2_1 = fadd i32 %select_ln49_16, i32 %mul_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1297 'fadd' 'sum_5_2_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 0.69>
ST_138 : Operation 1298 [1/1] (0.69ns)   --->   "%select_ln49_17 = select i1 %tmp_3, i32 %select_ln49_16, i32 %sum_5_2_1" [cnn_ip/src/cnn.c:49]   --->   Operation 1298 'select' 'select_ln49_17' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.25>
ST_139 : Operation 1299 [5/5] (7.25ns)   --->   "%sum_5_2_1_1 = fadd i32 %select_ln49_17, i32 %mul_2_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1299 'fadd' 'sum_5_2_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.25>
ST_140 : Operation 1300 [4/5] (7.25ns)   --->   "%sum_5_2_1_1 = fadd i32 %select_ln49_17, i32 %mul_2_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1300 'fadd' 'sum_5_2_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.25>
ST_141 : Operation 1301 [3/5] (7.25ns)   --->   "%sum_5_2_1_1 = fadd i32 %select_ln49_17, i32 %mul_2_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1301 'fadd' 'sum_5_2_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.25>
ST_142 : Operation 1302 [2/5] (7.25ns)   --->   "%sum_5_2_1_1 = fadd i32 %select_ln49_17, i32 %mul_2_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1302 'fadd' 'sum_5_2_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.25>
ST_143 : Operation 1303 [1/5] (7.25ns)   --->   "%sum_5_2_1_1 = fadd i32 %select_ln49_17, i32 %mul_2_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1303 'fadd' 'sum_5_2_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.25>
ST_144 : Operation 1304 [5/5] (7.25ns)   --->   "%sum_5_2_1_2 = fadd i32 %sum_5_2_1_1, i32 %mul_2_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1304 'fadd' 'sum_5_2_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.25>
ST_145 : Operation 1305 [4/5] (7.25ns)   --->   "%sum_5_2_1_2 = fadd i32 %sum_5_2_1_1, i32 %mul_2_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1305 'fadd' 'sum_5_2_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.25>
ST_146 : Operation 1306 [3/5] (7.25ns)   --->   "%sum_5_2_1_2 = fadd i32 %sum_5_2_1_1, i32 %mul_2_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1306 'fadd' 'sum_5_2_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.25>
ST_147 : Operation 1307 [2/5] (7.25ns)   --->   "%sum_5_2_1_2 = fadd i32 %sum_5_2_1_1, i32 %mul_2_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1307 'fadd' 'sum_5_2_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.25>
ST_148 : Operation 1308 [1/5] (7.25ns)   --->   "%sum_5_2_1_2 = fadd i32 %sum_5_2_1_1, i32 %mul_2_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1308 'fadd' 'sum_5_2_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 0.69>
ST_149 : Operation 1309 [1/1] (0.69ns)   --->   "%select_ln49_18 = select i1 %icmp_ln49, i32 %sum_5_2_1_1, i32 %sum_5_2_1_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1309 'select' 'select_ln49_18' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.25>
ST_150 : Operation 1310 [5/5] (7.25ns)   --->   "%sum_5_2_2 = fadd i32 %select_ln49_18, i32 %mul_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1310 'fadd' 'sum_5_2_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.25>
ST_151 : Operation 1311 [4/5] (7.25ns)   --->   "%sum_5_2_2 = fadd i32 %select_ln49_18, i32 %mul_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1311 'fadd' 'sum_5_2_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.25>
ST_152 : Operation 1312 [3/5] (7.25ns)   --->   "%sum_5_2_2 = fadd i32 %select_ln49_18, i32 %mul_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1312 'fadd' 'sum_5_2_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.25>
ST_153 : Operation 1313 [2/5] (7.25ns)   --->   "%sum_5_2_2 = fadd i32 %select_ln49_18, i32 %mul_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1313 'fadd' 'sum_5_2_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.25>
ST_154 : Operation 1314 [1/5] (7.25ns)   --->   "%sum_5_2_2 = fadd i32 %select_ln49_18, i32 %mul_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1314 'fadd' 'sum_5_2_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 0.69>
ST_155 : Operation 1315 [1/1] (0.69ns)   --->   "%select_ln49_19 = select i1 %or_ln49_2, i32 %select_ln49_18, i32 %sum_5_2_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1315 'select' 'select_ln49_19' <Predicate = (!select_ln33_5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.25>
ST_156 : Operation 1316 [5/5] (7.25ns)   --->   "%sum_5_2_2_1 = fadd i32 %select_ln49_19, i32 %mul_2_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1316 'fadd' 'sum_5_2_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.25>
ST_157 : Operation 1317 [4/5] (7.25ns)   --->   "%sum_5_2_2_1 = fadd i32 %select_ln49_19, i32 %mul_2_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1317 'fadd' 'sum_5_2_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.25>
ST_158 : Operation 1318 [3/5] (7.25ns)   --->   "%sum_5_2_2_1 = fadd i32 %select_ln49_19, i32 %mul_2_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1318 'fadd' 'sum_5_2_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.25>
ST_159 : Operation 1319 [2/5] (7.25ns)   --->   "%sum_5_2_2_1 = fadd i32 %select_ln49_19, i32 %mul_2_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1319 'fadd' 'sum_5_2_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.25>
ST_160 : Operation 1320 [1/5] (7.25ns)   --->   "%sum_5_2_2_1 = fadd i32 %select_ln49_19, i32 %mul_2_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1320 'fadd' 'sum_5_2_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 0.69>
ST_161 : Operation 1321 [1/1] (0.69ns)   --->   "%sum_2_2_2_1 = select i1 %select_ln33_5, i32 %select_ln49_18, i32 %sum_5_2_2_1" [cnn_ip/src/cnn.c:33]   --->   Operation 1321 'select' 'sum_2_2_2_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 162 <SV = 161> <Delay = 7.25>
ST_162 : Operation 1322 [5/5] (7.25ns)   --->   "%sum_5_2_2_2 = fadd i32 %sum_2_2_2_1, i32 %mul_2_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1322 'fadd' 'sum_5_2_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.25>
ST_163 : Operation 1323 [4/5] (7.25ns)   --->   "%sum_5_2_2_2 = fadd i32 %sum_2_2_2_1, i32 %mul_2_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1323 'fadd' 'sum_5_2_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.25>
ST_164 : Operation 1324 [3/5] (7.25ns)   --->   "%sum_5_2_2_2 = fadd i32 %sum_2_2_2_1, i32 %mul_2_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1324 'fadd' 'sum_5_2_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.25>
ST_165 : Operation 1325 [2/5] (7.25ns)   --->   "%sum_5_2_2_2 = fadd i32 %sum_2_2_2_1, i32 %mul_2_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1325 'fadd' 'sum_5_2_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 7.25>
ST_166 : Operation 1326 [1/5] (7.25ns)   --->   "%sum_5_2_2_2 = fadd i32 %sum_2_2_2_1, i32 %mul_2_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1326 'fadd' 'sum_5_2_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 0.69>
ST_167 : Operation 1327 [1/1] (0.69ns)   --->   "%select_ln49_20 = select i1 %or_ln49_3, i32 %sum_2_2_2_1, i32 %sum_5_2_2_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1327 'select' 'select_ln49_20' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 168 <SV = 167> <Delay = 7.25>
ST_168 : Operation 1328 [5/5] (7.25ns)   --->   "%sum_5_3 = fadd i32 %select_ln49_20, i32 %mul_3" [cnn_ip/src/cnn.c:57]   --->   Operation 1328 'fadd' 'sum_5_3' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 7.25>
ST_169 : Operation 1329 [4/5] (7.25ns)   --->   "%sum_5_3 = fadd i32 %select_ln49_20, i32 %mul_3" [cnn_ip/src/cnn.c:57]   --->   Operation 1329 'fadd' 'sum_5_3' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 7.25>
ST_170 : Operation 1330 [3/5] (7.25ns)   --->   "%sum_5_3 = fadd i32 %select_ln49_20, i32 %mul_3" [cnn_ip/src/cnn.c:57]   --->   Operation 1330 'fadd' 'sum_5_3' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.25>
ST_171 : Operation 1331 [2/5] (7.25ns)   --->   "%sum_5_3 = fadd i32 %select_ln49_20, i32 %mul_3" [cnn_ip/src/cnn.c:57]   --->   Operation 1331 'fadd' 'sum_5_3' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 7.25>
ST_172 : Operation 1332 [1/5] (7.25ns)   --->   "%sum_5_3 = fadd i32 %select_ln49_20, i32 %mul_3" [cnn_ip/src/cnn.c:57]   --->   Operation 1332 'fadd' 'sum_5_3' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 0.69>
ST_173 : Operation 1333 [1/1] (0.69ns)   --->   "%select_ln49_21 = select i1 %tmp_2, i32 %select_ln49_20, i32 %sum_5_3" [cnn_ip/src/cnn.c:49]   --->   Operation 1333 'select' 'select_ln49_21' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 174 <SV = 173> <Delay = 7.25>
ST_174 : Operation 1334 [5/5] (7.25ns)   --->   "%sum_5_3_0_1 = fadd i32 %select_ln49_21, i32 %mul_3_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1334 'fadd' 'sum_5_3_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 7.25>
ST_175 : Operation 1335 [4/5] (7.25ns)   --->   "%sum_5_3_0_1 = fadd i32 %select_ln49_21, i32 %mul_3_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1335 'fadd' 'sum_5_3_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 7.25>
ST_176 : Operation 1336 [3/5] (7.25ns)   --->   "%sum_5_3_0_1 = fadd i32 %select_ln49_21, i32 %mul_3_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1336 'fadd' 'sum_5_3_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 7.25>
ST_177 : Operation 1337 [2/5] (7.25ns)   --->   "%sum_5_3_0_1 = fadd i32 %select_ln49_21, i32 %mul_3_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1337 'fadd' 'sum_5_3_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 7.25>
ST_178 : Operation 1338 [1/5] (7.25ns)   --->   "%sum_5_3_0_1 = fadd i32 %select_ln49_21, i32 %mul_3_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1338 'fadd' 'sum_5_3_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 0.69>
ST_179 : Operation 1339 [1/1] (0.69ns)   --->   "%select_ln49_22 = select i1 %select_ln33_16, i32 %select_ln49_21, i32 %sum_5_3_0_1" [cnn_ip/src/cnn.c:49]   --->   Operation 1339 'select' 'select_ln49_22' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 180 <SV = 179> <Delay = 7.25>
ST_180 : Operation 1340 [5/5] (7.25ns)   --->   "%sum_5_3_0_2 = fadd i32 %select_ln49_22, i32 %mul_3_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1340 'fadd' 'sum_5_3_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 7.25>
ST_181 : Operation 1341 [4/5] (7.25ns)   --->   "%sum_5_3_0_2 = fadd i32 %select_ln49_22, i32 %mul_3_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1341 'fadd' 'sum_5_3_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 7.25>
ST_182 : Operation 1342 [3/5] (7.25ns)   --->   "%sum_5_3_0_2 = fadd i32 %select_ln49_22, i32 %mul_3_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1342 'fadd' 'sum_5_3_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 7.25>
ST_183 : Operation 1343 [2/5] (7.25ns)   --->   "%sum_5_3_0_2 = fadd i32 %select_ln49_22, i32 %mul_3_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1343 'fadd' 'sum_5_3_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 7.25>
ST_184 : Operation 1344 [1/5] (7.25ns)   --->   "%sum_5_3_0_2 = fadd i32 %select_ln49_22, i32 %mul_3_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1344 'fadd' 'sum_5_3_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 0.69>
ST_185 : Operation 1345 [1/1] (0.69ns)   --->   "%select_ln49_23 = select i1 %or_ln49_1, i32 %select_ln49_22, i32 %sum_5_3_0_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1345 'select' 'select_ln49_23' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 186 <SV = 185> <Delay = 7.25>
ST_186 : Operation 1346 [5/5] (7.25ns)   --->   "%sum_5_3_1 = fadd i32 %select_ln49_23, i32 %mul_3_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1346 'fadd' 'sum_5_3_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 7.25>
ST_187 : Operation 1347 [4/5] (7.25ns)   --->   "%sum_5_3_1 = fadd i32 %select_ln49_23, i32 %mul_3_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1347 'fadd' 'sum_5_3_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 7.25>
ST_188 : Operation 1348 [3/5] (7.25ns)   --->   "%sum_5_3_1 = fadd i32 %select_ln49_23, i32 %mul_3_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1348 'fadd' 'sum_5_3_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 7.25>
ST_189 : Operation 1349 [2/5] (7.25ns)   --->   "%sum_5_3_1 = fadd i32 %select_ln49_23, i32 %mul_3_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1349 'fadd' 'sum_5_3_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 7.25>
ST_190 : Operation 1350 [1/5] (7.25ns)   --->   "%sum_5_3_1 = fadd i32 %select_ln49_23, i32 %mul_3_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1350 'fadd' 'sum_5_3_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 0.69>
ST_191 : Operation 1351 [1/1] (0.69ns)   --->   "%select_ln49_24 = select i1 %tmp_3, i32 %select_ln49_23, i32 %sum_5_3_1" [cnn_ip/src/cnn.c:49]   --->   Operation 1351 'select' 'select_ln49_24' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 192 <SV = 191> <Delay = 7.25>
ST_192 : Operation 1352 [5/5] (7.25ns)   --->   "%sum_5_3_1_1 = fadd i32 %select_ln49_24, i32 %mul_3_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1352 'fadd' 'sum_5_3_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 7.25>
ST_193 : Operation 1353 [4/5] (7.25ns)   --->   "%sum_5_3_1_1 = fadd i32 %select_ln49_24, i32 %mul_3_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1353 'fadd' 'sum_5_3_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 7.25>
ST_194 : Operation 1354 [3/5] (7.25ns)   --->   "%sum_5_3_1_1 = fadd i32 %select_ln49_24, i32 %mul_3_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1354 'fadd' 'sum_5_3_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 7.25>
ST_195 : Operation 1355 [2/5] (7.25ns)   --->   "%sum_5_3_1_1 = fadd i32 %select_ln49_24, i32 %mul_3_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1355 'fadd' 'sum_5_3_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 7.25>
ST_196 : Operation 1356 [1/5] (7.25ns)   --->   "%sum_5_3_1_1 = fadd i32 %select_ln49_24, i32 %mul_3_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1356 'fadd' 'sum_5_3_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 7.25>
ST_197 : Operation 1357 [5/5] (7.25ns)   --->   "%sum_5_3_1_2 = fadd i32 %sum_5_3_1_1, i32 %mul_3_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1357 'fadd' 'sum_5_3_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 7.25>
ST_198 : Operation 1358 [4/5] (7.25ns)   --->   "%sum_5_3_1_2 = fadd i32 %sum_5_3_1_1, i32 %mul_3_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1358 'fadd' 'sum_5_3_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 7.25>
ST_199 : Operation 1359 [3/5] (7.25ns)   --->   "%sum_5_3_1_2 = fadd i32 %sum_5_3_1_1, i32 %mul_3_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1359 'fadd' 'sum_5_3_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 7.25>
ST_200 : Operation 1360 [2/5] (7.25ns)   --->   "%sum_5_3_1_2 = fadd i32 %sum_5_3_1_1, i32 %mul_3_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1360 'fadd' 'sum_5_3_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 7.25>
ST_201 : Operation 1361 [1/5] (7.25ns)   --->   "%sum_5_3_1_2 = fadd i32 %sum_5_3_1_1, i32 %mul_3_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1361 'fadd' 'sum_5_3_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 0.69>
ST_202 : Operation 1362 [1/1] (0.69ns)   --->   "%select_ln49_25 = select i1 %icmp_ln49, i32 %sum_5_3_1_1, i32 %sum_5_3_1_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1362 'select' 'select_ln49_25' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 203 <SV = 202> <Delay = 7.25>
ST_203 : Operation 1363 [5/5] (7.25ns)   --->   "%sum_5_3_2 = fadd i32 %select_ln49_25, i32 %mul_3_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1363 'fadd' 'sum_5_3_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 7.25>
ST_204 : Operation 1364 [4/5] (7.25ns)   --->   "%sum_5_3_2 = fadd i32 %select_ln49_25, i32 %mul_3_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1364 'fadd' 'sum_5_3_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 7.25>
ST_205 : Operation 1365 [3/5] (7.25ns)   --->   "%sum_5_3_2 = fadd i32 %select_ln49_25, i32 %mul_3_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1365 'fadd' 'sum_5_3_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 7.25>
ST_206 : Operation 1366 [2/5] (7.25ns)   --->   "%sum_5_3_2 = fadd i32 %select_ln49_25, i32 %mul_3_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1366 'fadd' 'sum_5_3_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 7.25>
ST_207 : Operation 1367 [1/5] (7.25ns)   --->   "%sum_5_3_2 = fadd i32 %select_ln49_25, i32 %mul_3_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1367 'fadd' 'sum_5_3_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 0.69>
ST_208 : Operation 1368 [1/1] (0.69ns)   --->   "%select_ln49_26 = select i1 %or_ln49_2, i32 %select_ln49_25, i32 %sum_5_3_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1368 'select' 'select_ln49_26' <Predicate = (!select_ln33_5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_208 : Operation 1401 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [cnn_ip/src/cnn.c:69]   --->   Operation 1401 'ret' 'ret_ln69' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 209 <SV = 208> <Delay = 7.25>
ST_209 : Operation 1369 [5/5] (7.25ns)   --->   "%sum_5_3_2_1 = fadd i32 %select_ln49_26, i32 %mul_3_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1369 'fadd' 'sum_5_3_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 7.25>
ST_210 : Operation 1370 [4/5] (7.25ns)   --->   "%sum_5_3_2_1 = fadd i32 %select_ln49_26, i32 %mul_3_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1370 'fadd' 'sum_5_3_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 7.25>
ST_211 : Operation 1371 [3/5] (7.25ns)   --->   "%sum_5_3_2_1 = fadd i32 %select_ln49_26, i32 %mul_3_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1371 'fadd' 'sum_5_3_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 7.25>
ST_212 : Operation 1372 [2/5] (7.25ns)   --->   "%sum_5_3_2_1 = fadd i32 %select_ln49_26, i32 %mul_3_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1372 'fadd' 'sum_5_3_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 7.25>
ST_213 : Operation 1373 [1/5] (7.25ns)   --->   "%sum_5_3_2_1 = fadd i32 %select_ln49_26, i32 %mul_3_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1373 'fadd' 'sum_5_3_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 0.69>
ST_214 : Operation 1374 [1/1] (0.69ns)   --->   "%sum_2_3_2_1 = select i1 %select_ln33_5, i32 %select_ln49_25, i32 %sum_5_3_2_1" [cnn_ip/src/cnn.c:33]   --->   Operation 1374 'select' 'sum_2_3_2_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 215 <SV = 214> <Delay = 7.25>
ST_215 : Operation 1375 [5/5] (7.25ns)   --->   "%sum_5_3_2_2 = fadd i32 %sum_2_3_2_1, i32 %mul_3_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1375 'fadd' 'sum_5_3_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 7.25>
ST_216 : Operation 1376 [4/5] (7.25ns)   --->   "%sum_5_3_2_2 = fadd i32 %sum_2_3_2_1, i32 %mul_3_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1376 'fadd' 'sum_5_3_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 7.25>
ST_217 : Operation 1377 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i4 %select_ln31_2" [cnn_ip/src/cnn.c:31]   --->   Operation 1377 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1378 [1/1] (0.00ns)   --->   "%bias1_addr = getelementptr i32 %bias1, i64 0, i64 %zext_ln31" [cnn_ip/src/cnn.c:31]   --->   Operation 1378 'getelementptr' 'bias1_addr' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1379 [2/2] (2.32ns)   --->   "%bias1_load = load i3 %bias1_addr" [cnn_ip/src/cnn.c:31]   --->   Operation 1379 'load' 'bias1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_217 : Operation 1380 [3/5] (7.25ns)   --->   "%sum_5_3_2_2 = fadd i32 %sum_2_3_2_1, i32 %mul_3_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1380 'fadd' 'sum_5_3_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 7.25>
ST_218 : Operation 1381 [1/2] (2.32ns)   --->   "%bias1_load = load i3 %bias1_addr" [cnn_ip/src/cnn.c:31]   --->   Operation 1381 'load' 'bias1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_218 : Operation 1382 [2/5] (7.25ns)   --->   "%sum_5_3_2_2 = fadd i32 %sum_2_3_2_1, i32 %mul_3_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1382 'fadd' 'sum_5_3_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 7.25>
ST_219 : Operation 1383 [1/5] (7.25ns)   --->   "%sum_5_3_2_2 = fadd i32 %sum_2_3_2_1, i32 %mul_3_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1383 'fadd' 'sum_5_3_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 0.69>
ST_220 : Operation 1384 [1/1] (0.69ns)   --->   "%select_ln49_27 = select i1 %or_ln49_3, i32 %sum_2_3_2_1, i32 %sum_5_3_2_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1384 'select' 'select_ln49_27' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 221 <SV = 220> <Delay = 7.25>
ST_221 : Operation 1385 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %bias1_load" [cnn_ip/src/cnn.c:31]   --->   Operation 1385 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1386 [5/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln49_27, i32 %bitcast_ln31" [cnn_ip/src/cnn.c:63]   --->   Operation 1386 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 7.25>
ST_222 : Operation 1387 [4/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln49_27, i32 %bitcast_ln31" [cnn_ip/src/cnn.c:63]   --->   Operation 1387 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 7.25>
ST_223 : Operation 1388 [3/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln49_27, i32 %bitcast_ln31" [cnn_ip/src/cnn.c:63]   --->   Operation 1388 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 7.25>
ST_224 : Operation 1389 [2/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln49_27, i32 %bitcast_ln31" [cnn_ip/src/cnn.c:63]   --->   Operation 1389 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 7.25>
ST_225 : Operation 1390 [1/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln49_27, i32 %bitcast_ln31" [cnn_ip/src/cnn.c:63]   --->   Operation 1390 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 3.25>
ST_226 : Operation 1391 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3_str"   --->   Operation 1391 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1392 [1/1] (0.00ns)   --->   "%empty_125 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1568, i64 1568, i64 1568"   --->   Operation 1392 'speclooptripcount' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1393 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1393 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1394 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_33_2_VITIS_LOOP_35_3_str"   --->   Operation 1394 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1395 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1395 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1396 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [cnn_ip/src/cnn.c:35]   --->   Operation 1396 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1397 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i11 %add_ln65" [cnn_ip/src/cnn.c:65]   --->   Operation 1397 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1398 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln65" [cnn_ip/src/cnn.c:65]   --->   Operation 1398 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1399 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %sum, i11 %y_addr" [cnn_ip/src/cnn.c:65]   --->   Operation 1399 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_226 : Operation 1400 [1/1] (0.00ns)   --->   "%br_ln35 = br void %VITIS_LOOP_39_4" [cnn_ip/src/cnn.c:35]   --->   Operation 1400 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.19ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [7]  (0 ns)
	'load' operation ('indvar_flatten_load', cnn_ip/src/cnn.c:33) on local variable 'indvar_flatten' [180]  (0 ns)
	'icmp' operation ('icmp_ln33', cnn_ip/src/cnn.c:33) [184]  (1.55 ns)
	'select' operation ('select_ln31', cnn_ip/src/cnn.c:31) [185]  (1.02 ns)
	'add' operation ('p_dup7', cnn_ip/src/cnn.c:31) [477]  (1.74 ns)
	'sub' operation ('p_mid135', cnn_ip/src/cnn.c:31) [502]  (1.92 ns)
	'select' operation ('select_ln33_4', cnn_ip/src/cnn.c:33) [503]  (0.968 ns)

 <State 2>: 7.06ns
The critical path consists of the following:
	'shl' operation ('empty_58') [27]  (0 ns)
	'sub' operation ('empty_59') [29]  (1.87 ns)
	'select' operation ('select_ln31_1', cnn_ip/src/cnn.c:31) [194]  (0 ns)
	'add' operation ('p_mid1', cnn_ip/src/cnn.c:33) [484]  (1.92 ns)
	'sub' operation ('p_mid127', cnn_ip/src/cnn.c:33) [489]  (1.64 ns)
	'select' operation ('select_ln33_1', cnn_ip/src/cnn.c:33) [490]  (0 ns)
	'add' operation ('add_ln65', cnn_ip/src/cnn.c:65) [838]  (1.64 ns)

 <State 3>: 6.04ns
The critical path consists of the following:
	'or' operation ('empty_63') [35]  (0 ns)
	'sub' operation ('empty_65') [39]  (1.82 ns)
	'select' operation ('select_ln31_3', cnn_ip/src/cnn.c:31) [210]  (0.968 ns)
	'getelementptr' operation ('weight1_addr_32', cnn_ip/src/cnn.c:57) [434]  (0 ns)
	'load' operation ('weight1_load_32', cnn_ip/src/cnn.c:31) on array 'weight1' [435]  (3.25 ns)

 <State 4>: 6.81ns
The critical path consists of the following:
	'add' operation ('add_ln46_1', cnn_ip/src/cnn.c:46) [595]  (1.74 ns)
	'add' operation ('add_ln57_2', cnn_ip/src/cnn.c:57) [600]  (1.82 ns)
	'getelementptr' operation ('x_addr_8', cnn_ip/src/cnn.c:57) [602]  (0 ns)
	'load' operation ('x_load_8', cnn_ip/src/cnn.c:57) on array 'x' [603]  (3.25 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', cnn_ip/src/cnn.c:57) [585]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', cnn_ip/src/cnn.c:57) [585]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', cnn_ip/src/cnn.c:57) [585]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', cnn_ip/src/cnn.c:57) [585]  (5.7 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', cnn_ip/src/cnn.c:57) [586]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', cnn_ip/src/cnn.c:57) [586]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', cnn_ip/src/cnn.c:57) [586]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', cnn_ip/src/cnn.c:57) [586]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', cnn_ip/src/cnn.c:57) [586]  (7.26 ns)

 <State 14>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_1_1', cnn_ip/src/cnn.c:57) [676]  (5.7 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_1', cnn_ip/src/cnn.c:57) [593]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_1', cnn_ip/src/cnn.c:57) [593]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_1', cnn_ip/src/cnn.c:57) [593]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_1', cnn_ip/src/cnn.c:57) [593]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_1', cnn_ip/src/cnn.c:57) [593]  (7.26 ns)

 <State 20>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_2_2', cnn_ip/src/cnn.c:57) [758]  (5.7 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_2', cnn_ip/src/cnn.c:57) [605]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_2', cnn_ip/src/cnn.c:57) [605]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_2', cnn_ip/src/cnn.c:57) [605]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_2', cnn_ip/src/cnn.c:57) [605]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_2', cnn_ip/src/cnn.c:57) [605]  (7.26 ns)

 <State 26>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_2', cnn_ip/src/cnn.c:49) [606]  (0.698 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1', cnn_ip/src/cnn.c:57) [613]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1', cnn_ip/src/cnn.c:57) [613]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1', cnn_ip/src/cnn.c:57) [613]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1', cnn_ip/src/cnn.c:57) [613]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1', cnn_ip/src/cnn.c:57) [613]  (7.26 ns)

 <State 32>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_3', cnn_ip/src/cnn.c:49) [614]  (0.698 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_1', cnn_ip/src/cnn.c:57) [620]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_1', cnn_ip/src/cnn.c:57) [620]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_1', cnn_ip/src/cnn.c:57) [620]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_1', cnn_ip/src/cnn.c:57) [620]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_1', cnn_ip/src/cnn.c:57) [620]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_2', cnn_ip/src/cnn.c:57) [626]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_2', cnn_ip/src/cnn.c:57) [626]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_2', cnn_ip/src/cnn.c:57) [626]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_2', cnn_ip/src/cnn.c:57) [626]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_2', cnn_ip/src/cnn.c:57) [626]  (7.26 ns)

 <State 43>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_4', cnn_ip/src/cnn.c:49) [627]  (0.698 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2', cnn_ip/src/cnn.c:57) [634]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2', cnn_ip/src/cnn.c:57) [634]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2', cnn_ip/src/cnn.c:57) [634]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2', cnn_ip/src/cnn.c:57) [634]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2', cnn_ip/src/cnn.c:57) [634]  (7.26 ns)

 <State 49>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_5', cnn_ip/src/cnn.c:49) [635]  (0.698 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_1', cnn_ip/src/cnn.c:57) [641]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_1', cnn_ip/src/cnn.c:57) [641]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_1', cnn_ip/src/cnn.c:57) [641]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_1', cnn_ip/src/cnn.c:57) [641]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_1', cnn_ip/src/cnn.c:57) [641]  (7.26 ns)

 <State 55>: 0.698ns
The critical path consists of the following:
	'select' operation ('sum_2_0_2_1', cnn_ip/src/cnn.c:33) [642]  (0.698 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_2', cnn_ip/src/cnn.c:57) [649]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_2', cnn_ip/src/cnn.c:57) [649]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_2', cnn_ip/src/cnn.c:57) [649]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_2', cnn_ip/src/cnn.c:57) [649]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_2', cnn_ip/src/cnn.c:57) [649]  (7.26 ns)

 <State 61>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_6', cnn_ip/src/cnn.c:49) [650]  (0.698 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1', cnn_ip/src/cnn.c:57) [656]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1', cnn_ip/src/cnn.c:57) [656]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1', cnn_ip/src/cnn.c:57) [656]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1', cnn_ip/src/cnn.c:57) [656]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1', cnn_ip/src/cnn.c:57) [656]  (7.26 ns)

 <State 67>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_7', cnn_ip/src/cnn.c:49) [657]  (0.698 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_0_1', cnn_ip/src/cnn.c:57) [663]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_0_1', cnn_ip/src/cnn.c:57) [663]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_0_1', cnn_ip/src/cnn.c:57) [663]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_0_1', cnn_ip/src/cnn.c:57) [663]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_0_1', cnn_ip/src/cnn.c:57) [663]  (7.26 ns)

 <State 73>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_8', cnn_ip/src/cnn.c:49) [664]  (0.698 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_0_2', cnn_ip/src/cnn.c:57) [670]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_0_2', cnn_ip/src/cnn.c:57) [670]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_0_2', cnn_ip/src/cnn.c:57) [670]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_0_2', cnn_ip/src/cnn.c:57) [670]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_0_2', cnn_ip/src/cnn.c:57) [670]  (7.26 ns)

 <State 79>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_9', cnn_ip/src/cnn.c:49) [671]  (0.698 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1', cnn_ip/src/cnn.c:57) [677]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1', cnn_ip/src/cnn.c:57) [677]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1', cnn_ip/src/cnn.c:57) [677]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1', cnn_ip/src/cnn.c:57) [677]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1', cnn_ip/src/cnn.c:57) [677]  (7.26 ns)

 <State 85>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_10', cnn_ip/src/cnn.c:49) [678]  (0.698 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1_1', cnn_ip/src/cnn.c:57) [684]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1_1', cnn_ip/src/cnn.c:57) [684]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1_1', cnn_ip/src/cnn.c:57) [684]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1_1', cnn_ip/src/cnn.c:57) [684]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1_1', cnn_ip/src/cnn.c:57) [684]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1_2', cnn_ip/src/cnn.c:57) [690]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1_2', cnn_ip/src/cnn.c:57) [690]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1_2', cnn_ip/src/cnn.c:57) [690]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1_2', cnn_ip/src/cnn.c:57) [690]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1_2', cnn_ip/src/cnn.c:57) [690]  (7.26 ns)

 <State 96>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_11', cnn_ip/src/cnn.c:49) [691]  (0.698 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2', cnn_ip/src/cnn.c:57) [697]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2', cnn_ip/src/cnn.c:57) [697]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2', cnn_ip/src/cnn.c:57) [697]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2', cnn_ip/src/cnn.c:57) [697]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2', cnn_ip/src/cnn.c:57) [697]  (7.26 ns)

 <State 102>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_12', cnn_ip/src/cnn.c:49) [698]  (0.698 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2_1', cnn_ip/src/cnn.c:57) [704]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2_1', cnn_ip/src/cnn.c:57) [704]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2_1', cnn_ip/src/cnn.c:57) [704]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2_1', cnn_ip/src/cnn.c:57) [704]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2_1', cnn_ip/src/cnn.c:57) [704]  (7.26 ns)

 <State 108>: 0.698ns
The critical path consists of the following:
	'select' operation ('sum_2_1_2_1', cnn_ip/src/cnn.c:33) [705]  (0.698 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2_2', cnn_ip/src/cnn.c:57) [711]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2_2', cnn_ip/src/cnn.c:57) [711]  (7.26 ns)

 <State 111>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2_2', cnn_ip/src/cnn.c:57) [711]  (7.26 ns)

 <State 112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2_2', cnn_ip/src/cnn.c:57) [711]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2_2', cnn_ip/src/cnn.c:57) [711]  (7.26 ns)

 <State 114>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_13', cnn_ip/src/cnn.c:49) [712]  (0.698 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2', cnn_ip/src/cnn.c:57) [718]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2', cnn_ip/src/cnn.c:57) [718]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2', cnn_ip/src/cnn.c:57) [718]  (7.26 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2', cnn_ip/src/cnn.c:57) [718]  (7.26 ns)

 <State 119>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2', cnn_ip/src/cnn.c:57) [718]  (7.26 ns)

 <State 120>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_14', cnn_ip/src/cnn.c:49) [719]  (0.698 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_0_1', cnn_ip/src/cnn.c:57) [725]  (7.26 ns)

 <State 122>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_0_1', cnn_ip/src/cnn.c:57) [725]  (7.26 ns)

 <State 123>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_0_1', cnn_ip/src/cnn.c:57) [725]  (7.26 ns)

 <State 124>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_0_1', cnn_ip/src/cnn.c:57) [725]  (7.26 ns)

 <State 125>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_0_1', cnn_ip/src/cnn.c:57) [725]  (7.26 ns)

 <State 126>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_15', cnn_ip/src/cnn.c:49) [726]  (0.698 ns)

 <State 127>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_0_2', cnn_ip/src/cnn.c:57) [732]  (7.26 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_0_2', cnn_ip/src/cnn.c:57) [732]  (7.26 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_0_2', cnn_ip/src/cnn.c:57) [732]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_0_2', cnn_ip/src/cnn.c:57) [732]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_0_2', cnn_ip/src/cnn.c:57) [732]  (7.26 ns)

 <State 132>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_16', cnn_ip/src/cnn.c:49) [733]  (0.698 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1', cnn_ip/src/cnn.c:57) [739]  (7.26 ns)

 <State 134>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1', cnn_ip/src/cnn.c:57) [739]  (7.26 ns)

 <State 135>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1', cnn_ip/src/cnn.c:57) [739]  (7.26 ns)

 <State 136>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1', cnn_ip/src/cnn.c:57) [739]  (7.26 ns)

 <State 137>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1', cnn_ip/src/cnn.c:57) [739]  (7.26 ns)

 <State 138>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_17', cnn_ip/src/cnn.c:49) [740]  (0.698 ns)

 <State 139>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1_1', cnn_ip/src/cnn.c:57) [746]  (7.26 ns)

 <State 140>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1_1', cnn_ip/src/cnn.c:57) [746]  (7.26 ns)

 <State 141>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1_1', cnn_ip/src/cnn.c:57) [746]  (7.26 ns)

 <State 142>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1_1', cnn_ip/src/cnn.c:57) [746]  (7.26 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1_1', cnn_ip/src/cnn.c:57) [746]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1_2', cnn_ip/src/cnn.c:57) [752]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1_2', cnn_ip/src/cnn.c:57) [752]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1_2', cnn_ip/src/cnn.c:57) [752]  (7.26 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1_2', cnn_ip/src/cnn.c:57) [752]  (7.26 ns)

 <State 148>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1_2', cnn_ip/src/cnn.c:57) [752]  (7.26 ns)

 <State 149>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_18', cnn_ip/src/cnn.c:49) [753]  (0.698 ns)

 <State 150>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2', cnn_ip/src/cnn.c:57) [759]  (7.26 ns)

 <State 151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2', cnn_ip/src/cnn.c:57) [759]  (7.26 ns)

 <State 152>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2', cnn_ip/src/cnn.c:57) [759]  (7.26 ns)

 <State 153>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2', cnn_ip/src/cnn.c:57) [759]  (7.26 ns)

 <State 154>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2', cnn_ip/src/cnn.c:57) [759]  (7.26 ns)

 <State 155>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_19', cnn_ip/src/cnn.c:49) [760]  (0.698 ns)

 <State 156>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2_1', cnn_ip/src/cnn.c:57) [766]  (7.26 ns)

 <State 157>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2_1', cnn_ip/src/cnn.c:57) [766]  (7.26 ns)

 <State 158>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2_1', cnn_ip/src/cnn.c:57) [766]  (7.26 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2_1', cnn_ip/src/cnn.c:57) [766]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2_1', cnn_ip/src/cnn.c:57) [766]  (7.26 ns)

 <State 161>: 0.698ns
The critical path consists of the following:
	'select' operation ('sum_2_2_2_1', cnn_ip/src/cnn.c:33) [767]  (0.698 ns)

 <State 162>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2_2', cnn_ip/src/cnn.c:57) [773]  (7.26 ns)

 <State 163>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2_2', cnn_ip/src/cnn.c:57) [773]  (7.26 ns)

 <State 164>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2_2', cnn_ip/src/cnn.c:57) [773]  (7.26 ns)

 <State 165>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2_2', cnn_ip/src/cnn.c:57) [773]  (7.26 ns)

 <State 166>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2_2', cnn_ip/src/cnn.c:57) [773]  (7.26 ns)

 <State 167>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_20', cnn_ip/src/cnn.c:49) [774]  (0.698 ns)

 <State 168>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3', cnn_ip/src/cnn.c:57) [780]  (7.26 ns)

 <State 169>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3', cnn_ip/src/cnn.c:57) [780]  (7.26 ns)

 <State 170>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3', cnn_ip/src/cnn.c:57) [780]  (7.26 ns)

 <State 171>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3', cnn_ip/src/cnn.c:57) [780]  (7.26 ns)

 <State 172>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3', cnn_ip/src/cnn.c:57) [780]  (7.26 ns)

 <State 173>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_21', cnn_ip/src/cnn.c:49) [781]  (0.698 ns)

 <State 174>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_0_1', cnn_ip/src/cnn.c:57) [787]  (7.26 ns)

 <State 175>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_0_1', cnn_ip/src/cnn.c:57) [787]  (7.26 ns)

 <State 176>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_0_1', cnn_ip/src/cnn.c:57) [787]  (7.26 ns)

 <State 177>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_0_1', cnn_ip/src/cnn.c:57) [787]  (7.26 ns)

 <State 178>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_0_1', cnn_ip/src/cnn.c:57) [787]  (7.26 ns)

 <State 179>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_22', cnn_ip/src/cnn.c:49) [788]  (0.698 ns)

 <State 180>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_0_2', cnn_ip/src/cnn.c:57) [794]  (7.26 ns)

 <State 181>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_0_2', cnn_ip/src/cnn.c:57) [794]  (7.26 ns)

 <State 182>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_0_2', cnn_ip/src/cnn.c:57) [794]  (7.26 ns)

 <State 183>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_0_2', cnn_ip/src/cnn.c:57) [794]  (7.26 ns)

 <State 184>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_0_2', cnn_ip/src/cnn.c:57) [794]  (7.26 ns)

 <State 185>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_23', cnn_ip/src/cnn.c:49) [795]  (0.698 ns)

 <State 186>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1', cnn_ip/src/cnn.c:57) [801]  (7.26 ns)

 <State 187>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1', cnn_ip/src/cnn.c:57) [801]  (7.26 ns)

 <State 188>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1', cnn_ip/src/cnn.c:57) [801]  (7.26 ns)

 <State 189>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1', cnn_ip/src/cnn.c:57) [801]  (7.26 ns)

 <State 190>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1', cnn_ip/src/cnn.c:57) [801]  (7.26 ns)

 <State 191>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_24', cnn_ip/src/cnn.c:49) [802]  (0.698 ns)

 <State 192>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1_1', cnn_ip/src/cnn.c:57) [808]  (7.26 ns)

 <State 193>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1_1', cnn_ip/src/cnn.c:57) [808]  (7.26 ns)

 <State 194>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1_1', cnn_ip/src/cnn.c:57) [808]  (7.26 ns)

 <State 195>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1_1', cnn_ip/src/cnn.c:57) [808]  (7.26 ns)

 <State 196>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1_1', cnn_ip/src/cnn.c:57) [808]  (7.26 ns)

 <State 197>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1_2', cnn_ip/src/cnn.c:57) [814]  (7.26 ns)

 <State 198>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1_2', cnn_ip/src/cnn.c:57) [814]  (7.26 ns)

 <State 199>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1_2', cnn_ip/src/cnn.c:57) [814]  (7.26 ns)

 <State 200>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1_2', cnn_ip/src/cnn.c:57) [814]  (7.26 ns)

 <State 201>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1_2', cnn_ip/src/cnn.c:57) [814]  (7.26 ns)

 <State 202>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_25', cnn_ip/src/cnn.c:49) [815]  (0.698 ns)

 <State 203>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2', cnn_ip/src/cnn.c:57) [821]  (7.26 ns)

 <State 204>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2', cnn_ip/src/cnn.c:57) [821]  (7.26 ns)

 <State 205>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2', cnn_ip/src/cnn.c:57) [821]  (7.26 ns)

 <State 206>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2', cnn_ip/src/cnn.c:57) [821]  (7.26 ns)

 <State 207>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2', cnn_ip/src/cnn.c:57) [821]  (7.26 ns)

 <State 208>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_26', cnn_ip/src/cnn.c:49) [822]  (0.698 ns)

 <State 209>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2_1', cnn_ip/src/cnn.c:57) [828]  (7.26 ns)

 <State 210>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2_1', cnn_ip/src/cnn.c:57) [828]  (7.26 ns)

 <State 211>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2_1', cnn_ip/src/cnn.c:57) [828]  (7.26 ns)

 <State 212>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2_1', cnn_ip/src/cnn.c:57) [828]  (7.26 ns)

 <State 213>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2_1', cnn_ip/src/cnn.c:57) [828]  (7.26 ns)

 <State 214>: 0.698ns
The critical path consists of the following:
	'select' operation ('sum_2_3_2_1', cnn_ip/src/cnn.c:33) [829]  (0.698 ns)

 <State 215>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2_2', cnn_ip/src/cnn.c:57) [835]  (7.26 ns)

 <State 216>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2_2', cnn_ip/src/cnn.c:57) [835]  (7.26 ns)

 <State 217>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2_2', cnn_ip/src/cnn.c:57) [835]  (7.26 ns)

 <State 218>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2_2', cnn_ip/src/cnn.c:57) [835]  (7.26 ns)

 <State 219>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2_2', cnn_ip/src/cnn.c:57) [835]  (7.26 ns)

 <State 220>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_27', cnn_ip/src/cnn.c:49) [836]  (0.698 ns)

 <State 221>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:63) [837]  (7.26 ns)

 <State 222>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:63) [837]  (7.26 ns)

 <State 223>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:63) [837]  (7.26 ns)

 <State 224>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:63) [837]  (7.26 ns)

 <State 225>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:63) [837]  (7.26 ns)

 <State 226>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('y_addr', cnn_ip/src/cnn.c:65) [840]  (0 ns)
	'store' operation ('store_ln65', cnn_ip/src/cnn.c:65) of variable 'sum', cnn_ip/src/cnn.c:63 on array 'y' [841]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
