

================================================================
== Vivado HLS Report for 'AddRoundKey_InversMi'
================================================================
* Date:           Sat Apr 10 22:35:09 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES_Solutions
* Solution:       unoptimized
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         4|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|        22|          -|          -|     ?|    no    |
        | + Loop 2.1  |   20|   20|         5|          -|          -|     4|    no    |
        |- Loop 3     |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      3|       0|   1892|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    288|    -|
|Register         |        -|      -|    1115|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      3|    1115|   2180|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      1|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |ret_U  |AddRoundKey_InverfYi  |        2|  0|   0|    0|    32|   32|     1|         1024|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                      |        2|  0|   0|    0|    32|   32|     1|         1024|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln441_fu_368_p2      |     *    |      3|  0|  20|          32|          32|
    |add_ln441_fu_389_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln442_fu_403_p2      |     +    |      0|  0|  14|           7|          10|
    |add_ln443_fu_464_p2      |     +    |      0|  0|  14|           8|          10|
    |add_ln444_fu_474_p2      |     +    |      0|  0|  14|           9|          10|
    |add_ln449_fu_527_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln462_1_fu_541_p2    |     +    |      0|  0|  10|           2|           1|
    |add_ln488_fu_660_p2      |     +    |      0|  0|  10|           2|           2|
    |i_5_fu_1213_p2           |     +    |      0|  0|  38|          31|           1|
    |i_fu_521_p2              |     +    |      0|  0|  12|           3|           1|
    |j_4_fu_493_p2            |     +    |      0|  0|  38|          31|           1|
    |j_fu_383_p2              |     +    |      0|  0|  38|          31|           1|
    |icmp_ln439_fu_378_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln446_fu_488_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln447_fu_515_p2     |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln450_fu_567_p2     |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln454_fu_720_p2     |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln458_fu_777_p2     |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln463_fu_589_p2     |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln466_fu_807_p2     |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln470_fu_864_p2     |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln476_fu_892_p2     |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln480_fu_1019_p2    |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln483_fu_1075_p2    |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln489_fu_952_p2     |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln492_fu_1102_p2    |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln495_fu_1158_p2    |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln500_fu_1208_p2    |   icmp   |      0|  0|  18|          32|          32|
    |or_ln442_fu_431_p2       |    or    |      0|  0|  32|          32|           1|
    |or_ln443_fu_442_p2       |    or    |      0|  0|  32|          32|           2|
    |or_ln444_fu_453_p2       |    or    |      0|  0|  32|          32|           2|
    |or_ln503_fu_1236_p2      |    or    |      0|  0|  32|          32|           1|
    |or_ln504_fu_1247_p2      |    or    |      0|  0|  32|          32|           2|
    |or_ln505_fu_1257_p2      |    or    |      0|  0|  32|          32|           2|
    |select_ln450_fu_690_p3   |  select  |      0|  0|  31|           1|          31|
    |select_ln454_fu_738_p3   |  select  |      0|  0|  31|           1|          31|
    |select_ln463_fu_625_p3   |  select  |      0|  0|  31|           1|          31|
    |select_ln466_fu_824_p3   |  select  |      0|  0|  31|           1|          31|
    |select_ln476_fu_916_p3   |  select  |      0|  0|  31|           1|          31|
    |select_ln480_fu_1041_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln483_fu_1087_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln489_fu_988_p3   |  select  |      0|  0|  31|           1|          31|
    |select_ln492_fu_1124_p3  |  select  |      0|  0|  31|           1|          31|
    |x_12_fu_876_p3           |  select  |      0|  0|  32|           1|          32|
    |x_17_fu_1170_p3          |  select  |      0|  0|  32|           1|          32|
    |x_9_fu_789_p3            |  select  |      0|  0|  32|           1|          32|
    |grp_fu_326_p2            |    xor   |      0|  0|  32|          32|          32|
    |grp_fu_332_p2            |    xor   |      0|  0|  32|          32|          32|
    |x_11_fu_870_p2           |    xor   |      0|  0|  32|          32|           9|
    |x_14_fu_1081_p2          |    xor   |      0|  0|  32|          32|           9|
    |x_16_fu_1164_p2          |    xor   |      0|  0|  32|          32|           9|
    |x_8_fu_783_p2            |    xor   |      0|  0|  32|          32|           9|
    |xor_ln450_fu_684_p2      |    xor   |      0|  0|  31|          31|           9|
    |xor_ln453_fu_697_p2      |    xor   |      0|  0|  31|          31|          31|
    |xor_ln454_fu_732_p2      |    xor   |      0|  0|  31|          31|           9|
    |xor_ln457_fu_746_p2      |    xor   |      0|  0|  31|          31|          31|
    |xor_ln465_fu_607_p2      |    xor   |      0|  0|  31|          31|           9|
    |xor_ln466_fu_818_p2      |    xor   |      0|  0|  31|          31|           9|
    |xor_ln469_fu_832_p2      |    xor   |      0|  0|  31|          31|          31|
    |xor_ln475_fu_643_p2      |    xor   |      0|  0|   3|           2|           3|
    |xor_ln476_fu_910_p2      |    xor   |      0|  0|  31|          31|           9|
    |xor_ln479_fu_928_p2      |    xor   |      0|  0|  31|          31|          31|
    |xor_ln482_fu_1030_p2     |    xor   |      0|  0|  31|          31|           9|
    |xor_ln491_fu_970_p2      |    xor   |      0|  0|  31|          31|           9|
    |xor_ln494_fu_1113_p2     |    xor   |      0|  0|  31|          31|           9|
    |xor_ln498_1_fu_1178_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln498_2_fu_1182_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln498_3_fu_1006_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln498_4_fu_1187_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln498_5_fu_1193_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln498_fu_1198_p2     |    xor   |      0|  0|  32|          32|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      3|  0|1892|        1665|        1218|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  62|         15|    1|         15|
    |i_0_reg_304       |   9|          2|    3|          6|
    |i_1_reg_315       |   9|          2|   31|         62|
    |j_0_reg_282       |   9|          2|   31|         62|
    |j_1_reg_293       |   9|          2|   31|         62|
    |ret_address0      |  21|          4|    5|         20|
    |ret_address1      |  15|          3|    5|         15|
    |statemt_address0  |  41|          8|    5|         40|
    |statemt_address1  |  41|          8|    5|         40|
    |statemt_d0        |  21|          4|   32|        128|
    |statemt_d1        |  21|          4|   32|        128|
    |word_address0     |  15|          3|    9|         27|
    |word_address1     |  15|          3|    9|         27|
    +------------------+----+-----------+-----+-----------+
    |Total             | 288|         60|  199|        632|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  14|   0|   14|          0|
    |i_0_reg_304                |   3|   0|    3|          0|
    |i_1_reg_315                |  31|   0|   31|          0|
    |i_5_reg_1469               |  31|   0|   31|          0|
    |i_reg_1356                 |   3|   0|    3|          0|
    |icmp_ln450_reg_1382        |   1|   0|    1|          0|
    |j_0_reg_282                |  31|   0|   31|          0|
    |j_1_reg_293                |  31|   0|   31|          0|
    |j_4_reg_1336               |  31|   0|   31|          0|
    |j_reg_1282                 |  31|   0|   31|          0|
    |mul_ln441_reg_1274         |  32|   0|   32|          0|
    |reg_358                    |  32|   0|   32|          0|
    |reg_363                    |  32|   0|   32|          0|
    |select_ln463_reg_1404      |  31|   0|   31|          0|
    |select_ln489_reg_1445      |  31|   0|   31|          0|
    |sext_ln449_reg_1361        |  64|   0|   64|          0|
    |sext_ln502_reg_1480        |  62|   0|   64|          2|
    |sext_ln503_reg_1490        |  62|   0|   64|          2|
    |sext_ln504_reg_1500        |  62|   0|   64|          2|
    |sext_ln505_reg_1510        |  62|   0|   64|          2|
    |shl_ln5_reg_1348           |  30|   0|   32|          2|
    |shl_ln6_reg_1474           |  30|   0|   32|          2|
    |statemt_addr_146_reg_1308  |   3|   0|    5|          2|
    |statemt_addr_147_reg_1313  |   3|   0|    5|          2|
    |statemt_addr_148_reg_1318  |   3|   0|    5|          2|
    |statemt_addr_reg_1303      |   3|   0|    5|          2|
    |statemt_load_150_reg_1398  |  32|   0|   32|          0|
    |statemt_load_151_reg_1424  |  32|   0|   32|          0|
    |statemt_load_152_reg_1440  |  32|   0|   32|          0|
    |tmp_26_reg_1409            |  24|   0|   24|          0|
    |tmp_29_reg_1435            |  24|   0|   24|          0|
    |tmp_33_reg_1451            |  24|   0|   24|          0|
    |trunc_ln441_reg_1287       |  10|   0|   10|          0|
    |trunc_ln449_reg_1341       |  30|   0|   30|          0|
    |trunc_ln451_reg_1387       |  30|   0|   30|          0|
    |trunc_ln452_reg_1392       |  31|   0|   31|          0|
    |trunc_ln462_reg_1371       |   2|   0|    2|          0|
    |xor_ln479_reg_1429         |  31|   0|   31|          0|
    |xor_ln498_3_reg_1456       |  32|   0|   32|          0|
    |xor_ln498_reg_1461         |  32|   0|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1115|   0| 1135|         20|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | AddRoundKey_InversMi | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | AddRoundKey_InversMi | return value |
|ap_start          |  in |    1| ap_ctrl_hs | AddRoundKey_InversMi | return value |
|ap_done           | out |    1| ap_ctrl_hs | AddRoundKey_InversMi | return value |
|ap_idle           | out |    1| ap_ctrl_hs | AddRoundKey_InversMi | return value |
|ap_ready          | out |    1| ap_ctrl_hs | AddRoundKey_InversMi | return value |
|statemt_address0  | out |    5|  ap_memory |        statemt       |     array    |
|statemt_ce0       | out |    1|  ap_memory |        statemt       |     array    |
|statemt_we0       | out |    1|  ap_memory |        statemt       |     array    |
|statemt_d0        | out |   32|  ap_memory |        statemt       |     array    |
|statemt_q0        |  in |   32|  ap_memory |        statemt       |     array    |
|statemt_address1  | out |    5|  ap_memory |        statemt       |     array    |
|statemt_ce1       | out |    1|  ap_memory |        statemt       |     array    |
|statemt_we1       | out |    1|  ap_memory |        statemt       |     array    |
|statemt_d1        | out |   32|  ap_memory |        statemt       |     array    |
|statemt_q1        |  in |   32|  ap_memory |        statemt       |     array    |
|nb                |  in |   32|   ap_none  |          nb          |    scalar    |
|n                 |  in |   32|   ap_none  |           n          |    scalar    |
|word_address0     | out |    9|  ap_memory |         word         |     array    |
|word_ce0          | out |    1|  ap_memory |         word         |     array    |
|word_q0           |  in |   32|  ap_memory |         word         |     array    |
|word_address1     | out |    9|  ap_memory |         word         |     array    |
|word_ce1          | out |    1|  ap_memory |         word         |     array    |
|word_q1           |  in |   32|  ap_memory |         word         |     array    |
+------------------+-----+-----+------------+----------------------+--------------+

