Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr  2 22:25:09 2020
| Host         : Steven-Win10-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dkong_wrapper_timing_summary_routed.rpt -pb dkong_wrapper_timing_summary_routed.pb -rpx dkong_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : dkong_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 291 register/latch pins with no clock driven by root clock pin: dkong_i/dkong_system_wrapper_0/inst/inst/vid/htiming_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 923 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.881    -1041.570                    352                 3795        0.105        0.000                      0                 3795        3.000        0.000                       0                   954  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
clk_fpga_0                      {0.000 5.000}        10.000          100.000         
dkong_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkfbout_dkong_clk_wiz_0_0    {0.000 40.000}       80.000          12.500          
  coreclk_dkong_clk_wiz_0_0     {0.000 8.129}        16.259          61.506          
  soundclk_dkong_clk_wiz_0_0    {0.000 83.510}       167.021         5.987           
  vgaclk_dkong_clk_wiz_0_0      {0.000 19.861}       39.723          25.174          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                        7.845        0.000                       0                     1  
dkong_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_dkong_clk_wiz_0_0                                                                                                                                                     20.000        0.000                       0                     3  
  coreclk_dkong_clk_wiz_0_0           5.132        0.000                      0                 2616        0.111        0.000                      0                 2616        6.879        0.000                       0                   619  
  soundclk_dkong_clk_wiz_0_0        149.225        0.000                      0                  456        0.174        0.000                      0                  456       46.339        0.000                       0                   203  
  vgaclk_dkong_clk_wiz_0_0           31.553        0.000                      0                  553        0.117        0.000                      0                  553       18.881        0.000                       0                   127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
soundclk_dkong_clk_wiz_0_0  coreclk_dkong_clk_wiz_0_0        -2.238       -2.238                      1                    1        0.105        0.000                      0                    1  
coreclk_dkong_clk_wiz_0_0   soundclk_dkong_clk_wiz_0_0       -4.881     -674.604                    193                  193        0.116        0.000                      0                  193  
coreclk_dkong_clk_wiz_0_0   vgaclk_dkong_clk_wiz_0_0         -2.813       -2.813                      1                    1        0.203        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           coreclk_dkong_clk_wiz_0_0   soundclk_dkong_clk_wiz_0_0       -2.458     -361.915                    157                  157        0.201        0.000                      0                  157  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  dkong_i/clk_wiz_0/inst/clk_in1
  To Clock:  dkong_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dkong_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dkong_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dkong_clk_wiz_0_0
  To Clock:  clkfbout_dkong_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y3    dkong_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  coreclk_dkong_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.879ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.629ns  (logic 3.899ns (36.682%)  route 6.730ns (63.318%))
  Logic Levels:           4  (LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 17.820 - 16.259 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.753     1.756    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     4.628 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.694    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     5.119 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.393     8.512    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/debug_dslave[6]_INST_0_i_1_0[0]
    SLICE_X31Y42         LUT3 (Prop_lut3_I2_O)        0.152     8.664 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.425    10.089    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/douta[6]
    SLICE_X25Y27         LUT6 (Prop_lut6_I0_O)        0.326    10.415 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_dslave[6]_INST_0_i_1/O
                         net (fo=1, routed)           1.283    11.698    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_dslave[6]_INST_0_i_1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.822 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_dslave[6]_INST_0/O
                         net (fo=4, routed)           0.564    12.386    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/D[6]
    SLICE_X26Y19         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.558    17.820    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X26Y19         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[6]/C
                         clock pessimism              0.000    17.820    
                         clock uncertainty           -0.257    17.563    
    SLICE_X26Y19         FDRE (Setup_fdre_C_D)       -0.045    17.518    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[6]
  -------------------------------------------------------------------
                         required time                         17.518    
                         arrival time                         -12.386    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 3.865ns (42.419%)  route 5.247ns (57.581%))
  Logic Levels:           4  (LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 17.821 - 16.259 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.839     1.842    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     4.714 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.780    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X4Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     5.205 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.634     7.839    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/debug_dslave[4]_INST_0_i_1_0[0]
    SLICE_X32Y16         LUT3 (Prop_lut3_I2_O)        0.116     7.955 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.109     9.064    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/douta[4]
    SLICE_X24Y25         LUT6 (Prop_lut6_I0_O)        0.328     9.392 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_dslave[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.498     9.890    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_dslave[4]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.014 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_dslave[4]_INST_0/O
                         net (fo=4, routed)           0.940    10.954    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/D[4]
    SLICE_X27Y18         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.559    17.821    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X27Y18         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[4]/C
                         clock pessimism              0.014    17.835    
                         clock uncertainty           -0.257    17.578    
    SLICE_X27Y18         FDRE (Setup_fdre_C_D)       -0.061    17.517    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[4]
  -------------------------------------------------------------------
                         required time                         17.517    
                         arrival time                         -10.954    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             6.591ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 3.669ns (39.820%)  route 5.545ns (60.180%))
  Logic Levels:           4  (LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 17.821 - 16.259 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.697     1.700    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     4.572 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.638    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     5.063 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.683     7.746    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/debug_dslave[7]_INST_0_i_2_0[0]
    SLICE_X32Y35         LUT3 (Prop_lut3_I2_O)        0.124     7.870 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.118     8.988    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/douta[7]
    SLICE_X25Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.112 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_dslave[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.684     9.796    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_dslave[7]_INST_0_i_2_n_0
    SLICE_X21Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.920 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_dslave[7]_INST_0/O
                         net (fo=4, routed)           0.994    10.914    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/D[7]
    SLICE_X27Y18         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.559    17.821    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X27Y18         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[7]/C
                         clock pessimism              0.000    17.821    
                         clock uncertainty           -0.257    17.564    
    SLICE_X27Y18         FDRE (Setup_fdre_C_D)       -0.058    17.506    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[7]
  -------------------------------------------------------------------
                         required time                         17.506    
                         arrival time                         -10.914    
  -------------------------------------------------------------------
                         slack                                  6.591    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 3.669ns (40.372%)  route 5.419ns (59.628%))
  Logic Levels:           4  (LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 17.821 - 16.259 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.742     1.745    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     4.617 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.683    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X3Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     5.108 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.463     8.570    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/debug_dslave[1]_INST_0_i_1_0[0]
    SLICE_X24Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.694 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.279     8.973    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/douta[1]
    SLICE_X24Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.097 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_dslave[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.707     9.804    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_dslave[1]_INST_0_i_1_n_0
    SLICE_X23Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.928 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_dslave[1]_INST_0/O
                         net (fo=4, routed)           0.905    10.833    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/D[1]
    SLICE_X27Y18         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.559    17.821    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X27Y18         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[1]/C
                         clock pessimism              0.000    17.821    
                         clock uncertainty           -0.257    17.564    
    SLICE_X27Y18         FDRE (Setup_fdre_C_D)       -0.081    17.483    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[1]
  -------------------------------------------------------------------
                         required time                         17.483    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.306ns  (logic 0.642ns (7.729%)  route 7.664ns (92.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 17.787 - 16.259 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.732     1.735    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X26Y21         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.518     2.253 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][2]/Q
                         net (fo=8, routed)           0.883     3.136    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_ahi[7][2]
    SLICE_X20Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.260 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_alo[2]_INST_0/O
                         net (fo=85, routed)          6.781    10.041    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y19         RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.525    17.787    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    17.787    
                         clock uncertainty           -0.257    17.530    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    16.964    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         16.964    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  6.923    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_palette_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 0.642ns (7.588%)  route 7.819ns (92.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 17.830 - 16.259 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.751     1.754    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518     2.272 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.771     3.043    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     3.167 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         7.047    10.215    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/SR[0]
    SLICE_X30Y45         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_palette_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.568    17.830    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X30Y45         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_palette_reg[0]/C
                         clock pessimism              0.115    17.945    
                         clock uncertainty           -0.257    17.688    
    SLICE_X30Y45         FDRE (Setup_fdre_C_R)       -0.524    17.164    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_palette_reg[0]
  -------------------------------------------------------------------
                         required time                         17.164    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_palette_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 0.642ns (7.588%)  route 7.819ns (92.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 17.830 - 16.259 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.751     1.754    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518     2.272 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.771     3.043    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     3.167 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         7.047    10.215    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/SR[0]
    SLICE_X30Y45         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_palette_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.568    17.830    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X30Y45         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_palette_reg[1]/C
                         clock pessimism              0.115    17.945    
                         clock uncertainty           -0.257    17.688    
    SLICE_X30Y45         FDRE (Setup_fdre_C_R)       -0.524    17.164    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_palette_reg[1]
  -------------------------------------------------------------------
                         required time                         17.164    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_palette_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 0.642ns (7.588%)  route 7.819ns (92.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 17.830 - 16.259 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.751     1.754    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518     2.272 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.771     3.043    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     3.167 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         7.047    10.215    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/SR[0]
    SLICE_X30Y45         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_palette_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.568    17.830    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X30Y45         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_palette_reg[2]/C
                         clock pessimism              0.115    17.945    
                         clock uncertainty           -0.257    17.688    
    SLICE_X30Y45         FDRE (Setup_fdre_C_R)       -0.524    17.164    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_palette_reg[2]
  -------------------------------------------------------------------
                         required time                         17.164    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_palette_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 0.642ns (7.588%)  route 7.819ns (92.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 17.830 - 16.259 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.751     1.754    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518     2.272 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.771     3.043    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     3.167 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         7.047    10.215    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/SR[0]
    SLICE_X30Y45         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_palette_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.568    17.830    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X30Y45         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_palette_reg[3]/C
                         clock pessimism              0.115    17.945    
                         clock uncertainty           -0.257    17.688    
    SLICE_X30Y45         FDRE (Setup_fdre_C_R)       -0.524    17.164    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_palette_reg[3]
  -------------------------------------------------------------------
                         required time                         17.164    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             7.013ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.253ns  (logic 0.580ns (7.028%)  route 7.673ns (92.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 17.901 - 16.259 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.652     1.655    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X43Y59         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     2.111 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[0]/Q
                         net (fo=1, routed)           1.138     3.249    dkong_i/framedoubler_slow_0/inst/in_g[0]
    SLICE_X56Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.373 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_6/O
                         net (fo=28, routed)          6.535     9.908    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X5Y14         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.639    17.901    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y14         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    17.915    
                         clock uncertainty           -0.257    17.658    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    16.921    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.921    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                  7.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_6_6/SP/I
                            (rising edge-triggered cell RAMS64E clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.586     0.588    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X30Y39         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.164     0.752 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[6]/Q
                         net (fo=1, routed)           0.110     0.862    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_6_6/D
    SLICE_X30Y40         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.855     0.857    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_6_6/WCLK
    SLICE_X30Y40         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.252     0.605    
    SLICE_X30Y40         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     0.751    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.558     0.560    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X49Y8          FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.756    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X49Y8          FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.826     0.828    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X49Y8          FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.268     0.560    
    SLICE_X49Y8          FDRE (Hold_fdre_C_D)         0.075     0.635    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.558     0.560    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X48Y9          FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     0.766    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d1_cdc_to
    SLICE_X48Y9          FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.826     0.828    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X48Y9          FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.268     0.560    
    SLICE_X48Y9          FDRE (Hold_fdre_C_D)         0.075     0.635    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/in0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/io_bus_reg[dslave][0]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.583     0.585    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X23Y27         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/in0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  dkong_i/dkong_system_wrapper_0/inst/inst/in0_reg[0]/Q
                         net (fo=1, routed)           0.087     0.813    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/io_bus_reg[dslave][4][0]
    SLICE_X22Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.858 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/io_bus[dslave][0]_i_1/O
                         net (fo=1, routed)           0.000     0.858    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu_n_133
    SLICE_X22Y27         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/io_bus_reg[dslave][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.848     0.850    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X22Y27         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/io_bus_reg[dslave][0]/C
                         clock pessimism             -0.252     0.598    
    SLICE_X22Y27         FDRE (Hold_fdre_C_D)         0.120     0.718    dkong_i/dkong_system_wrapper_0/inst/inst/io_bus_reg[dslave][0]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/I
                            (rising edge-triggered cell RAMS64E clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.586     0.588    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X31Y39         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[2]/Q
                         net (fo=1, routed)           0.166     0.894    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/D
    SLICE_X30Y41         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.855     0.857    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/WCLK
    SLICE_X30Y41         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/CLK
                         clock pessimism             -0.252     0.605    
    SLICE_X30Y41         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     0.751    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/I
                            (rising edge-triggered cell RAMS64E clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.586     0.588    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X31Y39         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[3]/Q
                         net (fo=1, routed)           0.166     0.894    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/D
    SLICE_X30Y41         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.855     0.857    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/WCLK
    SLICE_X30Y41         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/CLK
                         clock pessimism             -0.252     0.605    
    SLICE_X30Y41         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.749    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/I
                            (rising edge-triggered cell RAMS64E clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.879%)  route 0.146ns (47.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.586     0.588    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X30Y39         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.164     0.752 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[7]/Q
                         net (fo=1, routed)           0.146     0.898    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/D
    SLICE_X30Y40         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.855     0.857    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/WCLK
    SLICE_X30Y40         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.252     0.605    
    SLICE_X30Y40         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.749    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.506%)  route 0.071ns (27.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.558     0.560    dkong_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X49Y9          FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.071     0.771    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/p_1_in
    SLICE_X48Y9          LUT5 (Prop_lut5_I1_O)        0.045     0.816 r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     0.816    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX_n_0
    SLICE_X48Y9          FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.826     0.828    dkong_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X48Y9          FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.255     0.573    
    SLICE_X48Y9          FDRE (Hold_fdre_C_D)         0.092     0.665    dkong_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.164ns (25.343%)  route 0.483ns (74.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.562     0.564    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X32Y46         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[1]/Q
                         net (fo=8, routed)           0.483     1.211    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y13         RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.860     0.862    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.862    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.045    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.164ns (25.096%)  route 0.490ns (74.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.562     0.564    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X32Y45         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[6]/Q
                         net (fo=8, routed)           0.490     1.217    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y13         RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.860     0.862    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.862    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.045    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         coreclk_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 8.129 }
Period(ns):         16.259
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.259      13.315     RAMB36_X1Y4      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.259      13.367     RAMB36_X2Y9      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.259      13.367     RAMB36_X2Y6      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.259      13.367     RAMB36_X0Y4      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.259      13.367     RAMB36_X3Y2      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.259      13.367     RAMB36_X3Y17     dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.259      13.367     RAMB36_X2Y7      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.259      13.367     RAMB36_X0Y5      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.259      13.367     RAMB36_X3Y3      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.259      13.367     RAMB36_X3Y18     dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.259      197.101    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X34Y40     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_8_8/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X30Y41     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X30Y41     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X30Y41     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X30Y41     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X30Y41     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X30Y41     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X30Y41     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X30Y41     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X30Y40     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X30Y41     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X30Y41     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X30Y41     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X30Y41     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X30Y40     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X30Y40     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_5_5/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X30Y40     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X30Y40     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X34Y40     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_8_8/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X30Y41     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soundclk_dkong_clk_wiz_0_0
  To Clock:  soundclk_dkong_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      149.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             149.225ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.490ns  (logic 3.563ns (20.371%)  route 13.927ns (79.629%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 168.596 - 167.021 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.748     1.751    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X16Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDCE (Prop_fdce_C_Q)         0.478     2.229 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/Q
                         net (fo=59, routed)          3.802     6.031    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[4]
    SLICE_X26Y7          LUT4 (Prop_lut4_I3_O)        0.318     6.349 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/sp_q[0]_i_3/O
                         net (fo=35, routed)          1.532     7.881    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/sp_q_reg[0]_1
    SLICE_X28Y5          LUT6 (Prop_lut6_I3_O)        0.328     8.209 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65/O
                         net (fo=1, routed)           0.430     8.639    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.763 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_31/O
                         net (fo=1, routed)           0.655     9.418    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_31_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I4_O)        0.124     9.542 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_12/O
                         net (fo=16, routed)          1.066    10.608    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_12_n_0
    SLICE_X24Y11         LUT2 (Prop_lut2_I1_O)        0.124    10.732 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_27/O
                         net (fo=10, routed)          0.552    11.284    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_27_n_0
    SLICE_X22Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.408 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_19/O
                         net (fo=1, routed)           0.782    12.190    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q[0]_i_5
    SLICE_X23Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.770 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.770    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q_reg[3]_i_16_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.083 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/psw_q_reg[2]_i_4/O[3]
                         net (fo=2, routed)           0.870    13.953    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/O[3]
    SLICE_X26Y12         LUT6 (Prop_lut6_I5_O)        0.306    14.259 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_23/O
                         net (fo=1, routed)           0.452    14.711    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_23_n_0
    SLICE_X26Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.835 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_11/O
                         net (fo=1, routed)           0.498    15.333    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_11_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I1_O)        0.124    15.457 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_6/O
                         net (fo=3, routed)           1.040    16.497    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_6_n_0
    SLICE_X22Y11         LUT5 (Prop_lut5_I1_O)        0.124    16.621 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_25/O
                         net (fo=1, routed)           0.794    17.415    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_25_n_0
    SLICE_X22Y10         LUT6 (Prop_lut6_I5_O)        0.124    17.539 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_12/O
                         net (fo=1, routed)           0.973    18.512    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_12_n_0
    SLICE_X20Y12         LUT6 (Prop_lut6_I5_O)        0.124    18.636 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_3/O
                         net (fo=1, routed)           0.481    19.117    dkong_i/dkong_system_wrapper_0/inst/inst/sou_n_35
    SLICE_X16Y13         LUT6 (Prop_lut6_I1_O)        0.124    19.241 r  dkong_i/dkong_system_wrapper_0/inst/inst/take_branch_q_i_1/O
                         net (fo=1, routed)           0.000    19.241    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg_0
    SLICE_X16Y13         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.572   168.596    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/soundclk
    SLICE_X16Y13         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/C
                         clock pessimism              0.151   168.747    
                         clock uncertainty           -0.362   168.385    
    SLICE_X16Y13         FDCE (Setup_fdce_C_D)        0.081   168.466    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg
  -------------------------------------------------------------------
                         required time                        168.466    
                         arrival time                         -19.241    
  -------------------------------------------------------------------
                         slack                                149.225    

Slack (MET) :             149.633ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.084ns  (logic 3.540ns (20.723%)  route 13.544ns (79.277%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 168.598 - 167.021 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.748     1.751    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X16Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDCE (Prop_fdce_C_Q)         0.478     2.229 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/Q
                         net (fo=59, routed)          3.802     6.031    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[4]
    SLICE_X26Y7          LUT4 (Prop_lut4_I3_O)        0.318     6.349 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/sp_q[0]_i_3/O
                         net (fo=35, routed)          1.532     7.881    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/sp_q_reg[0]_1
    SLICE_X28Y5          LUT6 (Prop_lut6_I3_O)        0.328     8.209 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65/O
                         net (fo=1, routed)           0.430     8.639    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.763 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_31/O
                         net (fo=1, routed)           0.655     9.418    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_31_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I4_O)        0.124     9.542 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_12/O
                         net (fo=16, routed)          1.066    10.608    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_12_n_0
    SLICE_X24Y11         LUT2 (Prop_lut2_I1_O)        0.124    10.732 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_27/O
                         net (fo=10, routed)          0.552    11.284    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_27_n_0
    SLICE_X22Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.408 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_19/O
                         net (fo=1, routed)           0.782    12.190    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q[0]_i_5
    SLICE_X23Y12         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    12.774 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q_reg[3]_i_16/O[2]
                         net (fo=1, routed)           0.905    13.679    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_2_0[2]
    SLICE_X24Y12         LUT6 (Prop_lut6_I4_O)        0.302    13.981 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_5/O
                         net (fo=1, routed)           0.762    14.743    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_5_n_0
    SLICE_X25Y10         LUT4 (Prop_lut4_I0_O)        0.124    14.867 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_2/O
                         net (fo=3, routed)           1.709    16.577    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]
    SLICE_X19Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.701 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.380    17.081    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.124    17.205 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.316    17.521    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X18Y10         LUT3 (Prop_lut3_I0_O)        0.124    17.645 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5/O
                         net (fo=8, routed)           0.652    18.297    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/A3
    SLICE_X18Y11         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.538    18.835 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/O
                         net (fo=1, routed)           0.000    18.835    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0__0[2]
    SLICE_X18Y11         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.574   168.598    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X18Y11         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[2]/C
                         clock pessimism              0.151   168.749    
                         clock uncertainty           -0.362   168.387    
    SLICE_X18Y11         FDRE (Setup_fdre_C_D)        0.081   168.468    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[2]
  -------------------------------------------------------------------
                         required time                        168.468    
                         arrival time                         -18.835    
  -------------------------------------------------------------------
                         slack                                149.633    

Slack (MET) :             149.650ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.065ns  (logic 3.126ns (18.318%)  route 13.939ns (81.682%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 168.598 - 167.021 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.748     1.751    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X16Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDCE (Prop_fdce_C_Q)         0.478     2.229 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/Q
                         net (fo=59, routed)          3.802     6.031    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[4]
    SLICE_X26Y7          LUT4 (Prop_lut4_I3_O)        0.318     6.349 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/sp_q[0]_i_3/O
                         net (fo=35, routed)          1.532     7.881    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/sp_q_reg[0]_1
    SLICE_X28Y5          LUT6 (Prop_lut6_I3_O)        0.328     8.209 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65/O
                         net (fo=1, routed)           0.430     8.639    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.763 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_31/O
                         net (fo=1, routed)           0.655     9.418    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_31_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I4_O)        0.124     9.542 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_12/O
                         net (fo=16, routed)          1.066    10.608    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_12_n_0
    SLICE_X24Y11         LUT2 (Prop_lut2_I1_O)        0.124    10.732 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_27/O
                         net (fo=10, routed)          0.552    11.284    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_27_n_0
    SLICE_X22Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.408 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_19/O
                         net (fo=1, routed)           0.782    12.190    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q[0]_i_5
    SLICE_X23Y12         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    12.774 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q_reg[3]_i_16/O[2]
                         net (fo=1, routed)           0.905    13.679    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_2_0[2]
    SLICE_X24Y12         LUT6 (Prop_lut6_I4_O)        0.302    13.981 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_5/O
                         net (fo=1, routed)           0.762    14.743    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_5_n_0
    SLICE_X25Y10         LUT4 (Prop_lut4_I0_O)        0.124    14.867 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_2/O
                         net (fo=3, routed)           1.709    16.577    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]
    SLICE_X19Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.701 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.586    17.287    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X17Y9          LUT6 (Prop_lut6_I4_O)        0.124    17.411 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[2]_i_1/O
                         net (fo=2, routed)           0.166    17.577    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][2]
    SLICE_X17Y9          LUT3 (Prop_lut3_I0_O)        0.124    17.701 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_4/O
                         net (fo=8, routed)           0.992    18.692    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/A2
    SLICE_X18Y11         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    18.816 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.000    18.816    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0__0[0]
    SLICE_X18Y11         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.574   168.598    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X18Y11         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[0]/C
                         clock pessimism              0.151   168.749    
                         clock uncertainty           -0.362   168.387    
    SLICE_X18Y11         FDRE (Setup_fdre_C_D)        0.079   168.466    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[0]
  -------------------------------------------------------------------
                         required time                        168.466    
                         arrival time                         -18.816    
  -------------------------------------------------------------------
                         slack                                149.650    

Slack (MET) :             149.654ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.060ns  (logic 3.446ns (20.197%)  route 13.614ns (79.803%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 168.598 - 167.021 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.748     1.751    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X16Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDCE (Prop_fdce_C_Q)         0.478     2.229 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/Q
                         net (fo=59, routed)          3.802     6.031    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[4]
    SLICE_X26Y7          LUT4 (Prop_lut4_I3_O)        0.318     6.349 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/sp_q[0]_i_3/O
                         net (fo=35, routed)          1.532     7.881    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/sp_q_reg[0]_1
    SLICE_X28Y5          LUT6 (Prop_lut6_I3_O)        0.328     8.209 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65/O
                         net (fo=1, routed)           0.430     8.639    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.763 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_31/O
                         net (fo=1, routed)           0.655     9.418    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_31_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I4_O)        0.124     9.542 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_12/O
                         net (fo=16, routed)          1.066    10.608    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_12_n_0
    SLICE_X24Y11         LUT2 (Prop_lut2_I1_O)        0.124    10.732 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_27/O
                         net (fo=10, routed)          0.552    11.284    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_27_n_0
    SLICE_X22Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.408 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_19/O
                         net (fo=1, routed)           0.782    12.190    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q[0]_i_5
    SLICE_X23Y12         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    12.774 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q_reg[3]_i_16/O[2]
                         net (fo=1, routed)           0.905    13.679    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_2_0[2]
    SLICE_X24Y12         LUT6 (Prop_lut6_I4_O)        0.302    13.981 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_5/O
                         net (fo=1, routed)           0.762    14.743    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_5_n_0
    SLICE_X25Y10         LUT4 (Prop_lut4_I0_O)        0.124    14.867 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_2/O
                         net (fo=3, routed)           1.709    16.577    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]
    SLICE_X19Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.701 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.630    17.331    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X17Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.455 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[4]_i_1/O
                         net (fo=2, routed)           0.316    17.771    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][4]
    SLICE_X18Y10         LUT3 (Prop_lut3_I0_O)        0.124    17.895 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_6/O
                         net (fo=8, routed)           0.472    18.367    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/A4
    SLICE_X18Y11         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.444    18.811 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/O
                         net (fo=1, routed)           0.000    18.811    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0__0[1]
    SLICE_X18Y11         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.574   168.598    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X18Y11         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[1]/C
                         clock pessimism              0.151   168.749    
                         clock uncertainty           -0.362   168.387    
    SLICE_X18Y11         FDRE (Setup_fdre_C_D)        0.077   168.464    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[1]
  -------------------------------------------------------------------
                         required time                        168.464    
                         arrival time                         -18.811    
  -------------------------------------------------------------------
                         slack                                149.654    

Slack (MET) :             149.659ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.056ns  (logic 3.117ns (18.275%)  route 13.939ns (81.725%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 168.598 - 167.021 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.748     1.751    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X16Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDCE (Prop_fdce_C_Q)         0.478     2.229 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/Q
                         net (fo=59, routed)          3.802     6.031    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[4]
    SLICE_X26Y7          LUT4 (Prop_lut4_I3_O)        0.318     6.349 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/sp_q[0]_i_3/O
                         net (fo=35, routed)          1.532     7.881    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/sp_q_reg[0]_1
    SLICE_X28Y5          LUT6 (Prop_lut6_I3_O)        0.328     8.209 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65/O
                         net (fo=1, routed)           0.430     8.639    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.763 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_31/O
                         net (fo=1, routed)           0.655     9.418    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_31_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I4_O)        0.124     9.542 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_12/O
                         net (fo=16, routed)          1.066    10.608    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_12_n_0
    SLICE_X24Y11         LUT2 (Prop_lut2_I1_O)        0.124    10.732 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_27/O
                         net (fo=10, routed)          0.552    11.284    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_27_n_0
    SLICE_X22Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.408 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_19/O
                         net (fo=1, routed)           0.782    12.190    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q[0]_i_5
    SLICE_X23Y12         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    12.774 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q_reg[3]_i_16/O[2]
                         net (fo=1, routed)           0.905    13.679    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_2_0[2]
    SLICE_X24Y12         LUT6 (Prop_lut6_I4_O)        0.302    13.981 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_5/O
                         net (fo=1, routed)           0.762    14.743    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_5_n_0
    SLICE_X25Y10         LUT4 (Prop_lut4_I0_O)        0.124    14.867 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_2/O
                         net (fo=3, routed)           1.709    16.577    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]
    SLICE_X19Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.701 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.586    17.287    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X17Y9          LUT6 (Prop_lut6_I4_O)        0.124    17.411 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[2]_i_1/O
                         net (fo=2, routed)           0.166    17.577    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][2]
    SLICE_X17Y9          LUT3 (Prop_lut3_I0_O)        0.124    17.701 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_4/O
                         net (fo=8, routed)           0.992    18.692    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/A2
    SLICE_X18Y11         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.115    18.807 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/O
                         net (fo=1, routed)           0.000    18.807    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0__0[3]
    SLICE_X18Y11         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.574   168.598    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X18Y11         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[3]/C
                         clock pessimism              0.151   168.749    
                         clock uncertainty           -0.362   168.387    
    SLICE_X18Y11         FDRE (Setup_fdre_C_D)        0.079   168.466    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[3]
  -------------------------------------------------------------------
                         required time                        168.466    
                         arrival time                         -18.807    
  -------------------------------------------------------------------
                         slack                                149.659    

Slack (MET) :             149.674ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/ADR2
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.941ns  (logic 3.002ns (17.720%)  route 13.939ns (82.280%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 168.598 - 167.021 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.748     1.751    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X16Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDCE (Prop_fdce_C_Q)         0.478     2.229 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/Q
                         net (fo=59, routed)          3.802     6.031    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[4]
    SLICE_X26Y7          LUT4 (Prop_lut4_I3_O)        0.318     6.349 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/sp_q[0]_i_3/O
                         net (fo=35, routed)          1.532     7.881    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/sp_q_reg[0]_1
    SLICE_X28Y5          LUT6 (Prop_lut6_I3_O)        0.328     8.209 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65/O
                         net (fo=1, routed)           0.430     8.639    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.763 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_31/O
                         net (fo=1, routed)           0.655     9.418    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_31_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I4_O)        0.124     9.542 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_12/O
                         net (fo=16, routed)          1.066    10.608    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_12_n_0
    SLICE_X24Y11         LUT2 (Prop_lut2_I1_O)        0.124    10.732 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_27/O
                         net (fo=10, routed)          0.552    11.284    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_27_n_0
    SLICE_X22Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.408 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_19/O
                         net (fo=1, routed)           0.782    12.190    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q[0]_i_5
    SLICE_X23Y12         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    12.774 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q_reg[3]_i_16/O[2]
                         net (fo=1, routed)           0.905    13.679    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_2_0[2]
    SLICE_X24Y12         LUT6 (Prop_lut6_I4_O)        0.302    13.981 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_5/O
                         net (fo=1, routed)           0.762    14.743    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_5_n_0
    SLICE_X25Y10         LUT4 (Prop_lut4_I0_O)        0.124    14.867 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_2/O
                         net (fo=3, routed)           1.709    16.577    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]
    SLICE_X19Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.701 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.586    17.287    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X17Y9          LUT6 (Prop_lut6_I4_O)        0.124    17.411 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[2]_i_1/O
                         net (fo=2, routed)           0.166    17.577    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][2]
    SLICE_X17Y9          LUT3 (Prop_lut3_I0_O)        0.124    17.701 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_4/O
                         net (fo=8, routed)           0.992    18.692    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/A2
    SLICE_X18Y11         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.574   168.598    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/WCLK
    SLICE_X18Y11         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.151   168.749    
                         clock uncertainty           -0.362   168.387    
    SLICE_X18Y11         RAMS64E (Setup_rams64e_CLK_ADR2)
                                                     -0.021   168.366    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                        168.366    
                         arrival time                         -18.692    
  -------------------------------------------------------------------
                         slack                                149.674    

Slack (MET) :             149.674ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/ADR2
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.941ns  (logic 3.002ns (17.720%)  route 13.939ns (82.280%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 168.598 - 167.021 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.748     1.751    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X16Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDCE (Prop_fdce_C_Q)         0.478     2.229 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/Q
                         net (fo=59, routed)          3.802     6.031    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[4]
    SLICE_X26Y7          LUT4 (Prop_lut4_I3_O)        0.318     6.349 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/sp_q[0]_i_3/O
                         net (fo=35, routed)          1.532     7.881    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/sp_q_reg[0]_1
    SLICE_X28Y5          LUT6 (Prop_lut6_I3_O)        0.328     8.209 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65/O
                         net (fo=1, routed)           0.430     8.639    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.763 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_31/O
                         net (fo=1, routed)           0.655     9.418    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_31_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I4_O)        0.124     9.542 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_12/O
                         net (fo=16, routed)          1.066    10.608    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_12_n_0
    SLICE_X24Y11         LUT2 (Prop_lut2_I1_O)        0.124    10.732 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_27/O
                         net (fo=10, routed)          0.552    11.284    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_27_n_0
    SLICE_X22Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.408 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_19/O
                         net (fo=1, routed)           0.782    12.190    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q[0]_i_5
    SLICE_X23Y12         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    12.774 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q_reg[3]_i_16/O[2]
                         net (fo=1, routed)           0.905    13.679    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_2_0[2]
    SLICE_X24Y12         LUT6 (Prop_lut6_I4_O)        0.302    13.981 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_5/O
                         net (fo=1, routed)           0.762    14.743    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_5_n_0
    SLICE_X25Y10         LUT4 (Prop_lut4_I0_O)        0.124    14.867 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_2/O
                         net (fo=3, routed)           1.709    16.577    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]
    SLICE_X19Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.701 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.586    17.287    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X17Y9          LUT6 (Prop_lut6_I4_O)        0.124    17.411 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[2]_i_1/O
                         net (fo=2, routed)           0.166    17.577    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][2]
    SLICE_X17Y9          LUT3 (Prop_lut3_I0_O)        0.124    17.701 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_4/O
                         net (fo=8, routed)           0.992    18.692    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/A2
    SLICE_X18Y11         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.574   168.598    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/WCLK
    SLICE_X18Y11         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
                         clock pessimism              0.151   168.749    
                         clock uncertainty           -0.362   168.387    
    SLICE_X18Y11         RAMS64E (Setup_rams64e_CLK_ADR2)
                                                     -0.021   168.366    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP
  -------------------------------------------------------------------
                         required time                        168.366    
                         arrival time                         -18.692    
  -------------------------------------------------------------------
                         slack                                149.674    

Slack (MET) :             149.674ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/ADR2
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.941ns  (logic 3.002ns (17.720%)  route 13.939ns (82.280%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 168.598 - 167.021 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.748     1.751    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X16Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDCE (Prop_fdce_C_Q)         0.478     2.229 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/Q
                         net (fo=59, routed)          3.802     6.031    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[4]
    SLICE_X26Y7          LUT4 (Prop_lut4_I3_O)        0.318     6.349 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/sp_q[0]_i_3/O
                         net (fo=35, routed)          1.532     7.881    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/sp_q_reg[0]_1
    SLICE_X28Y5          LUT6 (Prop_lut6_I3_O)        0.328     8.209 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65/O
                         net (fo=1, routed)           0.430     8.639    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.763 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_31/O
                         net (fo=1, routed)           0.655     9.418    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_31_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I4_O)        0.124     9.542 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_12/O
                         net (fo=16, routed)          1.066    10.608    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_12_n_0
    SLICE_X24Y11         LUT2 (Prop_lut2_I1_O)        0.124    10.732 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_27/O
                         net (fo=10, routed)          0.552    11.284    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_27_n_0
    SLICE_X22Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.408 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_19/O
                         net (fo=1, routed)           0.782    12.190    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q[0]_i_5
    SLICE_X23Y12         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    12.774 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q_reg[3]_i_16/O[2]
                         net (fo=1, routed)           0.905    13.679    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_2_0[2]
    SLICE_X24Y12         LUT6 (Prop_lut6_I4_O)        0.302    13.981 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_5/O
                         net (fo=1, routed)           0.762    14.743    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_5_n_0
    SLICE_X25Y10         LUT4 (Prop_lut4_I0_O)        0.124    14.867 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_2/O
                         net (fo=3, routed)           1.709    16.577    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]
    SLICE_X19Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.701 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.586    17.287    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X17Y9          LUT6 (Prop_lut6_I4_O)        0.124    17.411 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[2]_i_1/O
                         net (fo=2, routed)           0.166    17.577    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][2]
    SLICE_X17Y9          LUT3 (Prop_lut3_I0_O)        0.124    17.701 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_4/O
                         net (fo=8, routed)           0.992    18.692    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/A2
    SLICE_X18Y11         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.574   168.598    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/WCLK
    SLICE_X18Y11         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/CLK
                         clock pessimism              0.151   168.749    
                         clock uncertainty           -0.362   168.387    
    SLICE_X18Y11         RAMS64E (Setup_rams64e_CLK_ADR2)
                                                     -0.021   168.366    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP
  -------------------------------------------------------------------
                         required time                        168.366    
                         arrival time                         -18.692    
  -------------------------------------------------------------------
                         slack                                149.674    

Slack (MET) :             149.674ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/ADR2
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.941ns  (logic 3.002ns (17.720%)  route 13.939ns (82.280%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 168.598 - 167.021 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.748     1.751    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X16Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDCE (Prop_fdce_C_Q)         0.478     2.229 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/Q
                         net (fo=59, routed)          3.802     6.031    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[4]
    SLICE_X26Y7          LUT4 (Prop_lut4_I3_O)        0.318     6.349 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/sp_q[0]_i_3/O
                         net (fo=35, routed)          1.532     7.881    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/sp_q_reg[0]_1
    SLICE_X28Y5          LUT6 (Prop_lut6_I3_O)        0.328     8.209 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65/O
                         net (fo=1, routed)           0.430     8.639    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.763 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_31/O
                         net (fo=1, routed)           0.655     9.418    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_31_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I4_O)        0.124     9.542 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_12/O
                         net (fo=16, routed)          1.066    10.608    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_12_n_0
    SLICE_X24Y11         LUT2 (Prop_lut2_I1_O)        0.124    10.732 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_27/O
                         net (fo=10, routed)          0.552    11.284    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_27_n_0
    SLICE_X22Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.408 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_19/O
                         net (fo=1, routed)           0.782    12.190    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q[0]_i_5
    SLICE_X23Y12         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    12.774 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q_reg[3]_i_16/O[2]
                         net (fo=1, routed)           0.905    13.679    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_2_0[2]
    SLICE_X24Y12         LUT6 (Prop_lut6_I4_O)        0.302    13.981 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_5/O
                         net (fo=1, routed)           0.762    14.743    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_5_n_0
    SLICE_X25Y10         LUT4 (Prop_lut4_I0_O)        0.124    14.867 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_2/O
                         net (fo=3, routed)           1.709    16.577    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]
    SLICE_X19Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.701 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.586    17.287    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X17Y9          LUT6 (Prop_lut6_I4_O)        0.124    17.411 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[2]_i_1/O
                         net (fo=2, routed)           0.166    17.577    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][2]
    SLICE_X17Y9          LUT3 (Prop_lut3_I0_O)        0.124    17.701 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_4/O
                         net (fo=8, routed)           0.992    18.692    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/A2
    SLICE_X18Y11         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.574   168.598    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/WCLK
    SLICE_X18Y11         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/CLK
                         clock pessimism              0.151   168.749    
                         clock uncertainty           -0.362   168.387    
    SLICE_X18Y11         RAMS64E (Setup_rams64e_CLK_ADR2)
                                                     -0.021   168.366    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                        168.366    
                         arrival time                         -18.692    
  -------------------------------------------------------------------
                         slack                                149.674    

Slack (MET) :             149.688ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.030ns  (logic 3.406ns (20.001%)  route 13.624ns (79.999%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 168.599 - 167.021 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.748     1.751    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X16Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDCE (Prop_fdce_C_Q)         0.478     2.229 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/Q
                         net (fo=59, routed)          3.802     6.031    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[4]
    SLICE_X26Y7          LUT4 (Prop_lut4_I3_O)        0.318     6.349 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/sp_q[0]_i_3/O
                         net (fo=35, routed)          1.532     7.881    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/sp_q_reg[0]_1
    SLICE_X28Y5          LUT6 (Prop_lut6_I3_O)        0.328     8.209 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65/O
                         net (fo=1, routed)           0.430     8.639    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.763 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_31/O
                         net (fo=1, routed)           0.655     9.418    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_31_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I4_O)        0.124     9.542 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_12/O
                         net (fo=16, routed)          1.066    10.608    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_12_n_0
    SLICE_X24Y11         LUT2 (Prop_lut2_I1_O)        0.124    10.732 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_27/O
                         net (fo=10, routed)          0.552    11.284    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_27_n_0
    SLICE_X22Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.408 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_19/O
                         net (fo=1, routed)           0.782    12.190    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q[0]_i_5
    SLICE_X23Y12         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    12.774 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q_reg[3]_i_16/O[2]
                         net (fo=1, routed)           0.905    13.679    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_2_0[2]
    SLICE_X24Y12         LUT6 (Prop_lut6_I4_O)        0.302    13.981 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_5/O
                         net (fo=1, routed)           0.762    14.743    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_5_n_0
    SLICE_X25Y10         LUT4 (Prop_lut4_I0_O)        0.124    14.867 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_2/O
                         net (fo=3, routed)           1.709    16.577    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]
    SLICE_X19Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.701 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.630    17.331    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X17Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.455 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[4]_i_1/O
                         net (fo=2, routed)           0.316    17.771    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][4]
    SLICE_X18Y10         LUT3 (Prop_lut3_I0_O)        0.124    17.895 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_6/O
                         net (fo=8, routed)           0.482    18.377    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/A4
    SLICE_X18Y9          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.404    18.781 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/O
                         net (fo=1, routed)           0.000    18.781    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0__0[6]
    SLICE_X18Y9          FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.575   168.599    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X18Y9          FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[6]/C
                         clock pessimism              0.151   168.750    
                         clock uncertainty           -0.362   168.388    
    SLICE_X18Y9          FDRE (Setup_fdre_C_D)        0.081   168.469    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[6]
  -------------------------------------------------------------------
                         required time                        168.469    
                         arrival time                         -18.781    
  -------------------------------------------------------------------
                         slack                                149.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_q_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.590     0.592    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X19Y12         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y12         FDPE (Prop_fdpe_C_Q)         0.141     0.733 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_q_reg[4]/Q
                         net (fo=2, routed)           0.101     0.834    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/Q[4]
    SLICE_X16Y12         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.859     0.861    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X16Y12         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]/C
                         clock pessimism             -0.254     0.607    
    SLICE_X16Y12         FDPE (Hold_fdpe_C_D)         0.053     0.660    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.881%)  route 0.281ns (63.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.589     0.591    dkong_i/dkong_system_wrapper_0/inst/inst/sou/soundclk
    SLICE_X18Y15         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[0]/Q
                         net (fo=8, routed)           0.281     1.035    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y2          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.898     0.900    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.667    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.850    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.787%)  route 0.147ns (44.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.589     0.591    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X19Y13         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[0]/Q
                         net (fo=1, routed)           0.147     0.879    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg_n_0_[0]
    SLICE_X18Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.924 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/addr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.924    dkong_i/dkong_system_wrapper_0/inst/inst/sou/dout[0]
    SLICE_X18Y15         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.857     0.859    dkong_i/dkong_system_wrapper_0/inst/inst/sou/soundclk
    SLICE_X18Y15         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[0]/C
                         clock pessimism             -0.254     0.605    
    SLICE_X18Y15         FDRE (Hold_fdre_C_D)         0.120     0.725    dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.327%)  route 0.165ns (46.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.589     0.591    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X19Y13         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[11]/Q
                         net (fo=1, routed)           0.165     0.897    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[3]_0[3]
    SLICE_X16Y12         LUT3 (Prop_lut3_I2_O)        0.048     0.945 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o[3]_i_1/O
                         net (fo=1, routed)           0.000     0.945    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o[3]_i_1_n_0
    SLICE_X16Y12         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.859     0.861    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X16Y12         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[3]/C
                         clock pessimism             -0.254     0.607    
    SLICE_X16Y12         FDPE (Hold_fdpe_C_D)         0.131     0.738    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.164ns (34.577%)  route 0.310ns (65.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.589     0.591    dkong_i/dkong_system_wrapper_0/inst/inst/sou/soundclk
    SLICE_X18Y15         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[1]/Q
                         net (fo=8, routed)           0.310     1.065    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y3          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.894     0.896    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.663    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.846    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.230ns (62.810%)  route 0.136ns (37.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.589     0.591    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X19Y13         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDCE (Prop_fdce_C_Q)         0.128     0.719 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[9]/Q
                         net (fo=1, routed)           0.136     0.855    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[3]_0[1]
    SLICE_X16Y12         LUT3 (Prop_lut3_I2_O)        0.102     0.957 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o[1]_i_1/O
                         net (fo=1, routed)           0.000     0.957    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o[1]_i_1_n_0
    SLICE_X16Y12         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.859     0.861    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X16Y12         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[1]/C
                         clock pessimism             -0.254     0.607    
    SLICE_X16Y12         FDPE (Hold_fdpe_C_D)         0.131     0.738    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.593     0.595    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X14Y9          FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.164     0.759 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[1]/Q
                         net (fo=8, routed)           0.116     0.875    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[11]_0[1]
    SLICE_X15Y9          LUT5 (Prop_lut5_I1_O)        0.045     0.920 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.920    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/p_1_in[2]
    SLICE_X15Y9          FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.862     0.864    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X15Y9          FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[2]/C
                         clock pessimism             -0.256     0.608    
    SLICE_X15Y9          FDCE (Hold_fdce_C_D)         0.091     0.699    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.593     0.595    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X14Y9          FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.164     0.759 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[1]/Q
                         net (fo=8, routed)           0.117     0.876    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[11]_0[1]
    SLICE_X15Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.921 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.921    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/p_1_in[3]
    SLICE_X15Y9          FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.862     0.864    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X15Y9          FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[3]/C
                         clock pessimism             -0.256     0.608    
    SLICE_X15Y9          FDCE (Hold_fdce_C_D)         0.092     0.700    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/timer_overflow_q_reg/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_in_progress_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.592     0.594    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/soundclk
    SLICE_X13Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/timer_overflow_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDCE (Prop_fdce_C_Q)         0.141     0.735 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/timer_overflow_q_reg/Q
                         net (fo=3, routed)           0.134     0.869    dkong_i/dkong_system_wrapper_0/inst/inst/sou_n_11
    SLICE_X13Y11         LUT6 (Prop_lut6_I2_O)        0.045     0.914 r  dkong_i/dkong_system_wrapper_0/inst/inst/int_in_progress_q_i_1/O
                         net (fo=1, routed)           0.000     0.914    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_in_progress_q_reg_1
    SLICE_X13Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_in_progress_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.861     0.863    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/soundclk
    SLICE_X13Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_in_progress_q_reg/C
                         clock pessimism             -0.269     0.594    
    SLICE_X13Y11         FDCE (Hold_fdce_C_D)         0.092     0.686    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_in_progress_q_reg
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.164ns (33.106%)  route 0.331ns (66.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.590     0.592    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X16Y12         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]/Q
                         net (fo=8, routed)           0.331     1.087    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y2          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.900     0.902    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.669    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.852    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soundclk_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 83.510 }
Period(ns):         167.021
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         167.021     164.445    RAMB36_X0Y0      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         167.021     164.445    RAMB36_X0Y0      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         167.021     164.445    RAMB36_X0Y2      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         167.021     164.445    RAMB36_X0Y2      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         167.021     164.445    RAMB36_X1Y2      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         167.021     164.445    RAMB36_X1Y2      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         167.021     164.445    RAMB36_X1Y0      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         167.021     164.445    RAMB36_X1Y0      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         167.021     164.445    RAMB36_X2Y2      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         167.021     164.445    RAMB36_X2Y2      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       167.021     46.339     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X18Y11     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X18Y11     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X18Y11     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X18Y11     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X18Y9      dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X18Y9      dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X18Y9      dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X18Y9      dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X18Y11     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X18Y11     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X18Y9      dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X18Y9      dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X18Y9      dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X18Y9      dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X18Y11     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X18Y11     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X18Y11     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X18Y11     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X18Y11     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X18Y11     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vgaclk_dkong_clk_wiz_0_0
  To Clock:  vgaclk_dkong_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.881ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.553ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.655ns  (logic 3.360ns (43.891%)  route 4.295ns (56.109%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 41.345 - 39.723 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.808     1.811    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.265 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.020     6.285    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[31]
    SLICE_X96Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.409    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X96Y58         MUXF7 (Prop_muxf7_I0_O)      0.241     6.650 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.650    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X96Y58         MUXF8 (Prop_muxf8_I0_O)      0.098     6.748 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           1.044     7.793    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem_n_0
    SLICE_X96Y38         LUT4 (Prop_lut4_I2_O)        0.319     8.112 r  dkong_i/framedoubler_slow_0/inst/out_b[3]_i_2/O
                         net (fo=1, routed)           0.706     8.818    dkong_i/framedoubler_slow_0/inst/out_b[3]_i_2_n_0
    SLICE_X97Y38         LUT5 (Prop_lut5_I3_O)        0.124     8.942 r  dkong_i/framedoubler_slow_0/inst/out_b[3]_i_1/O
                         net (fo=1, routed)           0.525     9.467    dkong_i/framedoubler_slow_0/inst/out_b[3]_i_1_n_0
    SLICE_X98Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.619    41.345    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X98Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/C
                         clock pessimism              0.000    41.345    
                         clock uncertainty           -0.294    41.051    
    SLICE_X98Y38         FDRE (Setup_fdre_C_D)       -0.031    41.020    dkong_i/framedoubler_slow_0/inst/out_b_reg[3]
  -------------------------------------------------------------------
                         required time                         41.020    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                 31.553    

Slack (MET) :             31.914ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.397ns  (logic 3.583ns (48.441%)  route 3.814ns (51.559%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 41.345 - 39.723 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.816     1.819    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y14         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     4.273 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.917     6.190    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[53]
    SLICE_X96Y57         LUT6 (Prop_lut6_I1_O)        0.124     6.314 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.314    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X96Y57         MUXF7 (Prop_muxf7_I1_O)      0.247     6.561 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.561    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X96Y57         MUXF8 (Prop_muxf8_I0_O)      0.098     6.659 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.329     7.988    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem_n_2
    SLICE_X96Y38         LUT3 (Prop_lut3_I0_O)        0.312     8.300 r  dkong_i/framedoubler_slow_0/inst/out_g[3]_i_3/O
                         net (fo=1, routed)           0.568     8.868    dkong_i/framedoubler_slow_0/inst/out_g[3]_i_3_n_0
    SLICE_X98Y38         LUT6 (Prop_lut6_I5_O)        0.348     9.216 r  dkong_i/framedoubler_slow_0/inst/out_g[3]_i_2/O
                         net (fo=1, routed)           0.000     9.216    dkong_i/framedoubler_slow_0/inst/out_g[3]_i_2_n_0
    SLICE_X98Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.619    41.345    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X98Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/C
                         clock pessimism              0.000    41.345    
                         clock uncertainty           -0.294    41.051    
    SLICE_X98Y38         FDRE (Setup_fdre_C_D)        0.079    41.130    dkong_i/framedoubler_slow_0/inst/out_g_reg[3]
  -------------------------------------------------------------------
                         required time                         41.130    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                 31.914    

Slack (MET) :             32.016ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.255ns  (logic 3.360ns (46.314%)  route 3.895ns (53.686%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 41.345 - 39.723 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.808     1.811    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.265 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.007     6.273    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[25]
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.397 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.397    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_3_n_0
    SLICE_X97Y57         MUXF7 (Prop_muxf7_I0_O)      0.238     6.635 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.635    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X97Y57         MUXF8 (Prop_muxf8_I0_O)      0.104     6.739 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           1.574     8.313    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem_n_6
    SLICE_X97Y39         LUT6 (Prop_lut6_I3_O)        0.316     8.629 r  dkong_i/framedoubler_slow_0/inst/out_r[2]_i_2/O
                         net (fo=1, routed)           0.313     8.942    dkong_i/framedoubler_slow_0/inst/out_r[2]_i_2_n_0
    SLICE_X99Y38         LUT6 (Prop_lut6_I1_O)        0.124     9.066 r  dkong_i/framedoubler_slow_0/inst/out_r[2]_i_1/O
                         net (fo=1, routed)           0.000     9.066    dkong_i/framedoubler_slow_0/inst/out_r[2]_i_1_n_0
    SLICE_X99Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.619    41.345    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X99Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[2]/C
                         clock pessimism              0.000    41.345    
                         clock uncertainty           -0.294    41.051    
    SLICE_X99Y38         FDRE (Setup_fdre_C_D)        0.031    41.082    dkong_i/framedoubler_slow_0/inst/out_r_reg[2]
  -------------------------------------------------------------------
                         required time                         41.082    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 32.016    

Slack (MET) :             32.175ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 3.366ns (47.192%)  route 3.767ns (52.808%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 41.344 - 39.723 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.816     1.819    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y14         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     4.273 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.927     6.201    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[52]
    SLICE_X96Y55         LUT6 (Prop_lut6_I1_O)        0.124     6.325 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.325    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X96Y55         MUXF7 (Prop_muxf7_I1_O)      0.247     6.572 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.572    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X96Y55         MUXF8 (Prop_muxf8_I0_O)      0.098     6.670 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.388     8.057    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem_n_3
    SLICE_X96Y38         LUT3 (Prop_lut3_I0_O)        0.319     8.376 r  dkong_i/framedoubler_slow_0/inst/out_g[2]_i_2/O
                         net (fo=1, routed)           0.452     8.828    dkong_i/framedoubler_slow_0/inst/out_g[2]_i_2_n_0
    SLICE_X96Y38         LUT6 (Prop_lut6_I5_O)        0.124     8.952 r  dkong_i/framedoubler_slow_0/inst/out_g[2]_i_1/O
                         net (fo=1, routed)           0.000     8.952    dkong_i/framedoubler_slow_0/inst/out_g[2]_i_1_n_0
    SLICE_X96Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.618    41.344    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X96Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[2]/C
                         clock pessimism              0.000    41.344    
                         clock uncertainty           -0.294    41.050    
    SLICE_X96Y38         FDRE (Setup_fdre_C_D)        0.077    41.127    dkong_i/framedoubler_slow_0/inst/out_g_reg[2]
  -------------------------------------------------------------------
                         required time                         41.127    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                 32.175    

Slack (MET) :             32.189ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_line_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.642ns (9.484%)  route 6.127ns (90.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 41.381 - 39.723 ) 
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.797     1.800    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X96Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDRE (Prop_fdre_C_Q)         0.518     2.318 f  dkong_i/framedoubler_slow_0/inst/out_line_reg[7]/Q
                         net (fo=34, routed)          5.191     7.509    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X90Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.633 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           0.937     8.569    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X4Y3          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.655    41.381    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y3          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115    41.495    
                         clock uncertainty           -0.294    41.201    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.758    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.758    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                 32.189    

Slack (MET) :             32.193ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.077ns  (logic 3.360ns (47.474%)  route 3.717ns (52.526%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 41.345 - 39.723 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.808     1.811    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     4.265 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.634     5.900    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[26]
    SLICE_X94Y55         LUT6 (Prop_lut6_I0_O)        0.124     6.024 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.024    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X94Y55         MUXF7 (Prop_muxf7_I0_O)      0.241     6.265 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.265    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X94Y55         MUXF8 (Prop_muxf8_I0_O)      0.098     6.363 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.658     8.021    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem_n_5
    SLICE_X97Y39         LUT6 (Prop_lut6_I3_O)        0.319     8.340 r  dkong_i/framedoubler_slow_0/inst/out_r[3]_i_2/O
                         net (fo=1, routed)           0.425     8.765    dkong_i/framedoubler_slow_0/inst/out_r[3]_i_2_n_0
    SLICE_X99Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.889 r  dkong_i/framedoubler_slow_0/inst/out_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.889    dkong_i/framedoubler_slow_0/inst/out_r[3]_i_1_n_0
    SLICE_X99Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.619    41.345    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X99Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[3]/C
                         clock pessimism              0.000    41.345    
                         clock uncertainty           -0.294    41.051    
    SLICE_X99Y38         FDRE (Setup_fdre_C_D)        0.031    41.082    dkong_i/framedoubler_slow_0/inst/out_r_reg[3]
  -------------------------------------------------------------------
                         required time                         41.082    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                 32.193    

Slack (MET) :             32.248ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.070ns  (logic 3.556ns (50.295%)  route 3.514ns (49.705%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 41.345 - 39.723 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.808     1.811    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     4.265 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.696     5.962    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[27]
    SLICE_X97Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.086 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.086    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3_n_0
    SLICE_X97Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     6.324 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.324    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X97Y58         MUXF8 (Prop_muxf8_I0_O)      0.104     6.428 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.366     7.794    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem_n_4
    SLICE_X98Y38         LUT3 (Prop_lut3_I0_O)        0.308     8.102 r  dkong_i/framedoubler_slow_0/inst/out_g[1]_i_2/O
                         net (fo=1, routed)           0.452     8.554    dkong_i/framedoubler_slow_0/inst/out_g[1]_i_2_n_0
    SLICE_X98Y38         LUT6 (Prop_lut6_I5_O)        0.328     8.882 r  dkong_i/framedoubler_slow_0/inst/out_g[1]_i_1/O
                         net (fo=1, routed)           0.000     8.882    dkong_i/framedoubler_slow_0/inst/out_g[1]_i_1_n_0
    SLICE_X98Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.619    41.345    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X98Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/C
                         clock pessimism              0.000    41.345    
                         clock uncertainty           -0.294    41.051    
    SLICE_X98Y38         FDRE (Setup_fdre_C_D)        0.079    41.130    dkong_i/framedoubler_slow_0/inst/out_g_reg[1]
  -------------------------------------------------------------------
                         required time                         41.130    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                 32.248    

Slack (MET) :             32.377ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_line_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 0.642ns (9.750%)  route 5.943ns (90.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 41.385 - 39.723 ) 
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.797     1.800    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X96Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDRE (Prop_fdre_C_Q)         0.518     2.318 r  dkong_i/framedoubler_slow_0/inst/out_line_reg[7]/Q
                         net (fo=34, routed)          4.854     7.172    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X90Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.296 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11/O
                         net (fo=1, routed)           1.089     8.385    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X4Y2          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.659    41.385    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115    41.499    
                         clock uncertainty           -0.294    41.205    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.762    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.762    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                 32.377    

Slack (MET) :             32.391ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.930ns  (logic 3.360ns (48.486%)  route 3.570ns (51.514%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 41.345 - 39.723 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.808     1.811    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     4.265 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.845     6.111    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[30]
    SLICE_X97Y55         LUT6 (Prop_lut6_I0_O)        0.124     6.235 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.235    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X97Y55         MUXF7 (Prop_muxf7_I0_O)      0.238     6.473 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.473    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X97Y55         MUXF8 (Prop_muxf8_I0_O)      0.104     6.577 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.438     8.015    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem_n_1
    SLICE_X98Y38         LUT3 (Prop_lut3_I0_O)        0.316     8.331 r  dkong_i/framedoubler_slow_0/inst/out_b[2]_i_2/O
                         net (fo=1, routed)           0.286     8.617    dkong_i/framedoubler_slow_0/inst/out_b[2]_i_2_n_0
    SLICE_X98Y38         LUT6 (Prop_lut6_I5_O)        0.124     8.741 r  dkong_i/framedoubler_slow_0/inst/out_b[2]_i_1/O
                         net (fo=1, routed)           0.000     8.741    dkong_i/framedoubler_slow_0/inst/out_b[2]_i_1_n_0
    SLICE_X98Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.619    41.345    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X98Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/C
                         clock pessimism              0.000    41.345    
                         clock uncertainty           -0.294    41.051    
    SLICE_X98Y38         FDRE (Setup_fdre_C_D)        0.081    41.132    dkong_i/framedoubler_slow_0/inst/out_b_reg[2]
  -------------------------------------------------------------------
                         required time                         41.132    
                         arrival time                          -8.741    
  -------------------------------------------------------------------
                         slack                                 32.391    

Slack (MET) :             32.499ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_line_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 0.642ns (10.139%)  route 5.690ns (89.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 41.368 - 39.723 ) 
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.797     1.800    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X96Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDRE (Prop_fdre_C_Q)         0.518     2.318 r  dkong_i/framedoubler_slow_0/inst/out_line_reg[5]/Q
                         net (fo=34, routed)          4.805     7.123    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
    SLICE_X104Y66        LUT4 (Prop_lut4_I0_O)        0.124     7.247 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           0.885     8.132    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X5Y14         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.642    41.368    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y14         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.368    
                         clock uncertainty           -0.294    41.074    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.631    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.631    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                 32.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.612     0.614    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X99Y44         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y44         FDRE (Prop_fdre_C_Q)         0.141     0.755 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.065     0.820    dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr
    SLICE_X98Y44         LUT3 (Prop_lut3_I0_O)        0.045     0.865 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.865    dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int0__0
    SLICE_X98Y44         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.881     0.883    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X98Y44         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.256     0.627    
    SLICE_X98Y44         FDRE (Hold_fdre_C_D)         0.121     0.748    dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.612     0.614    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X99Y44         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y44         FDRE (Prop_fdre_C_Q)         0.141     0.755 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.810    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X99Y44         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.881     0.883    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X99Y44         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.269     0.614    
    SLICE_X99Y44         FDRE (Hold_fdre_C_D)         0.075     0.689    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.612     0.614    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X99Y44         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y44         FDRE (Prop_fdre_C_Q)         0.141     0.755 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     0.822    dkong_i/proc_sys_reset_1/U0/EXT_LPF/p_3_out[1]
    SLICE_X99Y44         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.881     0.883    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X99Y44         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism             -0.269     0.614    
    SLICE_X99Y44         FDRE (Hold_fdre_C_D)         0.078     0.692    dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.612     0.614    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X98Y45         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y45         FDRE (Prop_fdre_C_Q)         0.164     0.778 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.833    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d1_cdc_to
    SLICE_X98Y45         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.881     0.883    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X98Y45         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.269     0.614    
    SLICE_X98Y45         FDRE (Hold_fdre_C_D)         0.060     0.674    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_line_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.292%)  route 0.283ns (66.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.609     0.611    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X95Y39         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y39         FDRE (Prop_fdre_C_Q)         0.141     0.752 r  dkong_i/framedoubler_slow_0/inst/out_line_reg[0]/Q
                         net (fo=34, routed)          0.283     1.034    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X4Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.916     0.918    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.685    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.868    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_line_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_line_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.376%)  route 0.133ns (41.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.609     0.611    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X95Y39         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y39         FDRE (Prop_fdre_C_Q)         0.141     0.752 r  dkong_i/framedoubler_slow_0/inst/out_line_reg[0]/Q
                         net (fo=34, routed)          0.133     0.884    dkong_i/framedoubler_slow_0/inst/out_ptr0[8]
    SLICE_X96Y39         LUT6 (Prop_lut6_I5_O)        0.045     0.929 r  dkong_i/framedoubler_slow_0/inst/out_line[1]_i_1/O
                         net (fo=1, routed)           0.000     0.929    dkong_i/framedoubler_slow_0/inst/out_line[1]
    SLICE_X96Y39         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.879     0.881    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X96Y39         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[1]/C
                         clock pessimism             -0.254     0.627    
    SLICE_X96Y39         FDRE (Hold_fdre_C_D)         0.121     0.748    dkong_i/framedoubler_slow_0/inst/out_line_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.612     0.614    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X99Y44         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y44         FDRE (Prop_fdre_C_Q)         0.128     0.742 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052     0.794    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[0]
    SLICE_X99Y44         LUT5 (Prop_lut5_I4_O)        0.098     0.892 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     0.892    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X99Y44         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.881     0.883    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X99Y44         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.269     0.614    
    SLICE_X99Y44         FDRE (Hold_fdre_C_D)         0.092     0.706    dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.611     0.613    dkong_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X96Y46         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y46         FDRE (Prop_fdre_C_Q)         0.164     0.777 r  dkong_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.083     0.860    dkong_i/proc_sys_reset_1/U0/SEQ/seq_cnt[0]
    SLICE_X97Y46         LUT4 (Prop_lut4_I1_O)        0.045     0.905 r  dkong_i/proc_sys_reset_1/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     0.905    dkong_i/proc_sys_reset_1/U0/SEQ/pr_dec0__0
    SLICE_X97Y46         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.881     0.883    dkong_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X97Y46         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.257     0.626    
    SLICE_X97Y46         FDRE (Hold_fdre_C_D)         0.092     0.718    dkong_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/line_rep_count_reg/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.061%)  route 0.146ns (43.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.609     0.611    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X97Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/line_rep_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y38         FDRE (Prop_fdre_C_Q)         0.141     0.752 f  dkong_i/framedoubler_slow_0/inst/line_rep_count_reg/Q
                         net (fo=8, routed)           0.146     0.897    dkong_i/framedoubler_slow_0/inst/line_rep_count
    SLICE_X96Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.942 r  dkong_i/framedoubler_slow_0/inst/out_g[2]_i_1/O
                         net (fo=1, routed)           0.000     0.942    dkong_i/framedoubler_slow_0/inst/out_g[2]_i_1_n_0
    SLICE_X96Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.879     0.881    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X96Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[2]/C
                         clock pessimism             -0.257     0.624    
    SLICE_X96Y38         FDRE (Hold_fdre_C_D)         0.120     0.744    dkong_i/framedoubler_slow_0/inst/out_g_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.612     0.614    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X98Y44         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y44         FDRE (Prop_fdre_C_Q)         0.148     0.762 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.073     0.835    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/p_2_in
    SLICE_X98Y44         LUT5 (Prop_lut5_I2_O)        0.098     0.933 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     0.933    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX_n_0
    SLICE_X98Y44         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.881     0.883    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X98Y44         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.269     0.614    
    SLICE_X98Y44         FDRE (Hold_fdre_C_D)         0.120     0.734    dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vgaclk_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.723
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X5Y5      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X5Y1      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X4Y12     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X5Y14     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X4Y4      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X5Y3      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X4Y13     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X4Y10     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X5Y2      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X5Y7      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.723      173.637    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X96Y43     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X96Y43     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X97Y25     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X97Y25     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X95Y24     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X95Y24     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X99Y38     dkong_i/framedoubler_slow_0/inst/hsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X94Y56     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X94Y56     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X94Y55     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X96Y43     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X96Y43     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X99Y38     dkong_i/framedoubler_slow_0/inst/hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X98Y41     dkong_i/framedoubler_slow_0/inst/frame_out_parity_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X97Y38     dkong_i/framedoubler_slow_0/inst/line_rep_count_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X98Y38     dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X98Y38     dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X98Y38     dkong_i/framedoubler_slow_0/inst/out_g_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X98Y38     dkong_i/framedoubler_slow_0/inst/out_g_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X98Y38     dkong_i/framedoubler_slow_0/inst/out_g_reg[0]_lopt_replica_2/C



---------------------------------------------------------------------------------------------------
From Clock:  soundclk_dkong_clk_wiz_0_0
  To Clock:  coreclk_dkong_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.238ns,  Total Violation       -2.238ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.238ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (coreclk_dkong_clk_wiz_0_0 rise@1170.624ns - soundclk_dkong_clk_wiz_0_0 rise@1169.146ns)
  Data Path Delay:        2.630ns  (logic 0.805ns (30.607%)  route 1.825ns (69.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 1172.200 - 1170.624 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 1170.897 - 1169.146 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                   1169.146  1169.146 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1169.146 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806  1170.952    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  1167.159 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  1169.048    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  1169.149 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.749  1170.898    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X16Y12         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDPE (Prop_fdpe_C_Q)         0.478  1171.376 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]/Q
                         net (fo=1, routed)           1.067  1172.443    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/pb_out[4]
    SLICE_X21Y10         LUT3 (Prop_lut3_I2_O)        0.327  1172.770 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/in2[6]_i_1/O
                         net (fo=1, routed)           0.758  1173.528    dkong_i/dkong_system_wrapper_0/inst/inst/audio_ack
    SLICE_X21Y11         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   1170.624  1170.624 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1170.624 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612  1172.236    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  1168.810 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1170.536    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1170.626 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.573  1172.200    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X21Y11         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]/C
                         clock pessimism             -0.174  1172.026    
                         clock uncertainty           -0.482  1171.544    
    SLICE_X21Y11         FDRE (Setup_fdre_C_D)       -0.255  1171.289    dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]
  -------------------------------------------------------------------
                         required time                       1171.289    
                         arrival time                       -1173.528    
  -------------------------------------------------------------------
                         slack                                 -2.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.247ns (26.991%)  route 0.668ns (73.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.590     0.592    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X16Y12         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDPE (Prop_fdpe_C_Q)         0.148     0.740 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]/Q
                         net (fo=1, routed)           0.395     1.135    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/pb_out[4]
    SLICE_X21Y10         LUT3 (Prop_lut3_I2_O)        0.099     1.234 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/in2[6]_i_1/O
                         net (fo=1, routed)           0.273     1.507    dkong_i/dkong_system_wrapper_0/inst/inst/audio_ack
    SLICE_X21Y11         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.860     0.862    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X21Y11         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]/C
                         clock pessimism              0.050     0.912    
                         clock uncertainty            0.482     1.394    
    SLICE_X21Y11         FDRE (Hold_fdre_C_D)         0.008     1.402    dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  soundclk_dkong_clk_wiz_0_0

Setup :          193  Failing Endpoints,  Worst Slack       -4.881ns,  Total Violation     -674.604ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.881ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        5.607ns  (logic 1.324ns (23.612%)  route 4.283ns (76.388%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 669.661 - 668.083 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 668.358 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.750   668.358    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X21Y10         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDRE (Prop_fdre_C_Q)         0.456   668.814 f  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/Q
                         net (fo=21, routed)          0.635   669.449    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/rom_bank_sel[0]_repN_alias
    SLICE_X19Y10         LUT3 (Prop_lut3_I2_O)        0.124   669.573 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p1_q[6]_i_39/O
                         net (fo=5, routed)           0.610   670.183    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[4]_i_3
    SLICE_X21Y10         LUT6 (Prop_lut6_I4_O)        0.124   670.307 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[0]_i_9/O
                         net (fo=1, routed)           0.605   670.912    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[0]_2
    SLICE_X20Y8          LUT5 (Prop_lut5_I4_O)        0.124   671.036 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3/O
                         net (fo=1, routed)           0.491   671.528    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3_n_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I3_O)        0.124   671.652 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_1/O
                         net (fo=16, routed)          0.590   672.242    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[0]
    SLICE_X18Y10         LUT6 (Prop_lut6_I2_O)        0.124   672.366 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[1]_i_1/O
                         net (fo=2, routed)           0.295   672.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][1]
    SLICE_X16Y10         LUT3 (Prop_lut3_I0_O)        0.124   672.785 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_3/O
                         net (fo=8, routed)           1.056   673.842    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/A1
    SLICE_X18Y11         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124   673.966 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.000   673.966    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0__0[0]
    SLICE_X18Y11         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.574   669.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X18Y11         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[0]/C
                         clock pessimism             -0.174   669.487    
                         clock uncertainty           -0.482   669.005    
    SLICE_X18Y11         FDRE (Setup_fdre_C_D)        0.079   669.084    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[0]
  -------------------------------------------------------------------
                         required time                        669.084    
                         arrival time                        -673.965    
  -------------------------------------------------------------------
                         slack                                 -4.881    

Slack (VIOLATED) :        -4.867ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        5.593ns  (logic 1.310ns (23.420%)  route 4.283ns (76.580%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 669.661 - 668.083 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 668.358 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.750   668.358    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X21Y10         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDRE (Prop_fdre_C_Q)         0.456   668.814 f  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/Q
                         net (fo=21, routed)          0.635   669.449    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/rom_bank_sel[0]_repN_alias
    SLICE_X19Y10         LUT3 (Prop_lut3_I2_O)        0.124   669.573 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p1_q[6]_i_39/O
                         net (fo=5, routed)           0.610   670.183    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[4]_i_3
    SLICE_X21Y10         LUT6 (Prop_lut6_I4_O)        0.124   670.307 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[0]_i_9/O
                         net (fo=1, routed)           0.605   670.912    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[0]_2
    SLICE_X20Y8          LUT5 (Prop_lut5_I4_O)        0.124   671.036 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3/O
                         net (fo=1, routed)           0.491   671.528    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3_n_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I3_O)        0.124   671.652 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_1/O
                         net (fo=16, routed)          0.590   672.242    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[0]
    SLICE_X18Y10         LUT6 (Prop_lut6_I2_O)        0.124   672.366 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[1]_i_1/O
                         net (fo=2, routed)           0.295   672.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][1]
    SLICE_X16Y10         LUT3 (Prop_lut3_I0_O)        0.124   672.785 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_3/O
                         net (fo=8, routed)           1.056   673.842    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/A1
    SLICE_X18Y11         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110   673.952 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/O
                         net (fo=1, routed)           0.000   673.952    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0__0[3]
    SLICE_X18Y11         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.574   669.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X18Y11         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[3]/C
                         clock pessimism             -0.174   669.487    
                         clock uncertainty           -0.482   669.005    
    SLICE_X18Y11         FDRE (Setup_fdre_C_D)        0.079   669.084    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[3]
  -------------------------------------------------------------------
                         required time                        669.084    
                         arrival time                        -673.951    
  -------------------------------------------------------------------
                         slack                                 -4.867    

Slack (VIOLATED) :        -4.799ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        5.526ns  (logic 1.324ns (23.960%)  route 4.202ns (76.040%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 669.662 - 668.083 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 668.358 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.750   668.358    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X21Y10         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDRE (Prop_fdre_C_Q)         0.456   668.814 f  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/Q
                         net (fo=21, routed)          0.635   669.449    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/rom_bank_sel[0]_repN_alias
    SLICE_X19Y10         LUT3 (Prop_lut3_I2_O)        0.124   669.573 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p1_q[6]_i_39/O
                         net (fo=5, routed)           0.610   670.183    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[4]_i_3
    SLICE_X21Y10         LUT6 (Prop_lut6_I4_O)        0.124   670.307 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[0]_i_9/O
                         net (fo=1, routed)           0.605   670.912    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[0]_2
    SLICE_X20Y8          LUT5 (Prop_lut5_I4_O)        0.124   671.036 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3/O
                         net (fo=1, routed)           0.491   671.528    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3_n_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I3_O)        0.124   671.652 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_1/O
                         net (fo=16, routed)          0.590   672.242    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[0]
    SLICE_X18Y10         LUT6 (Prop_lut6_I2_O)        0.124   672.366 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[1]_i_1/O
                         net (fo=2, routed)           0.295   672.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][1]
    SLICE_X16Y10         LUT3 (Prop_lut3_I0_O)        0.124   672.785 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_3/O
                         net (fo=8, routed)           0.975   673.760    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/A1
    SLICE_X18Y9          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124   673.884 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/O
                         net (fo=1, routed)           0.000   673.884    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0__0[4]
    SLICE_X18Y9          FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.575   669.662    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X18Y9          FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[4]/C
                         clock pessimism             -0.174   669.488    
                         clock uncertainty           -0.482   669.006    
    SLICE_X18Y9          FDRE (Setup_fdre_C_D)        0.079   669.085    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[4]
  -------------------------------------------------------------------
                         required time                        669.085    
                         arrival time                        -673.884    
  -------------------------------------------------------------------
                         slack                                 -4.799    

Slack (VIOLATED) :        -4.785ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        5.512ns  (logic 1.310ns (23.767%)  route 4.202ns (76.233%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 669.662 - 668.083 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 668.358 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.750   668.358    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X21Y10         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDRE (Prop_fdre_C_Q)         0.456   668.814 f  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/Q
                         net (fo=21, routed)          0.635   669.449    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/rom_bank_sel[0]_repN_alias
    SLICE_X19Y10         LUT3 (Prop_lut3_I2_O)        0.124   669.573 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p1_q[6]_i_39/O
                         net (fo=5, routed)           0.610   670.183    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[4]_i_3
    SLICE_X21Y10         LUT6 (Prop_lut6_I4_O)        0.124   670.307 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[0]_i_9/O
                         net (fo=1, routed)           0.605   670.912    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[0]_2
    SLICE_X20Y8          LUT5 (Prop_lut5_I4_O)        0.124   671.036 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3/O
                         net (fo=1, routed)           0.491   671.528    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3_n_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I3_O)        0.124   671.652 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_1/O
                         net (fo=16, routed)          0.590   672.242    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[0]
    SLICE_X18Y10         LUT6 (Prop_lut6_I2_O)        0.124   672.366 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[1]_i_1/O
                         net (fo=2, routed)           0.295   672.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][1]
    SLICE_X16Y10         LUT3 (Prop_lut3_I0_O)        0.124   672.785 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_3/O
                         net (fo=8, routed)           0.975   673.760    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/A1
    SLICE_X18Y9          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110   673.870 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/O
                         net (fo=1, routed)           0.000   673.870    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0__0[7]
    SLICE_X18Y9          FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.575   669.662    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X18Y9          FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[7]/C
                         clock pessimism             -0.174   669.488    
                         clock uncertainty           -0.482   669.006    
    SLICE_X18Y9          FDRE (Setup_fdre_C_D)        0.079   669.085    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[7]
  -------------------------------------------------------------------
                         required time                        669.085    
                         arrival time                        -673.870    
  -------------------------------------------------------------------
                         slack                                 -4.785    

Slack (VIOLATED) :        -4.778ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        5.483ns  (logic 1.200ns (21.884%)  route 4.283ns (78.116%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 669.661 - 668.083 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 668.358 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.750   668.358    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X21Y10         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDRE (Prop_fdre_C_Q)         0.456   668.814 f  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/Q
                         net (fo=21, routed)          0.635   669.449    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/rom_bank_sel[0]_repN_alias
    SLICE_X19Y10         LUT3 (Prop_lut3_I2_O)        0.124   669.573 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p1_q[6]_i_39/O
                         net (fo=5, routed)           0.610   670.183    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[4]_i_3
    SLICE_X21Y10         LUT6 (Prop_lut6_I4_O)        0.124   670.307 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[0]_i_9/O
                         net (fo=1, routed)           0.605   670.912    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[0]_2
    SLICE_X20Y8          LUT5 (Prop_lut5_I4_O)        0.124   671.036 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3/O
                         net (fo=1, routed)           0.491   671.528    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3_n_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I3_O)        0.124   671.652 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_1/O
                         net (fo=16, routed)          0.590   672.242    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[0]
    SLICE_X18Y10         LUT6 (Prop_lut6_I2_O)        0.124   672.366 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[1]_i_1/O
                         net (fo=2, routed)           0.295   672.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][1]
    SLICE_X16Y10         LUT3 (Prop_lut3_I0_O)        0.124   672.785 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_3/O
                         net (fo=8, routed)           1.056   673.842    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/A1
    SLICE_X18Y11         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.574   669.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/WCLK
    SLICE_X18Y11         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.174   669.487    
                         clock uncertainty           -0.482   669.005    
    SLICE_X18Y11         RAMS64E (Setup_rams64e_CLK_ADR1)
                                                      0.058   669.063    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                        669.063    
                         arrival time                        -673.841    
  -------------------------------------------------------------------
                         slack                                 -4.778    

Slack (VIOLATED) :        -4.778ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        5.483ns  (logic 1.200ns (21.884%)  route 4.283ns (78.116%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 669.661 - 668.083 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 668.358 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.750   668.358    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X21Y10         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDRE (Prop_fdre_C_Q)         0.456   668.814 f  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/Q
                         net (fo=21, routed)          0.635   669.449    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/rom_bank_sel[0]_repN_alias
    SLICE_X19Y10         LUT3 (Prop_lut3_I2_O)        0.124   669.573 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p1_q[6]_i_39/O
                         net (fo=5, routed)           0.610   670.183    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[4]_i_3
    SLICE_X21Y10         LUT6 (Prop_lut6_I4_O)        0.124   670.307 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[0]_i_9/O
                         net (fo=1, routed)           0.605   670.912    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[0]_2
    SLICE_X20Y8          LUT5 (Prop_lut5_I4_O)        0.124   671.036 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3/O
                         net (fo=1, routed)           0.491   671.528    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3_n_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I3_O)        0.124   671.652 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_1/O
                         net (fo=16, routed)          0.590   672.242    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[0]
    SLICE_X18Y10         LUT6 (Prop_lut6_I2_O)        0.124   672.366 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[1]_i_1/O
                         net (fo=2, routed)           0.295   672.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][1]
    SLICE_X16Y10         LUT3 (Prop_lut3_I0_O)        0.124   672.785 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_3/O
                         net (fo=8, routed)           1.056   673.842    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/A1
    SLICE_X18Y11         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.574   669.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/WCLK
    SLICE_X18Y11         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
                         clock pessimism             -0.174   669.487    
                         clock uncertainty           -0.482   669.005    
    SLICE_X18Y11         RAMS64E (Setup_rams64e_CLK_ADR1)
                                                      0.058   669.063    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP
  -------------------------------------------------------------------
                         required time                        669.063    
                         arrival time                        -673.841    
  -------------------------------------------------------------------
                         slack                                 -4.778    

Slack (VIOLATED) :        -4.778ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        5.483ns  (logic 1.200ns (21.884%)  route 4.283ns (78.116%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 669.661 - 668.083 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 668.358 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.750   668.358    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X21Y10         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDRE (Prop_fdre_C_Q)         0.456   668.814 f  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/Q
                         net (fo=21, routed)          0.635   669.449    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/rom_bank_sel[0]_repN_alias
    SLICE_X19Y10         LUT3 (Prop_lut3_I2_O)        0.124   669.573 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p1_q[6]_i_39/O
                         net (fo=5, routed)           0.610   670.183    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[4]_i_3
    SLICE_X21Y10         LUT6 (Prop_lut6_I4_O)        0.124   670.307 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[0]_i_9/O
                         net (fo=1, routed)           0.605   670.912    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[0]_2
    SLICE_X20Y8          LUT5 (Prop_lut5_I4_O)        0.124   671.036 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3/O
                         net (fo=1, routed)           0.491   671.528    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3_n_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I3_O)        0.124   671.652 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_1/O
                         net (fo=16, routed)          0.590   672.242    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[0]
    SLICE_X18Y10         LUT6 (Prop_lut6_I2_O)        0.124   672.366 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[1]_i_1/O
                         net (fo=2, routed)           0.295   672.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][1]
    SLICE_X16Y10         LUT3 (Prop_lut3_I0_O)        0.124   672.785 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_3/O
                         net (fo=8, routed)           1.056   673.842    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/A1
    SLICE_X18Y11         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.574   669.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/WCLK
    SLICE_X18Y11         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/CLK
                         clock pessimism             -0.174   669.487    
                         clock uncertainty           -0.482   669.005    
    SLICE_X18Y11         RAMS64E (Setup_rams64e_CLK_ADR1)
                                                      0.058   669.063    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP
  -------------------------------------------------------------------
                         required time                        669.063    
                         arrival time                        -673.841    
  -------------------------------------------------------------------
                         slack                                 -4.778    

Slack (VIOLATED) :        -4.778ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        5.483ns  (logic 1.200ns (21.884%)  route 4.283ns (78.116%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 669.661 - 668.083 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 668.358 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.750   668.358    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X21Y10         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDRE (Prop_fdre_C_Q)         0.456   668.814 f  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/Q
                         net (fo=21, routed)          0.635   669.449    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/rom_bank_sel[0]_repN_alias
    SLICE_X19Y10         LUT3 (Prop_lut3_I2_O)        0.124   669.573 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p1_q[6]_i_39/O
                         net (fo=5, routed)           0.610   670.183    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[4]_i_3
    SLICE_X21Y10         LUT6 (Prop_lut6_I4_O)        0.124   670.307 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[0]_i_9/O
                         net (fo=1, routed)           0.605   670.912    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[0]_2
    SLICE_X20Y8          LUT5 (Prop_lut5_I4_O)        0.124   671.036 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3/O
                         net (fo=1, routed)           0.491   671.528    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3_n_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I3_O)        0.124   671.652 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_1/O
                         net (fo=16, routed)          0.590   672.242    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[0]
    SLICE_X18Y10         LUT6 (Prop_lut6_I2_O)        0.124   672.366 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[1]_i_1/O
                         net (fo=2, routed)           0.295   672.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][1]
    SLICE_X16Y10         LUT3 (Prop_lut3_I0_O)        0.124   672.785 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_3/O
                         net (fo=8, routed)           1.056   673.842    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/A1
    SLICE_X18Y11         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.574   669.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/WCLK
    SLICE_X18Y11         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/CLK
                         clock pessimism             -0.174   669.487    
                         clock uncertainty           -0.482   669.005    
    SLICE_X18Y11         RAMS64E (Setup_rams64e_CLK_ADR1)
                                                      0.058   669.063    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                        669.063    
                         arrival time                        -673.841    
  -------------------------------------------------------------------
                         slack                                 -4.778    

Slack (VIOLATED) :        -4.740ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        5.468ns  (logic 1.862ns (34.061%)  route 3.605ns (65.939%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=2 RAMS64E=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 669.661 - 668.083 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 668.358 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.750   668.358    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X21Y10         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDRE (Prop_fdre_C_Q)         0.456   668.814 f  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/Q
                         net (fo=21, routed)          0.635   669.449    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/rom_bank_sel[0]_repN_alias
    SLICE_X19Y10         LUT3 (Prop_lut3_I2_O)        0.124   669.573 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p1_q[6]_i_39/O
                         net (fo=5, routed)           0.436   670.009    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[4]_i_3
    SLICE_X19Y10         LUT6 (Prop_lut6_I4_O)        0.124   670.133 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_17/O
                         net (fo=1, routed)           0.403   670.536    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3_0
    SLICE_X19Y8          LUT5 (Prop_lut5_I0_O)        0.124   670.660 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_11/O
                         net (fo=1, routed)           0.403   671.063    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_11_n_0
    SLICE_X19Y8          LUT5 (Prop_lut5_I2_O)        0.124   671.187 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3/O
                         net (fo=1, routed)           0.264   671.452    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3_n_0
    SLICE_X19Y8          LUT6 (Prop_lut6_I1_O)        0.124   671.576 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_1/O
                         net (fo=13, routed)          0.496   672.072    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[3]
    SLICE_X18Y8          LUT5 (Prop_lut5_I0_O)        0.124   672.196 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.316   672.512    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X18Y10         LUT3 (Prop_lut3_I0_O)        0.124   672.636 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5/O
                         net (fo=8, routed)           0.652   673.288    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/A3
    SLICE_X18Y11         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.538   673.826 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/O
                         net (fo=1, routed)           0.000   673.826    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0__0[2]
    SLICE_X18Y11         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.574   669.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X18Y11         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[2]/C
                         clock pessimism             -0.174   669.487    
                         clock uncertainty           -0.482   669.005    
    SLICE_X18Y11         FDRE (Setup_fdre_C_D)        0.081   669.086    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[2]
  -------------------------------------------------------------------
                         required time                        669.086    
                         arrival time                        -673.826    
  -------------------------------------------------------------------
                         slack                                 -4.740    

Slack (VIOLATED) :        -4.696ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        5.402ns  (logic 1.200ns (22.214%)  route 4.202ns (77.786%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 669.662 - 668.083 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 668.358 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.750   668.358    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X21Y10         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDRE (Prop_fdre_C_Q)         0.456   668.814 f  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica/Q
                         net (fo=21, routed)          0.635   669.449    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/rom_bank_sel[0]_repN_alias
    SLICE_X19Y10         LUT3 (Prop_lut3_I2_O)        0.124   669.573 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p1_q[6]_i_39/O
                         net (fo=5, routed)           0.610   670.183    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[4]_i_3
    SLICE_X21Y10         LUT6 (Prop_lut6_I4_O)        0.124   670.307 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[0]_i_9/O
                         net (fo=1, routed)           0.605   670.912    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[0]_2
    SLICE_X20Y8          LUT5 (Prop_lut5_I4_O)        0.124   671.036 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3/O
                         net (fo=1, routed)           0.491   671.528    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3_n_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I3_O)        0.124   671.652 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_1/O
                         net (fo=16, routed)          0.590   672.242    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[0]
    SLICE_X18Y10         LUT6 (Prop_lut6_I2_O)        0.124   672.366 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[1]_i_1/O
                         net (fo=2, routed)           0.295   672.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][1]
    SLICE_X16Y10         LUT3 (Prop_lut3_I0_O)        0.124   672.785 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_3/O
                         net (fo=8, routed)           0.975   673.760    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/A1
    SLICE_X18Y9          RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.575   669.662    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/WCLK
    SLICE_X18Y9          RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK
                         clock pessimism             -0.174   669.488    
                         clock uncertainty           -0.482   669.006    
    SLICE_X18Y9          RAMS64E (Setup_rams64e_CLK_ADR1)
                                                      0.058   669.064    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                        669.064    
                         arrival time                        -673.760    
  -------------------------------------------------------------------
                         slack                                 -4.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.209ns (20.161%)  route 0.828ns (79.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.589     0.591    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X20Y13         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDSE (Prop_fdse_C_Q)         0.164     0.755 f  dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/Q
                         net (fo=3, routed)           0.828     1.582    dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg_n_0
    SLICE_X16Y13         LUT6 (Prop_lut6_I0_O)        0.045     1.627 r  dkong_i/dkong_system_wrapper_0/inst/inst/int_q_i_1/O
                         net (fo=1, routed)           0.000     1.627    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg_1
    SLICE_X16Y13         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.858     0.860    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/soundclk
    SLICE_X16Y13         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg/C
                         clock pessimism              0.050     0.910    
                         clock uncertainty            0.482     1.392    
    SLICE_X16Y13         FDCE (Hold_fdce_C_D)         0.120     1.512    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.209ns (20.410%)  route 0.815ns (79.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.590     0.592    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X12Y13         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDSE (Prop_fdse_C_Q)         0.164     0.756 r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/Q
                         net (fo=4, routed)           0.815     1.571    dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port[4]
    SLICE_X15Y13         LUT5 (Prop_lut5_I0_O)        0.045     1.616 r  dkong_i/dkong_system_wrapper_0/inst/inst/t1_q_i_1/O
                         net (fo=1, routed)           0.000     1.616    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg_1
    SLICE_X15Y13         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.858     0.860    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X15Y13         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg/C
                         clock pessimism              0.050     0.910    
                         clock uncertainty            0.482     1.392    
    SLICE_X15Y13         FDCE (Hold_fdce_C_D)         0.092     1.484    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.389ns (35.412%)  route 0.709ns (64.588%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.591     0.593    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X20Y10         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.116     0.873    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_9_0
    SLICE_X20Y10         LUT6 (Prop_lut6_I1_O)        0.045     0.918 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_15/O
                         net (fo=1, routed)           0.162     1.080    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_15_n_0
    SLICE_X19Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_9/O
                         net (fo=1, routed)           0.106     1.231    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p2_q_reg[2]_3
    SLICE_X19Y9          LUT6 (Prop_lut6_I5_O)        0.045     1.276 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.138     1.414    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_0
    SLICE_X19Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.459 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.187     1.646    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]_1[1]
    SLICE_X18Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.691    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q[10]_i_1_n_0
    SLICE_X18Y8          FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.862     0.864    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X18Y8          FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[10]/C
                         clock pessimism              0.050     0.914    
                         clock uncertainty            0.482     1.396    
    SLICE_X18Y8          FDCE (Hold_fdce_C_D)         0.121     1.517    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.344ns (32.709%)  route 0.708ns (67.291%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.591     0.593    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X20Y10         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.116     0.873    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_9_0
    SLICE_X20Y10         LUT6 (Prop_lut6_I1_O)        0.045     0.918 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_15/O
                         net (fo=1, routed)           0.162     1.080    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_15_n_0
    SLICE_X19Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_9/O
                         net (fo=1, routed)           0.106     1.231    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p2_q_reg[2]_3
    SLICE_X19Y9          LUT6 (Prop_lut6_I5_O)        0.045     1.276 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.138     1.414    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_0
    SLICE_X19Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.459 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.185     1.644    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[7]_2[2]
    SLICE_X19Y9          FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.862     0.864    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X19Y9          FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[2]/C
                         clock pessimism              0.050     0.914    
                         clock uncertainty            0.482     1.396    
    SLICE_X19Y9          FDCE (Hold_fdce_C_D)         0.070     1.466    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/I
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.344ns (30.417%)  route 0.787ns (69.583%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.591     0.593    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X20Y10         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.116     0.873    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_9_0
    SLICE_X20Y10         LUT6 (Prop_lut6_I1_O)        0.045     0.918 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_15/O
                         net (fo=1, routed)           0.162     1.080    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_15_n_0
    SLICE_X19Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_9/O
                         net (fo=1, routed)           0.106     1.231    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p2_q_reg[2]_3
    SLICE_X19Y9          LUT6 (Prop_lut6_I5_O)        0.045     1.276 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.138     1.414    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_0
    SLICE_X19Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.459 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.264     1.724    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/D
    SLICE_X18Y11         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.861     0.863    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/WCLK
    SLICE_X18Y11         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/CLK
                         clock pessimism              0.050     0.913    
                         clock uncertainty            0.482     1.395    
    SLICE_X18Y11         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.541    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.299ns (26.962%)  route 0.810ns (73.038%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.589     0.591    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X20Y13         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDSE (Prop_fdse_C_Q)         0.164     0.755 f  dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/Q
                         net (fo=3, routed)           0.407     1.162    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_2_0
    SLICE_X19Y14         LUT6 (Prop_lut6_I5_O)        0.045     1.207 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_7/O
                         net (fo=1, routed)           0.208     1.415    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_7_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.045     1.460 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_2/O
                         net (fo=1, routed)           0.194     1.655    dkong_i/dkong_system_wrapper_0/inst/inst/sou_n_48
    SLICE_X16Y13         LUT6 (Prop_lut6_I0_O)        0.045     1.700 r  dkong_i/dkong_system_wrapper_0/inst/inst/take_branch_q_i_1/O
                         net (fo=1, routed)           0.000     1.700    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg_0
    SLICE_X16Y13         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.858     0.860    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/soundclk
    SLICE_X16Y13         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/C
                         clock pessimism              0.050     0.910    
                         clock uncertainty            0.482     1.392    
    SLICE_X16Y13         FDCE (Hold_fdce_C_D)         0.121     1.513    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.254ns (22.675%)  route 0.866ns (77.325%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.590     0.592    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X12Y13         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDSE (Prop_fdse_C_Q)         0.164     0.756 f  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/Q
                         net (fo=4, routed)           0.451     1.206    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/sfx_port[0]
    SLICE_X12Y12         LUT6 (Prop_lut6_I2_O)        0.045     1.251 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_i_2/O
                         net (fo=2, routed)           0.415     1.667    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/inc_sel_q_reg[0]_1
    SLICE_X12Y12         LUT5 (Prop_lut5_I0_O)        0.045     1.712 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_i_1/O
                         net (fo=1, routed)           0.000     1.712    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q1_out
    SLICE_X12Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.859     0.861    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X12Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_reg/C
                         clock pessimism              0.050     0.911    
                         clock uncertainty            0.482     1.393    
    SLICE_X12Y12         FDCE (Hold_fdce_C_D)         0.120     1.513    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/I
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.344ns (29.698%)  route 0.814ns (70.302%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.591     0.593    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X20Y10         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/Q
                         net (fo=1, routed)           0.165     0.921    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_11
    SLICE_X19Y10         LUT6 (Prop_lut6_I3_O)        0.045     0.966 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_17/O
                         net (fo=1, routed)           0.141     1.107    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3_0
    SLICE_X19Y8          LUT5 (Prop_lut5_I0_O)        0.045     1.152 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_11/O
                         net (fo=1, routed)           0.138     1.290    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_11_n_0
    SLICE_X19Y8          LUT5 (Prop_lut5_I2_O)        0.045     1.335 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3/O
                         net (fo=1, routed)           0.082     1.418    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3_n_0
    SLICE_X19Y8          LUT6 (Prop_lut6_I1_O)        0.045     1.463 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_1/O
                         net (fo=13, routed)          0.288     1.751    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/D
    SLICE_X18Y11         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.861     0.863    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/WCLK
    SLICE_X18Y11         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/CLK
                         clock pessimism              0.050     0.913    
                         clock uncertainty            0.482     1.395    
    SLICE_X18Y11         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.539    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.186ns (16.683%)  route 0.929ns (83.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.591     0.593    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X21Y10         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDRE (Prop_fdre_C_Q)         0.141     0.734 f  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]_replica/Q
                         net (fo=18, routed)          0.604     1.338    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/rom_bank_sel[1]_repN_alias
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.045     1.383 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.324     1.707    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y2          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.865     0.867    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.050     0.918    
                         clock uncertainty            0.482     1.399    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.495    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.321ns (28.031%)  route 0.824ns (71.969%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.592     0.594    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X19Y8          FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[1]/Q
                         net (fo=1, routed)           0.222     0.957    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[1]_i_3
    SLICE_X17Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.002 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[1]_i_9/O
                         net (fo=1, routed)           0.210     1.211    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[1]_4
    SLICE_X19Y9          LUT5 (Prop_lut5_I4_O)        0.045     1.256 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[1]_i_3/O
                         net (fo=1, routed)           0.174     1.430    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[1]_i_3_n_0
    SLICE_X17Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.475 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[1]_i_1/O
                         net (fo=15, routed)          0.218     1.694    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/opc_opcode_q_reg_rep[7][1]
    SLICE_X16Y8          LUT2 (Prop_lut2_I1_O)        0.045     1.739 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/opc_opcode_q_rep[1]_i_1/O
                         net (fo=2, routed)           0.000     1.739    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[7]_0[1]
    SLICE_X16Y8          FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.862     0.864    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X16Y8          FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[1]/C
                         clock pessimism              0.050     0.914    
                         clock uncertainty            0.482     1.396    
    SLICE_X16Y8          FDCE (Hold_fdce_C_D)         0.120     1.516    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  vgaclk_dkong_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.813ns,  Total Violation       -2.813ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.813ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.185ns  (vgaclk_dkong_clk_wiz_0_0 rise@3138.106ns - coreclk_dkong_clk_wiz_0_0 rise@3137.921ns)
  Data Path Delay:        2.190ns  (logic 0.456ns (20.822%)  route 1.734ns (79.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 3139.667 - 3138.106 ) 
    Source Clock Delay      (SCD):    1.738ns = ( 3139.659 - 3137.921 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   3137.921  3137.921 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3137.921 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806  3139.727    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  3135.934 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  3137.823    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  3137.924 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.735  3139.659    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X84Y42         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y42         FDRE (Prop_fdre_C_Q)         0.456  3140.115 r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/Q
                         net (fo=4, routed)           1.734  3141.849    dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg_n_0_[0]
    SLICE_X83Y42         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                   3138.106  3138.106 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3138.106 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612  3139.719    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  3136.293 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  3138.018    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  3138.109 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.558  3139.667    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X83Y42         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/C
                         clock pessimism             -0.174  3139.494    
                         clock uncertainty           -0.414  3139.080    
    SLICE_X83Y42         FDRE (Setup_fdre_C_D)       -0.043  3139.037    dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]
  -------------------------------------------------------------------
                         required time                       3139.037    
                         arrival time                       -3141.849    
  -------------------------------------------------------------------
                         slack                                 -2.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.141ns (13.919%)  route 0.872ns (86.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.586     0.588    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X84Y42         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y42         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/Q
                         net (fo=4, routed)           0.872     1.601    dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg_n_0_[0]
    SLICE_X83Y42         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.855     0.857    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X83Y42         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/C
                         clock pessimism              0.050     0.907    
                         clock uncertainty            0.414     1.321    
    SLICE_X83Y42         FDRE (Hold_fdre_C_D)         0.076     1.397    dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  soundclk_dkong_clk_wiz_0_0

Setup :          157  Failing Endpoints,  Worst Slack       -2.458ns,  Total Violation     -361.915ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.458ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/use_xtal_div.xtal_q_reg[1]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.744ns  (logic 0.642ns (23.398%)  route 2.102ns (76.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 669.662 - 668.083 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 668.359 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.751   668.359    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518   668.877 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.771   669.648    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124   669.772 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         1.330   671.103    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg_12
    SLICE_X16Y10         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/use_xtal_div.xtal_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.575   669.662    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X16Y10         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/use_xtal_div.xtal_q_reg[1]/C
                         clock pessimism             -0.174   669.488    
                         clock uncertainty           -0.482   669.006    
    SLICE_X16Y10         FDCE (Recov_fdce_C_CLR)     -0.361   668.645    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/use_xtal_div.xtal_q_reg[1]
  -------------------------------------------------------------------
                         required time                        668.645    
                         arrival time                        -671.103    
  -------------------------------------------------------------------
                         slack                                 -2.458    

Slack (VIOLATED) :        -2.453ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.692ns  (logic 0.642ns (23.845%)  route 2.050ns (76.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 669.659 - 668.083 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 668.359 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.751   668.359    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518   668.877 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.771   669.648    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124   669.772 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         1.279   671.051    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]_0
    SLICE_X15Y14         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.572   669.659    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X15Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[4]/C
                         clock pessimism             -0.174   669.485    
                         clock uncertainty           -0.482   669.003    
    SLICE_X15Y14         FDCE (Recov_fdce_C_CLR)     -0.405   668.598    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        668.598    
                         arrival time                        -671.051    
  -------------------------------------------------------------------
                         slack                                 -2.453    

Slack (VIOLATED) :        -2.453ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/temp_req_q_reg[7]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.734ns  (logic 0.642ns (23.485%)  route 2.092ns (76.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 669.657 - 668.083 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 668.359 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.751   668.359    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518   668.877 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.771   669.648    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124   669.772 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         1.320   671.093    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[3]_2
    SLICE_X20Y15         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/temp_req_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.570   669.657    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X20Y15         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/temp_req_q_reg[7]/C
                         clock pessimism             -0.174   669.483    
                         clock uncertainty           -0.482   669.001    
    SLICE_X20Y15         FDCE (Recov_fdce_C_CLR)     -0.361   668.640    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/temp_req_q_reg[7]
  -------------------------------------------------------------------
                         required time                        668.640    
                         arrival time                        -671.093    
  -------------------------------------------------------------------
                         slack                                 -2.453    

Slack (VIOLATED) :        -2.421ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[0]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.663ns  (logic 0.642ns (24.107%)  route 2.021ns (75.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 669.662 - 668.083 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 668.359 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.751   668.359    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518   668.877 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.771   669.648    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124   669.772 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         1.250   671.022    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[3]_2
    SLICE_X19Y9          FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.575   669.662    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X19Y9          FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[0]/C
                         clock pessimism             -0.174   669.488    
                         clock uncertainty           -0.482   669.006    
    SLICE_X19Y9          FDCE (Recov_fdce_C_CLR)     -0.405   668.601    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[0]
  -------------------------------------------------------------------
                         required time                        668.601    
                         arrival time                        -671.022    
  -------------------------------------------------------------------
                         slack                                 -2.421    

Slack (VIOLATED) :        -2.421ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[1]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.663ns  (logic 0.642ns (24.107%)  route 2.021ns (75.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 669.662 - 668.083 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 668.359 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.751   668.359    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518   668.877 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.771   669.648    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124   669.772 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         1.250   671.022    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[3]_2
    SLICE_X19Y9          FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.575   669.662    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X19Y9          FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[1]/C
                         clock pessimism             -0.174   669.488    
                         clock uncertainty           -0.482   669.006    
    SLICE_X19Y9          FDCE (Recov_fdce_C_CLR)     -0.405   668.601    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[1]
  -------------------------------------------------------------------
                         required time                        668.601    
                         arrival time                        -671.022    
  -------------------------------------------------------------------
                         slack                                 -2.421    

Slack (VIOLATED) :        -2.421ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[2]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.663ns  (logic 0.642ns (24.107%)  route 2.021ns (75.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 669.662 - 668.083 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 668.359 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.751   668.359    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518   668.877 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.771   669.648    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124   669.772 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         1.250   671.022    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[3]_2
    SLICE_X19Y9          FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.575   669.662    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X19Y9          FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[2]/C
                         clock pessimism             -0.174   669.488    
                         clock uncertainty           -0.482   669.006    
    SLICE_X19Y9          FDCE (Recov_fdce_C_CLR)     -0.405   668.601    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[2]
  -------------------------------------------------------------------
                         required time                        668.601    
                         arrival time                        -671.022    
  -------------------------------------------------------------------
                         slack                                 -2.421    

Slack (VIOLATED) :        -2.421ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[3]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.663ns  (logic 0.642ns (24.107%)  route 2.021ns (75.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 669.662 - 668.083 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 668.359 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.751   668.359    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518   668.877 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.771   669.648    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124   669.772 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         1.250   671.022    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[3]_2
    SLICE_X19Y9          FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.575   669.662    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X19Y9          FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[3]/C
                         clock pessimism             -0.174   669.488    
                         clock uncertainty           -0.482   669.006    
    SLICE_X19Y9          FDCE (Recov_fdce_C_CLR)     -0.405   668.601    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[3]
  -------------------------------------------------------------------
                         required time                        668.601    
                         arrival time                        -671.022    
  -------------------------------------------------------------------
                         slack                                 -2.421    

Slack (VIOLATED) :        -2.419ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[2]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.658ns  (logic 0.642ns (24.156%)  route 2.016ns (75.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 669.659 - 668.083 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 668.359 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.751   668.359    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518   668.877 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.771   669.648    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124   669.772 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         1.244   671.017    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]_1
    SLICE_X21Y12         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.572   669.659    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/soundclk
    SLICE_X21Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[2]/C
                         clock pessimism             -0.174   669.485    
                         clock uncertainty           -0.482   669.003    
    SLICE_X21Y12         FDCE (Recov_fdce_C_CLR)     -0.405   668.598    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[2]
  -------------------------------------------------------------------
                         required time                        668.598    
                         arrival time                        -671.017    
  -------------------------------------------------------------------
                         slack                                 -2.419    

Slack (VIOLATED) :        -2.419ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.658ns  (logic 0.642ns (24.156%)  route 2.016ns (75.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 669.659 - 668.083 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 668.359 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.751   668.359    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518   668.877 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.771   669.648    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124   669.772 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         1.244   671.017    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]_1
    SLICE_X21Y12         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.572   669.659    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/soundclk
    SLICE_X21Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]/C
                         clock pessimism             -0.174   669.485    
                         clock uncertainty           -0.482   669.003    
    SLICE_X21Y12         FDCE (Recov_fdce_C_CLR)     -0.405   668.598    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]
  -------------------------------------------------------------------
                         required time                        668.598    
                         arrival time                        -671.017    
  -------------------------------------------------------------------
                         slack                                 -2.419    

Slack (VIOLATED) :        -2.419ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[0]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.660ns  (logic 0.642ns (24.138%)  route 2.018ns (75.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 669.661 - 668.083 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 668.359 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         1.751   668.359    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518   668.877 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.771   669.648    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124   669.772 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         1.246   671.019    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[7]_1
    SLICE_X17Y11         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.574   669.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/soundclk
    SLICE_X17Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[0]/C
                         clock pessimism             -0.174   669.487    
                         clock uncertainty           -0.482   669.005    
    SLICE_X17Y11         FDCE (Recov_fdce_C_CLR)     -0.405   668.600    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[0]
  -------------------------------------------------------------------
                         required time                        668.600    
                         arrival time                        -671.019    
  -------------------------------------------------------------------
                         slack                                 -2.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/psen_q_reg/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.209ns (22.353%)  route 0.726ns (77.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.592     0.594    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.294     1.052    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.097 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.432     1.529    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg_12
    SLICE_X12Y11         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/psen_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.861     0.863    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X12Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/psen_q_reg/C
                         clock pessimism              0.050     0.913    
                         clock uncertainty            0.482     1.395    
    SLICE_X12Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.328    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/psen_q_reg
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[1]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.209ns (22.945%)  route 0.702ns (77.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.592     0.594    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.294     1.052    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.097 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.408     1.504    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]_0
    SLICE_X17Y10         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.861     0.863    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X17Y10         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[1]/C
                         clock pessimism              0.050     0.913    
                         clock uncertainty            0.482     1.395    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.303    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[2]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.209ns (22.945%)  route 0.702ns (77.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.592     0.594    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.294     1.052    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.097 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.408     1.504    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]_0
    SLICE_X17Y10         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.861     0.863    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X17Y10         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[2]/C
                         clock pessimism              0.050     0.913    
                         clock uncertainty            0.482     1.395    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.303    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[3]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.209ns (22.945%)  route 0.702ns (77.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.592     0.594    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.294     1.052    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.097 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.408     1.504    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]_0
    SLICE_X17Y10         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.861     0.863    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X17Y10         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[3]/C
                         clock pessimism              0.050     0.913    
                         clock uncertainty            0.482     1.395    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.303    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[6]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.209ns (22.945%)  route 0.702ns (77.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.592     0.594    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.294     1.052    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.097 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.408     1.504    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]_0
    SLICE_X17Y10         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.861     0.863    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X17Y10         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[6]/C
                         clock pessimism              0.050     0.913    
                         clock uncertainty            0.482     1.395    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.303    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[8]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.209ns (22.945%)  route 0.702ns (77.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.592     0.594    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.294     1.052    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.097 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.408     1.504    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]_0
    SLICE_X17Y10         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.861     0.863    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X17Y10         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[8]/C
                         clock pessimism              0.050     0.913    
                         clock uncertainty            0.482     1.395    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.303    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[1]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.209ns (22.155%)  route 0.734ns (77.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.592     0.594    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.294     1.052    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.097 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.440     1.537    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]_0
    SLICE_X14Y9          FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.862     0.864    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X14Y9          FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[1]/C
                         clock pessimism              0.050     0.914    
                         clock uncertainty            0.482     1.396    
    SLICE_X14Y9          FDCE (Remov_fdce_C_CLR)     -0.067     1.329    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[1]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.209ns (22.231%)  route 0.731ns (77.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.592     0.594    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.294     1.052    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.097 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.437     1.534    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[3]_2
    SLICE_X16Y14         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.858     0.860    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X16Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[1]/C
                         clock pessimism              0.050     0.910    
                         clock uncertainty            0.482     1.392    
    SLICE_X16Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.325    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[4]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.209ns (22.231%)  route 0.731ns (77.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.592     0.594    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.294     1.052    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.097 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.437     1.534    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[3]_2
    SLICE_X16Y14         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.858     0.860    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X16Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[4]/C
                         clock pessimism              0.050     0.910    
                         clock uncertainty            0.482     1.392    
    SLICE_X16Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.325    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.209ns (22.231%)  route 0.731ns (77.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=617, routed)         0.592     0.594    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.294     1.052    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.097 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.437     1.534    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg_12
    SLICE_X16Y14         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.858     0.860    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X16Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
                         clock pessimism              0.050     0.910    
                         clock uncertainty            0.482     1.392    
    SLICE_X16Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.325    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.209    





