<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4539" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4539{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4539{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4539{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4539{left:79px;bottom:998px;letter-spacing:-0.16px;}
#t5_4539{left:141px;bottom:998px;letter-spacing:-0.18px;}
#t6_4539{left:190px;bottom:998px;letter-spacing:-0.14px;}
#t7_4539{left:425px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8_4539{left:690px;bottom:998px;letter-spacing:-0.11px;}
#t9_4539{left:690px;bottom:981px;}
#ta_4539{left:79px;bottom:956px;letter-spacing:-0.17px;}
#tb_4539{left:141px;bottom:956px;letter-spacing:-0.18px;}
#tc_4539{left:190px;bottom:956px;letter-spacing:-0.14px;}
#td_4539{left:425px;bottom:956px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_4539{left:690px;bottom:956px;letter-spacing:-0.11px;}
#tf_4539{left:690px;bottom:940px;}
#tg_4539{left:77px;bottom:915px;letter-spacing:-0.15px;}
#th_4539{left:79px;bottom:898px;letter-spacing:-0.13px;}
#ti_4539{left:139px;bottom:915px;letter-spacing:-0.14px;}
#tj_4539{left:141px;bottom:898px;letter-spacing:-0.17px;}
#tk_4539{left:190px;bottom:915px;letter-spacing:-0.14px;}
#tl_4539{left:690px;bottom:915px;letter-spacing:-0.14px;}
#tm_4539{left:737px;bottom:922px;}
#tn_4539{left:79px;bottom:874px;letter-spacing:-0.17px;}
#to_4539{left:141px;bottom:874px;letter-spacing:-0.18px;}
#tp_4539{left:190px;bottom:874px;letter-spacing:-0.15px;}
#tq_4539{left:425px;bottom:874px;letter-spacing:-0.12px;}
#tr_4539{left:425px;bottom:852px;letter-spacing:-0.12px;}
#ts_4539{left:425px;bottom:836px;letter-spacing:-0.12px;}
#tt_4539{left:190px;bottom:811px;}
#tu_4539{left:425px;bottom:811px;letter-spacing:-0.11px;}
#tv_4539{left:425px;bottom:790px;letter-spacing:-0.11px;}
#tw_4539{left:425px;bottom:773px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tx_4539{left:425px;bottom:756px;letter-spacing:-0.11px;}
#ty_4539{left:190px;bottom:732px;}
#tz_4539{left:425px;bottom:732px;letter-spacing:-0.12px;}
#t10_4539{left:425px;bottom:710px;letter-spacing:-0.11px;}
#t11_4539{left:425px;bottom:694px;letter-spacing:-0.11px;}
#t12_4539{left:425px;bottom:677px;letter-spacing:-0.11px;}
#t13_4539{left:190px;bottom:652px;}
#t14_4539{left:425px;bottom:652px;letter-spacing:-0.12px;}
#t15_4539{left:425px;bottom:631px;letter-spacing:-0.11px;word-spacing:-1.14px;}
#t16_4539{left:425px;bottom:614px;letter-spacing:-0.12px;}
#t17_4539{left:425px;bottom:597px;letter-spacing:-0.11px;}
#t18_4539{left:425px;bottom:580px;letter-spacing:-0.11px;}
#t19_4539{left:190px;bottom:556px;letter-spacing:-0.14px;}
#t1a_4539{left:425px;bottom:556px;letter-spacing:-0.14px;}
#t1b_4539{left:77px;bottom:532px;letter-spacing:-0.14px;}
#t1c_4539{left:79px;bottom:515px;letter-spacing:-0.16px;}
#t1d_4539{left:139px;bottom:532px;letter-spacing:-0.14px;}
#t1e_4539{left:141px;bottom:515px;letter-spacing:-0.17px;}
#t1f_4539{left:190px;bottom:532px;letter-spacing:-0.14px;}
#t1g_4539{left:690px;bottom:532px;letter-spacing:-0.14px;}
#t1h_4539{left:737px;bottom:538px;}
#t1i_4539{left:79px;bottom:490px;letter-spacing:-0.17px;}
#t1j_4539{left:141px;bottom:490px;letter-spacing:-0.18px;}
#t1k_4539{left:190px;bottom:490px;letter-spacing:-0.14px;}
#t1l_4539{left:425px;bottom:490px;letter-spacing:-0.12px;}
#t1m_4539{left:425px;bottom:469px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t1n_4539{left:425px;bottom:452px;letter-spacing:-0.11px;}
#t1o_4539{left:690px;bottom:490px;letter-spacing:-0.14px;}
#t1p_4539{left:190px;bottom:428px;letter-spacing:-0.13px;}
#t1q_4539{left:425px;bottom:428px;letter-spacing:-0.12px;}
#t1r_4539{left:190px;bottom:403px;letter-spacing:-0.14px;}
#t1s_4539{left:425px;bottom:403px;letter-spacing:-0.14px;}
#t1t_4539{left:79px;bottom:379px;letter-spacing:-0.17px;}
#t1u_4539{left:141px;bottom:379px;letter-spacing:-0.18px;}
#t1v_4539{left:190px;bottom:379px;letter-spacing:-0.14px;}
#t1w_4539{left:425px;bottom:379px;letter-spacing:-0.12px;}
#t1x_4539{left:425px;bottom:357px;letter-spacing:-0.12px;}
#t1y_4539{left:425px;bottom:341px;letter-spacing:-0.12px;word-spacing:-0.29px;}
#t1z_4539{left:425px;bottom:324px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t20_4539{left:425px;bottom:307px;letter-spacing:-0.11px;}
#t21_4539{left:425px;bottom:290px;letter-spacing:-0.11px;}
#t22_4539{left:690px;bottom:379px;letter-spacing:-0.14px;}
#t23_4539{left:190px;bottom:266px;letter-spacing:-0.15px;}
#t24_4539{left:425px;bottom:266px;letter-spacing:-0.12px;}
#t25_4539{left:190px;bottom:241px;letter-spacing:-0.14px;}
#t26_4539{left:425px;bottom:241px;letter-spacing:-0.14px;}
#t27_4539{left:190px;bottom:217px;letter-spacing:-0.17px;}
#t28_4539{left:425px;bottom:217px;letter-spacing:-0.12px;}
#t29_4539{left:425px;bottom:200px;letter-spacing:-0.12px;}
#t2a_4539{left:425px;bottom:179px;letter-spacing:-0.11px;}
#t2b_4539{left:425px;bottom:162px;letter-spacing:-0.12px;}
#t2c_4539{left:690px;bottom:217px;letter-spacing:-0.12px;}
#t2d_4539{left:190px;bottom:137px;letter-spacing:-0.14px;}
#t2e_4539{left:425px;bottom:137px;letter-spacing:-0.14px;}
#t2f_4539{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2g_4539{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2h_4539{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2i_4539{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2j_4539{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2k_4539{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2l_4539{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2m_4539{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2n_4539{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2o_4539{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4539{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4539{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4539{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4539{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_4539{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4539{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4539" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4539Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4539" style="-webkit-user-select: none;"><object width="935" height="1210" data="4539/4539.svg" type="image/svg+xml" id="pdf4539" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4539" class="t s1_4539">Vol. 4 </span><span id="t2_4539" class="t s1_4539">2-17 </span>
<span id="t3_4539" class="t s2_4539">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4539" class="t s3_4539">18CH </span><span id="t5_4539" class="t s3_4539">396 </span><span id="t6_4539" class="t s3_4539">IA32_PERFEVTSEL6 </span><span id="t7_4539" class="t s3_4539">Performance Event Select Register 6 (R/W) </span><span id="t8_4539" class="t s3_4539">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t9_4539" class="t s3_4539">6 </span>
<span id="ta_4539" class="t s3_4539">18DH </span><span id="tb_4539" class="t s3_4539">397 </span><span id="tc_4539" class="t s3_4539">IA32_PERFEVTSEL7 </span><span id="td_4539" class="t s3_4539">Performance Event Select Register 7 (R/W) </span><span id="te_4539" class="t s3_4539">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="tf_4539" class="t s3_4539">7 </span>
<span id="tg_4539" class="t s3_4539">18AH- </span>
<span id="th_4539" class="t s3_4539">194H </span>
<span id="ti_4539" class="t s3_4539">394- </span>
<span id="tj_4539" class="t s3_4539">404 </span>
<span id="tk_4539" class="t s3_4539">Reserved </span><span id="tl_4539" class="t s3_4539">06_0EH </span>
<span id="tm_4539" class="t s4_4539">3 </span>
<span id="tn_4539" class="t s3_4539">195H </span><span id="to_4539" class="t s3_4539">405 </span><span id="tp_4539" class="t s3_4539">IA32_OVERCLOCKING_STATUS </span><span id="tq_4539" class="t s3_4539">Overclocking Status (R/O) </span>
<span id="tr_4539" class="t s3_4539">IA32_ARCH_CAPABILITIES[bit 23] </span>
<span id="ts_4539" class="t s3_4539">enumerates support for this MSR. </span>
<span id="tt_4539" class="t s3_4539">0 </span><span id="tu_4539" class="t s3_4539">Overclocking Utilized </span>
<span id="tv_4539" class="t s3_4539">Indicates if specific forms of overclocking </span>
<span id="tw_4539" class="t s3_4539">have been enabled on this boot or reset </span>
<span id="tx_4539" class="t s3_4539">cycle: 0 indicates no, 1 indicates yes. </span>
<span id="ty_4539" class="t s3_4539">1 </span><span id="tz_4539" class="t s3_4539">Undervolt Protection </span>
<span id="t10_4539" class="t s3_4539">Indicates if the “Dynamic OC Undervolt </span>
<span id="t11_4539" class="t s3_4539">Protection” security feature is active: 0 </span>
<span id="t12_4539" class="t s3_4539">indicates disabled, 1indicates enabled. </span>
<span id="t13_4539" class="t s3_4539">2 </span><span id="t14_4539" class="t s3_4539">Overclocking Secure Status </span>
<span id="t15_4539" class="t s3_4539">Indicates that overclocking capabilities have </span>
<span id="t16_4539" class="t s3_4539">been unlocked by BIOS, with or without </span>
<span id="t17_4539" class="t s3_4539">overclocking: 0 indicates Not Secured, 1 </span>
<span id="t18_4539" class="t s3_4539">indicates Secure. </span>
<span id="t19_4539" class="t s3_4539">63:4 </span><span id="t1a_4539" class="t s3_4539">Reserved </span>
<span id="t1b_4539" class="t s3_4539">196H- </span>
<span id="t1c_4539" class="t s3_4539">197H </span>
<span id="t1d_4539" class="t s3_4539">406- </span>
<span id="t1e_4539" class="t s3_4539">407 </span>
<span id="t1f_4539" class="t s3_4539">Reserved </span><span id="t1g_4539" class="t s3_4539">06_0EH </span>
<span id="t1h_4539" class="t s4_4539">3 </span>
<span id="t1i_4539" class="t s3_4539">198H </span><span id="t1j_4539" class="t s3_4539">408 </span><span id="t1k_4539" class="t s3_4539">IA32_PERF_STATUS </span><span id="t1l_4539" class="t s3_4539">Current Performance Status (R/O) </span>
<span id="t1m_4539" class="t s3_4539">See Section 15.1.1, “Software Interface For </span>
<span id="t1n_4539" class="t s3_4539">Initiating Performance State Transitions.” </span>
<span id="t1o_4539" class="t s3_4539">0F_03H </span>
<span id="t1p_4539" class="t s3_4539">15:0 </span><span id="t1q_4539" class="t s3_4539">Current Performance State Value. </span>
<span id="t1r_4539" class="t s3_4539">63:16 </span><span id="t1s_4539" class="t s3_4539">Reserved </span>
<span id="t1t_4539" class="t s3_4539">199H </span><span id="t1u_4539" class="t s3_4539">409 </span><span id="t1v_4539" class="t s3_4539">IA32_PERF_CTL </span><span id="t1w_4539" class="t s3_4539">Performance Control MSR (R/W) </span>
<span id="t1x_4539" class="t s3_4539">Software makes a request for a new </span>
<span id="t1y_4539" class="t s3_4539">Performance state (P-State) by writing this </span>
<span id="t1z_4539" class="t s3_4539">MSR. See Section 15.1.1, “Software </span>
<span id="t20_4539" class="t s3_4539">Interface For Initiating Performance State </span>
<span id="t21_4539" class="t s3_4539">Transitions.” </span>
<span id="t22_4539" class="t s3_4539">0F_03H </span>
<span id="t23_4539" class="t s3_4539">15:0 </span><span id="t24_4539" class="t s3_4539">Target performance State Value. </span>
<span id="t25_4539" class="t s3_4539">31:16 </span><span id="t26_4539" class="t s3_4539">Reserved </span>
<span id="t27_4539" class="t s3_4539">32 </span><span id="t28_4539" class="t s3_4539">Intel® Dynamic Acceleration Technology </span>
<span id="t29_4539" class="t s3_4539">Engage (R/W) </span>
<span id="t2a_4539" class="t s3_4539">When set to 1: Disengages Intel Dynamic </span>
<span id="t2b_4539" class="t s3_4539">Acceleration Technology. </span>
<span id="t2c_4539" class="t s3_4539">06_0FH (Mobile only) </span>
<span id="t2d_4539" class="t s3_4539">63:33 </span><span id="t2e_4539" class="t s3_4539">Reserved </span>
<span id="t2f_4539" class="t s5_4539">Table 2-2. </span><span id="t2g_4539" class="t s5_4539">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2h_4539" class="t s6_4539">Register </span>
<span id="t2i_4539" class="t s6_4539">Address </span>
<span id="t2j_4539" class="t s6_4539">Architectural MSR Name / Bit Fields </span>
<span id="t2k_4539" class="t s6_4539">(Former MSR Name) </span><span id="t2l_4539" class="t s6_4539">MSR/Bit Description </span><span id="t2m_4539" class="t s6_4539">Comment </span>
<span id="t2n_4539" class="t s6_4539">Hex </span><span id="t2o_4539" class="t s6_4539">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
