verilog xil_defaultlib  \
"../../../../FPGA_TankWar.gen/sources_1/ip/blk_mem_gen_01/sim/blk_mem_gen_01.v" \

verilog xil_defaultlib "glbl.v"

nosort
