{
  "state mapping": {  
  	"r0":
	    [ [" RTL.reg_0_w_stage == 2'b10 ", " RTL.ex_alu_result == ILA.r0"],
	      [" RTL.reg_0_w_stage == 2'b11 ", " RTL.ex_alu_result == ILA.r0"],
	      [" RTL.reg_0_w_stage == 2'b01 ", " RTL.ex_wb_val     == ILA.r0"],
	      [" RTL.reg_0_w_stage == 2'b00 ", " RTL.registers[0]  == ILA.r0"]] ,
    "r1":
	    [ [" RTL.reg_1_w_stage == 2'b10 ", "RTL.ex_alu_result == ILA.r1"],
	      [" RTL.reg_1_w_stage == 2'b11 ", "RTL.ex_alu_result == ILA.r1"],
	      [" RTL.reg_1_w_stage == 2'b01 ", "RTL.ex_wb_val     == ILA.r1"],
	      [" RTL.reg_1_w_stage == 2'b00 ", "RTL.registers[1]  == ILA.r1"]],
    "r2":
	    [ ["RTL.reg_2_w_stage == 2'b10 ", "RTL.ex_alu_result == ILA.r2"],
	      ["RTL.reg_2_w_stage == 2'b11 ", "RTL.ex_alu_result == ILA.r2"],
	      ["RTL.reg_2_w_stage == 2'b01 ", "RTL.ex_wb_val     == ILA.r2"],
	      ["RTL.reg_2_w_stage == 2'b00 ", "RTL.registers[2]  == ILA.r2"]],
    "r3":

	    [ ["RTL.reg_3_w_stage == 2'b10 " , "RTL.ex_alu_result"],
	      ["RTL.reg_3_w_stage == 2'b11 " , "RTL.ex_alu_result"],
	      ["RTL.reg_3_w_stage == 2'b01 " , " RTL.ex_wb_val     == ILA.r3"],
	      ["RTL.reg_3_w_stage == 2'b00 " , " RTL.registers[3]  == ILA.r3"]]
	  },

  "input mapping": {
  	 "inst":"RTL.inst"
  },

	"RTL interface connection" : {
		"CLOCK" : "clk",
		"RESET" : "rst"
	}  
}
