============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           Apr 26 2022  11:13:36 pm
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Setup Check with Pin Z_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) B[2]
          Clock: (R) clk
       Endpoint: (R) Z_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      22                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_13_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[2]           -       -     R     (arrival)                  1  0.9     0     0      15    (-,-) 
  drc_bufs209/Y  -       A->Y  R     BUFx2_ASAP7_75t_SL         1  1.5     6     9      24    (-,-) 
  g139__5526/Y   -       A->Y  R     XOR2xp5_ASAP7_75t_SL       1  1.0    16    13      37    (-,-) 
  Z_reg[2]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      37    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 2: MET (1 ps) Setup Check with Pin Z_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (R) Z_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      22                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_12_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[3]           -       -     R     (arrival)                  1  0.9     0     0      15    (-,-) 
  drc_bufs214/Y  -       A->Y  R     BUFx2_ASAP7_75t_SL         1  1.5     6     9      24    (-,-) 
  g138__8428/Y   -       A->Y  R     XOR2xp5_ASAP7_75t_SL       1  1.0    16    13      37    (-,-) 
  Z_reg[3]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      37    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 3: MET (1 ps) Setup Check with Pin Z_reg[6]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      22                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_9_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[6]           -       -     R     (arrival)                  1  0.9     0     0      15    (-,-) 
  drc_bufs229/Y  -       A->Y  R     BUFx2_ASAP7_75t_SL         1  1.5     6     9      24    (-,-) 
  g143__5107/Y   -       A->Y  R     XOR2xp5_ASAP7_75t_SL       1  1.0    16    13      37    (-,-) 
  Z_reg[6]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      37    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 4: MET (1 ps) Setup Check with Pin Z_reg[4]/CLK->D
          Group: clk
     Startpoint: (R) B[4]
          Clock: (R) clk
       Endpoint: (R) Z_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      22                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_11_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[4]           -       -     R     (arrival)                  1  0.9     0     0      15    (-,-) 
  drc_bufs219/Y  -       A->Y  R     BUFx2_ASAP7_75t_SL         1  1.5     6     9      24    (-,-) 
  g137__4319/Y   -       A->Y  R     XOR2xp5_ASAP7_75t_SL       1  1.0    16    13      37    (-,-) 
  Z_reg[4]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      37    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 5: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[0]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      22                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_15_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[0]           -       -     R     (arrival)                  1  0.9     0     0      15    (-,-) 
  drc_bufs199/Y  -       A->Y  R     BUFx2_ASAP7_75t_SL         1  1.5     6     9      24    (-,-) 
  g141__6783/Y   -       A->Y  R     XOR2xp5_ASAP7_75t_SL       1  1.0    16    13      37    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      37    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 6: MET (1 ps) Setup Check with Pin Z_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (R) Z_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      22                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_14_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[1]           -       -     R     (arrival)                  1  0.9     0     0      15    (-,-) 
  drc_bufs204/Y  -       A->Y  R     BUFx2_ASAP7_75t_SL         1  1.5     6     9      24    (-,-) 
  g144__2398/Y   -       A->Y  R     XOR2xp5_ASAP7_75t_SL       1  1.0    16    13      37    (-,-) 
  Z_reg[1]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      37    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 7: MET (1 ps) Setup Check with Pin Z_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) B[5]
          Clock: (R) clk
       Endpoint: (R) Z_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      22                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_10_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[5]           -       -     R     (arrival)                  1  0.9     0     0      15    (-,-) 
  drc_bufs224/Y  -       A->Y  R     BUFx2_ASAP7_75t_SL         1  1.5     6     9      24    (-,-) 
  g140__6260/Y   -       A->Y  R     XOR2xp5_ASAP7_75t_SL       1  1.0    16    13      37    (-,-) 
  Z_reg[5]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      37    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 8: MET (1 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[7]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      22                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_8_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[7]           -       -     R     (arrival)                  1  0.9     0     0      15    (-,-) 
  drc_bufs/Y     -       A->Y  R     BUFx2_ASAP7_75t_SL         1  1.5     6     9      24    (-,-) 
  g142__3680/Y   -       A->Y  R     XOR2xp5_ASAP7_75t_SL       1  1.0    16    13      37    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      37    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 9: MET (1 ps) Setup Check with Pin Z_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (R) Z_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      22                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_5_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[2]           -       -     R     (arrival)                  1  0.9     0     0      15    (-,-) 
  drc_bufs169/Y  -       A->Y  R     BUFx2_ASAP7_75t_SL         1  1.5     6     9      24    (-,-) 
  g139__5526/Y   -       B->Y  R     XOR2xp5_ASAP7_75t_SL       1  1.0    16    13      37    (-,-) 
  Z_reg[2]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      37    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 10: MET (1 ps) Setup Check with Pin Z_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) A[3]
          Clock: (R) clk
       Endpoint: (R) Z_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      22                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_4_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[3]           -       -     R     (arrival)                  1  0.9     0     0      15    (-,-) 
  drc_bufs174/Y  -       A->Y  R     BUFx2_ASAP7_75t_SL         1  1.5     6     9      24    (-,-) 
  g138__8428/Y   -       B->Y  R     XOR2xp5_ASAP7_75t_SL       1  1.0    16    13      37    (-,-) 
  Z_reg[3]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      37    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 11: MET (1 ps) Setup Check with Pin Z_reg[6]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      22                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_1_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[6]           -       -     R     (arrival)                  1  0.9     0     0      15    (-,-) 
  drc_bufs189/Y  -       A->Y  R     BUFx2_ASAP7_75t_SL         1  1.5     6     9      24    (-,-) 
  g143__5107/Y   -       B->Y  R     XOR2xp5_ASAP7_75t_SL       1  1.0    16    13      37    (-,-) 
  Z_reg[6]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      37    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 12: MET (1 ps) Setup Check with Pin Z_reg[4]/CLK->D
          Group: clk
     Startpoint: (R) A[4]
          Clock: (R) clk
       Endpoint: (R) Z_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      22                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_3_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[4]           -       -     R     (arrival)                  1  0.9     0     0      15    (-,-) 
  drc_bufs179/Y  -       A->Y  R     BUFx2_ASAP7_75t_SL         1  1.5     6     9      24    (-,-) 
  g137__4319/Y   -       B->Y  R     XOR2xp5_ASAP7_75t_SL       1  1.0    16    13      37    (-,-) 
  Z_reg[4]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      37    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 13: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[0]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      22                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_7_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[0]           -       -     R     (arrival)                  1  0.9     0     0      15    (-,-) 
  drc_bufs159/Y  -       A->Y  R     BUFx2_ASAP7_75t_SL         1  1.5     6     9      24    (-,-) 
  g141__6783/Y   -       B->Y  R     XOR2xp5_ASAP7_75t_SL       1  1.0    16    13      37    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      37    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 14: MET (1 ps) Setup Check with Pin Z_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) A[1]
          Clock: (R) clk
       Endpoint: (R) Z_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      22                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_6_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[1]           -       -     R     (arrival)                  1  0.9     0     0      15    (-,-) 
  drc_bufs164/Y  -       A->Y  R     BUFx2_ASAP7_75t_SL         1  1.5     6     9      24    (-,-) 
  g144__2398/Y   -       B->Y  R     XOR2xp5_ASAP7_75t_SL       1  1.0    16    13      37    (-,-) 
  Z_reg[1]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      37    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 15: MET (1 ps) Setup Check with Pin Z_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) A[5]
          Clock: (R) clk
       Endpoint: (R) Z_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      22                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_2_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[5]           -       -     R     (arrival)                  1  0.9     0     0      15    (-,-) 
  drc_bufs184/Y  -       A->Y  R     BUFx2_ASAP7_75t_SL         1  1.5     6     9      24    (-,-) 
  g140__6260/Y   -       B->Y  R     XOR2xp5_ASAP7_75t_SL       1  1.0    16    13      37    (-,-) 
  Z_reg[5]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      37    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 16: MET (1 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) A[7]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      22                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[7]           -       -     R     (arrival)                  1  0.9     0     0      15    (-,-) 
  drc_bufs194/Y  -       A->Y  R     BUFx2_ASAP7_75t_SL         1  1.5     6     9      24    (-,-) 
  g142__3680/Y   -       B->Y  R     XOR2xp5_ASAP7_75t_SL       1  1.0    16    13      37    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      37    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 17: MET (7 ps) Late External Delay Assertion at pin Z[0]
          Group: clk
     Startpoint: (R) Z_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=      30                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_line_13_22_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[0]/CLK   -       -       R     (arrival)                  8    -     0     0       0    (-,-) 
  Z_reg[0]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[0]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 18: MET (7 ps) Late External Delay Assertion at pin Z[1]
          Group: clk
     Startpoint: (R) Z_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=      30                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_line_13_21_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[1]/CLK   -       -       R     (arrival)                  8    -     0     0       0    (-,-) 
  Z_reg[1]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[1]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 19: MET (7 ps) Late External Delay Assertion at pin Z[2]
          Group: clk
     Startpoint: (R) Z_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=      30                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_line_13_20_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[2]/CLK   -       -       R     (arrival)                  8    -     0     0       0    (-,-) 
  Z_reg[2]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[2]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 20: MET (7 ps) Late External Delay Assertion at pin Z[3]
          Group: clk
     Startpoint: (R) Z_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=      30                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_line_13_19_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[3]/CLK   -       -       R     (arrival)                  8    -     0     0       0    (-,-) 
  Z_reg[3]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[3]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 21: MET (7 ps) Late External Delay Assertion at pin Z[4]
          Group: clk
     Startpoint: (R) Z_reg[4]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=      30                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_line_13_18_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[4]/CLK   -       -       R     (arrival)                  8    -     0     0       0    (-,-) 
  Z_reg[4]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[4]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 22: MET (7 ps) Late External Delay Assertion at pin Z[5]
          Group: clk
     Startpoint: (R) Z_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=      30                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_line_13_17_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[5]/CLK   -       -       R     (arrival)                  8    -     0     0       0    (-,-) 
  Z_reg[5]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[5]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 23: MET (7 ps) Late External Delay Assertion at pin Z[6]
          Group: clk
     Startpoint: (R) Z_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=      30                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_line_13_16_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[6]/CLK   -       -       R     (arrival)                  8    -     0     0       0    (-,-) 
  Z_reg[6]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[6]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 24: MET (7 ps) Late External Delay Assertion at pin Z[7]
          Group: clk
     Startpoint: (R) Z_reg[7]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=      30                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_line_13_15_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[7]/CLK   -       -       R     (arrival)                  8    -     0     0       0    (-,-) 
  Z_reg[7]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[7]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 25: MET (9 ps) Setup Check with Pin Z_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      17                  
             Slack:=       9                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_5_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[2]           -       -     R     (arrival)                  1  0.9     0     0      15    (-,-) 
  drc_bufs169/Y  -       A->Y  R     BUFx2_ASAP7_75t_SL         1  1.5     6     9      24    (-,-) 
  g139__5526/Y   -       B->Y  F     XOR2xp5_ASAP7_75t_SL       1  1.0    13     7      32    (-,-) 
  Z_reg[2]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      32    (-,-) 
#---------------------------------------------------------------------------------------------------

