0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/sim/tb/pipeline_test.v,1669609560,verilog,,,C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/pipelinedPS.v,pipeline_test,,,,,,,,
C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/CTR.v,1669610233,verilog,,C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/EX.v,,CTR,,,,,,,,
C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/EX.v,1669615992,verilog,,C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/ID.v,,EX,,,,,,,,
C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/ID.v,1669610927,verilog,,C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/IF.v,C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/CTR.v,ID,,,,,,,,
C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/IF.v,1669540690,verilog,,C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/MEM.v,,IF,,,,,,,,
C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/MEM.v,1669614931,verilog,,C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/WB.v,,MEM,,,,,,,,
C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/WB.v,1669530474,verilog,,C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/hazardUnit.v,,WB,,,,,,,,
C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/hazardUnit.v,1669624609,verilog,,C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/pipelinedPS.v,,hazardUnit,,,,,,,,
C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/pipelinedPS.v,1669614620,verilog,,C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/reg_file.v,C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/reg_file.v;C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/EX.v;C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/hazardUnit.v;C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/ID.v;C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/IF.v;C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/MEM.v;C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/WB.v,pipelinedPS,,,,,,,,
C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/reg_file.v,1669539819,verilog,,C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/sim/tb/pipeline_test.v,,reg_file,,,,,,,,
C:/Users/User/Desktop/cad_project/custom_ISA_pipeline_processer/custom_ISA_pipeline_processer.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
