<html><body><samp><pre>
<!@TC:1587878433>
#Build: Synplify Pro (R) N-2018.03L-SP1-1, Build 443R, Apr  1 2019
#install: /opt/lscc/diamond/3.11_x64/synpbase
#OS: Linux 
#Hostname: debian-dell

# Sun Apr 26 13:20:33 2020

#Implementation: colorbar


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /opt/lscc/diamond/3.11_x64/synpbase
OS: Debian GNU/Linux 8 (jessie)
Hostname: debian-dell

Implementation : colorbar
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:26:38</a>

@N: : <!@TM:1587878434> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /opt/lscc/diamond/3.11_x64/synpbase
OS: Debian GNU/Linux 8 (jessie)
Hostname: debian-dell

Implementation : colorbar
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:26:38</a>

@N: : <!@TM:1587878434> | Running in 64-bit mode 
@I::"/opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/ecp5um.v" (library work)
@I::"/opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/opt/lscc/diamond/3.11_x64/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/opt/lscc/diamond/3.11_x64/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/opt/lscc/diamond/3.11_x64/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/opt/lscc/diamond/3.11_x64/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v" (library work)
@I::"/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v" (library work)
@I::"/opt/lscc/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v" (library work)
@I::"/opt/lscc/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/wb2sci.v" (library work)
@I::"/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/JTAG_SOFT.v" (library work)
@I::"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_la0_trig_gen.v" (library work)
@I::"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_la0_gen.v" (library work)
@I::"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:344:11:344:22:@W:CG1337:@XP_MSG">top_rvl.v(344)</a><!@TM:1587878434> | Net i2c_data_rd is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:594:11:594:17:@W:CG1337:@XP_MSG">top_rvl.v(594)</a><!@TM:1587878434> | Net scl_in is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:595:11:595:17:@W:CG1337:@XP_MSG">top_rvl.v(595)</a><!@TM:1587878434> | Net sda_in is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:677:11:677:22:@W:CG1337:@XP_MSG">top_rvl.v(677)</a><!@TM:1587878434> | Net i2c_rqt_pos is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:699:11:699:21:@W:CG1337:@XP_MSG">top_rvl.v(699)</a><!@TM:1587878434> | Net timer_125u is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1294:11:1294:22:@W:CG1337:@XP_MSG">top_rvl.v(1294)</a><!@TM:1587878434> | Net i2c_data_rd is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1544:11:1544:17:@W:CG1337:@XP_MSG">top_rvl.v(1544)</a><!@TM:1587878434> | Net scl_in is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1545:11:1545:17:@W:CG1337:@XP_MSG">top_rvl.v(1545)</a><!@TM:1587878434> | Net sda_in is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1627:11:1627:22:@W:CG1337:@XP_MSG">top_rvl.v(1627)</a><!@TM:1587878434> | Net i2c_rqt_pos is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1649:11:1649:21:@W:CG1337:@XP_MSG">top_rvl.v(1649)</a><!@TM:1587878434> | Net timer_125u is not declared.</font>
Verilog syntax check successful!
File /home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_la0_trig_gen.v changed - recompiling
File /home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_la0_gen.v changed - recompiling
File /home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v changed - recompiling
Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/ecp5um.v:757:7:757:10:@N:CG364:@XP_MSG">ecp5um.v(757)</a><!@TM:1587878434> | Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/ecp5um.v:761:7:761:10:@N:CG364:@XP_MSG">ecp5um.v(761)</a><!@TM:1587878434> | Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/ecp5um.v:1696:7:1696:14:@N:CG364:@XP_MSG">ecp5um.v(1696)</a><!@TM:1587878434> | Synthesizing module EHXPLLL in library work.
Running optimization stage 1 on EHXPLLL .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1069:7:1069:28:@N:CG364:@XP_MSG">top_rvl.v(1069)</a><!@TM:1587878434> | Synthesizing module pll_sensor_clk_uniq_1 in library work.
Running optimization stage 1 on pll_sensor_clk_uniq_1 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1079:8:1079:22:@W:CL168:@XP_MSG">top_rvl.v(1079)</a><!@TM:1587878434> | Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1130:7:1130:26:@N:CG364:@XP_MSG">top_rvl.v(1130)</a><!@TM:1587878434> | Synthesizing module colorbar_gen_uniq_1 in library work.
Running optimization stage 1 on colorbar_gen_uniq_1 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1226:4:1226:10:@W:CL169:@XP_MSG">top_rvl.v(1226)</a><!@TM:1587878434> | Pruning unused register ative_line_cnt[11:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1158:4:1158:10:@W:CL169:@XP_MSG">top_rvl.v(1158)</a><!@TM:1587878434> | Pruning unused register fv_cnt[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1158:4:1158:10:@W:CL169:@XP_MSG">top_rvl.v(1158)</a><!@TM:1587878434> | Pruning unused register q_fv. Make sure that there are no unused intermediate registers.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1158:4:1158:10:@A:CL282:@XP_MSG">top_rvl.v(1158)</a><!@TM:1587878434> | Feedback mux created for signal de. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1308:7:1308:27:@N:CG364:@XP_MSG">top_rvl.v(1308)</a><!@TM:1587878434> | Synthesizing module hdmi_i2c_ctrl_uniq_1 in library work.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1315:21:1315:31:@W:CG133:@XP_MSG">top_rvl.v(1315)</a><!@TM:1587878434> | Object addr_reg_L is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1317:21:1317:30:@W:CG133:@XP_MSG">top_rvl.v(1317)</a><!@TM:1587878434> | Object data_wr_L is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on hdmi_i2c_ctrl_uniq_1 .......
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1360:12:1360:16:@A:CL110:@XP_MSG">top_rvl.v(1360)</a><!@TM:1587878434> | Too many clocks (> 8) for set/reset analysis of data_wr_H, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1360:12:1360:16:@W:CL118:@XP_MSG">top_rvl.v(1360)</a><!@TM:1587878434> | Latch generated from always block for signal data_wr_H[7:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1360:12:1360:16:@A:CL110:@XP_MSG">top_rvl.v(1360)</a><!@TM:1587878434> | Too many clocks (> 8) for set/reset analysis of addr_reg_H, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1360:12:1360:16:@W:CL118:@XP_MSG">top_rvl.v(1360)</a><!@TM:1587878434> | Latch generated from always block for signal addr_reg_H[7:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1360:12:1360:16:@A:CL110:@XP_MSG">top_rvl.v(1360)</a><!@TM:1587878434> | Too many clocks (> 8) for set/reset analysis of addr_dev, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1360:12:1360:16:@W:CL118:@XP_MSG">top_rvl.v(1360)</a><!@TM:1587878434> | Latch generated from always block for signal addr_dev[6:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1360:12:1360:16:@A:CL110:@XP_MSG">top_rvl.v(1360)</a><!@TM:1587878434> | Too many clocks (> 8) for set/reset analysis of cmd, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1360:12:1360:16:@W:CL118:@XP_MSG">top_rvl.v(1360)</a><!@TM:1587878434> | Latch generated from always block for signal cmd; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1477:7:1477:27:@N:CG364:@XP_MSG">top_rvl.v(1477)</a><!@TM:1587878434> | Synthesizing module hdmi_i2c_core_uniq_1 in library work.
Running optimization stage 1 on hdmi_i2c_core_uniq_1 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1712:4:1712:10:@W:CL169:@XP_MSG">top_rvl.v(1712)</a><!@TM:1587878434> | Pruning unused register data_wr_tmp[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1564:4:1564:10:@W:CL169:@XP_MSG">top_rvl.v(1564)</a><!@TM:1587878434> | Pruning unused register cnt_byte[3:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1273:7:1273:26:@N:CG364:@XP_MSG">top_rvl.v(1273)</a><!@TM:1587878434> | Synthesizing module hdmi_i2c_top_uniq_1 in library work.
Running optimization stage 1 on hdmi_i2c_top_uniq_1 .......
Running optimization stage 1 on rvl_jtag_int_13s_3s_0s_0s_4s_13s_13s .......
Running optimization stage 1 on rvl_decode_3s_3s .......
Running optimization stage 1 on rvl_tu_1s_0s_0s_0s_1s .......
Running optimization stage 1 on pmi_ram_dp_Z2 .......
Running optimization stage 1 on rvl_te_Z1 .......
Running optimization stage 1 on pmi_distributed_dpram_8s_3s_2s_reg_none_binary_ECP5UM_pmi_distributed_dpram_Z4 .......
Running optimization stage 1 on rvl_te_Z3 .......
Running optimization stage 1 on rvl_tcnt_3s_3s_1_0s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_la0_trig_gen.v:11:7:11:19:@N:CG364:@XP_MSG">top_la0_trig_gen.v(11)</a><!@TM:1587878434> | Synthesizing module top_la0_trig in library work.
Running optimization stage 1 on top_la0_trig .......
Running optimization stage 1 on pmi_ram_dp_Z6 .......
Running optimization stage 1 on rvl_tm_Z5 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_la0_gen.v:12:7:12:14:@N:CG364:@XP_MSG">top_la0_gen.v(12)</a><!@TM:1587878434> | Synthesizing module top_la0 in library work.
Running optimization stage 1 on top_la0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v:1162:7:1162:17:@N:CG364:@XP_MSG">pmi_def.v(1162)</a><!@TM:1587878434> | Synthesizing module jtagconn16 in library work.
Running optimization stage 1 on jtagconn16 .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v:1164:9:1164:13:@W:CL318:@XP_MSG">pmi_def.v(1164)</a><!@TM:1587878434> | *Output jtck has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v:1164:15:1164:19:@W:CL318:@XP_MSG">pmi_def.v(1164)</a><!@TM:1587878434> | *Output jtdi has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v:1164:21:1164:27:@W:CL318:@XP_MSG">pmi_def.v(1164)</a><!@TM:1587878434> | *Output jshift has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v:1164:29:1164:36:@W:CL318:@XP_MSG">pmi_def.v(1164)</a><!@TM:1587878434> | *Output jupdate has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v:1164:38:1164:43:@W:CL318:@XP_MSG">pmi_def.v(1164)</a><!@TM:1587878434> | *Output jrstn has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v:1164:45:1164:49:@W:CL318:@XP_MSG">pmi_def.v(1164)</a><!@TM:1587878434> | *Output jce2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v:1164:51:1164:60:@W:CL318:@XP_MSG">pmi_def.v(1164)</a><!@TM:1587878434> | *Output ip_enable has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:2:7:2:21:@N:CG364:@XP_MSG">top_rvl.v(2)</a><!@TM:1587878434> | Synthesizing module reveal_coretop in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:15:29:15:40:@W:CG360:@XP_MSG">top_rvl.v(15)</a><!@TM:1587878434> | Removing wire trigger_out, as there is no assignment to it.</font>
Running optimization stage 1 on reveal_coretop .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:53:7:53:10:@N:CG364:@XP_MSG">top_rvl.v(53)</a><!@TM:1587878434> | Synthesizing module top in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:63:11:63:15:@W:CG360:@XP_MSG">top_rvl.v(63)</a><!@TM:1587878434> | Removing wire test, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:65:9:65:15:@W:CG360:@XP_MSG">top_rvl.v(65)</a><!@TM:1587878434> | Removing wire clk24M, as there is no assignment to it.</font>
Running optimization stage 1 on top .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:63:11:63:15:@W:CL318:@XP_MSG">top_rvl.v(63)</a><!@TM:1587878434> | *Output test has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:76:4:76:10:@N:CL189:@XP_MSG">top_rvl.v(76)</a><!@TM:1587878434> | Register bit reset_n is always 1.
Running optimization stage 2 on top .......
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:65:9:65:15:@W:CL156:@XP_MSG">top_rvl.v(65)</a><!@TM:1587878434> | *Input clk24M to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
Running optimization stage 2 on reveal_coretop .......
Running optimization stage 2 on jtagconn16 .......
Running optimization stage 2 on top_la0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_la0_gen.v:55:7:55:14:@N:CL159:@XP_MSG">top_la0_gen.v(55)</a><!@TM:1587878434> | Input reset_n is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_la0_gen.v:68:7:68:17:@N:CL159:@XP_MSG">top_la0_gen.v(68)</a><!@TM:1587878434> | Input trigger_en is unused.
Running optimization stage 2 on pmi_ram_dp_Z6 .......
Running optimization stage 2 on rvl_tm_Z5 .......
Running optimization stage 2 on top_la0_trig .......
Running optimization stage 2 on rvl_tcnt_3s_3s_1_0s .......
Running optimization stage 2 on pmi_distributed_dpram_8s_3s_2s_reg_none_binary_ECP5UM_pmi_distributed_dpram_Z4 .......
Running optimization stage 2 on rvl_te_Z3 .......
Extracted state machine for register next_then_shift
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on pmi_ram_dp_Z2 .......
Running optimization stage 2 on rvl_te_Z1 .......
Running optimization stage 2 on rvl_tu_1s_0s_0s_0s_1s .......
Running optimization stage 2 on rvl_decode_3s_3s .......
Running optimization stage 2 on rvl_jtag_int_13s_3s_0s_0s_4s_13s_13s .......
Running optimization stage 2 on hdmi_i2c_top_uniq_1 .......
Running optimization stage 2 on hdmi_i2c_core_uniq_1 .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1629:4:1629:10:@W:CL190:@XP_MSG">top_rvl.v(1629)</a><!@TM:1587878434> | Optimizing register bit cnt_1bit[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1629:4:1629:10:@W:CL190:@XP_MSG">top_rvl.v(1629)</a><!@TM:1587878434> | Optimizing register bit cnt_1bit[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1629:4:1629:10:@W:CL279:@XP_MSG">top_rvl.v(1629)</a><!@TM:1587878434> | Pruning register bits 9 to 8 of cnt_1bit[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1784:4:1784:10:@N:CL201:@XP_MSG">top_rvl.v(1784)</a><!@TM:1587878434> | Trying to extract state machine for register i2c_cs.
Extracted state machine for register i2c_cs
State machine has 12 reachable states with original encodings of:
   000001
   000010
   000011
   000100
   000101
   000110
   001001
   001010
   010111
   011000
   011001
   011010
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1718:4:1718:10:@W:CL190:@XP_MSG">top_rvl.v(1718)</a><!@TM:1587878434> | Optimizing register bit data_rdy to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1731:4:1731:10:@W:CL190:@XP_MSG">top_rvl.v(1731)</a><!@TM:1587878434> | Optimizing register bit data_rd[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1731:4:1731:10:@W:CL190:@XP_MSG">top_rvl.v(1731)</a><!@TM:1587878434> | Optimizing register bit data_rd[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1731:4:1731:10:@W:CL190:@XP_MSG">top_rvl.v(1731)</a><!@TM:1587878434> | Optimizing register bit data_rd[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1731:4:1731:10:@W:CL190:@XP_MSG">top_rvl.v(1731)</a><!@TM:1587878434> | Optimizing register bit data_rd[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1731:4:1731:10:@W:CL190:@XP_MSG">top_rvl.v(1731)</a><!@TM:1587878434> | Optimizing register bit data_rd[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1731:4:1731:10:@W:CL190:@XP_MSG">top_rvl.v(1731)</a><!@TM:1587878434> | Optimizing register bit data_rd[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1731:4:1731:10:@W:CL190:@XP_MSG">top_rvl.v(1731)</a><!@TM:1587878434> | Optimizing register bit data_rd[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1731:4:1731:10:@W:CL190:@XP_MSG">top_rvl.v(1731)</a><!@TM:1587878434> | Optimizing register bit data_rd[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1731:4:1731:10:@W:CL169:@XP_MSG">top_rvl.v(1731)</a><!@TM:1587878434> | Pruning unused register data_rd[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1718:4:1718:10:@W:CL169:@XP_MSG">top_rvl.v(1718)</a><!@TM:1587878434> | Pruning unused register data_rdy. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1486:21:1486:31:@N:CL159:@XP_MSG">top_rvl.v(1486)</a><!@TM:1587878434> | Input addr_reg_L is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1488:21:1488:30:@N:CL159:@XP_MSG">top_rvl.v(1488)</a><!@TM:1587878434> | Input data_wr_L is unused.
Running optimization stage 2 on hdmi_i2c_ctrl_uniq_1 .......
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1315:21:1315:31:@A:CL153:@XP_MSG">top_rvl.v(1315)</a><!@TM:1587878434> | *Unassigned bits of addr_reg_L[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1317:21:1317:30:@A:CL153:@XP_MSG">top_rvl.v(1317)</a><!@TM:1587878434> | *Unassigned bits of data_wr_L[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1318:15:1318:23:@N:CL159:@XP_MSG">top_rvl.v(1318)</a><!@TM:1587878434> | Input data_rdy is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1319:21:1319:28:@N:CL159:@XP_MSG">top_rvl.v(1319)</a><!@TM:1587878434> | Input data_rd is unused.
Running optimization stage 2 on colorbar_gen_uniq_1 .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1158:4:1158:10:@W:CL190:@XP_MSG">top_rvl.v(1158)</a><!@TM:1587878434> | Optimizing register bit linecnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1158:4:1158:10:@W:CL260:@XP_MSG">top_rvl.v(1158)</a><!@TM:1587878434> | Pruning register bit 11 of linecnt[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1233:4:1233:10:@W:CL279:@XP_MSG">top_rvl.v(1233)</a><!@TM:1587878434> | Pruning register bits 35 to 25 of pix_rgb[35:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1233:4:1233:10:@W:CL279:@XP_MSG">top_rvl.v(1233)</a><!@TM:1587878434> | Pruning register bits 23 to 13 of pix_rgb[35:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1233:4:1233:10:@W:CL279:@XP_MSG">top_rvl.v(1233)</a><!@TM:1587878434> | Pruning register bits 11 to 1 of pix_rgb[35:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Running optimization stage 2 on pll_sensor_clk_uniq_1 .......
Running optimization stage 2 on EHXPLLL .......
Running optimization stage 2 on VLO .......
Running optimization stage 2 on VHI .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/synwork/layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 86MB peak: 101MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 26 13:20:34 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /opt/lscc/diamond/3.11_x64/synpbase
OS: Debian GNU/Linux 8 (jessie)
Hostname: debian-dell

Implementation : colorbar
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:26:38</a>

@N: : <!@TM:1587878434> | Running in 64-bit mode 
File /home/andy/Downloads/tmp/colorbar_gen/colorbar/synwork/layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 26 13:20:34 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/synwork/colorbar_colorbar_comp.rt.csv:@XP_FILE">colorbar_colorbar_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 26 13:20:34 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1587878433>

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /opt/lscc/diamond/3.11_x64/synpbase
OS: Debian GNU/Linux 8 (jessie)
Hostname: debian-dell

Database state : /home/andy/Downloads/tmp/colorbar_gen/colorbar/synwork/|colorbar
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:26:38</a>

@N: : <!@TM:1587878435> | Running in 64-bit mode 
File /home/andy/Downloads/tmp/colorbar_gen/colorbar/synwork/colorbar_colorbar_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 26 13:20:35 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1587878433>
# Sun Apr 26 13:20:35 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /opt/lscc/diamond/3.11_x64/synpbase
OS: Debian GNU/Linux 8 (jessie)
Hostname: debian-dell

Implementation : colorbar
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:24:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1587878436> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1587878436> | Setting synthesis effort to medium for the design 
Linked File:  <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar_scck.rpt:@XP_FILE">colorbar_colorbar_scck.rpt</a>
Printing clock  summary report in "/home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1587878436> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1587878436> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1587878436> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 115MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1587878436> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1587878436> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1587878436> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:63:11:63:15:@N:MO111:@XP_MSG">top_rvl.v(63)</a><!@TM:1587878436> | Tristate driver test (in view: work.top(verilog)) on net test (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1158:4:1158:10:@N:BN362:@XP_MSG">top_rvl.v(1158)</a><!@TM:1587878436> | Removing sequential instance fv (in view: work.colorbar_gen_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine i2c_cs[11:0] (in view: work.hdmi_i2c_core_uniq_1(verilog))
original code -> new code
   000001 -> 0000
   000010 -> 0001
   000011 -> 0010
   000100 -> 0011
   000101 -> 0100
   000110 -> 0101
   001001 -> 0110
   001010 -> 0111
   010111 -> 1000
   011000 -> 1001
   011001 -> 1010
   011010 -> 1011
Encoding state machine next_then_shift[2:0] (in view: work.rvl_te_Z3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine next_then_shift[2:0] (in view: work.rvl_te_Z3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MF578:@XP_HELP">MF578</a> : <!@TM:1587878436> | Incompatible asynchronous control logic preventing generated clock conversion. 
syn_allowed_resources : blockrams=208  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                          Requested     Requested     Clock        Clock                   Clock
Level     Clock                                          Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------
0 -       System                                         100.0 MHz     10.000        system       system_clkgroup         24   
                                                                                                                               
0 -       pll_sensor_clk_uniq_1|CLKOP_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     318  
                                                                                                                               
0 -       reveal_coretop|jtck_inferred_clock[0]          100.0 MHz     10.000        inferred     Inferred_clkgroup_1     231  
                                                                                                                               
0 -       top|clk_in                                     100.0 MHz     10.000        inferred     Inferred_clkgroup_2     61   
===============================================================================================================================



Clock Load Summary
***********************

                                               Clock     Source                                                             Clock Pin                                                            Non-clock Pin                                                               Non-clock Pin                                                              
Clock                                          Load      Pin                                                                Seq Example                                                          Seq Example                                                                 Comb Example                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                         24        -                                                                  hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.cmd.C                           -                                                                           -                                                                          
                                                                                                                                                                                                                                                                                                                                                        
pll_sensor_clk_uniq_1|CLKOP_inferred_clock     318       u_pll_sensor_clk.PLLInst_0.CLKOP(EHXPLLL)                          fv.C                                                                 top_reveal_coretop_instance.top_la0_inst_0.tm_u.trace_din_d[12:0].D[12]     w_pixclk.I[0](keepbuf)                                                     
                                                                                                                                                                                                                                                                                                                                                        
reveal_coretop|jtck_inferred_clock[0]          231       top_reveal_coretop_instance.jtagconn16_inst_0.jtck(jtagconn16)     top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_first_rd_d1.C     -                                                                           top_reveal_coretop_instance.top_la0_inst_0.tm_u.genblk4\.un1_jtck.I[0](inv)
                                                                                                                                                                                                                                                                                                                                                        
top|clk_in                                     61        clk_in(port)                                                       hdmi_i2c_top_inst.hdmi_i2c_core_inst.scl_s2.C                        -                                                                           -                                                                          
========================================================================================================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT531:@XP_HELP">MT531</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1360:12:1360:16:@W:MT531:@XP_MSG">top_rvl.v(1360)</a><!@TM:1587878436> | Found signal identified as System clock which controls 24 sequential elements including hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev[6].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1158:4:1158:10:@W:MT529:@XP_MSG">top_rvl.v(1158)</a><!@TM:1587878436> | Found inferred clock pll_sensor_clk_uniq_1|CLKOP_inferred_clock which controls 318 sequential elements including u_colorbar_gen.linecnt[10:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1332:4:1332:10:@W:MT529:@XP_MSG">top_rvl.v(1332)</a><!@TM:1587878436> | Found inferred clock top|clk_in which controls 61 sequential elements including hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 61 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 560 clock pin(s) of sequential element(s)
0 instances converted, 560 sequential instances remain driven by gated/generated clocks

=========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                               
----------------------------------------------------------------------------------------------------------------------
<a href="@|L:/home/andy/Downloads/tmp/colorbar_gen/colorbar/synwork/colorbar_colorbar_prem.srm@|S:clk_in@|E:hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[3]@|F:@syn_dgcc_clockid0_3==1@|M:ClockId_0_3 @XP_NAMES_BY_PROP">ClockId_0_3</a>       clk_in              Unconstrained_port     61         hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[3]
======================================================================================================================
============================================================================================== Gated/Generated Clocks ==============================================================================================
Clock Tree ID     Driving Element                                              Drive Element Type        Unconverted Fanout     Sample Instance                                      Explanation                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:/home/andy/Downloads/tmp/colorbar_gen/colorbar/synwork/colorbar_colorbar_prem.srm@|S:u_pll_sensor_clk.CLKOP@|E:pixdata[35:0]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1 @XP_NAMES_BY_PROP">ClockId_0_1</a>       u_pll_sensor_clk.CLKOP                                       pll_sensor_clk_uniq_1     305                    pixdata[35:0]                                        Black box on clock path        
<a href="@|L:/home/andy/Downloads/tmp/colorbar_gen/colorbar/synwork/colorbar_colorbar_prem.srm@|S:top_reveal_coretop_instance.jtagconn16_inst_0.jtck@|E:ENCRYPTED@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2 @XP_NAMES_BY_PROP">ClockId_0_2</a>       top_reveal_coretop_instance.jtagconn16_inst_0.jtck           jtagconn16                231                    ENCRYPTED                                            Black box on clock path        
<a href="@|L:/home/andy/Downloads/tmp/colorbar_gen/colorbar/synwork/colorbar_colorbar_prem.srm@|S:hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13.OUT@|E:hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev[6]@|F:@syn_dgcc_clockid0_4==1@|M:ClockId_0_4 @XP_NAMES_BY_PROP">ClockId_0_4</a>       hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13.OUT     or                        24                     hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev[6]     Clock source is invalid for GCC
====================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1587878436> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 59MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Apr 26 13:20:36 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1587878433>
# Sun Apr 26 13:20:36 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /opt/lscc/diamond/3.11_x64/synpbase
OS: Debian GNU/Linux 8 (jessie)
Hostname: debian-dell

Implementation : colorbar
<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:24:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1587878440> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1587878440> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1587878440> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1587878440> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1587878440> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:63:11:63:15:@N:MO111:@XP_MSG">top_rvl.v(63)</a><!@TM:1587878440> | Tristate driver test (in view: work.top(verilog)) on net test (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1360:12:1360:16:@W:FA239:@XP_MSG">top_rvl.v(1360)</a><!@TM:1587878440> | ROM addr_reg_H_1[4:0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1360:12:1360:16:@W:FA239:@XP_MSG">top_rvl.v(1360)</a><!@TM:1587878440> | ROM data_wr_H_1[7:0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1360:12:1360:16:@W:FA239:@XP_MSG">top_rvl.v(1360)</a><!@TM:1587878440> | ROM addr_reg_H_1[4:0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1360:12:1360:16:@N:MO106:@XP_MSG">top_rvl.v(1360)</a><!@TM:1587878440> | Found ROM addr_reg_H_1[4:0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)) with 12 words by 5 bits.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1360:12:1360:16:@W:FA239:@XP_MSG">top_rvl.v(1360)</a><!@TM:1587878440> | ROM data_wr_H_1[7:0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1360:12:1360:16:@N:MO106:@XP_MSG">top_rvl.v(1360)</a><!@TM:1587878440> | Found ROM data_wr_H_1[7:0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)) with 12 words by 8 bits.
@N:<a href="@N:MF237:@XP_HELP">MF237</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1247:30:1247:47:@N:MF237:@XP_MSG">top_rvl.v(1247)</a><!@TM:1587878440> | Generating a type rem remainder 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1219:4:1219:10:@N:MO231:@XP_MSG">top_rvl.v(1219)</a><!@TM:1587878440> | Found counter in view:work.top(verilog) instance u_colorbar_gen.color_cntr[11:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1152:4:1152:10:@N:MO231:@XP_MSG">top_rvl.v(1152)</a><!@TM:1587878440> | Found counter in view:work.top(verilog) instance u_colorbar_gen.rstn_cnt[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1629:4:1629:10:@N:MO231:@XP_MSG">top_rvl.v(1629)</a><!@TM:1587878440> | Found counter in view:work.hdmi_i2c_core_uniq_1(verilog) instance cnt_1bit[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1547:4:1547:10:@N:MO231:@XP_MSG">top_rvl.v(1547)</a><!@TM:1587878440> | Found counter in view:work.hdmi_i2c_core_uniq_1(verilog) instance cnt_bit[3:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1651:4:1651:10:@N:MO231:@XP_MSG">top_rvl.v(1651)</a><!@TM:1587878440> | Found counter in view:work.hdmi_i2c_core_uniq_1(verilog) instance cnt_128u[13:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 146MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 149MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 152MB)

<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1332:4:1332:10:@W:FX528:@XP_MSG">top_rvl.v(1332)</a><!@TM:1587878440> | Found syn_preserve on register step_cnt[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1332:4:1332:10:@W:FX528:@XP_MSG">top_rvl.v(1332)</a><!@TM:1587878440> | Found syn_preserve on register step_cnt[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1332:4:1332:10:@W:FX528:@XP_MSG">top_rvl.v(1332)</a><!@TM:1587878440> | Found syn_preserve on register step_cnt[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1332:4:1332:10:@W:FX528:@XP_MSG">top_rvl.v(1332)</a><!@TM:1587878440> | Found syn_preserve on register step_cnt[0] which prevents the register from being packed into DSP</font>

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 154MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 154MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 154MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 154MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 166MB peak: 169MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -1.32ns		 751 /       583
   2		0h:00m:02s		    -1.32ns		 744 /       583
   3		0h:00m:02s		    -1.05ns		 744 /       583

   4		0h:00m:02s		    -1.30ns		 745 /       583
   5		0h:00m:02s		    -1.30ns		 745 /       583
   6		0h:00m:02s		    -1.44ns		 747 /       583
   7		0h:00m:02s		    -1.32ns		 746 /       583
   8		0h:00m:02s		    -1.10ns		 746 /       583
   9		0h:00m:02s		    -1.32ns		 746 /       583


  10		0h:00m:02s		    -1.32ns		 746 /       583

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 167MB peak: 169MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1587878440> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:63:11:63:15:@N:MO111:@XP_MSG">top_rvl.v(63)</a><!@TM:1587878440> | Tristate driver test_obuft.un1[0] (in view: work.top(verilog)) on net test (in view: work.top(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1152:4:1152:10:@W:MO161:@XP_MSG">top_rvl.v(1152)</a><!@TM:1587878440> | Register bit u_colorbar_gen.rstn_cnt[7] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1152:4:1152:10:@N:BN362:@XP_MSG">top_rvl.v(1152)</a><!@TM:1587878440> | Removing sequential instance u_colorbar_gen.rstn_cnt[0] (in view: work.top(verilog)) of type view:LUCENT.FD1S3AX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1152:4:1152:10:@N:BN362:@XP_MSG">top_rvl.v(1152)</a><!@TM:1587878440> | Removing sequential instance u_colorbar_gen.rstn_cnt[1] (in view: work.top(verilog)) of type view:LUCENT.FD1S3AX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1152:4:1152:10:@N:BN362:@XP_MSG">top_rvl.v(1152)</a><!@TM:1587878440> | Removing sequential instance u_colorbar_gen.rstn_cnt[2] (in view: work.top(verilog)) of type view:LUCENT.FD1S3AX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1152:4:1152:10:@N:BN362:@XP_MSG">top_rvl.v(1152)</a><!@TM:1587878440> | Removing sequential instance u_colorbar_gen.rstn_cnt[3] (in view: work.top(verilog)) of type view:LUCENT.FD1S3AX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1152:4:1152:10:@N:BN362:@XP_MSG">top_rvl.v(1152)</a><!@TM:1587878440> | Removing sequential instance u_colorbar_gen.rstn_cnt[4] (in view: work.top(verilog)) of type view:LUCENT.FD1S3AX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1152:4:1152:10:@N:BN362:@XP_MSG">top_rvl.v(1152)</a><!@TM:1587878440> | Removing sequential instance u_colorbar_gen.rstn_cnt[5] (in view: work.top(verilog)) of type view:LUCENT.FD1S3AX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1152:4:1152:10:@N:BN362:@XP_MSG">top_rvl.v(1152)</a><!@TM:1587878440> | Removing sequential instance u_colorbar_gen.rstn_cnt[6] (in view: work.top(verilog)) of type view:LUCENT.FD1S3AX(PRIM) because it does not drive other instances.

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 167MB peak: 169MB)


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 130MB peak: 169MB)

Writing Analyst data base /home/andy/Downloads/tmp/colorbar_gen/colorbar/synwork/colorbar_colorbar_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 168MB peak: 170MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1587878440> | Writing EDF file: /home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar.edi 
N-2018.03L-SP1-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1587878440> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 172MB peak: 175MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 169MB peak: 175MB)

Warning: Found 24 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.cmd_0</font> 
1) instance I_73.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net cmd_0 (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.cmd_0
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.cmd_0
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[0]</font> 
2) instance I_66.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_dev_0[0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[0]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_66.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_66.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_66.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[1]</font> 
3) instance I_67.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_dev_0[1] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[1]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_67.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_67.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_67.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev[2]</font> 
4) instance I_68.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_dev[2] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev[2]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_68.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_68.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_68.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[3]</font> 
5) instance I_69.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_dev_0[3] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[3]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_69.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_69.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_69.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[4]</font> 
6) instance I_70.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_dev_0[4] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[4]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_70.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_70.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_70.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[5]</font> 
7) instance I_71.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_dev_0[5] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[5]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_71.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_71.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_71.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev[6]</font> 
8) instance I_72.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_dev[6] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev[6]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_72.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_72.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_72.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[0]</font> 
9) instance I_82.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_reg_H[0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[0]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_82.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_82.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_82.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[1]</font> 
10) instance I_83.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_reg_H[1] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[1]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_83.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_83.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_83.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[2]</font> 
11) instance I_84.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_reg_H[2] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[2]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_84.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_84.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_84.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[3]</font> 
12) instance I_85.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_reg_H[3] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[3]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_85.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_85.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_85.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[4]</font> 
13) instance I_62.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_reg_H[4] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[4]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_62.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_62.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_62.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[5]</font> 
14) instance I_63.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_reg_H[5] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[5]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_63.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_63.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_63.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[6]</font> 
15) instance I_64.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_reg_H[6] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[6]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_64.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_64.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_64.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[7]</font> 
16) instance I_65.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_reg_H[7] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[7]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_65.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_65.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_65.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[0]</font> 
17) instance I_74.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net data_wr_H[0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[0]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_74.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_74.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_74.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[1]</font> 
18) instance I_75.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net data_wr_H[1] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[1]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_75.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_75.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_75.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[2]</font> 
19) instance I_76.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net data_wr_H[2] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[2]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_76.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_76.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_76.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[3]</font> 
20) instance I_77.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net data_wr_H[3] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[3]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_77.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_77.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_77.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[4]</font> 
21) instance I_78.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net data_wr_H[4] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[4]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_78.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_78.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_78.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[5]</font> 
22) instance I_79.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net data_wr_H[5] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[5]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_79.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_79.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_79.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[6]</font> 
23) instance I_80.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net data_wr_H[6] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[6]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_80.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_80.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_80.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1587878440> | Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[7]</font> 
24) instance I_81.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net data_wr_H[7] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[7]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_81.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_81.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_81.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[7]
End of loops
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:1113:12:1113:21:@W:MT246:@XP_MSG">top_rvl.v(1113)</a><!@TM:1587878440> | Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v:44:15:44:32:@W:MT246:@XP_MSG">top_rvl.v(44)</a><!@TM:1587878440> | Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v:1192:8:1192:21:@W:MT246:@XP_MSG">ertl.v(1192)</a><!@TM:1587878440> | Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v:1161:8:1161:22:@W:MT246:@XP_MSG">ertl.v(1161)</a><!@TM:1587878440> | Blackbox pmi_distributed_dpram_8s_3s_2s_reg_none_binary_ECP5UM_pmi_distributed_dpram_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v:2162:8:2162:14:@W:MT246:@XP_MSG">ertl.v(2162)</a><!@TM:1587878440> | Blackbox pmi_ram_dp_Z6 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1587878440> | Found inferred clock pll_sensor_clk_uniq_1|CLKOP_inferred_clock with period 10.00ns. Please declare a user-defined clock on net u_pll_sensor_clk.CLKOP.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1587878440> | Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net top_reveal_coretop_instance.jtck[0].</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1587878440> | Found inferred clock top|clk_in with period 10.00ns. Please declare a user-defined clock on port clk_in.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
<a name=10></a># Timing Report written on Sun Apr 26 13:20:40 2020</a>
#


Top view:               top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        20
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1587878440> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1587878440> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: -1.496

                                               Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                 Frequency     Frequency     Period        Period        Slack      Type         Group              
--------------------------------------------------------------------------------------------------------------------------------------------------
pll_sensor_clk_uniq_1|CLKOP_inferred_clock     100.0 MHz     87.0 MHz      10.000        11.496        -1.496     inferred     Inferred_clkgroup_0
reveal_coretop|jtck_inferred_clock[0]          100.0 MHz     179.9 MHz     10.000        5.559         4.441      inferred     Inferred_clkgroup_1
top|clk_in                                     100.0 MHz     147.1 MHz     10.000        6.796         3.204      inferred     Inferred_clkgroup_2
System                                         100.0 MHz     287.5 MHz     10.000        3.478         6.522      system       system_clkgroup    
==================================================================================================================================================





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                    Ending                                      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                      System                                      |  10.000      6.522   |  No paths    -      |  No paths    -      |  No paths    -    
System                                      pll_sensor_clk_uniq_1|CLKOP_inferred_clock  |  10.000      8.813   |  No paths    -      |  No paths    -      |  No paths    -    
System                                      reveal_coretop|jtck_inferred_clock[0]       |  No paths    -       |  No paths    -      |  10.000      5.445  |  No paths    -    
pll_sensor_clk_uniq_1|CLKOP_inferred_clock  System                                      |  10.000      6.316   |  No paths    -      |  No paths    -      |  No paths    -    
pll_sensor_clk_uniq_1|CLKOP_inferred_clock  pll_sensor_clk_uniq_1|CLKOP_inferred_clock  |  10.000      -1.496  |  No paths    -      |  No paths    -      |  No paths    -    
pll_sensor_clk_uniq_1|CLKOP_inferred_clock  reveal_coretop|jtck_inferred_clock[0]       |  No paths    -       |  No paths    -      |  Diff grp    -      |  No paths    -    
reveal_coretop|jtck_inferred_clock[0]       System                                      |  No paths    -       |  No paths    -      |  No paths    -      |  10.000      5.518
reveal_coretop|jtck_inferred_clock[0]       pll_sensor_clk_uniq_1|CLKOP_inferred_clock  |  No paths    -       |  No paths    -      |  No paths    -      |  Diff grp    -    
reveal_coretop|jtck_inferred_clock[0]       reveal_coretop|jtck_inferred_clock[0]       |  No paths    -       |  10.000      4.441  |  No paths    -      |  No paths    -    
top|clk_in                                  top|clk_in                                  |  10.000      3.204   |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: pll_sensor_clk_uniq_1|CLKOP_inferred_clock</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

                                  Starting                                                                              Arrival           
Instance                          Reference                                      Type        Pin     Net                Time        Slack 
                                  Clock                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]     pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     Q       color_cntr[10]     0.838       -1.496
u_colorbar_gen.color_cntr[11]     pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     Q       color_cntr[11]     0.838       -1.437
u_colorbar_gen.color_cntr[9]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     Q       color_cntr[9]      0.838       0.084 
u_colorbar_gen.color_cntr[8]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     Q       color_cntr[8]      0.838       1.663 
u_colorbar_gen.color_cntr[7]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     Q       color_cntr[7]      0.838       3.243 
u_colorbar_gen.linecnt[10]        pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     Q       linecnt[10]        0.888       4.729 
u_colorbar_gen.linecnt[5]         pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     Q       linecnt[5]         0.863       4.755 
u_colorbar_gen.linecnt[3]         pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     Q       linecnt[3]         0.883       4.800 
u_colorbar_gen.linecnt[4]         pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     Q       linecnt[4]         0.883       4.800 
u_colorbar_gen.color_cntr[6]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     Q       color_cntr[6]      0.838       4.822 
==========================================================================================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

                               Starting                                                                                  Required           
Instance                       Reference                                      Type        Pin     Net                    Time         Slack 
                               Clock                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.pix_rgb[12]     pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     D       pix_rgb11              9.789        -1.496
u_colorbar_gen.pix_rgb[24]     pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     D       pix_rgb10              9.789        -1.496
u_colorbar_gen.pix_rgb[0]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     D       un1_color_cntr_1_i     9.789        -1.372
u_colorbar_gen.linecnt[10]     pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     D       un65_linecnt[10]       9.789        4.729 
u_colorbar_gen.linecnt[5]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     D       un65_linecnt[5]        9.789        4.848 
u_colorbar_gen.linecnt[6]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     D       un65_linecnt[6]        9.789        4.848 
u_colorbar_gen.linecnt[2]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     D       un65_linecnt[2]        9.789        4.965 
u_colorbar_gen.linecnt[9]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     D       un2_linecnt[9]         9.789        5.072 
u_colorbar_gen.linecnt[7]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     D       un2_linecnt[7]         9.789        5.131 
u_colorbar_gen.linecnt[8]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     D       un2_linecnt[8]         9.789        5.131 
============================================================================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar.srr:srsf/home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar.srs:fp:75889:84997:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A1       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A1       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A1       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A1       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 6: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A1       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 7: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[12] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb11_mb                                                ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb11_mb                                                ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb11                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[12]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 8: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A1       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A1       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 9: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A1       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A1       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 10: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A1       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A1       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 11: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A1       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A1       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 12: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[12] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A1       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb11_mb                                                ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb11_mb                                                ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb11                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[12]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 13: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A1       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A1       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 14: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A1       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A1       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 15: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A1       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A1       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 16: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[12] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A1       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb11_mb                                                ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb11_mb                                                ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb11                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[12]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 17: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A1       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A1       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 18: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A1       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A1       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 19: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[12] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A1       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb11_mb                                                ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb11_mb                                                ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb11                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[12]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 20: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A1       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A1       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================




====================================
<a name=clockReport18></a>Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]</a>
====================================



<a name=startingSlack19></a>Starting Points with Worst Slack</a>
********************************

                                                                        Starting                                                                        Arrival          
Instance                                                                Reference                                 Type        Pin     Net               Time        Slack
                                                                        Clock                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[0]           1.002       4.441
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[18]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[2]           0.995       4.448
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[17]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[1]           0.991       4.452
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jshift_d1         reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       jshift_d1         0.986       4.460
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[25]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[9]           0.981       4.462
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[19]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[3]           0.951       4.492
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[24]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[8]           0.938       4.505
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[26]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[10]          0.888       4.554
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[27]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[11]          0.888       4.554
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[34]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg[34]     0.883       4.764
=========================================================================================================================================================================


<a name=endingSlack20></a>Ending Points with Worst Slack</a>
******************************

                                                                              Starting                                                                                Required          
Instance                                                                      Reference                                 Type        Pin     Net                       Time         Slack
                                                                              Clock                                                                                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc             reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       parity_calc_5             9.789        4.441
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[0]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_503_i                   9.789        4.731
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.tt_wr_addr_cntr[0]     reveal_coretop|jtck_inferred_clock[0]     FD1S3DX     D       tt_wr_addr_cntr_8[0]      9.789        4.764
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.tt_wr_addr_cntr[1]     reveal_coretop|jtck_inferred_clock[0]     FD1S3DX     D       tt_wr_addr_cntr_8[1]      9.789        4.764
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.tt_wr_addr_cntr[2]     reveal_coretop|jtck_inferred_clock[0]     FD1S3DX     D       tt_wr_addr_cntr_8[2]      9.789        4.764
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0]               reveal_coretop|jtck_inferred_clock[0]     FD1P3BX     D       tm_crc_7[0]               9.789        4.964
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_2.tt_wr_addr_cntr[0]     reveal_coretop|jtck_inferred_clock[0]     FD1S3DX     D       tt_wr_addr_cntr_17[0]     9.789        5.287
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_2.tt_wr_addr_cntr[1]     reveal_coretop|jtck_inferred_clock[0]     FD1S3DX     D       tt_wr_addr_cntr_17[1]     9.789        5.287
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_2.tt_wr_addr_cntr[2]     reveal_coretop|jtck_inferred_clock[0]     FD1S3DX     D       tt_wr_addr_cntr_17[2]     9.789        5.287
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[9]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tm_rd_addr_cntr_s[9]      9.789        5.290
========================================================================================================================================================================================



<a name=worstPaths21></a>Worst Path Information</a>
<a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar.srr:srsf/home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar.srs:fp:291546:295515:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.348
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.441

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16]                 FD1P3DX      Q        Out     1.002     1.002       -         
addr[0]                                                                             Net          -        -       -         -           60        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     A        In      0.000     1.002       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.524       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.524       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.235       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.235       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.803       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.803       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.326       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.326       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.849       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.849       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.482       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     C        In      0.000     4.482       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     Z        Out     0.523     5.005       -         
parity_calc_2_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     C        In      0.000     5.005       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.348       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.348       -         
==================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.348
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.441

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16]                 FD1P3DX      Q        Out     1.002     1.002       -         
addr[0]                                                                             Net          -        -       -         -           60        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     A        In      0.000     1.002       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.524       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.524       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.235       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.235       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.803       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.803       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.326       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.326       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.849       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.849       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.482       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     C        In      0.000     4.482       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     Z        Out     0.523     5.005       -         
parity_calc_4_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     D        In      0.000     5.005       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.348       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.348       -         
==================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.341
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.448

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[18] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[18]                 FD1P3DX      Q        Out     0.995     0.995       -         
addr[2]                                                                             Net          -        -       -         -           53        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     C        In      0.000     0.995       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.518       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.518       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.228       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.228       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.796       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.796       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.319       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.319       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.842       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.842       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.475       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     C        In      0.000     4.475       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     Z        Out     0.523     4.998       -         
parity_calc_2_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     C        In      0.000     4.998       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.341       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.341       -         
==================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.341
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.448

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[18] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[18]                 FD1P3DX      Q        Out     0.995     0.995       -         
addr[2]                                                                             Net          -        -       -         -           53        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     C        In      0.000     0.995       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.518       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.518       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.228       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.228       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.796       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.796       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.319       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.319       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.842       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.842       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.475       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     C        In      0.000     4.475       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     Z        Out     0.523     4.998       -         
parity_calc_4_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     D        In      0.000     4.998       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.341       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.341       -         
==================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.337
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.452

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[17] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[17]                 FD1P3DX      Q        Out     0.991     0.991       -         
addr[1]                                                                             Net          -        -       -         -           49        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     B        In      0.000     0.991       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.514       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.514       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.224       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.224       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.792       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.792       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.315       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.315       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.838       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.838       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.471       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     C        In      0.000     4.471       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     Z        Out     0.523     4.994       -         
parity_calc_2_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     C        In      0.000     4.994       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.337       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.337       -         
==================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.337
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.452

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[17] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[17]                 FD1P3DX      Q        Out     0.991     0.991       -         
addr[1]                                                                             Net          -        -       -         -           49        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     B        In      0.000     0.991       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.514       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.514       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.224       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.224       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.792       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.792       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.315       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.315       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.838       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.838       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.471       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     C        In      0.000     4.471       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     Z        Out     0.523     4.994       -         
parity_calc_4_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     D        In      0.000     4.994       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.337       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.337       -         
==================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.330
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.459

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jshift_d1 / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jshift_d1                FD1P3DX      Q        Out     0.986     0.986       -         
jshift_d1                                                                      Net          -        -       -         -           44        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4     A        In      0.000     0.986       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4     Z        Out     0.708     1.694       -         
capture_dr                                                                     Net          -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                 ORCALUT4     B        In      0.000     1.694       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                 ORCALUT4     Z        Out     0.568     2.261       -         
un6_jtdo                                                                       Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                ORCALUT4     A        In      0.000     2.261       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                ORCALUT4     Z        Out     0.523     2.784       -         
un21_jtdo                                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3               ORCALUT4     D        In      0.000     2.784       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3               ORCALUT4     Z        Out     0.523     3.308       -         
un1_jtdo_3                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                ORCALUT4     C        In      0.000     3.308       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                ORCALUT4     Z        Out     0.523     3.830       -         
jtdo_iv_3                                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4     A        In      0.000     3.830       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4     Z        Out     0.633     4.463       -         
jtdo                                                                           Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4     C        In      0.000     4.463       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4     Z        Out     0.523     4.987       -         
parity_calc_2_m                                                                Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4     C        In      0.000     4.987       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4     Z        Out     0.343     5.330       -         
parity_calc_5                                                                  Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX      D        In      0.000     5.330       -         
=============================================================================================================================================


Path information for path number 8: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.330
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.459

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jshift_d1 / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                Pin      Pin               Arrival     No. of    
Name                                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jshift_d1                  FD1P3DX      Q        Out     0.986     0.986       -         
jshift_d1                                                                        Net          -        -       -         -           44        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4     A        In      0.000     0.986       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4     Z        Out     0.708     1.694       -         
capture_dr                                                                       Net          -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                   ORCALUT4     B        In      0.000     1.694       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                   ORCALUT4     Z        Out     0.568     2.261       -         
un6_jtdo                                                                         Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                  ORCALUT4     A        In      0.000     2.261       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                  ORCALUT4     Z        Out     0.523     2.784       -         
un21_jtdo                                                                        Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3                 ORCALUT4     D        In      0.000     2.784       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3                 ORCALUT4     Z        Out     0.523     3.308       -         
un1_jtdo_3                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                  ORCALUT4     C        In      0.000     3.308       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                  ORCALUT4     Z        Out     0.523     3.830       -         
jtdo_iv_3                                                                        Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4     A        In      0.000     3.830       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4     Z        Out     0.633     4.463       -         
jtdo                                                                             Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4     C        In      0.000     4.463       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4     Z        Out     0.523     4.987       -         
parity_calc_4_m                                                                  Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4     D        In      0.000     4.987       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4     Z        Out     0.343     5.330       -         
parity_calc_5                                                                    Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX      D        In      0.000     5.330       -         
===============================================================================================================================================


Path information for path number 9: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.462

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[25] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[25]                 FD1P3DX      Q        Out     0.981     0.981       -         
addr[9]                                                                             Net          -        -       -         -           39        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     D        In      0.000     0.981       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.504       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.504       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.214       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.214       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.782       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.782       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.305       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.305       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.828       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.828       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.461       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     C        In      0.000     4.461       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     Z        Out     0.523     4.984       -         
parity_calc_2_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     C        In      0.000     4.984       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.327       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.327       -         
==================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.462

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[25] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[25]                 FD1P3DX      Q        Out     0.981     0.981       -         
addr[9]                                                                             Net          -        -       -         -           39        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     D        In      0.000     0.981       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.504       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.504       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.214       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.214       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.782       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.782       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.305       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.305       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.828       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.828       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.461       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     C        In      0.000     4.461       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     Z        Out     0.523     4.984       -         
parity_calc_4_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     D        In      0.000     4.984       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.327       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.327       -         
==================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.303
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.486

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16]                 FD1P3DX      Q        Out     1.002     1.002       -         
addr[0]                                                                             Net          -        -       -         -           60        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     A        In      0.000     1.002       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.524       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.524       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.235       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     C        In      0.000     2.235       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     Z        Out     0.523     2.758       -         
un15_jtdo_first_bit                                                                 Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     D        In      0.000     2.758       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     Z        Out     0.523     3.281       -         
rd_dout_tm_m[0]                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     A        In      0.000     3.281       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     Z        Out     0.523     3.804       -         
jtdo_iv_3                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     A        In      0.000     3.804       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.437       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     C        In      0.000     4.437       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     Z        Out     0.523     4.960       -         
parity_calc_2_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     C        In      0.000     4.960       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.303       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.303       -         
==================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.303
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.486

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16]                 FD1P3DX      Q        Out     1.002     1.002       -         
addr[0]                                                                             Net          -        -       -         -           60        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     A        In      0.000     1.002       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.524       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.524       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.235       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     C        In      0.000     2.235       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     Z        Out     0.523     2.758       -         
un15_jtdo_first_bit                                                                 Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     D        In      0.000     2.758       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     Z        Out     0.523     3.281       -         
rd_dout_tm_m[0]                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     A        In      0.000     3.281       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     Z        Out     0.523     3.804       -         
jtdo_iv_3                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     A        In      0.000     3.804       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.437       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     C        In      0.000     4.437       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     Z        Out     0.523     4.960       -         
parity_calc_4_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     D        In      0.000     4.960       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.303       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.303       -         
==================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.297
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.492

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[19] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[19]                 FD1P3DX      Q        Out     0.951     0.951       -         
addr[3]                                                                             Net          -        -       -         -           22        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_4     ORCALUT4     A        In      0.000     0.951       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_4     ORCALUT4     Z        Out     0.523     1.474       -         
un5_jtdo_first_bit_0_a2_4                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     B        In      0.000     1.474       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.184       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.184       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.752       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.752       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.275       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.275       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.798       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.798       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.431       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     C        In      0.000     4.431       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     Z        Out     0.523     4.954       -         
parity_calc_2_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     C        In      0.000     4.954       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.297       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.297       -         
==================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.297
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.492

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[19] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[19]                 FD1P3DX      Q        Out     0.951     0.951       -         
addr[3]                                                                             Net          -        -       -         -           22        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_4     ORCALUT4     A        In      0.000     0.951       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_4     ORCALUT4     Z        Out     0.523     1.474       -         
un5_jtdo_first_bit_0_a2_4                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     B        In      0.000     1.474       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.184       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.184       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.752       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.752       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.275       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.275       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.798       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.798       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.431       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     C        In      0.000     4.431       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     Z        Out     0.523     4.954       -         
parity_calc_4_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     D        In      0.000     4.954       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.297       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.297       -         
==================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.493

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[18] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[18]                 FD1P3DX      Q        Out     0.995     0.995       -         
addr[2]                                                                             Net          -        -       -         -           53        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     C        In      0.000     0.995       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.518       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.518       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.228       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     C        In      0.000     2.228       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     Z        Out     0.523     2.751       -         
un15_jtdo_first_bit                                                                 Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     D        In      0.000     2.751       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     Z        Out     0.523     3.274       -         
rd_dout_tm_m[0]                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     A        In      0.000     3.274       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     Z        Out     0.523     3.797       -         
jtdo_iv_3                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     A        In      0.000     3.797       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.430       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     C        In      0.000     4.430       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     Z        Out     0.523     4.953       -         
parity_calc_2_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     C        In      0.000     4.953       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.296       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.296       -         
==================================================================================================================================================


Path information for path number 16: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.493

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[18] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[18]                 FD1P3DX      Q        Out     0.995     0.995       -         
addr[2]                                                                             Net          -        -       -         -           53        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     C        In      0.000     0.995       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.518       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.518       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.228       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     C        In      0.000     2.228       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     Z        Out     0.523     2.751       -         
un15_jtdo_first_bit                                                                 Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     D        In      0.000     2.751       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     Z        Out     0.523     3.274       -         
rd_dout_tm_m[0]                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     A        In      0.000     3.274       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     Z        Out     0.523     3.797       -         
jtdo_iv_3                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     A        In      0.000     3.797       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.430       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     C        In      0.000     4.430       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     Z        Out     0.523     4.953       -         
parity_calc_4_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     D        In      0.000     4.953       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.296       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.296       -         
==================================================================================================================================================


Path information for path number 17: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.292
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.497

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[17] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[17]                 FD1P3DX      Q        Out     0.991     0.991       -         
addr[1]                                                                             Net          -        -       -         -           49        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     B        In      0.000     0.991       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.514       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.514       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.224       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     C        In      0.000     2.224       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     Z        Out     0.523     2.747       -         
un15_jtdo_first_bit                                                                 Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     D        In      0.000     2.747       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     Z        Out     0.523     3.270       -         
rd_dout_tm_m[0]                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     A        In      0.000     3.270       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     Z        Out     0.523     3.793       -         
jtdo_iv_3                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     A        In      0.000     3.793       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.426       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     C        In      0.000     4.426       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     Z        Out     0.523     4.949       -         
parity_calc_2_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     C        In      0.000     4.949       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.292       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.292       -         
==================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.292
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.497

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[17] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[17]                 FD1P3DX      Q        Out     0.991     0.991       -         
addr[1]                                                                             Net          -        -       -         -           49        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     B        In      0.000     0.991       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.514       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.514       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.224       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     C        In      0.000     2.224       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     Z        Out     0.523     2.747       -         
un15_jtdo_first_bit                                                                 Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     D        In      0.000     2.747       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     Z        Out     0.523     3.270       -         
rd_dout_tm_m[0]                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     A        In      0.000     3.270       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     Z        Out     0.523     3.793       -         
jtdo_iv_3                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     A        In      0.000     3.793       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.426       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     C        In      0.000     4.426       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     Z        Out     0.523     4.949       -         
parity_calc_4_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     D        In      0.000     4.949       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.292       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.292       -         
==================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.504

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[24] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[24]                 FD1P3DX      Q        Out     0.938     0.938       -         
addr[8]                                                                             Net          -        -       -         -           16        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_4     ORCALUT4     B        In      0.000     0.938       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_4     ORCALUT4     Z        Out     0.523     1.461       -         
un5_jtdo_first_bit_0_a2_4                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     B        In      0.000     1.461       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.171       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.171       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.740       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.740       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.263       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.263       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.785       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.785       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.418       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     C        In      0.000     4.418       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     Z        Out     0.523     4.941       -         
parity_calc_2_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     C        In      0.000     4.941       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.285       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.285       -         
==================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.504

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jshift_d1 / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jshift_d1                FD1P3DX      Q        Out     0.986     0.986       -         
jshift_d1                                                                      Net          -        -       -         -           44        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4     A        In      0.000     0.986       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4     Z        Out     0.708     1.694       -         
capture_dr                                                                     Net          -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO            ORCALUT4     B        In      0.000     1.694       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO            ORCALUT4     Z        Out     0.523     2.216       -         
shift_reg_tr_dout_m[0]                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                ORCALUT4     B        In      0.000     2.216       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                ORCALUT4     Z        Out     0.523     2.740       -         
jtdo_iv_0                                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                ORCALUT4     B        In      0.000     2.740       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                ORCALUT4     Z        Out     0.523     3.263       -         
jtdo_iv_1                                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                ORCALUT4     A        In      0.000     3.263       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                ORCALUT4     Z        Out     0.523     3.785       -         
jtdo_iv_4                                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4     B        In      0.000     3.785       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4     Z        Out     0.633     4.418       -         
jtdo                                                                           Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4     C        In      0.000     4.418       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4     Z        Out     0.523     4.941       -         
parity_calc_2_m                                                                Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4     C        In      0.000     4.941       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4     Z        Out     0.343     5.285       -         
parity_calc_5                                                                  Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX      D        In      0.000     5.285       -         
=============================================================================================================================================




====================================
<a name=clockReport22></a>Detailed Report for Clock: top|clk_in</a>
====================================



<a name=startingSlack23></a>Starting Points with Worst Slack</a>
********************************

                                                      Starting                                            Arrival          
Instance                                              Reference      Type        Pin     Net              Time        Slack
                                                      Clock                                                                
---------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[8]      top|clk_in     FD1S3AX     Q       step_cnt[8]      0.798       3.204
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[9]      top|clk_in     FD1S3AX     Q       step_cnt[9]      0.798       3.204
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[10]     top|clk_in     FD1S3AX     Q       step_cnt[10]     0.798       3.204
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[11]     top|clk_in     FD1S3AX     Q       step_cnt[11]     0.798       3.204
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[0]      top|clk_in     FD1S3AX     Q       un3lto0          0.948       3.667
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[1]      top|clk_in     FD1P3AX     Q       step_cnt[1]      0.946       3.669
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[2]      top|clk_in     FD1P3AX     Q       step_cnt[2]      0.941       3.674
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[3]      top|clk_in     FD1P3AX     Q       step_cnt[3]      0.941       3.674
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[5]      top|clk_in     FD1S3AX     Q       step_cnt[5]      0.838       3.732
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[6]      top|clk_in     FD1S3AX     Q       step_cnt[6]      0.838       3.732
===========================================================================================================================


<a name=endingSlack24></a>Ending Points with Worst Slack</a>
******************************

                                                     Starting                                                Required          
Instance                                             Reference      Type        Pin     Net                  Time         Slack
                                                     Clock                                                                     
-------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]       top|clk_in     FD1S3AX     D       N_127_i              9.789        3.204
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[0]       top|clk_in     FD1S3AX     D       i2c_cs_ns_i_i[0]     9.789        4.817
hdmi_i2c_top_inst.hdmi_i2c_core_inst.data_buf[1]     top|clk_in     FD1P3AX     D       data_buf_12[1]       9.789        4.862
hdmi_i2c_top_inst.hdmi_i2c_core_inst.data_buf[2]     top|clk_in     FD1P3AX     D       data_buf_12[2]       9.789        4.862
hdmi_i2c_top_inst.hdmi_i2c_core_inst.data_buf[4]     top|clk_in     FD1P3AX     D       data_buf_12[4]       9.789        4.862
hdmi_i2c_top_inst.hdmi_i2c_core_inst.data_buf[5]     top|clk_in     FD1P3AX     D       data_buf_12[5]       9.789        4.862
hdmi_i2c_top_inst.hdmi_i2c_core_inst.data_buf[6]     top|clk_in     FD1P3AX     D       data_buf_12[6]       9.789        4.862
hdmi_i2c_top_inst.hdmi_i2c_core_inst.cnt_1bit[7]     top|clk_in     FD1S3AX     D       cnt_1bit_s[7]        9.789        4.971
hdmi_i2c_top_inst.hdmi_i2c_core_inst.cnt_1bit[5]     top|clk_in     FD1S3AX     D       cnt_1bit_s[5]        9.789        5.030
hdmi_i2c_top_inst.hdmi_i2c_core_inst.cnt_1bit[6]     top|clk_in     FD1S3AX     D       cnt_1bit_s[6]        9.789        5.030
===============================================================================================================================



<a name=worstPaths25></a>Worst Path Information</a>
<a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar.srr:srsf/home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar.srs:fp:404248:409036:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.585
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.204

    Number of logic level(s):                11
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[8] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[8]                      FD1S3AX      Q        Out     0.798     0.798       -         
step_cnt[8]                                                           Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     A        In      0.000     0.798       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     Z        Out     0.568     1.366       -         
step_cnt_0_sqmuxa_i_o2_1_3                                            Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     D        In      0.000     1.366       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.934       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.934       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.659       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.659       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     3.183       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     3.183       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.583       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.583       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     4.106       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     4.106       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.628       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.628       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     5.197       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     5.197       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.720       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.720       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     6.242       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     6.242       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.585       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.585       -         
====================================================================================================================================


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.585
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.204

    Number of logic level(s):                11
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[9] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[9]                      FD1S3AX      Q        Out     0.798     0.798       -         
step_cnt[9]                                                           Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     B        In      0.000     0.798       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     Z        Out     0.568     1.366       -         
step_cnt_0_sqmuxa_i_o2_1_3                                            Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     D        In      0.000     1.366       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.934       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.934       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.659       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.659       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     3.183       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     3.183       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.583       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.583       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     4.106       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     4.106       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.628       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.628       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     5.197       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     5.197       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.720       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.720       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     6.242       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     6.242       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.585       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.585       -         
====================================================================================================================================


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.585
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.204

    Number of logic level(s):                11
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[10] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[10]                     FD1S3AX      Q        Out     0.798     0.798       -         
step_cnt[10]                                                          Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     C        In      0.000     0.798       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     Z        Out     0.568     1.366       -         
step_cnt_0_sqmuxa_i_o2_1_3                                            Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     D        In      0.000     1.366       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.934       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.934       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.659       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.659       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     3.183       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     3.183       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.583       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.583       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     4.106       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     4.106       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.628       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.628       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     5.197       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     5.197       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.720       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.720       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     6.242       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     6.242       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.585       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.585       -         
====================================================================================================================================


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.585
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.204

    Number of logic level(s):                11
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[11] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[11]                     FD1S3AX      Q        Out     0.798     0.798       -         
step_cnt[11]                                                          Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     D        In      0.000     0.798       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     Z        Out     0.568     1.366       -         
step_cnt_0_sqmuxa_i_o2_1_3                                            Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     D        In      0.000     1.366       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.934       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.934       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.659       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.659       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     3.183       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     3.183       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.583       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.583       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     4.106       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     4.106       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.628       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.628       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     5.197       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     5.197       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.720       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.720       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     6.242       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     6.242       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.585       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.585       -         
====================================================================================================================================


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.667

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[0] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[0]                      FD1S3AX      Q        Out     0.948     0.948       -         
un3lto0                                                               Net          -        -       -         -           21        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_a2_0_1         ORCALUT4     D        In      0.000     0.948       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_a2_0_1         ORCALUT4     Z        Out     0.523     1.471       -         
un1_step_cnt_13_0_a2_0_0                                              Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     D        In      0.000     1.471       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.196       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.196       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.720       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.720       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.119       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.119       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.643       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.643       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.165       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.165       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.734       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.734       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.256       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.256       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.779       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.779       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.122       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.122       -         
====================================================================================================================================


Path information for path number 6: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.667

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[0] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[0]                      FD1S3AX      Q        Out     0.948     0.948       -         
un3lto0                                                               Net          -        -       -         -           21        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_o2             ORCALUT4     D        In      0.000     0.948       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_o2             ORCALUT4     Z        Out     0.523     1.471       -         
N_37                                                                  Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     A        In      0.000     1.471       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.196       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.196       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.720       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.720       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.119       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.119       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.643       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.643       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.165       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.165       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.734       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.734       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.256       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.256       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.779       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.779       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.122       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.122       -         
====================================================================================================================================


Path information for path number 7: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.120
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.669

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[1] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[1]                      FD1P3AX      Q        Out     0.946     0.946       -         
step_cnt[1]                                                           Net          -        -       -         -           20        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_a2_0_1         ORCALUT4     A        In      0.000     0.946       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_a2_0_1         ORCALUT4     Z        Out     0.523     1.468       -         
un1_step_cnt_13_0_a2_0_0                                              Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     D        In      0.000     1.468       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.194       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.194       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.717       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.717       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.117       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.117       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.640       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.640       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.163       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.163       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.731       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.731       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.254       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.254       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.777       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.777       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.120       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.120       -         
====================================================================================================================================


Path information for path number 8: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.120
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.669

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[1] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[1]                      FD1P3AX      Q        Out     0.946     0.946       -         
step_cnt[1]                                                           Net          -        -       -         -           20        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_o2             ORCALUT4     A        In      0.000     0.946       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_o2             ORCALUT4     Z        Out     0.523     1.468       -         
N_37                                                                  Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     A        In      0.000     1.468       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.194       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.194       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.717       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.717       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.117       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.117       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.640       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.640       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.163       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.163       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.731       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.731       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.254       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.254       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.777       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.777       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.120       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.120       -         
====================================================================================================================================


Path information for path number 9: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.115
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.674

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[2] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[2]                      FD1P3AX      Q        Out     0.941     0.941       -         
step_cnt[2]                                                           Net          -        -       -         -           18        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_a2_0_1         ORCALUT4     B        In      0.000     0.941       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_a2_0_1         ORCALUT4     Z        Out     0.523     1.464       -         
un1_step_cnt_13_0_a2_0_0                                              Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     D        In      0.000     1.464       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.189       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.189       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.712       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.712       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.112       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.112       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.635       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.635       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.158       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.158       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.726       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.726       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.249       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.249       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.772       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.772       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.115       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.115       -         
====================================================================================================================================


Path information for path number 10: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.115
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.674

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[3] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[3]                      FD1P3AX      Q        Out     0.941     0.941       -         
step_cnt[3]                                                           Net          -        -       -         -           18        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_a2_0_1         ORCALUT4     C        In      0.000     0.941       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_a2_0_1         ORCALUT4     Z        Out     0.523     1.464       -         
un1_step_cnt_13_0_a2_0_0                                              Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     D        In      0.000     1.464       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.189       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.189       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.712       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.712       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.112       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.112       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.635       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.635       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.158       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.158       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.726       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.726       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.249       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.249       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.772       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.772       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.115       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.115       -         
====================================================================================================================================


Path information for path number 11: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.115
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.674

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[2] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[2]                      FD1P3AX      Q        Out     0.941     0.941       -         
step_cnt[2]                                                           Net          -        -       -         -           18        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_o2             ORCALUT4     B        In      0.000     0.941       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_o2             ORCALUT4     Z        Out     0.523     1.464       -         
N_37                                                                  Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     A        In      0.000     1.464       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.189       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.189       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.712       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.712       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.112       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.112       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.635       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.635       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.158       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.158       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.726       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.726       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.249       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.249       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.772       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.772       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.115       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.115       -         
====================================================================================================================================


Path information for path number 12: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.115
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.674

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[3] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[3]                      FD1P3AX      Q        Out     0.941     0.941       -         
step_cnt[3]                                                           Net          -        -       -         -           18        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_o2             ORCALUT4     C        In      0.000     0.941       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_o2             ORCALUT4     Z        Out     0.523     1.464       -         
N_37                                                                  Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     A        In      0.000     1.464       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.189       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.189       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.712       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.712       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.112       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.112       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.635       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.635       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.158       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.158       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.726       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.726       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.249       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.249       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.772       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.772       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.115       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.115       -         
====================================================================================================================================


Path information for path number 13: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.058
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.731

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[5] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[5]                      FD1S3AX      Q        Out     0.838     0.838       -         
step_cnt[5]                                                           Net          -        -       -         -           3         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     A        In      0.000     0.838       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.406       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.406       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.131       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.131       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.655       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.655       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.054       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.054       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.578       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.578       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.101       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.101       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.668       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.668       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.191       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.191       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.715       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.715       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.058       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.058       -         
====================================================================================================================================


Path information for path number 14: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.058
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.731

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[6] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[6]                      FD1S3AX      Q        Out     0.838     0.838       -         
step_cnt[6]                                                           Net          -        -       -         -           3         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     B        In      0.000     0.838       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.406       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.406       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.131       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.131       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.655       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.655       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.054       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.054       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.578       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.578       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.101       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.101       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.668       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.668       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.191       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.191       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.715       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.715       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.058       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.058       -         
====================================================================================================================================


Path information for path number 15: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.058
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.731

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[7] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[7]                      FD1S3AX      Q        Out     0.838     0.838       -         
step_cnt[7]                                                           Net          -        -       -         -           3         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     C        In      0.000     0.838       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.406       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.406       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.131       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.131       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.655       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.655       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.054       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.054       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.578       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.578       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.101       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.101       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.668       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.668       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.191       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.191       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.715       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.715       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.058       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.058       -         
====================================================================================================================================


Path information for path number 16: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.540
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.249

    Number of logic level(s):                9
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[8] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[8]                      FD1S3AX      Q        Out     0.798     0.798       -         
step_cnt[8]                                                           Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     A        In      0.000     0.798       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     Z        Out     0.568     1.366       -         
step_cnt_0_sqmuxa_i_o2_1_3                                            Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     D        In      0.000     1.366       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.934       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.934       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.659       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.659       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     3.183       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     3.183       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.583       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.583       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     4.106       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     4.106       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.628       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.628       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     5.197       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     D        In      0.000     5.197       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     5.540       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     5.540       -         
====================================================================================================================================


Path information for path number 17: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.540
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.249

    Number of logic level(s):                9
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[9] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[9]                      FD1S3AX      Q        Out     0.798     0.798       -         
step_cnt[9]                                                           Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     B        In      0.000     0.798       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     Z        Out     0.568     1.366       -         
step_cnt_0_sqmuxa_i_o2_1_3                                            Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     D        In      0.000     1.366       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.934       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.934       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.659       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.659       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     3.183       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     3.183       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.583       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.583       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     4.106       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     4.106       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.628       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.628       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     5.197       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     D        In      0.000     5.197       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     5.540       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     5.540       -         
====================================================================================================================================


Path information for path number 18: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.540
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.249

    Number of logic level(s):                9
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[10] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[10]                     FD1S3AX      Q        Out     0.798     0.798       -         
step_cnt[10]                                                          Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     C        In      0.000     0.798       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     Z        Out     0.568     1.366       -         
step_cnt_0_sqmuxa_i_o2_1_3                                            Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     D        In      0.000     1.366       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.934       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.934       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.659       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.659       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     3.183       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     3.183       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.583       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.583       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     4.106       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     4.106       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.628       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.628       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     5.197       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     D        In      0.000     5.197       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     5.540       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     5.540       -         
====================================================================================================================================


Path information for path number 19: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.540
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.249

    Number of logic level(s):                9
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[11] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[11]                     FD1S3AX      Q        Out     0.798     0.798       -         
step_cnt[11]                                                          Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     D        In      0.000     0.798       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     Z        Out     0.568     1.366       -         
step_cnt_0_sqmuxa_i_o2_1_3                                            Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     D        In      0.000     1.366       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.934       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.934       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.659       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.659       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     3.183       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     3.183       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.583       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.583       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     4.106       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     4.106       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.628       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.628       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     5.197       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     D        In      0.000     5.197       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     5.540       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     5.540       -         
====================================================================================================================================


Path information for path number 20: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.514
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.274

    Number of logic level(s):                9
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[4] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[4]                      FD1P3AX      Q        Out     0.863     0.863       -         
step_cnt[4]                                                           Net          -        -       -         -           4         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     C        In      0.000     0.863       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     1.589       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     1.589       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.111       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.111       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     2.511       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     2.511       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.034       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.034       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     3.558       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     3.558       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.125       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.125       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     4.649       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     4.649       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.171       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.171       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     5.514       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     5.514       -         
====================================================================================================================================




====================================
<a name=clockReport26></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack27></a>Starting Points with Worst Slack</a>
********************************

                                                                                   Starting                                                                                                                        Arrival          
Instance                                                                           Reference     Type                                                                               Pin           Net              Time        Slack
                                                                                   Clock                                                                                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                      System        jtagconn16                                                                         jce2          jce2[0]          0.000       5.445
top_reveal_coretop_instance.jtagconn16_inst_0                                      System        jtagconn16                                                                         jshift        jshift[0]        0.000       5.445
top_reveal_coretop_instance.jtagconn16_inst_0                                      System        jtagconn16                                                                         ip_enable     ip_enable[0]     0.000       6.053
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_1.genblk1\.te_tt_dist_ram     System        pmi_distributed_dpram_8s_3s_2s_reg_none_binary_ECP5UM_pmi_distributed_dpram_Z4     Q[0]          tt_out[0]        0.000       8.813
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_2.genblk1\.te_tt_dist_ram     System        pmi_distributed_dpram_8s_3s_2s_reg_none_binary_ECP5UM_pmi_distributed_dpram_Z4     Q[0]          tt_out[0]        0.000       8.813
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_1.genblk1\.te_tt_dist_ram     System        pmi_distributed_dpram_8s_3s_2s_reg_none_binary_ECP5UM_pmi_distributed_dpram_Z4     Q[1]          tt_out[1]        0.000       8.813
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_2.genblk1\.te_tt_dist_ram     System        pmi_distributed_dpram_8s_3s_2s_reg_none_binary_ECP5UM_pmi_distributed_dpram_Z4     Q[1]          tt_out[1]        0.000       8.813
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.genblk1\.te_tt_ebr_ram      System        pmi_ram_dp_Z2                                                                      Q[0]          tt_out[0]        0.000       8.878
top_reveal_coretop_instance.jtagconn16_inst_0                                      System        jtagconn16                                                                         jtdi          jtdi[0]          0.000       8.923
top_reveal_coretop_instance.jtagconn16_inst_0                                      System        jtagconn16                                                                         jrstn         jrstn[0]         0.000       8.941
====================================================================================================================================================================================================================================


<a name=endingSlack28></a>Ending Points with Worst Slack</a>
******************************

                                                                        Starting                                                           Required          
Instance                                                                Reference     Type           Pin         Net                       Time         Slack
                                                                        Clock                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc       System        FD1P3DX        D           parity_calc_5             9.789        5.445
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0]         System        FD1P3BX        D           tm_crc_7[0]               9.789        5.968
top_reveal_coretop_instance.jtagconn16_inst_0                           System        jtagconn16     er2_tdo     er2_tdo[0]                10.000       6.522
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[9]      System        FD1P3DX        D           tm_rd_addr_cntr_s[9]      9.789        6.761
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[10]     System        FD1P3DX        D           tm_rd_addr_cntr_s[10]     9.789        6.761
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[7]      System        FD1P3DX        D           tm_rd_addr_cntr_s[7]      9.789        6.821
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[8]      System        FD1P3DX        D           tm_rd_addr_cntr_s[8]      9.789        6.821
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[5]      System        FD1P3DX        D           tm_rd_addr_cntr_s[5]      9.789        6.880
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[6]      System        FD1P3DX        D           tm_rd_addr_cntr_s[6]      9.789        6.880
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[3]      System        FD1P3DX        D           tm_rd_addr_cntr_s[3]      9.789        6.939
=============================================================================================================================================================



<a name=worstPaths29></a>Worst Path Information</a>
<a href="/home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar.srr:srsf/home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar.srs:fp:524658:528546:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      4.344
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.445

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                Pin      Pin               Arrival     No. of    
Name                                                                           Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                  jtagconn16     jce2     Out     0.000     0.000       -         
jce2[0]                                                                        Net            -        -       -         -           11        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       C        In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       Z        Out     0.708     0.708       -         
capture_dr                                                                     Net            -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                 ORCALUT4       B        In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                 ORCALUT4       Z        Out     0.568     1.276       -         
un6_jtdo                                                                       Net            -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                ORCALUT4       A        In      0.000     1.276       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                ORCALUT4       Z        Out     0.523     1.799       -         
un21_jtdo                                                                      Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3               ORCALUT4       D        In      0.000     1.799       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3               ORCALUT4       Z        Out     0.523     2.322       -         
un1_jtdo_3                                                                     Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                ORCALUT4       C        In      0.000     2.322       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                ORCALUT4       Z        Out     0.523     2.845       -         
jtdo_iv_3                                                                      Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       A        In      0.000     2.845       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       Z        Out     0.633     3.478       -         
jtdo                                                                           Net            -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       C        In      0.000     3.478       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       Z        Out     0.523     4.001       -         
parity_calc_2_m                                                                Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       C        In      0.000     4.001       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       Z        Out     0.343     4.344       -         
parity_calc_5                                                                  Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX        D        In      0.000     4.344       -         
===============================================================================================================================================


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      4.344
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.445

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                Pin        Pin               Arrival     No. of    
Name                                                                           Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                  jtagconn16     jshift     Out     0.000     0.000       -         
jshift[0]                                                                      Net            -          -       -         -           27        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       B          In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       Z          Out     0.708     0.708       -         
capture_dr                                                                     Net            -          -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                 ORCALUT4       B          In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                 ORCALUT4       Z          Out     0.568     1.276       -         
un6_jtdo                                                                       Net            -          -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                ORCALUT4       A          In      0.000     1.276       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                ORCALUT4       Z          Out     0.523     1.799       -         
un21_jtdo                                                                      Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3               ORCALUT4       D          In      0.000     1.799       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3               ORCALUT4       Z          Out     0.523     2.322       -         
un1_jtdo_3                                                                     Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                ORCALUT4       C          In      0.000     2.322       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                ORCALUT4       Z          Out     0.523     2.845       -         
jtdo_iv_3                                                                      Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       A          In      0.000     2.845       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       Z          Out     0.633     3.478       -         
jtdo                                                                           Net            -          -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       C          In      0.000     3.478       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       Z          Out     0.523     4.001       -         
parity_calc_2_m                                                                Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       C          In      0.000     4.001       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       Z          Out     0.343     4.344       -         
parity_calc_5                                                                  Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX        D          In      0.000     4.344       -         
=================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      4.344
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.445

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                             Type           Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                    jtagconn16     jce2     Out     0.000     0.000       -         
jce2[0]                                                                          Net            -        -       -         -           11        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       C        In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       Z        Out     0.708     0.708       -         
capture_dr                                                                       Net            -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                   ORCALUT4       B        In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                   ORCALUT4       Z        Out     0.568     1.276       -         
un6_jtdo                                                                         Net            -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                  ORCALUT4       A        In      0.000     1.276       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                  ORCALUT4       Z        Out     0.523     1.799       -         
un21_jtdo                                                                        Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3                 ORCALUT4       D        In      0.000     1.799       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3                 ORCALUT4       Z        Out     0.523     2.322       -         
un1_jtdo_3                                                                       Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                  ORCALUT4       C        In      0.000     2.322       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                  ORCALUT4       Z        Out     0.523     2.845       -         
jtdo_iv_3                                                                        Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       A        In      0.000     2.845       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       Z        Out     0.633     3.478       -         
jtdo                                                                             Net            -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       C        In      0.000     3.478       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       Z        Out     0.523     4.001       -         
parity_calc_4_m                                                                  Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       D        In      0.000     4.001       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       Z        Out     0.343     4.344       -         
parity_calc_5                                                                    Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX        D        In      0.000     4.344       -         
=================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      4.344
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.445

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                    jtagconn16     jshift     Out     0.000     0.000       -         
jshift[0]                                                                        Net            -          -       -         -           27        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       B          In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       Z          Out     0.708     0.708       -         
capture_dr                                                                       Net            -          -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                   ORCALUT4       B          In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                   ORCALUT4       Z          Out     0.568     1.276       -         
un6_jtdo                                                                         Net            -          -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                  ORCALUT4       A          In      0.000     1.276       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                  ORCALUT4       Z          Out     0.523     1.799       -         
un21_jtdo                                                                        Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3                 ORCALUT4       D          In      0.000     1.799       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3                 ORCALUT4       Z          Out     0.523     2.322       -         
un1_jtdo_3                                                                       Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                  ORCALUT4       C          In      0.000     2.322       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                  ORCALUT4       Z          Out     0.523     2.845       -         
jtdo_iv_3                                                                        Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       A          In      0.000     2.845       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       Z          Out     0.633     3.478       -         
jtdo                                                                             Net            -          -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       C          In      0.000     3.478       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       Z          Out     0.523     4.001       -         
parity_calc_4_m                                                                  Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       D          In      0.000     4.001       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       Z          Out     0.343     4.344       -         
parity_calc_5                                                                    Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX        D          In      0.000     4.344       -         
===================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      4.299
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.490

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                Pin      Pin               Arrival     No. of    
Name                                                                           Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                  jtagconn16     jce2     Out     0.000     0.000       -         
jce2[0]                                                                        Net            -        -       -         -           11        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       C        In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       Z        Out     0.708     0.708       -         
capture_dr                                                                     Net            -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO            ORCALUT4       B        In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO            ORCALUT4       Z        Out     0.523     1.231       -         
shift_reg_tr_dout_m[0]                                                         Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                ORCALUT4       B        In      0.000     1.231       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                ORCALUT4       Z        Out     0.523     1.754       -         
jtdo_iv_0                                                                      Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                ORCALUT4       B        In      0.000     1.754       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                ORCALUT4       Z        Out     0.523     2.277       -         
jtdo_iv_1                                                                      Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                ORCALUT4       A        In      0.000     2.277       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                ORCALUT4       Z        Out     0.523     2.800       -         
jtdo_iv_4                                                                      Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       B        In      0.000     2.800       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       Z        Out     0.633     3.433       -         
jtdo                                                                           Net            -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       C        In      0.000     3.433       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       Z        Out     0.523     3.956       -         
parity_calc_2_m                                                                Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       C        In      0.000     3.956       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       Z        Out     0.343     4.299       -         
parity_calc_5                                                                  Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX        D        In      0.000     4.299       -         
===============================================================================================================================================


Path information for path number 6: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      4.299
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.490

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                Pin        Pin               Arrival     No. of    
Name                                                                           Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                  jtagconn16     jshift     Out     0.000     0.000       -         
jshift[0]                                                                      Net            -          -       -         -           27        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       B          In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       Z          Out     0.708     0.708       -         
capture_dr                                                                     Net            -          -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO            ORCALUT4       B          In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO            ORCALUT4       Z          Out     0.523     1.231       -         
shift_reg_tr_dout_m[0]                                                         Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                ORCALUT4       B          In      0.000     1.231       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                ORCALUT4       Z          Out     0.523     1.754       -         
jtdo_iv_0                                                                      Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                ORCALUT4       B          In      0.000     1.754       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                ORCALUT4       Z          Out     0.523     2.277       -         
jtdo_iv_1                                                                      Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                ORCALUT4       A          In      0.000     2.277       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                ORCALUT4       Z          Out     0.523     2.800       -         
jtdo_iv_4                                                                      Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       B          In      0.000     2.800       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       Z          Out     0.633     3.433       -         
jtdo                                                                           Net            -          -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       C          In      0.000     3.433       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       Z          Out     0.523     3.956       -         
parity_calc_2_m                                                                Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       C          In      0.000     3.956       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       Z          Out     0.343     4.299       -         
parity_calc_5                                                                  Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX        D          In      0.000     4.299       -         
=================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      4.299
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.490

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                             Type           Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                    jtagconn16     jce2     Out     0.000     0.000       -         
jce2[0]                                                                          Net            -        -       -         -           11        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       C        In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       Z        Out     0.708     0.708       -         
capture_dr                                                                       Net            -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO              ORCALUT4       B        In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO              ORCALUT4       Z        Out     0.523     1.231       -         
shift_reg_tr_dout_m[0]                                                           Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                  ORCALUT4       B        In      0.000     1.231       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                  ORCALUT4       Z        Out     0.523     1.754       -         
jtdo_iv_0                                                                        Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                  ORCALUT4       B        In      0.000     1.754       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                  ORCALUT4       Z        Out     0.523     2.277       -         
jtdo_iv_1                                                                        Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                  ORCALUT4       A        In      0.000     2.277       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                  ORCALUT4       Z        Out     0.523     2.800       -         
jtdo_iv_4                                                                        Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       B        In      0.000     2.800       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       Z        Out     0.633     3.433       -         
jtdo                                                                             Net            -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       C        In      0.000     3.433       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       Z        Out     0.523     3.956       -         
parity_calc_4_m                                                                  Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       D        In      0.000     3.956       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       Z        Out     0.343     4.299       -         
parity_calc_5                                                                    Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX        D        In      0.000     4.299       -         
=================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      4.299
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.490

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                    jtagconn16     jshift     Out     0.000     0.000       -         
jshift[0]                                                                        Net            -          -       -         -           27        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       B          In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       Z          Out     0.708     0.708       -         
capture_dr                                                                       Net            -          -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO              ORCALUT4       B          In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO              ORCALUT4       Z          Out     0.523     1.231       -         
shift_reg_tr_dout_m[0]                                                           Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                  ORCALUT4       B          In      0.000     1.231       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                  ORCALUT4       Z          Out     0.523     1.754       -         
jtdo_iv_0                                                                        Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                  ORCALUT4       B          In      0.000     1.754       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                  ORCALUT4       Z          Out     0.523     2.277       -         
jtdo_iv_1                                                                        Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                  ORCALUT4       A          In      0.000     2.277       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                  ORCALUT4       Z          Out     0.523     2.800       -         
jtdo_iv_4                                                                        Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       B          In      0.000     2.800       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       Z          Out     0.633     3.433       -         
jtdo                                                                             Net            -          -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       C          In      0.000     3.433       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       Z          Out     0.523     3.956       -         
parity_calc_4_m                                                                  Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       D          In      0.000     3.956       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       Z          Out     0.343     4.299       -         
parity_calc_5                                                                    Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX        D          In      0.000     4.299       -         
===================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.821
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.968

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                Pin      Pin               Arrival     No. of    
Name                                                                           Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                  jtagconn16     jce2     Out     0.000     0.000       -         
jce2[0]                                                                        Net            -        -       -         -           11        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       C        In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       Z        Out     0.708     0.708       -         
capture_dr                                                                     Net            -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                 ORCALUT4       B        In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                 ORCALUT4       Z        Out     0.568     1.276       -         
un6_jtdo                                                                       Net            -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                ORCALUT4       D        In      0.000     1.276       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                ORCALUT4       Z        Out     0.523     1.799       -         
jtdo_iv_1                                                                      Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                ORCALUT4       A        In      0.000     1.799       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                ORCALUT4       Z        Out     0.523     2.322       -         
jtdo_iv_4                                                                      Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       B        In      0.000     2.322       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       Z        Out     0.633     2.955       -         
jtdo                                                                           Net            -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       C        In      0.000     2.955       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       Z        Out     0.523     3.478       -         
parity_calc_2_m                                                                Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       C        In      0.000     3.478       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       Z        Out     0.343     3.821       -         
parity_calc_5                                                                  Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX        D        In      0.000     3.821       -         
===============================================================================================================================================


Path information for path number 10: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.821
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.968

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                         Pin      Pin               Arrival     No. of    
Name                                                                    Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                           jtagconn16     jce2     Out     0.000     0.000       -         
jce2[0]                                                                 Net            -        -       -         -           11        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21     ORCALUT4       C        In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21     ORCALUT4       Z        Out     0.708     0.708       -         
capture_dr                                                              Net            -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo          ORCALUT4       B        In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo          ORCALUT4       Z        Out     0.568     1.276       -         
un6_jtdo                                                                Net            -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo         ORCALUT4       A        In      0.000     1.276       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo         ORCALUT4       Z        Out     0.523     1.799       -         
un21_jtdo                                                               Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3        ORCALUT4       D        In      0.000     1.799       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3        ORCALUT4       Z        Out     0.523     2.322       -         
un1_jtdo_3                                                              Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3         ORCALUT4       C        In      0.000     2.322       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3         ORCALUT4       Z        Out     0.523     2.845       -         
jtdo_iv_3                                                               Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv           ORCALUT4       A        In      0.000     2.845       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv           ORCALUT4       Z        Out     0.633     3.478       -         
jtdo                                                                    Net            -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc_7[0]       ORCALUT4       B        In      0.000     3.478       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc_7[0]       ORCALUT4       Z        Out     0.343     3.821       -         
tm_crc_7[0]                                                             Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0]         FD1P3BX        D        In      0.000     3.821       -         
========================================================================================================================================


Path information for path number 11: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.821
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.968

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                Pin        Pin               Arrival     No. of    
Name                                                                           Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                  jtagconn16     jshift     Out     0.000     0.000       -         
jshift[0]                                                                      Net            -          -       -         -           27        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       B          In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       Z          Out     0.708     0.708       -         
capture_dr                                                                     Net            -          -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                 ORCALUT4       B          In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                 ORCALUT4       Z          Out     0.568     1.276       -         
un6_jtdo                                                                       Net            -          -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                ORCALUT4       D          In      0.000     1.276       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                ORCALUT4       Z          Out     0.523     1.799       -         
jtdo_iv_1                                                                      Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                ORCALUT4       A          In      0.000     1.799       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                ORCALUT4       Z          Out     0.523     2.322       -         
jtdo_iv_4                                                                      Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       B          In      0.000     2.322       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       Z          Out     0.633     2.955       -         
jtdo                                                                           Net            -          -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       C          In      0.000     2.955       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       Z          Out     0.523     3.478       -         
parity_calc_2_m                                                                Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       C          In      0.000     3.478       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       Z          Out     0.343     3.821       -         
parity_calc_5                                                                  Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX        D          In      0.000     3.821       -         
=================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.821
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.968

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                         Pin        Pin               Arrival     No. of    
Name                                                                    Type           Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                           jtagconn16     jshift     Out     0.000     0.000       -         
jshift[0]                                                               Net            -          -       -         -           27        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21     ORCALUT4       B          In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21     ORCALUT4       Z          Out     0.708     0.708       -         
capture_dr                                                              Net            -          -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo          ORCALUT4       B          In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo          ORCALUT4       Z          Out     0.568     1.276       -         
un6_jtdo                                                                Net            -          -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo         ORCALUT4       A          In      0.000     1.276       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo         ORCALUT4       Z          Out     0.523     1.799       -         
un21_jtdo                                                               Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3        ORCALUT4       D          In      0.000     1.799       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3        ORCALUT4       Z          Out     0.523     2.322       -         
un1_jtdo_3                                                              Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3         ORCALUT4       C          In      0.000     2.322       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3         ORCALUT4       Z          Out     0.523     2.845       -         
jtdo_iv_3                                                               Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv           ORCALUT4       A          In      0.000     2.845       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv           ORCALUT4       Z          Out     0.633     3.478       -         
jtdo                                                                    Net            -          -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc_7[0]       ORCALUT4       B          In      0.000     3.478       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc_7[0]       ORCALUT4       Z          Out     0.343     3.821       -         
tm_crc_7[0]                                                             Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0]         FD1P3BX        D          In      0.000     3.821       -         
==========================================================================================================================================


Path information for path number 13: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.821
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.968

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                             Type           Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                    jtagconn16     jce2     Out     0.000     0.000       -         
jce2[0]                                                                          Net            -        -       -         -           11        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       C        In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       Z        Out     0.708     0.708       -         
capture_dr                                                                       Net            -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                   ORCALUT4       B        In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                   ORCALUT4       Z        Out     0.568     1.276       -         
un6_jtdo                                                                         Net            -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                  ORCALUT4       D        In      0.000     1.276       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                  ORCALUT4       Z        Out     0.523     1.799       -         
jtdo_iv_1                                                                        Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                  ORCALUT4       A        In      0.000     1.799       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                  ORCALUT4       Z        Out     0.523     2.322       -         
jtdo_iv_4                                                                        Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       B        In      0.000     2.322       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       Z        Out     0.633     2.955       -         
jtdo                                                                             Net            -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       C        In      0.000     2.955       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       Z        Out     0.523     3.478       -         
parity_calc_4_m                                                                  Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       D        In      0.000     3.478       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       Z        Out     0.343     3.821       -         
parity_calc_5                                                                    Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX        D        In      0.000     3.821       -         
=================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.821
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.968

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                    jtagconn16     jshift     Out     0.000     0.000       -         
jshift[0]                                                                        Net            -          -       -         -           27        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       B          In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       Z          Out     0.708     0.708       -         
capture_dr                                                                       Net            -          -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                   ORCALUT4       B          In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                   ORCALUT4       Z          Out     0.568     1.276       -         
un6_jtdo                                                                         Net            -          -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                  ORCALUT4       D          In      0.000     1.276       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                  ORCALUT4       Z          Out     0.523     1.799       -         
jtdo_iv_1                                                                        Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                  ORCALUT4       A          In      0.000     1.799       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                  ORCALUT4       Z          Out     0.523     2.322       -         
jtdo_iv_4                                                                        Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       B          In      0.000     2.322       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       Z          Out     0.633     2.955       -         
jtdo                                                                             Net            -          -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       C          In      0.000     2.955       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       Z          Out     0.523     3.478       -         
parity_calc_4_m                                                                  Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       D          In      0.000     3.478       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       Z          Out     0.343     3.821       -         
parity_calc_5                                                                    Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX        D          In      0.000     3.821       -         
===================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.013

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                         Pin      Pin               Arrival     No. of    
Name                                                                    Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                           jtagconn16     jce2     Out     0.000     0.000       -         
jce2[0]                                                                 Net            -        -       -         -           11        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21     ORCALUT4       C        In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21     ORCALUT4       Z        Out     0.708     0.708       -         
capture_dr                                                              Net            -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO     ORCALUT4       B        In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO     ORCALUT4       Z        Out     0.523     1.231       -         
shift_reg_tr_dout_m[0]                                                  Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0         ORCALUT4       B        In      0.000     1.231       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0         ORCALUT4       Z        Out     0.523     1.754       -         
jtdo_iv_0                                                               Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1         ORCALUT4       B        In      0.000     1.754       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1         ORCALUT4       Z        Out     0.523     2.277       -         
jtdo_iv_1                                                               Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4         ORCALUT4       A        In      0.000     2.277       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4         ORCALUT4       Z        Out     0.523     2.800       -         
jtdo_iv_4                                                               Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv           ORCALUT4       B        In      0.000     2.800       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv           ORCALUT4       Z        Out     0.633     3.433       -         
jtdo                                                                    Net            -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc_7[0]       ORCALUT4       B        In      0.000     3.433       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc_7[0]       ORCALUT4       Z        Out     0.343     3.776       -         
tm_crc_7[0]                                                             Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0]         FD1P3BX        D        In      0.000     3.776       -         
========================================================================================================================================


Path information for path number 16: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.013

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                         Pin        Pin               Arrival     No. of    
Name                                                                    Type           Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                           jtagconn16     jshift     Out     0.000     0.000       -         
jshift[0]                                                               Net            -          -       -         -           27        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21     ORCALUT4       B          In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21     ORCALUT4       Z          Out     0.708     0.708       -         
capture_dr                                                              Net            -          -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO     ORCALUT4       B          In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO     ORCALUT4       Z          Out     0.523     1.231       -         
shift_reg_tr_dout_m[0]                                                  Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0         ORCALUT4       B          In      0.000     1.231       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0         ORCALUT4       Z          Out     0.523     1.754       -         
jtdo_iv_0                                                               Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1         ORCALUT4       B          In      0.000     1.754       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1         ORCALUT4       Z          Out     0.523     2.277       -         
jtdo_iv_1                                                               Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4         ORCALUT4       A          In      0.000     2.277       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4         ORCALUT4       Z          Out     0.523     2.800       -         
jtdo_iv_4                                                               Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv           ORCALUT4       B          In      0.000     2.800       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv           ORCALUT4       Z          Out     0.633     3.433       -         
jtdo                                                                    Net            -          -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc_7[0]       ORCALUT4       B          In      0.000     3.433       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc_7[0]       ORCALUT4       Z          Out     0.343     3.776       -         
tm_crc_7[0]                                                             Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0]         FD1P3BX        D          In      0.000     3.776       -         
==========================================================================================================================================


Path information for path number 17: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.736
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.053

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / ip_enable
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                         Pin           Pin               Arrival     No. of    
Name                                                                                    Type           Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                           jtagconn16     ip_enable     Out     0.000     0.000       -         
ip_enable[0]                                                                            Net            -             -       -         -           53        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       A             In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z             Out     0.668     0.668       -         
tr_dout_bit_cnt_0_sqmuxa                                                                Net            -             -       -         -           7         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                         ORCALUT4       C             In      0.000     0.668       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                         ORCALUT4       Z             Out     0.523     1.191       -         
jtdo_iv_0                                                                               Net            -             -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                         ORCALUT4       B             In      0.000     1.191       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                         ORCALUT4       Z             Out     0.523     1.714       -         
jtdo_iv_1                                                                               Net            -             -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                         ORCALUT4       A             In      0.000     1.714       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                         ORCALUT4       Z             Out     0.523     2.237       -         
jtdo_iv_4                                                                               Net            -             -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                           ORCALUT4       B             In      0.000     2.237       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                           ORCALUT4       Z             Out     0.633     2.870       -         
jtdo                                                                                    Net            -             -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO              ORCALUT4       C             In      0.000     2.870       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO              ORCALUT4       Z             Out     0.523     3.393       -         
parity_calc_2_m                                                                         Net            -             -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv                  ORCALUT4       C             In      0.000     3.393       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv                  ORCALUT4       Z             Out     0.343     3.736       -         
parity_calc_5                                                                           Net            -             -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                       FD1P3DX        D             In      0.000     3.736       -         
=============================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.736
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.053

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                    Type           Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                           jtagconn16     jce2     Out     0.000     0.000       -         
jce2[0]                                                                                 Net            -        -       -         -           11        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       B        In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z        Out     0.668     0.668       -         
tr_dout_bit_cnt_0_sqmuxa                                                                Net            -        -       -         -           7         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                         ORCALUT4       C        In      0.000     0.668       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                         ORCALUT4       Z        Out     0.523     1.191       -         
jtdo_iv_0                                                                               Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                         ORCALUT4       B        In      0.000     1.191       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                         ORCALUT4       Z        Out     0.523     1.714       -         
jtdo_iv_1                                                                               Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                         ORCALUT4       A        In      0.000     1.714       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                         ORCALUT4       Z        Out     0.523     2.237       -         
jtdo_iv_4                                                                               Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                           ORCALUT4       B        In      0.000     2.237       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                           ORCALUT4       Z        Out     0.633     2.870       -         
jtdo                                                                                    Net            -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO              ORCALUT4       C        In      0.000     2.870       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO              ORCALUT4       Z        Out     0.523     3.393       -         
parity_calc_2_m                                                                         Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv                  ORCALUT4       C        In      0.000     3.393       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv                  ORCALUT4       Z        Out     0.343     3.736       -         
parity_calc_5                                                                           Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                       FD1P3DX        D        In      0.000     3.736       -         
========================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.736
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.053

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                         Pin        Pin               Arrival     No. of    
Name                                                                                    Type           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                           jtagconn16     jshift     Out     0.000     0.000       -         
jshift[0]                                                                               Net            -          -       -         -           27        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       C          In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z          Out     0.668     0.668       -         
tr_dout_bit_cnt_0_sqmuxa                                                                Net            -          -       -         -           7         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                         ORCALUT4       C          In      0.000     0.668       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                         ORCALUT4       Z          Out     0.523     1.191       -         
jtdo_iv_0                                                                               Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                         ORCALUT4       B          In      0.000     1.191       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                         ORCALUT4       Z          Out     0.523     1.714       -         
jtdo_iv_1                                                                               Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                         ORCALUT4       A          In      0.000     1.714       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                         ORCALUT4       Z          Out     0.523     2.237       -         
jtdo_iv_4                                                                               Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                           ORCALUT4       B          In      0.000     2.237       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                           ORCALUT4       Z          Out     0.633     2.870       -         
jtdo                                                                                    Net            -          -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO              ORCALUT4       C          In      0.000     2.870       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO              ORCALUT4       Z          Out     0.523     3.393       -         
parity_calc_2_m                                                                         Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv                  ORCALUT4       C          In      0.000     3.393       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv                  ORCALUT4       Z          Out     0.343     3.736       -         
parity_calc_5                                                                           Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                       FD1P3DX        D          In      0.000     3.736       -         
==========================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.736
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.053

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / ip_enable
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                         Pin           Pin               Arrival     No. of    
Name                                                                                    Type           Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                           jtagconn16     ip_enable     Out     0.000     0.000       -         
ip_enable[0]                                                                            Net            -             -       -         -           53        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       A             In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z             Out     0.668     0.668       -         
tr_dout_bit_cnt_0_sqmuxa                                                                Net            -             -       -         -           7         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                         ORCALUT4       C             In      0.000     0.668       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                         ORCALUT4       Z             Out     0.523     1.191       -         
jtdo_iv_0                                                                               Net            -             -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                         ORCALUT4       B             In      0.000     1.191       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                         ORCALUT4       Z             Out     0.523     1.714       -         
jtdo_iv_1                                                                               Net            -             -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                         ORCALUT4       A             In      0.000     1.714       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                         ORCALUT4       Z             Out     0.523     2.237       -         
jtdo_iv_4                                                                               Net            -             -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                           ORCALUT4       B             In      0.000     2.237       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                           ORCALUT4       Z             Out     0.633     2.870       -         
jtdo                                                                                    Net            -             -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0            ORCALUT4       C             In      0.000     2.870       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0            ORCALUT4       Z             Out     0.523     3.393       -         
parity_calc_4_m                                                                         Net            -             -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv                  ORCALUT4       D             In      0.000     3.393       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv                  ORCALUT4       Z             Out     0.343     3.736       -         
parity_calc_5                                                                           Net            -             -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                       FD1P3DX        D             In      0.000     3.736       -         
=============================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 169MB peak: 175MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 169MB peak: 175MB)

---------------------------------------
<a name=resourceUsage30></a>Resource Usage Report</a>
Part: lfe5um_85f-8

Register bits: 573 of 83640 (1%)
PIC Latch:       0
I/O cells:       44


Details:
CCU2C:          117
EHXPLLL:        1
FD1P3AX:        38
FD1P3BX:        33
FD1P3DX:        309
FD1S3AX:        94
FD1S3BX:        5
FD1S3DX:        67
GSR:            1
IB:             1
INV:            28
L6MUX21:        3
OB:             42
OBZ:            1
OFS1P3DX:       27
ORCALUT4:       742
PFUMX:          24
PUR:            1
VHI:            18
VLO:            17
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 36MB peak: 175MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Sun Apr 26 13:20:40 2020

###########################################################]

</pre></samp></body></html>
