
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={36,rS,rT,offset}                      Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= PC.Out=>IMem.RAddr                                      Premise(F3)
	S6= IMem.RAddr=addr                                         Path(S4,S5)
	S7= CP0.ASID=>IMem.ASID                                     Premise(F4)
	S8= IMem.ASID=pid                                           Path(S3,S7)
	S9= IMem.Out={36,rS,rT,offset}                              IMem-Read(S8,S6,S2)
	S10= IMem.Out=>FU.IR_IF                                     Premise(F5)
	S11= FU.IR_IF={36,rS,rT,offset}                             Path(S9,S10)
	S12= IMem.Out=>IR_ID.In                                     Premise(F6)
	S13= IR_ID.In={36,rS,rT,offset}                             Path(S9,S12)
	S14= FU.Halt_IF=>CU_IF.Halt                                 Premise(F7)
	S15= FU.Bub_IF=>CU_IF.Bub                                   Premise(F8)
	S16= IR_ID.Out=>FU.IR_ID                                    Premise(F9)
	S17= IR_ID.Out31_26=>CU_ID.Op                               Premise(F10)
	S18= IR_ID.Out25_21=>GPR.RReg1                              Premise(F11)
	S19= GPR.Rdata1=>FU.InID1                                   Premise(F12)
	S20= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F13)
	S21= FU.OutID1=>A_EX.In                                     Premise(F14)
	S22= IR_ID.Out=>IR_EX.In                                    Premise(F15)
	S23= FU.Halt_ID=>CU_ID.Halt                                 Premise(F16)
	S24= FU.Bub_ID=>CU_ID.Bub                                   Premise(F17)
	S25= IR_EX.Out=>FU.IR_EX                                    Premise(F18)
	S26= IR_EX.Out31_26=>CU_EX.Op                               Premise(F19)
	S27= A_EX.Out=>ALU.A                                        Premise(F20)
	S28= IR_EX.Out15_0=>IMMEXT.In                               Premise(F21)
	S29= IMMEXT.Out=>ALU.B                                      Premise(F22)
	S30= ALU.Out=>ALUOut_MEM.In                                 Premise(F23)
	S31= IR_EX.Out=>IR_MEM.In                                   Premise(F24)
	S32= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F25)
	S33= IR_MEM.Out=>FU.IR_MEM                                  Premise(F26)
	S34= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F27)
	S35= ALUOut_MEM.Out=>DMem.RAddr                             Premise(F28)
	S36= CP0.ASID=>DMem.ASID                                    Premise(F29)
	S37= DMem.ASID=pid                                          Path(S3,S36)
	S38= DMem.Out=>DR_WB.In                                     Premise(F30)
	S39= IR_MEM.Out=>IR_WB.In                                   Premise(F31)
	S40= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F32)
	S41= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F33)
	S42= IR_WB.Out=>FU.IR_WB                                    Premise(F34)
	S43= IR_WB.Out31_26=>CU_WB.Op                               Premise(F35)
	S44= IR_WB.Out20_16=>GPR.WReg                               Premise(F36)
	S45= DR_WB.Out=>MemDataSelL.In                              Premise(F37)
	S46= ALUOut_WB.Out1_0=>MemDataSelL.Addr                     Premise(F38)
	S47= MemDataSelL.Out=>GPR.WData                             Premise(F39)
	S48= MemDataSelL.Out=>FU.InWB                               Premise(F40)
	S49= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F41)
	S50= CtrlPC=0                                               Premise(F42)
	S51= CtrlPCInc=1                                            Premise(F43)
	S52= PC[Out]=addr+4                                         PC-Inc(S1,S50,S51)
	S53= PC[CIA]=addr                                           PC-Inc(S1,S50,S51)
	S54= CtrlIMem=0                                             Premise(F44)
	S55= IMem[{pid,addr}]={36,rS,rT,offset}                     IMem-Hold(S2,S54)
	S56= CtrlASIDIn=0                                           Premise(F45)
	S57= CtrlCP0=0                                              Premise(F46)
	S58= CP0[ASID]=pid                                          CP0-Hold(S0,S57)
	S59= CtrlEPCIn=0                                            Premise(F47)
	S60= CtrlExCodeIn=0                                         Premise(F48)
	S61= CtrlIR_ID=1                                            Premise(F49)
	S62= [IR_ID]={36,rS,rT,offset}                              IR_ID-Write(S13,S61)
	S63= CtrlGPR=0                                              Premise(F50)
	S64= CtrlA_EX=0                                             Premise(F51)
	S65= CtrlIR_EX=0                                            Premise(F52)
	S66= CtrlALUOut_MEM=0                                       Premise(F53)
	S67= CtrlIR_MEM=0                                           Premise(F54)
	S68= CtrlDMem=0                                             Premise(F55)
	S69= CtrlDMem8Word=0                                        Premise(F56)
	S70= CtrlDR_WB=0                                            Premise(F57)
	S71= CtrlIR_WB=0                                            Premise(F58)
	S72= CtrlALUOut_WB=0                                        Premise(F59)
	S73= GPR[rS]=base                                           Premise(F60)

ID	S74= PC.Out=addr+4                                          PC-Out(S52)
	S75= PC.CIA=addr                                            PC-Out(S53)
	S76= PC.CIA31_28=addr[31:28]                                PC-Out(S53)
	S77= CP0.ASID=pid                                           CP0-Read-ASID(S58)
	S78= IR_ID.Out={36,rS,rT,offset}                            IR-Out(S62)
	S79= IR_ID.Out31_26=36                                      IR-Out(S62)
	S80= IR_ID.Out25_21=rS                                      IR-Out(S62)
	S81= IR_ID.Out20_16=rT                                      IR-Out(S62)
	S82= IR_ID.Out15_0=offset                                   IR-Out(S62)
	S83= PC.Out=>IMem.RAddr                                     Premise(F61)
	S84= IMem.RAddr=addr+4                                      Path(S74,S83)
	S85= CP0.ASID=>IMem.ASID                                    Premise(F62)
	S86= IMem.ASID=pid                                          Path(S77,S85)
	S87= IMem.Out=>FU.IR_IF                                     Premise(F63)
	S88= IMem.Out=>IR_ID.In                                     Premise(F64)
	S89= FU.Halt_IF=>CU_IF.Halt                                 Premise(F65)
	S90= FU.Bub_IF=>CU_IF.Bub                                   Premise(F66)
	S91= IR_ID.Out=>FU.IR_ID                                    Premise(F67)
	S92= FU.IR_ID={36,rS,rT,offset}                             Path(S78,S91)
	S93= IR_ID.Out31_26=>CU_ID.Op                               Premise(F68)
	S94= CU_ID.Op=36                                            Path(S79,S93)
	S95= CU_ID.Func=alu_add                                     CU_ID(S94)
	S96= CU_ID.MemDataSelFunc=mds_stw                           CU_ID(S94)
	S97= IR_ID.Out25_21=>GPR.RReg1                              Premise(F69)
	S98= GPR.RReg1=rS                                           Path(S80,S97)
	S99= GPR.Rdata1=base                                        GPR-Read(S98,S73)
	S100= GPR.Rdata1=>FU.InID1                                  Premise(F70)
	S101= FU.InID1=base                                         Path(S99,S100)
	S102= FU.OutID1=FU(base)                                    FU-Forward(S101)
	S103= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F71)
	S104= FU.InID1_RReg=rS                                      Path(S80,S103)
	S105= FU.OutID1=>A_EX.In                                    Premise(F72)
	S106= A_EX.In=FU(base)                                      Path(S102,S105)
	S107= IR_ID.Out=>IR_EX.In                                   Premise(F73)
	S108= IR_EX.In={36,rS,rT,offset}                            Path(S78,S107)
	S109= FU.Halt_ID=>CU_ID.Halt                                Premise(F74)
	S110= FU.Bub_ID=>CU_ID.Bub                                  Premise(F75)
	S111= FU.InID2_RReg=5'b00000                                Premise(F76)
	S112= IR_EX.Out=>FU.IR_EX                                   Premise(F77)
	S113= IR_EX.Out31_26=>CU_EX.Op                              Premise(F78)
	S114= A_EX.Out=>ALU.A                                       Premise(F79)
	S115= IR_EX.Out15_0=>IMMEXT.In                              Premise(F80)
	S116= IMMEXT.Out=>ALU.B                                     Premise(F81)
	S117= ALU.Out=>ALUOut_MEM.In                                Premise(F82)
	S118= IR_EX.Out=>IR_MEM.In                                  Premise(F83)
	S119= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F84)
	S120= IR_MEM.Out=>FU.IR_MEM                                 Premise(F85)
	S121= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F86)
	S122= ALUOut_MEM.Out=>DMem.RAddr                            Premise(F87)
	S123= CP0.ASID=>DMem.ASID                                   Premise(F88)
	S124= DMem.ASID=pid                                         Path(S77,S123)
	S125= DMem.Out=>DR_WB.In                                    Premise(F89)
	S126= IR_MEM.Out=>IR_WB.In                                  Premise(F90)
	S127= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F91)
	S128= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F92)
	S129= IR_WB.Out=>FU.IR_WB                                   Premise(F93)
	S130= IR_WB.Out31_26=>CU_WB.Op                              Premise(F94)
	S131= IR_WB.Out20_16=>GPR.WReg                              Premise(F95)
	S132= DR_WB.Out=>MemDataSelL.In                             Premise(F96)
	S133= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F97)
	S134= MemDataSelL.Out=>GPR.WData                            Premise(F98)
	S135= MemDataSelL.Out=>FU.InWB                              Premise(F99)
	S136= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F100)
	S137= CtrlPC=0                                              Premise(F101)
	S138= CtrlPCInc=0                                           Premise(F102)
	S139= PC[CIA]=addr                                          PC-Hold(S53,S138)
	S140= PC[Out]=addr+4                                        PC-Hold(S52,S137,S138)
	S141= CtrlIMem=0                                            Premise(F103)
	S142= IMem[{pid,addr}]={36,rS,rT,offset}                    IMem-Hold(S55,S141)
	S143= CtrlASIDIn=0                                          Premise(F104)
	S144= CtrlCP0=0                                             Premise(F105)
	S145= CP0[ASID]=pid                                         CP0-Hold(S58,S144)
	S146= CtrlEPCIn=0                                           Premise(F106)
	S147= CtrlExCodeIn=0                                        Premise(F107)
	S148= CtrlIR_ID=0                                           Premise(F108)
	S149= [IR_ID]={36,rS,rT,offset}                             IR_ID-Hold(S62,S148)
	S150= CtrlGPR=0                                             Premise(F109)
	S151= GPR[rS]=base                                          GPR-Hold(S73,S150)
	S152= CtrlA_EX=1                                            Premise(F110)
	S153= [A_EX]=FU(base)                                       A_EX-Write(S106,S152)
	S154= CtrlIR_EX=1                                           Premise(F111)
	S155= [IR_EX]={36,rS,rT,offset}                             IR_EX-Write(S108,S154)
	S156= CtrlALUOut_MEM=0                                      Premise(F112)
	S157= CtrlIR_MEM=0                                          Premise(F113)
	S158= CtrlDMem=0                                            Premise(F114)
	S159= CtrlDMem8Word=0                                       Premise(F115)
	S160= CtrlDR_WB=0                                           Premise(F116)
	S161= CtrlIR_WB=0                                           Premise(F117)
	S162= CtrlALUOut_WB=0                                       Premise(F118)

EX	S163= PC.CIA=addr                                           PC-Out(S139)
	S164= PC.CIA31_28=addr[31:28]                               PC-Out(S139)
	S165= PC.Out=addr+4                                         PC-Out(S140)
	S166= CP0.ASID=pid                                          CP0-Read-ASID(S145)
	S167= IR_ID.Out={36,rS,rT,offset}                           IR-Out(S149)
	S168= IR_ID.Out31_26=36                                     IR-Out(S149)
	S169= IR_ID.Out25_21=rS                                     IR-Out(S149)
	S170= IR_ID.Out20_16=rT                                     IR-Out(S149)
	S171= IR_ID.Out15_0=offset                                  IR-Out(S149)
	S172= A_EX.Out=FU(base)                                     A_EX-Out(S153)
	S173= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S153)
	S174= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S153)
	S175= IR_EX.Out={36,rS,rT,offset}                           IR_EX-Out(S155)
	S176= IR_EX.Out31_26=36                                     IR_EX-Out(S155)
	S177= IR_EX.Out25_21=rS                                     IR_EX-Out(S155)
	S178= IR_EX.Out20_16=rT                                     IR_EX-Out(S155)
	S179= IR_EX.Out15_0=offset                                  IR_EX-Out(S155)
	S180= PC.Out=>IMem.RAddr                                    Premise(F119)
	S181= IMem.RAddr=addr+4                                     Path(S165,S180)
	S182= CP0.ASID=>IMem.ASID                                   Premise(F120)
	S183= IMem.ASID=pid                                         Path(S166,S182)
	S184= IMem.Out=>FU.IR_IF                                    Premise(F121)
	S185= IMem.Out=>IR_ID.In                                    Premise(F122)
	S186= FU.Halt_IF=>CU_IF.Halt                                Premise(F123)
	S187= FU.Bub_IF=>CU_IF.Bub                                  Premise(F124)
	S188= IR_ID.Out=>FU.IR_ID                                   Premise(F125)
	S189= FU.IR_ID={36,rS,rT,offset}                            Path(S167,S188)
	S190= IR_ID.Out31_26=>CU_ID.Op                              Premise(F126)
	S191= CU_ID.Op=36                                           Path(S168,S190)
	S192= CU_ID.Func=alu_add                                    CU_ID(S191)
	S193= CU_ID.MemDataSelFunc=mds_stw                          CU_ID(S191)
	S194= IR_ID.Out25_21=>GPR.RReg1                             Premise(F127)
	S195= GPR.RReg1=rS                                          Path(S169,S194)
	S196= GPR.Rdata1=base                                       GPR-Read(S195,S151)
	S197= GPR.Rdata1=>FU.InID1                                  Premise(F128)
	S198= FU.InID1=base                                         Path(S196,S197)
	S199= FU.OutID1=FU(base)                                    FU-Forward(S198)
	S200= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F129)
	S201= FU.InID1_RReg=rS                                      Path(S169,S200)
	S202= FU.OutID1=>A_EX.In                                    Premise(F130)
	S203= A_EX.In=FU(base)                                      Path(S199,S202)
	S204= IR_ID.Out=>IR_EX.In                                   Premise(F131)
	S205= IR_EX.In={36,rS,rT,offset}                            Path(S167,S204)
	S206= FU.Halt_ID=>CU_ID.Halt                                Premise(F132)
	S207= FU.Bub_ID=>CU_ID.Bub                                  Premise(F133)
	S208= IR_EX.Out=>FU.IR_EX                                   Premise(F134)
	S209= FU.IR_EX={36,rS,rT,offset}                            Path(S175,S208)
	S210= IR_EX.Out31_26=>CU_EX.Op                              Premise(F135)
	S211= CU_EX.Op=36                                           Path(S176,S210)
	S212= CU_EX.Func=alu_add                                    CU_EX(S211)
	S213= CU_EX.MemDataSelFunc=mds_stw                          CU_EX(S211)
	S214= A_EX.Out=>ALU.A                                       Premise(F136)
	S215= ALU.A=FU(base)                                        Path(S172,S214)
	S216= IR_EX.Out15_0=>IMMEXT.In                              Premise(F137)
	S217= IMMEXT.In=offset                                      Path(S179,S216)
	S218= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S217)
	S219= IMMEXT.Out=>ALU.B                                     Premise(F138)
	S220= ALU.B={16{offset[15]},offset}                         Path(S218,S219)
	S221= ALU.Func=6'b010010                                    Premise(F139)
	S222= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S215,S220)
	S223= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S215,S220)
	S224= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S215,S220)
	S225= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S215,S220)
	S226= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S215,S220)
	S227= ALU.Out=>ALUOut_MEM.In                                Premise(F140)
	S228= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S222,S227)
	S229= IR_EX.Out=>IR_MEM.In                                  Premise(F141)
	S230= IR_MEM.In={36,rS,rT,offset}                           Path(S175,S229)
	S231= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F142)
	S232= FU.InEX_WReg=rT                                       Path(S178,S231)
	S233= IR_MEM.Out=>FU.IR_MEM                                 Premise(F143)
	S234= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F144)
	S235= ALUOut_MEM.Out=>DMem.RAddr                            Premise(F145)
	S236= CP0.ASID=>DMem.ASID                                   Premise(F146)
	S237= DMem.ASID=pid                                         Path(S166,S236)
	S238= DMem.Out=>DR_WB.In                                    Premise(F147)
	S239= IR_MEM.Out=>IR_WB.In                                  Premise(F148)
	S240= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F149)
	S241= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F150)
	S242= IR_WB.Out=>FU.IR_WB                                   Premise(F151)
	S243= IR_WB.Out31_26=>CU_WB.Op                              Premise(F152)
	S244= IR_WB.Out20_16=>GPR.WReg                              Premise(F153)
	S245= DR_WB.Out=>MemDataSelL.In                             Premise(F154)
	S246= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F155)
	S247= MemDataSelL.Out=>GPR.WData                            Premise(F156)
	S248= MemDataSelL.Out=>FU.InWB                              Premise(F157)
	S249= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F158)
	S250= CtrlPC=0                                              Premise(F159)
	S251= CtrlPCInc=0                                           Premise(F160)
	S252= PC[CIA]=addr                                          PC-Hold(S139,S251)
	S253= PC[Out]=addr+4                                        PC-Hold(S140,S250,S251)
	S254= CtrlIMem=0                                            Premise(F161)
	S255= IMem[{pid,addr}]={36,rS,rT,offset}                    IMem-Hold(S142,S254)
	S256= CtrlASIDIn=0                                          Premise(F162)
	S257= CtrlCP0=0                                             Premise(F163)
	S258= CP0[ASID]=pid                                         CP0-Hold(S145,S257)
	S259= CtrlEPCIn=0                                           Premise(F164)
	S260= CtrlExCodeIn=0                                        Premise(F165)
	S261= CtrlIR_ID=0                                           Premise(F166)
	S262= [IR_ID]={36,rS,rT,offset}                             IR_ID-Hold(S149,S261)
	S263= CtrlGPR=0                                             Premise(F167)
	S264= GPR[rS]=base                                          GPR-Hold(S151,S263)
	S265= CtrlA_EX=0                                            Premise(F168)
	S266= [A_EX]=FU(base)                                       A_EX-Hold(S153,S265)
	S267= CtrlIR_EX=0                                           Premise(F169)
	S268= [IR_EX]={36,rS,rT,offset}                             IR_EX-Hold(S155,S267)
	S269= CtrlALUOut_MEM=1                                      Premise(F170)
	S270= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S228,S269)
	S271= CtrlIR_MEM=1                                          Premise(F171)
	S272= [IR_MEM]={36,rS,rT,offset}                            IR_MEM-Write(S230,S271)
	S273= CtrlDMem=0                                            Premise(F172)
	S274= CtrlDMem8Word=0                                       Premise(F173)
	S275= CtrlDR_WB=0                                           Premise(F174)
	S276= CtrlIR_WB=0                                           Premise(F175)
	S277= CtrlALUOut_WB=0                                       Premise(F176)
	S278= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        Premise(F177)

MEM	S279= PC.CIA=addr                                           PC-Out(S252)
	S280= PC.CIA31_28=addr[31:28]                               PC-Out(S252)
	S281= PC.Out=addr+4                                         PC-Out(S253)
	S282= CP0.ASID=pid                                          CP0-Read-ASID(S258)
	S283= IR_ID.Out={36,rS,rT,offset}                           IR-Out(S262)
	S284= IR_ID.Out31_26=36                                     IR-Out(S262)
	S285= IR_ID.Out25_21=rS                                     IR-Out(S262)
	S286= IR_ID.Out20_16=rT                                     IR-Out(S262)
	S287= IR_ID.Out15_0=offset                                  IR-Out(S262)
	S288= A_EX.Out=FU(base)                                     A_EX-Out(S266)
	S289= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S266)
	S290= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S266)
	S291= IR_EX.Out={36,rS,rT,offset}                           IR_EX-Out(S268)
	S292= IR_EX.Out31_26=36                                     IR_EX-Out(S268)
	S293= IR_EX.Out25_21=rS                                     IR_EX-Out(S268)
	S294= IR_EX.Out20_16=rT                                     IR_EX-Out(S268)
	S295= IR_EX.Out15_0=offset                                  IR_EX-Out(S268)
	S296= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S270)
	S297= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S270)
	S298= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S270)
	S299= IR_MEM.Out={36,rS,rT,offset}                          IR_MEM-Out(S272)
	S300= IR_MEM.Out31_26=36                                    IR_MEM-Out(S272)
	S301= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S272)
	S302= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S272)
	S303= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S272)
	S304= PC.Out=>IMem.RAddr                                    Premise(F178)
	S305= IMem.RAddr=addr+4                                     Path(S281,S304)
	S306= CP0.ASID=>IMem.ASID                                   Premise(F179)
	S307= IMem.ASID=pid                                         Path(S282,S306)
	S308= IMem.Out=>FU.IR_IF                                    Premise(F180)
	S309= IMem.Out=>IR_ID.In                                    Premise(F181)
	S310= FU.Halt_IF=>CU_IF.Halt                                Premise(F182)
	S311= FU.Bub_IF=>CU_IF.Bub                                  Premise(F183)
	S312= IR_ID.Out=>FU.IR_ID                                   Premise(F184)
	S313= FU.IR_ID={36,rS,rT,offset}                            Path(S283,S312)
	S314= IR_ID.Out31_26=>CU_ID.Op                              Premise(F185)
	S315= CU_ID.Op=36                                           Path(S284,S314)
	S316= CU_ID.Func=alu_add                                    CU_ID(S315)
	S317= CU_ID.MemDataSelFunc=mds_stw                          CU_ID(S315)
	S318= IR_ID.Out25_21=>GPR.RReg1                             Premise(F186)
	S319= GPR.RReg1=rS                                          Path(S285,S318)
	S320= GPR.Rdata1=base                                       GPR-Read(S319,S264)
	S321= GPR.Rdata1=>FU.InID1                                  Premise(F187)
	S322= FU.InID1=base                                         Path(S320,S321)
	S323= FU.OutID1=FU(base)                                    FU-Forward(S322)
	S324= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F188)
	S325= FU.InID1_RReg=rS                                      Path(S285,S324)
	S326= FU.OutID1=>A_EX.In                                    Premise(F189)
	S327= A_EX.In=FU(base)                                      Path(S323,S326)
	S328= IR_ID.Out=>IR_EX.In                                   Premise(F190)
	S329= IR_EX.In={36,rS,rT,offset}                            Path(S283,S328)
	S330= FU.Halt_ID=>CU_ID.Halt                                Premise(F191)
	S331= FU.Bub_ID=>CU_ID.Bub                                  Premise(F192)
	S332= IR_EX.Out=>FU.IR_EX                                   Premise(F193)
	S333= FU.IR_EX={36,rS,rT,offset}                            Path(S291,S332)
	S334= IR_EX.Out31_26=>CU_EX.Op                              Premise(F194)
	S335= CU_EX.Op=36                                           Path(S292,S334)
	S336= CU_EX.Func=alu_add                                    CU_EX(S335)
	S337= CU_EX.MemDataSelFunc=mds_stw                          CU_EX(S335)
	S338= A_EX.Out=>ALU.A                                       Premise(F195)
	S339= ALU.A=FU(base)                                        Path(S288,S338)
	S340= IR_EX.Out15_0=>IMMEXT.In                              Premise(F196)
	S341= IMMEXT.In=offset                                      Path(S295,S340)
	S342= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S341)
	S343= IMMEXT.Out=>ALU.B                                     Premise(F197)
	S344= ALU.B={16{offset[15]},offset}                         Path(S342,S343)
	S345= ALU.Out=>ALUOut_MEM.In                                Premise(F198)
	S346= IR_EX.Out=>IR_MEM.In                                  Premise(F199)
	S347= IR_MEM.In={36,rS,rT,offset}                           Path(S291,S346)
	S348= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F200)
	S349= FU.InEX_WReg=rT                                       Path(S294,S348)
	S350= IR_MEM.Out=>FU.IR_MEM                                 Premise(F201)
	S351= FU.IR_MEM={36,rS,rT,offset}                           Path(S299,S350)
	S352= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F202)
	S353= CU_MEM.Op=36                                          Path(S300,S352)
	S354= CU_MEM.Func=alu_add                                   CU_MEM(S353)
	S355= CU_MEM.MemDataSelFunc=mds_stw                         CU_MEM(S353)
	S356= ALUOut_MEM.Out=>DMem.RAddr                            Premise(F203)
	S357= DMem.RAddr=FU(base)+{16{offset[15]},offset}           Path(S296,S356)
	S358= CP0.ASID=>DMem.ASID                                   Premise(F204)
	S359= DMem.ASID=pid                                         Path(S282,S358)
	S360= DMem.Out=>DR_WB.In                                    Premise(F205)
	S361= IR_MEM.Out=>IR_WB.In                                  Premise(F206)
	S362= IR_WB.In={36,rS,rT,offset}                            Path(S299,S361)
	S363= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F207)
	S364= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S296,S363)
	S365= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F208)
	S366= FU.InMEM_WReg=rT                                      Path(S302,S365)
	S367= IR_WB.Out=>FU.IR_WB                                   Premise(F209)
	S368= IR_WB.Out31_26=>CU_WB.Op                              Premise(F210)
	S369= IR_WB.Out20_16=>GPR.WReg                              Premise(F211)
	S370= DR_WB.Out=>MemDataSelL.In                             Premise(F212)
	S371= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F213)
	S372= MemDataSelL.Out=>GPR.WData                            Premise(F214)
	S373= MemDataSelL.Out=>FU.InWB                              Premise(F215)
	S374= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F216)
	S375= CtrlPC=0                                              Premise(F217)
	S376= CtrlPCInc=0                                           Premise(F218)
	S377= PC[CIA]=addr                                          PC-Hold(S252,S376)
	S378= PC[Out]=addr+4                                        PC-Hold(S253,S375,S376)
	S379= CtrlIMem=0                                            Premise(F219)
	S380= IMem[{pid,addr}]={36,rS,rT,offset}                    IMem-Hold(S255,S379)
	S381= CtrlASIDIn=0                                          Premise(F220)
	S382= CtrlCP0=0                                             Premise(F221)
	S383= CP0[ASID]=pid                                         CP0-Hold(S258,S382)
	S384= CtrlEPCIn=0                                           Premise(F222)
	S385= CtrlExCodeIn=0                                        Premise(F223)
	S386= CtrlIR_ID=0                                           Premise(F224)
	S387= [IR_ID]={36,rS,rT,offset}                             IR_ID-Hold(S262,S386)
	S388= CtrlGPR=0                                             Premise(F225)
	S389= GPR[rS]=base                                          GPR-Hold(S264,S388)
	S390= CtrlA_EX=0                                            Premise(F226)
	S391= [A_EX]=FU(base)                                       A_EX-Hold(S266,S390)
	S392= CtrlIR_EX=0                                           Premise(F227)
	S393= [IR_EX]={36,rS,rT,offset}                             IR_EX-Hold(S268,S392)
	S394= CtrlALUOut_MEM=0                                      Premise(F228)
	S395= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S270,S394)
	S396= CtrlIR_MEM=0                                          Premise(F229)
	S397= [IR_MEM]={36,rS,rT,offset}                            IR_MEM-Hold(S272,S396)
	S398= CtrlDMem=0                                            Premise(F230)
	S399= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S278,S398)
	S400= DMem.Out=a                                            DMem-Read(S359,S357,S278,S398)
	S401= DR_WB.In=a                                            Path(S400,S360)
	S402= CtrlDMem8Word=0                                       Premise(F231)
	S403= CtrlDR_WB=1                                           Premise(F232)
	S404= [DR_WB]=a                                             DR_WB-Write(S401,S403)
	S405= CtrlIR_WB=1                                           Premise(F233)
	S406= [IR_WB]={36,rS,rT,offset}                             IR_WB-Write(S362,S405)
	S407= CtrlALUOut_WB=1                                       Premise(F234)
	S408= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Write(S364,S407)

WB	S409= PC.CIA=addr                                           PC-Out(S377)
	S410= PC.CIA31_28=addr[31:28]                               PC-Out(S377)
	S411= PC.Out=addr+4                                         PC-Out(S378)
	S412= CP0.ASID=pid                                          CP0-Read-ASID(S383)
	S413= IR_ID.Out={36,rS,rT,offset}                           IR-Out(S387)
	S414= IR_ID.Out31_26=36                                     IR-Out(S387)
	S415= IR_ID.Out25_21=rS                                     IR-Out(S387)
	S416= IR_ID.Out20_16=rT                                     IR-Out(S387)
	S417= IR_ID.Out15_0=offset                                  IR-Out(S387)
	S418= A_EX.Out=FU(base)                                     A_EX-Out(S391)
	S419= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S391)
	S420= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S391)
	S421= IR_EX.Out={36,rS,rT,offset}                           IR_EX-Out(S393)
	S422= IR_EX.Out31_26=36                                     IR_EX-Out(S393)
	S423= IR_EX.Out25_21=rS                                     IR_EX-Out(S393)
	S424= IR_EX.Out20_16=rT                                     IR_EX-Out(S393)
	S425= IR_EX.Out15_0=offset                                  IR_EX-Out(S393)
	S426= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S395)
	S427= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S395)
	S428= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S395)
	S429= IR_MEM.Out={36,rS,rT,offset}                          IR_MEM-Out(S397)
	S430= IR_MEM.Out31_26=36                                    IR_MEM-Out(S397)
	S431= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S397)
	S432= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S397)
	S433= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S397)
	S434= DR_WB.Out=a                                           DR_WB-Out(S404)
	S435= DR_WB.Out1_0={a}[1:0]                                 DR_WB-Out(S404)
	S436= DR_WB.Out4_0={a}[4:0]                                 DR_WB-Out(S404)
	S437= IR_WB.Out={36,rS,rT,offset}                           IR-Out(S406)
	S438= IR_WB.Out31_26=36                                     IR-Out(S406)
	S439= IR_WB.Out25_21=rS                                     IR-Out(S406)
	S440= IR_WB.Out20_16=rT                                     IR-Out(S406)
	S441= IR_WB.Out15_0=offset                                  IR-Out(S406)
	S442= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}        ALUOut_WB-Out(S408)
	S443= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S408)
	S444= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S408)
	S445= PC.Out=>IMem.RAddr                                    Premise(F235)
	S446= IMem.RAddr=addr+4                                     Path(S411,S445)
	S447= CP0.ASID=>IMem.ASID                                   Premise(F236)
	S448= IMem.ASID=pid                                         Path(S412,S447)
	S449= IMem.Out=>FU.IR_IF                                    Premise(F237)
	S450= IMem.Out=>IR_ID.In                                    Premise(F238)
	S451= FU.Halt_IF=>CU_IF.Halt                                Premise(F239)
	S452= FU.Bub_IF=>CU_IF.Bub                                  Premise(F240)
	S453= IR_ID.Out=>FU.IR_ID                                   Premise(F241)
	S454= FU.IR_ID={36,rS,rT,offset}                            Path(S413,S453)
	S455= IR_ID.Out31_26=>CU_ID.Op                              Premise(F242)
	S456= CU_ID.Op=36                                           Path(S414,S455)
	S457= CU_ID.Func=alu_add                                    CU_ID(S456)
	S458= CU_ID.MemDataSelFunc=mds_stw                          CU_ID(S456)
	S459= IR_ID.Out25_21=>GPR.RReg1                             Premise(F243)
	S460= GPR.RReg1=rS                                          Path(S415,S459)
	S461= GPR.Rdata1=base                                       GPR-Read(S460,S389)
	S462= GPR.Rdata1=>FU.InID1                                  Premise(F244)
	S463= FU.InID1=base                                         Path(S461,S462)
	S464= FU.OutID1=FU(base)                                    FU-Forward(S463)
	S465= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F245)
	S466= FU.InID1_RReg=rS                                      Path(S415,S465)
	S467= FU.OutID1=>A_EX.In                                    Premise(F246)
	S468= A_EX.In=FU(base)                                      Path(S464,S467)
	S469= IR_ID.Out=>IR_EX.In                                   Premise(F247)
	S470= IR_EX.In={36,rS,rT,offset}                            Path(S413,S469)
	S471= FU.Halt_ID=>CU_ID.Halt                                Premise(F248)
	S472= FU.Bub_ID=>CU_ID.Bub                                  Premise(F249)
	S473= IR_EX.Out=>FU.IR_EX                                   Premise(F250)
	S474= FU.IR_EX={36,rS,rT,offset}                            Path(S421,S473)
	S475= IR_EX.Out31_26=>CU_EX.Op                              Premise(F251)
	S476= CU_EX.Op=36                                           Path(S422,S475)
	S477= CU_EX.Func=alu_add                                    CU_EX(S476)
	S478= CU_EX.MemDataSelFunc=mds_stw                          CU_EX(S476)
	S479= A_EX.Out=>ALU.A                                       Premise(F252)
	S480= ALU.A=FU(base)                                        Path(S418,S479)
	S481= IR_EX.Out15_0=>IMMEXT.In                              Premise(F253)
	S482= IMMEXT.In=offset                                      Path(S425,S481)
	S483= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S482)
	S484= IMMEXT.Out=>ALU.B                                     Premise(F254)
	S485= ALU.B={16{offset[15]},offset}                         Path(S483,S484)
	S486= ALU.Out=>ALUOut_MEM.In                                Premise(F255)
	S487= IR_EX.Out=>IR_MEM.In                                  Premise(F256)
	S488= IR_MEM.In={36,rS,rT,offset}                           Path(S421,S487)
	S489= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F257)
	S490= FU.InEX_WReg=rT                                       Path(S424,S489)
	S491= IR_MEM.Out=>FU.IR_MEM                                 Premise(F258)
	S492= FU.IR_MEM={36,rS,rT,offset}                           Path(S429,S491)
	S493= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F259)
	S494= CU_MEM.Op=36                                          Path(S430,S493)
	S495= CU_MEM.Func=alu_add                                   CU_MEM(S494)
	S496= CU_MEM.MemDataSelFunc=mds_stw                         CU_MEM(S494)
	S497= ALUOut_MEM.Out=>DMem.RAddr                            Premise(F260)
	S498= DMem.RAddr=FU(base)+{16{offset[15]},offset}           Path(S426,S497)
	S499= CP0.ASID=>DMem.ASID                                   Premise(F261)
	S500= DMem.ASID=pid                                         Path(S412,S499)
	S501= DMem.Out=>DR_WB.In                                    Premise(F262)
	S502= IR_MEM.Out=>IR_WB.In                                  Premise(F263)
	S503= IR_WB.In={36,rS,rT,offset}                            Path(S429,S502)
	S504= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F264)
	S505= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S426,S504)
	S506= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F265)
	S507= FU.InMEM_WReg=rT                                      Path(S432,S506)
	S508= IR_WB.Out=>FU.IR_WB                                   Premise(F266)
	S509= FU.IR_WB={36,rS,rT,offset}                            Path(S437,S508)
	S510= IR_WB.Out31_26=>CU_WB.Op                              Premise(F267)
	S511= CU_WB.Op=36                                           Path(S438,S510)
	S512= CU_WB.Func=alu_add                                    CU_WB(S511)
	S513= CU_WB.MemDataSelFunc=mds_stw                          CU_WB(S511)
	S514= IR_WB.Out20_16=>GPR.WReg                              Premise(F268)
	S515= GPR.WReg=rT                                           Path(S440,S514)
	S516= DR_WB.Out=>MemDataSelL.In                             Premise(F269)
	S517= MemDataSelL.In=a                                      Path(S434,S516)
	S518= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F270)
	S519= MemDataSelL.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S443,S518)
	S520= MemDataSelL.Func=6'b000001                            Premise(F271)
	S521= MemDataSelL.Out={24{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}MemDataSelL(S517,S519)
	S522= MemDataSelL.Out=>GPR.WData                            Premise(F272)
	S523= GPR.WData={24{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}Path(S521,S522)
	S524= MemDataSelL.Out=>FU.InWB                              Premise(F273)
	S525= FU.InWB={24{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}Path(S521,S524)
	S526= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F274)
	S527= FU.InWB_WReg=rT                                       Path(S440,S526)
	S528= CtrlPC=0                                              Premise(F275)
	S529= CtrlPCInc=0                                           Premise(F276)
	S530= PC[CIA]=addr                                          PC-Hold(S377,S529)
	S531= PC[Out]=addr+4                                        PC-Hold(S378,S528,S529)
	S532= CtrlIMem=0                                            Premise(F277)
	S533= IMem[{pid,addr}]={36,rS,rT,offset}                    IMem-Hold(S380,S532)
	S534= CtrlASIDIn=0                                          Premise(F278)
	S535= CtrlCP0=0                                             Premise(F279)
	S536= CP0[ASID]=pid                                         CP0-Hold(S383,S535)
	S537= CtrlEPCIn=0                                           Premise(F280)
	S538= CtrlExCodeIn=0                                        Premise(F281)
	S539= CtrlIR_ID=0                                           Premise(F282)
	S540= [IR_ID]={36,rS,rT,offset}                             IR_ID-Hold(S387,S539)
	S541= CtrlGPR=1                                             Premise(F283)
	S542= GPR[rT]={24{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S515,S523,S541)
	S543= CtrlA_EX=0                                            Premise(F284)
	S544= [A_EX]=FU(base)                                       A_EX-Hold(S391,S543)
	S545= CtrlIR_EX=0                                           Premise(F285)
	S546= [IR_EX]={36,rS,rT,offset}                             IR_EX-Hold(S393,S545)
	S547= CtrlALUOut_MEM=0                                      Premise(F286)
	S548= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S395,S547)
	S549= CtrlIR_MEM=0                                          Premise(F287)
	S550= [IR_MEM]={36,rS,rT,offset}                            IR_MEM-Hold(S397,S549)
	S551= CtrlDMem=0                                            Premise(F288)
	S552= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S399,S551)
	S553= DMem.Out=a                                            DMem-Read(S500,S498,S399,S551)
	S554= DR_WB.In=a                                            Path(S553,S501)
	S555= CtrlDMem8Word=0                                       Premise(F289)
	S556= CtrlDR_WB=0                                           Premise(F290)
	S557= [DR_WB]=a                                             DR_WB-Hold(S404,S556)
	S558= CtrlIR_WB=0                                           Premise(F291)
	S559= [IR_WB]={36,rS,rT,offset}                             IR_WB-Hold(S406,S558)
	S560= CtrlALUOut_WB=0                                       Premise(F292)
	S561= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S408,S560)

POST	S530= PC[CIA]=addr                                          PC-Hold(S377,S529)
	S531= PC[Out]=addr+4                                        PC-Hold(S378,S528,S529)
	S533= IMem[{pid,addr}]={36,rS,rT,offset}                    IMem-Hold(S380,S532)
	S536= CP0[ASID]=pid                                         CP0-Hold(S383,S535)
	S540= [IR_ID]={36,rS,rT,offset}                             IR_ID-Hold(S387,S539)
	S542= GPR[rT]={24{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S515,S523,S541)
	S544= [A_EX]=FU(base)                                       A_EX-Hold(S391,S543)
	S546= [IR_EX]={36,rS,rT,offset}                             IR_EX-Hold(S393,S545)
	S548= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S395,S547)
	S550= [IR_MEM]={36,rS,rT,offset}                            IR_MEM-Hold(S397,S549)
	S552= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S399,S551)
	S557= [DR_WB]=a                                             DR_WB-Hold(S404,S556)
	S559= [IR_WB]={36,rS,rT,offset}                             IR_WB-Hold(S406,S558)
	S561= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S408,S560)

