0 0 0 0 0 0 0 
0 -37 -82 -55 74 82 -4 
0 -37 -84 -88 -119 111 185 
0 -35 -14 -2 -300 -87 366 
0 0 43 -37 -474 -87 483 
0 -40 43 10 -283 -67 292 
0 -40 -46 10 -91 37 124 

D:\Hoc_tap\Nam3_2024_2025\Ki1\PhanCungChoDL\Conv2D\conv2Dbuf\conv2Dbuffer\solution3\sim\vhdl>set PATH= 

D:\Hoc_tap\Nam3_2024_2025\Ki1\PhanCungChoDL\Conv2D\conv2Dbuf\conv2Dbuffer\solution3\sim\vhdl>call D:/Xilinx/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_convolve_2d_top glbl -prj convolve_2d.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile "D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s convolve_2d  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_convolve_2d_top glbl -prj convolve_2d.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s convolve_2d 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/conv2Dbuf/conv2Dbuffer/solution3/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/conv2Dbuf/conv2Dbuffer/solution3/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/conv2Dbuf/conv2Dbuffer/solution3/sim/vhdl/AESL_axi_s_in_stream_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_s_in_stream_V'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/conv2Dbuf/conv2Dbuffer/solution3/sim/vhdl/AESL_axi_s_out_stream_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_s_out_stream_V'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/conv2Dbuf/conv2Dbuffer/solution3/sim/vhdl/convolve.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'convolve'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/conv2Dbuf/conv2Dbuffer/solution3/sim/vhdl/convolve_2d.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_convolve_2d_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/conv2Dbuf/conv2Dbuffer/solution3/sim/vhdl/convolve_2d.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'convolve_2d'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/conv2Dbuf/conv2Dbuffer/solution3/sim/vhdl/convolve_2d_mux_7bkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'convolve_2d_mux_7bkb'
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup3/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.convolve [convolve_default]
Compiling architecture rtl of entity xil_defaultlib.convolve_2d_mux_7bkb [\convolve_2d_mux_7bkb(id=1,din7_...]
Compiling architecture behav of entity xil_defaultlib.convolve_2d [convolve_2d_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_out_stream_V [aesl_axi_s_out_stream_v_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_in_stream_V [aesl_axi_s_in_stream_v_default]
Compiling architecture behav of entity xil_defaultlib.apatb_convolve_2d_top
Built simulation snapshot convolve_2d

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/conv2Dbuf/conv2Dbuffer/solution3/sim/vhdl/xsim.dir/convolve_2d/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 20:25:11 2024...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/convolve_2d/xsim_script.tcl
# xsim {convolve_2d} -autoloadwcfg -tclbatch {convolve_2d.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source convolve_2d.tcl
## run all
Note: simulation done!
Time: 895 ns  Iteration: 1  Process: /apatb_convolve_2d_top/generate_sim_done_proc  File: D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/conv2Dbuf/conv2Dbuffer/solution3/sim/vhdl/convolve_2d.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 895 ns  Iteration: 1  Process: /apatb_convolve_2d_top/generate_sim_done_proc  File: D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/conv2Dbuf/conv2Dbuffer/solution3/sim/vhdl/convolve_2d.autotb.vhd
$finish called at time : 895 ns
## quit
INFO: [Common 17-206] Exiting xsim at Wed Dec 18 20:25:14 2024...
0 0 0 0 0 0 0 
0 -37 -82 -55 74 82 -4 
0 -37 -84 -88 -119 111 185 
0 -35 -14 -2 -300 -87 366 
0 0 43 -37 -474 -87 483 
0 -40 43 10 -283 -67 292 
0 -40 -46 10 -91 37 124 
