Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 22 17:22:50 2024
| Host         : Vulcan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file shift_led_timing_summary_routed.rpt -pb shift_led_timing_summary_routed.pb -rpx shift_led_timing_summary_routed.rpx -warn_on_violation
| Design       : shift_led
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   68          inf        0.000                      0                   68           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.784ns  (logic 2.392ns (63.226%)  route 1.391ns (36.774%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y137        FDPE                         0.000     0.000 r  led_reg[2]/C
    SLICE_X47Y137        FDPE (Prop_fdpe_C_Q)         0.204     0.204 r  led_reg[2]/Q
                         net (fo=3, routed)           1.391     1.595    led_OBUF[2]
    AR37                 OBUF (Prop_obuf_I_O)         2.188     3.784 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.784    led[2]
    AR37                                                              r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.637ns  (logic 2.337ns (64.275%)  route 1.299ns (35.725%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDPE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X47Y138        FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  led_reg[3]/Q
                         net (fo=3, routed)           1.299     1.522    led_OBUF[3]
    AT37                 OBUF (Prop_obuf_I_O)         2.114     3.637 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.637    led[3]
    AT37                                                              r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.548ns  (logic 2.313ns (65.178%)  route 1.235ns (34.822%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y137        FDCE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X47Y137        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  led_reg[0]/Q
                         net (fo=3, routed)           1.235     1.458    led_OBUF[0]
    AM39                 OBUF (Prop_obuf_I_O)         2.090     3.548 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.548    led[0]
    AM39                                                              r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.533ns  (logic 2.324ns (65.778%)  route 1.209ns (34.222%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y137        FDPE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X47Y137        FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  led_reg[1]/Q
                         net (fo=3, routed)           1.209     1.432    led_OBUF[1]
    AN39                 OBUF (Prop_obuf_I_O)         2.101     3.533 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.533    led[1]
    AN39                                                              r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.165ns  (logic 1.069ns (33.775%)  route 2.096ns (66.225%))
  Logic Levels:           11  (CARRY4=7 FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X46Y134        FDCE (Prop_fdce_C_Q)         0.259     0.259 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.366     0.625    cnt_reg[3]
    SLICE_X47Y134        LUT4 (Prop_lut4_I2_O)        0.043     0.668 f  led[3]_i_5/O
                         net (fo=1, routed)           1.058     1.726    led[3]_i_5_n_0
    SLICE_X47Y137        LUT6 (Prop_lut6_I1_O)        0.043     1.769 f  led[3]_i_3/O
                         net (fo=33, routed)          0.672     2.441    end_cnt
    SLICE_X46Y134        LUT2 (Prop_lut2_I1_O)        0.043     2.484 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.484    cnt[0]_i_6_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.730 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.730    cnt_reg[0]_i_1_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.784 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.784    cnt_reg[4]_i_1_n_0
    SLICE_X46Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.838 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.838    cnt_reg[8]_i_1_n_0
    SLICE_X46Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.892 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.892    cnt_reg[12]_i_1_n_0
    SLICE_X46Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.946 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.946    cnt_reg[16]_i_1_n_0
    SLICE_X46Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.000 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.000    cnt_reg[20]_i_1_n_0
    SLICE_X46Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.165 r  cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.165    cnt_reg[24]_i_1_n_6
    SLICE_X46Y140        FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.151ns  (logic 1.055ns (33.481%)  route 2.096ns (66.519%))
  Logic Levels:           11  (CARRY4=7 FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X46Y134        FDCE (Prop_fdce_C_Q)         0.259     0.259 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.366     0.625    cnt_reg[3]
    SLICE_X47Y134        LUT4 (Prop_lut4_I2_O)        0.043     0.668 f  led[3]_i_5/O
                         net (fo=1, routed)           1.058     1.726    led[3]_i_5_n_0
    SLICE_X47Y137        LUT6 (Prop_lut6_I1_O)        0.043     1.769 f  led[3]_i_3/O
                         net (fo=33, routed)          0.672     2.441    end_cnt
    SLICE_X46Y134        LUT2 (Prop_lut2_I1_O)        0.043     2.484 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.484    cnt[0]_i_6_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.730 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.730    cnt_reg[0]_i_1_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.784 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.784    cnt_reg[4]_i_1_n_0
    SLICE_X46Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.838 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.838    cnt_reg[8]_i_1_n_0
    SLICE_X46Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.892 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.892    cnt_reg[12]_i_1_n_0
    SLICE_X46Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.946 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.946    cnt_reg[16]_i_1_n_0
    SLICE_X46Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.000 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.000    cnt_reg[20]_i_1_n_0
    SLICE_X46Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.151 r  cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.151    cnt_reg[24]_i_1_n_4
    SLICE_X46Y140        FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.112ns  (logic 1.016ns (32.647%)  route 2.096ns (67.353%))
  Logic Levels:           11  (CARRY4=7 FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X46Y134        FDCE (Prop_fdce_C_Q)         0.259     0.259 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.366     0.625    cnt_reg[3]
    SLICE_X47Y134        LUT4 (Prop_lut4_I2_O)        0.043     0.668 f  led[3]_i_5/O
                         net (fo=1, routed)           1.058     1.726    led[3]_i_5_n_0
    SLICE_X47Y137        LUT6 (Prop_lut6_I1_O)        0.043     1.769 f  led[3]_i_3/O
                         net (fo=33, routed)          0.672     2.441    end_cnt
    SLICE_X46Y134        LUT2 (Prop_lut2_I1_O)        0.043     2.484 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.484    cnt[0]_i_6_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.730 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.730    cnt_reg[0]_i_1_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.784 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.784    cnt_reg[4]_i_1_n_0
    SLICE_X46Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.838 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.838    cnt_reg[8]_i_1_n_0
    SLICE_X46Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.892 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.892    cnt_reg[12]_i_1_n_0
    SLICE_X46Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.946 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.946    cnt_reg[16]_i_1_n_0
    SLICE_X46Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.000 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.000    cnt_reg[20]_i_1_n_0
    SLICE_X46Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     3.112 r  cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.112    cnt_reg[24]_i_1_n_5
    SLICE_X46Y140        FDCE                                         r  cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.111ns  (logic 1.015ns (32.626%)  route 2.096ns (67.374%))
  Logic Levels:           10  (CARRY4=6 FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X46Y134        FDCE (Prop_fdce_C_Q)         0.259     0.259 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.366     0.625    cnt_reg[3]
    SLICE_X47Y134        LUT4 (Prop_lut4_I2_O)        0.043     0.668 f  led[3]_i_5/O
                         net (fo=1, routed)           1.058     1.726    led[3]_i_5_n_0
    SLICE_X47Y137        LUT6 (Prop_lut6_I1_O)        0.043     1.769 f  led[3]_i_3/O
                         net (fo=33, routed)          0.672     2.441    end_cnt
    SLICE_X46Y134        LUT2 (Prop_lut2_I1_O)        0.043     2.484 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.484    cnt[0]_i_6_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.730 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.730    cnt_reg[0]_i_1_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.784 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.784    cnt_reg[4]_i_1_n_0
    SLICE_X46Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.838 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.838    cnt_reg[8]_i_1_n_0
    SLICE_X46Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.892 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.892    cnt_reg[12]_i_1_n_0
    SLICE_X46Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.946 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.946    cnt_reg[16]_i_1_n_0
    SLICE_X46Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.111 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.111    cnt_reg[20]_i_1_n_6
    SLICE_X46Y139        FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.108ns  (logic 1.012ns (32.561%)  route 2.096ns (67.439%))
  Logic Levels:           11  (CARRY4=7 FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X46Y134        FDCE (Prop_fdce_C_Q)         0.259     0.259 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.366     0.625    cnt_reg[3]
    SLICE_X47Y134        LUT4 (Prop_lut4_I2_O)        0.043     0.668 f  led[3]_i_5/O
                         net (fo=1, routed)           1.058     1.726    led[3]_i_5_n_0
    SLICE_X47Y137        LUT6 (Prop_lut6_I1_O)        0.043     1.769 f  led[3]_i_3/O
                         net (fo=33, routed)          0.672     2.441    end_cnt
    SLICE_X46Y134        LUT2 (Prop_lut2_I1_O)        0.043     2.484 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.484    cnt[0]_i_6_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.730 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.730    cnt_reg[0]_i_1_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.784 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.784    cnt_reg[4]_i_1_n_0
    SLICE_X46Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.838 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.838    cnt_reg[8]_i_1_n_0
    SLICE_X46Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.892 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.892    cnt_reg[12]_i_1_n_0
    SLICE_X46Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.946 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.946    cnt_reg[16]_i_1_n_0
    SLICE_X46Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.000 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.000    cnt_reg[20]_i_1_n_0
    SLICE_X46Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     3.108 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.108    cnt_reg[24]_i_1_n_7
    SLICE_X46Y140        FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.097ns  (logic 1.001ns (32.321%)  route 2.096ns (67.679%))
  Logic Levels:           10  (CARRY4=6 FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X46Y134        FDCE (Prop_fdce_C_Q)         0.259     0.259 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.366     0.625    cnt_reg[3]
    SLICE_X47Y134        LUT4 (Prop_lut4_I2_O)        0.043     0.668 f  led[3]_i_5/O
                         net (fo=1, routed)           1.058     1.726    led[3]_i_5_n_0
    SLICE_X47Y137        LUT6 (Prop_lut6_I1_O)        0.043     1.769 f  led[3]_i_3/O
                         net (fo=33, routed)          0.672     2.441    end_cnt
    SLICE_X46Y134        LUT2 (Prop_lut2_I1_O)        0.043     2.484 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.484    cnt[0]_i_6_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.730 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.730    cnt_reg[0]_i_1_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.784 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.784    cnt_reg[4]_i_1_n_0
    SLICE_X46Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.838 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.838    cnt_reg[8]_i_1_n_0
    SLICE_X46Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.892 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.892    cnt_reg[12]_i_1_n_0
    SLICE_X46Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.946 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.946    cnt_reg[16]_i_1_n_0
    SLICE_X46Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.097 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.097    cnt_reg[20]_i_1_n_4
    SLICE_X46Y139        FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y137        FDPE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X47Y137        FDPE (Prop_fdpe_C_Q)         0.100     0.100 f  led_reg[1]/Q
                         net (fo=3, routed)           0.136     0.236    led_OBUF[1]
    SLICE_X47Y137        LUT3 (Prop_lut3_I2_O)        0.028     0.264 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000     0.264    led[1]_i_1_n_0
    SLICE_X47Y137        FDPE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.129ns (48.655%)  route 0.136ns (51.345%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y137        FDPE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X47Y137        FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  led_reg[1]/Q
                         net (fo=3, routed)           0.136     0.236    led_OBUF[1]
    SLICE_X47Y137        LUT3 (Prop_lut3_I0_O)        0.029     0.265 r  led[2]_i_1/O
                         net (fo=1, routed)           0.000     0.265    led[2]_i_1_n_0
    SLICE_X47Y137        FDPE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (47.105%)  route 0.144ns (52.895%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDPE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X47Y138        FDPE (Prop_fdpe_C_Q)         0.100     0.100 f  led_reg[3]/Q
                         net (fo=3, routed)           0.144     0.244    led_OBUF[3]
    SLICE_X47Y138        LUT3 (Prop_lut3_I2_O)        0.028     0.272 r  led[3]_i_1/O
                         net (fo=1, routed)           0.000     0.272    led[3]_i_1_n_0
    SLICE_X47Y138        FDPE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.128ns (40.530%)  route 0.188ns (59.470%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDPE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X47Y138        FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  led_reg[3]/Q
                         net (fo=3, routed)           0.188     0.288    led_OBUF[3]
    SLICE_X47Y137        LUT3 (Prop_lut3_I0_O)        0.028     0.316 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     0.316    led[0]_i_1_n_0
    SLICE_X47Y137        FDCE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.192ns (56.783%)  route 0.146ns (43.217%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y138        FDCE                         0.000     0.000 r  cnt_reg[19]/C
    SLICE_X46Y138        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  cnt_reg[19]/Q
                         net (fo=2, routed)           0.146     0.264    cnt_reg[19]
    SLICE_X46Y138        LUT2 (Prop_lut2_I0_O)        0.028     0.292 r  cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     0.292    cnt[16]_i_2_n_0
    SLICE_X46Y138        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.338 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.338    cnt_reg[16]_i_1_n_4
    SLICE_X46Y138        FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.192ns (56.783%)  route 0.146ns (43.217%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y139        FDCE                         0.000     0.000 r  cnt_reg[23]/C
    SLICE_X46Y139        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  cnt_reg[23]/Q
                         net (fo=2, routed)           0.146     0.264    cnt_reg[23]
    SLICE_X46Y139        LUT2 (Prop_lut2_I0_O)        0.028     0.292 r  cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     0.292    cnt[20]_i_2_n_0
    SLICE_X46Y139        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.338 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.338    cnt_reg[20]_i_1_n_4
    SLICE_X46Y139        FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.192ns (56.461%)  route 0.148ns (43.539%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y136        FDCE                         0.000     0.000 r  cnt_reg[11]/C
    SLICE_X46Y136        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.148     0.266    cnt_reg[11]
    SLICE_X46Y136        LUT2 (Prop_lut2_I0_O)        0.028     0.294 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.294    cnt[8]_i_2_n_0
    SLICE_X46Y136        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.340 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.340    cnt_reg[8]_i_1_n_4
    SLICE_X46Y136        FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.192ns (56.461%)  route 0.148ns (43.539%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y137        FDCE                         0.000     0.000 r  cnt_reg[15]/C
    SLICE_X46Y137        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  cnt_reg[15]/Q
                         net (fo=2, routed)           0.148     0.266    cnt_reg[15]
    SLICE_X46Y137        LUT2 (Prop_lut2_I0_O)        0.028     0.294 r  cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     0.294    cnt[12]_i_2_n_0
    SLICE_X46Y137        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.340 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.340    cnt_reg[12]_i_1_n_4
    SLICE_X46Y137        FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.192ns (56.461%)  route 0.148ns (43.539%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y140        FDCE                         0.000     0.000 r  cnt_reg[27]/C
    SLICE_X46Y140        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  cnt_reg[27]/Q
                         net (fo=2, routed)           0.148     0.266    cnt_reg[27]
    SLICE_X46Y140        LUT2 (Prop_lut2_I0_O)        0.028     0.294 r  cnt[24]_i_2/O
                         net (fo=1, routed)           0.000     0.294    cnt[24]_i_2_n_0
    SLICE_X46Y140        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.340 r  cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.340    cnt_reg[24]_i_1_n_4
    SLICE_X46Y140        FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.192ns (56.461%)  route 0.148ns (43.539%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X46Y134        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.148     0.266    cnt_reg[3]
    SLICE_X46Y134        LUT2 (Prop_lut2_I0_O)        0.028     0.294 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     0.294    cnt[0]_i_3_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.340 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.340    cnt_reg[0]_i_1_n_4
    SLICE_X46Y134        FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------





