//
// ***********************************************************************
// Unpublished work. Copyright 2021 Siemens
// For use only with Tessent tools
// ***********************************************************************
// File Type:       Tessent Cell Library 
// Generated by:    Tessent Shell -- write_cell_library 
// Tool Version:    2023.2 
// Tool Build Date:   Mon May 22 20:47:23 GMT 2023 
// ***********************************************************************
// Library Created : Local Time = Tue Oct  3 08:00:55 2023
//                          GMT = Tue Oct  3 15:00:55 2023


library_format_version = 9;

array_delimiter = "[]";


model INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0
  (MGM_CLK0, clk)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (clk) ( )
  output (MGM_CLK0) ( )
  (
    primitive = _buf mlc_gate0 (clk, MGM_CLK0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0


model INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1
  (MGM_C0, rb)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (rb) ( )
  output (MGM_C0) ( )
  (
    primitive = _inv mlc_gate0 (rb, MGM_C0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1


model INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_2
  (MGM_D0, d, si, ssb)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (d) ( mux_in1; )
  input (si) ( mux_in0; )
  input (ssb) ( mux_select; )
  output (MGM_D0) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (si, d, ssb, MGM_D0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_2


model INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dff mlc_dff (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP


model INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3
  (MGM_D1, IQ1, d2, ssb)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (IQ1) ( mux_in0; )
  input (d2) ( mux_in1; )
  input (ssb) ( mux_select; )
  output (MGM_D1) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (IQ1, d2, ssb, MGM_D1);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3


model INTC_lib783_i0s_160h_50pp_dsiseq_fan05bac_4
  (MGM_D0, IQ, d, den)
(
  model_source = verilog_udp;

  input (IQ) ( )
  input (d) ( )
  input (den) ( )
  output (MGM_D0) ( )
  (
    primitive = _mux mlc_gate0 (IQ, mlc_sel_eq_1_net0, den, MGM_D0);
    primitive = _inv mlc_gate1 (d, mlc_sel_eq_1_net0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fan05bac_4


model INTC_lib783_i0s_160h_50pp_dsiseq_fan05bac_LN_IQ_FF_UDP
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _inv mlc_reset_not_gate (C, mlc_reset_not_net);
    primitive = _and mlc_set_and_gate (mlc_reset_not_net, P, mlc_set_and_net);
    primitive = _dff mlc_dff (mlc_set_and_net, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fan05bac_LN_IQ_FF_UDP


model INTC_lib783_i0s_160h_50pp_dsiseq_faz013ac_5
  (MGM_D0, d, si, ssb)
(
  model_source = verilog_udp;

  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  output (MGM_D0) ( )
  (
    primitive = _mux mlc_gate0 (mlc_inv_net0, mlc_sel_eq_1_net0, ssb, MGM_D0);
    primitive = _inv mlc_inv_gate0 (si, mlc_inv_net0);
    primitive = _inv mlc_gate1 (d, mlc_sel_eq_1_net0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_faz013ac_5


model INTC_lib783_i0s_160h_50pp_dsiseq_fhn003ac_6
  (MGM_D0, d, rb)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (d) ( )
  input (rb) ( )
  output (MGM_D0) ( )
  (
    primitive = _and mlc_gate0 (d, rb, MGM_D0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fhn003ac_6


model INTC_lib783_i0s_160h_50pp_dsiseq_fhn008ac_7
  (MGM_D0, d, s)
(
  model_source = verilog_udp;
  simulation_function = or;

  input (d) ( )
  input (s) ( )
  output (MGM_D0) ( )
  (
    primitive = _or mlc_gate0 (d, s, MGM_D0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fhn008ac_7


model INTC_lib783_i0s_160h_50pp_dsiseq_fsn053ac_8
  (int3, d, int1, int2)
(
  model_source = verilog_udp;

  input (d) ( )
  input (int1) ( )
  input (int2) ( )
  output (int3) ( )
  (
    primitive = _mux mlc_gate0 (int2, mlc_sel_eq_1_net0, int1, int3);
    primitive = _inv mlc_gate1 (d, mlc_sel_eq_1_net0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsn053ac_8


model INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_0
  (o, a)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    primitive = _buf mlc_gate0 (a, o);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_0


model INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_1
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dff mlc_dff (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_1


model INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_2
  (int1, d1, rb)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (d1) ( data_in_inv; )
  input (rb) ( )
  output (int1) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, rb, int1);
    primitive = _inv mlc_gate1 (d1, mlc_inv_net1);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_2


model INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_3
  (o, a, b)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (a) ( )
  input (b) ( )
  output (o) ( )
  (
    primitive = _and mlc_gate0 (a, b, o);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_3


model INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_4
  (int3, en1, int1, int2)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (en1) ( mux_select; )
  input (int1) ( mux_in1; )
  input (int2) ( mux_in0; )
  output (int3) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (int2, int1, en1, int3);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_4


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz012ac_9
  (MGM_D0, d, si, ssb,
   r)
(
  model_source = verilog_udp;

  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (r) ( )
  output (MGM_D0) ( )
  (
    primitive = _mux mlc_gate0 (si, mlc_sel_eq_1_net0, ssb, MGM_D0);
    primitive = _or mlc_gate1 (d, r, mlc_sel_eq_1_net0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz012ac_9


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_0
  (o, a)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    primitive = _buf mlc_gate0 (a, o);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_0


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_1
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dff mlc_dff (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_1


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_2
  (clkout, clk)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (clk) ( )
  output (clkout) ( )
  (
    primitive = _inv mlc_gate0 (clk, clkout);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_2


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_3
  (int3, en1, int1, int2)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (en1) ( mux_select; )
  input (int1) ( mux_in1; )
  input (int2) ( mux_in0; )
  output (int3) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (int2, int1, en1, int3);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_3


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_4
  (clkout, clk1, clk2, s)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (clk1) ( mux_in1; )
  input (clk2) ( mux_in0; )
  input (s) ( mux_select; )
  output (clkout) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (clk2, clk1, s, clkout);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_4


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_0
  (o, a)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    primitive = _buf mlc_gate0 (a, o);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_0


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_1
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dff mlc_dff (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_1


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_2
  (clkout, clk)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (clk) ( )
  output (clkout) ( )
  (
    primitive = _inv mlc_gate0 (clk, clkout);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_2


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_3
  (int3, en1, int1, int2)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (en1) ( mux_select; )
  input (int1) ( mux_in1; )
  input (int2) ( mux_in0; )
  output (int3) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (int2, int1, en1, int3);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_3


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_4
  (o, a, b)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (a) ( )
  input (b) ( )
  output (o) ( )
  (
    primitive = _and mlc_gate0 (a, b, o);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_4


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_5
  (clkout, int1, int2, sb)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (int1) ( mux_in0; )
  input (int2) ( mux_in1; )
  input (sb) ( mux_select; )
  output (clkout) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (int1, int2, sb, clkout);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_5


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_0
  (MGM_CLK0, clk)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (clk) ( )
  output (MGM_CLK0) ( )
  (
    primitive = _buf mlc_gate0 (clk, MGM_CLK0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_0


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_1
  (MGM_D0, d, si, ssb,
   s)
(
  model_source = verilog_udp;

  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (s) ( )
  output (MGM_D0) ( )
  (
    primitive = _mux mlc_gate0 (si, mlc_sel_eq_1_net0, ssb, MGM_D0);
    primitive = _or mlc_gate1 (d, s, mlc_sel_eq_1_net0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_1


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dff mlc_dff (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_2


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_3
  (MGM_D1, IQ1N, d2, r2,
   ssb)
(
  model_source = verilog_udp;

  input (IQ1N) ( )
  input (d2) ( )
  input (r2) ( )
  input (ssb) ( )
  output (MGM_D1) ( )
  (
    primitive = _mux mlc_gate0 (IQ1N, mlc_sel_eq_1_net0, ssb, MGM_D1);
    primitive = _or mlc_gate1 (d2, r2, mlc_sel_eq_1_net0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_3


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_4
  (MGM_C0, rb)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (rb) ( )
  output (MGM_C0) ( )
  (
    primitive = _inv mlc_gate0 (rb, MGM_C0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_4


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_0
  (o, a)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    primitive = _buf mlc_gate0 (a, o);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_0


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_1
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dff mlc_dff (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_1


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_2
  (clkout, clk)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (clk) ( )
  output (clkout) ( )
  (
    primitive = _inv mlc_gate0 (clk, clkout);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_2


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_3
  (int3, en1, int1, int2)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (en1) ( mux_select; )
  input (int1) ( mux_in1; )
  input (int2) ( mux_in0; )
  output (int3) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (int2, int1, en1, int3);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_3


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_4
  (clkout, clk1, clk2, s)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (clk1) ( mux_in1; )
  input (clk2) ( mux_in0; )
  input (s) ( mux_select; )
  output (clkout) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (clk2, clk1, s, clkout);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_4


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_0
  (o, a)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    primitive = _buf mlc_gate0 (a, o);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_0


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_1
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dff mlc_dff (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_1


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_2
  (int1, d1, rb)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (d1) ( data_in_inv; )
  input (rb) ( )
  output (int1) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, rb, int1);
    primitive = _inv mlc_gate1 (d1, mlc_inv_net1);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_2


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_3
  (o, a, b)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (a) ( )
  input (b) ( )
  output (o) ( )
  (
    primitive = _and mlc_gate0 (a, b, o);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_3


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_4
  (int3, en1, int1, int2)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (en1) ( mux_select; )
  input (int1) ( mux_in1; )
  input (int2) ( mux_in0; )
  output (int3) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (int2, int1, en1, int3);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_4


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_5
  (clkout, clk)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (clk) ( )
  output (clkout) ( )
  (
    primitive = _inv mlc_gate0 (clk, clkout);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_5


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_6
  (clkout, clk1, clk2, s)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (clk1) ( mux_in1; )
  input (clk2) ( mux_in0; )
  input (s) ( mux_select; )
  output (clkout) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (clk2, clk1, s, clkout);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_6


model INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_0
  (MGM_CLK0, clk)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (clk) ( )
  output (MGM_CLK0) ( )
  (
    primitive = _buf mlc_gate0 (clk, MGM_CLK0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_0


model INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_1
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dff mlc_dff (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_1


model INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_2
  (MGM_D1, IQ1, d2, ssb)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (IQ1) ( mux_in0; )
  input (d2) ( mux_in1; )
  input (ssb) ( mux_select; )
  output (MGM_D1) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (IQ1, d2, ssb, MGM_D1);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_2


model INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_3
  (MGM_D0, d, si, ssb)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (d) ( mux_in1; )
  input (si) ( mux_in0; )
  input (ssb) ( mux_select; )
  output (MGM_D0) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (si, d, ssb, MGM_D0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_3


model INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP


model INTC_lib783_i0s_160h_50pp_dsiseq_lsnan3ac_10
  (MGM_D0, da, db, dc)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (MGM_D0) ( )
  (
    primitive = _and mlc_gate0 (da, mlc_data_net0, MGM_D0);
    primitive = _and mlc_gate1 (db, dc, mlc_data_net0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsnan3ac_10


model INTC_lib783_i0s_160h_50pp_dsiseq_lsnao3ac_11
  (MGM_D0, da, db, dc)
(
  model_source = verilog_udp;

  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (MGM_D0) ( )
  (
    primitive = _or mlc_gate0 (da, mlc_data_net0, MGM_D0);
    primitive = _and mlc_gate1 (db, dc, mlc_data_net0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsnao3ac_11


model INTC_lib783_i0s_160h_50pp_dsiseq_lsnao4ac_12
  (MGM_D0, da, db, dc,
   dd)
(
  model_source = verilog_udp;

  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  output (MGM_D0) ( )
  (
    primitive = _and mlc_sop_product_gate0 (dc, dd, mlc_product_net0_0);
    primitive = _and mlc_sop_product_gate1 (da, db, mlc_product_net0_1);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, MGM_D0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsnao4ac_12


model INTC_lib783_i0s_160h_50pp_dsiseq_lsnoa3ac_13
  (MGM_D0, da, db, dc)
(
  model_source = verilog_udp;

  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (MGM_D0) ( )
  (
    primitive = _and mlc_gate0 (da, mlc_data_net0, MGM_D0);
    primitive = _or mlc_gate1 (db, dc, mlc_data_net0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsnoa3ac_13


model INTC_lib783_i0s_160h_50pp_dsiseq_lsnoa4ac_14
  (MGM_D0, da, dc, dd,
   db)
(
  model_source = verilog_udp;

  input (da) ( )
  input (dc) ( )
  input (dd) ( )
  input (db) ( )
  output (MGM_D0) ( )
  (
    primitive = _and mlc_sop_product_gate0 (dd, db, mlc_product_net0_0);
    primitive = _and mlc_sop_product_gate1 (dc, db, mlc_product_net0_1);
    primitive = _and mlc_sop_product_gate2 (da, dd, mlc_product_net0_2);
    primitive = _and mlc_sop_product_gate3 (da, dc, mlc_product_net0_3);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, mlc_product_net0_2, mlc_product_net0_3, MGM_D0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsnoa4ac_14


model INTC_lib783_i0s_160h_50pp_dsiseq_lsnor3ac_15
  (MGM_D0, da, db, dc)
(
  model_source = verilog_udp;
  simulation_function = or;

  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (MGM_D0) ( )
  (
    primitive = _or mlc_gate0 (da, mlc_data_net0, MGM_D0);
    primitive = _or mlc_gate1 (db, dc, mlc_data_net0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsnor3ac_15


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_0
  (clkout, clk, enb)
(
  model_source = verilog_udp;
  simulation_function = nor;

  input (clk) ( )
  input (enb) ( )
  output (clkout) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, clkout);
    primitive = _inv mlc_gate1 (clk, mlc_inv_net1);
    primitive = _inv mlc_gate3 (enb, mlc_data_net2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_0


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_1
  (o, a)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    primitive = _buf mlc_gate0 (a, o);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_1


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_2


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_3
  (clkout, int1, int2, sb)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (int1) ( mux_in0; )
  input (int2) ( mux_in1; )
  input (sb) ( mux_select; )
  output (clkout) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (int1, int2, sb, clkout);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_3


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_0
  (MGM_EN0, clk, ssb)
(
  model_source = verilog_udp;
  simulation_function = nor;

  input (clk) ( )
  input (ssb) ( )
  output (MGM_EN0) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, MGM_EN0);
    primitive = _inv mlc_gate1 (clk, mlc_inv_net1);
    primitive = _inv mlc_gate3 (ssb, mlc_data_net2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_0


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_1
  (MGM_D0, si)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (si) ( )
  output (MGM_D0) ( )
  (
    primitive = _buf mlc_gate0 (si, MGM_D0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_1


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_2


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_3
  (MGM_D1, IQ1, ssb, d,
   rb)
(
  model_source = verilog_udp;

  input (IQ1) ( )
  input (ssb) ( )
  input (d) ( )
  input (rb) ( )
  output (MGM_D1) ( )
  (
    primitive = _mux mlc_gate0 (IQ1, mlc_sel_eq_1_net0, ssb, MGM_D1);
    primitive = _and mlc_gate1 (d, rb, mlc_sel_eq_1_net0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_3


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_0
  (MGM_EN0, clk, ssb)
(
  model_source = verilog_udp;
  simulation_function = nor;

  input (clk) ( )
  input (ssb) ( )
  output (MGM_EN0) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, MGM_EN0);
    primitive = _inv mlc_gate1 (clk, mlc_inv_net1);
    primitive = _inv mlc_gate3 (ssb, mlc_data_net2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_0


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_1
  (MGM_D0, si)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (si) ( )
  output (MGM_D0) ( )
  (
    primitive = _buf mlc_gate0 (si, MGM_D0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_1


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_2


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_3
  (MGM_D1, IQ1, d, s,
   ssb)
(
  model_source = verilog_udp;

  input (IQ1) ( )
  input (d) ( )
  input (s) ( )
  input (ssb) ( )
  output (MGM_D1) ( )
  (
    primitive = _mux mlc_gate0 (IQ1, mlc_sel_eq_1_net0, ssb, MGM_D1);
    primitive = _or mlc_gate1 (d, s, mlc_sel_eq_1_net0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_3


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_0
  (clkout, clk, enb)
(
  model_source = verilog_udp;
  simulation_function = nor;

  input (clk) ( )
  input (enb) ( )
  output (clkout) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, clkout);
    primitive = _inv mlc_gate1 (clk, mlc_inv_net1);
    primitive = _inv mlc_gate3 (enb, mlc_data_net2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_0


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_1
  (clkout, clk)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (clk) ( )
  output (clkout) ( )
  (
    primitive = _inv mlc_gate0 (clk, clkout);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_1


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_2


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_3
  (o, a)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    primitive = _buf mlc_gate0 (a, o);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_3


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_4
  (MGM_D1, IQ1_master, d1, ssb)
(
  model_source = verilog_udp;

  input (IQ1_master) ( )
  input (d1) ( )
  input (ssb) ( )
  output (MGM_D1) ( )
  (
    primitive = _mux mlc_gate0 (IQ1_master, mlc_sel_eq_1_net0, ssb, MGM_D1);
    primitive = _inv mlc_gate1 (d1, mlc_sel_eq_1_net0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_4


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_0
  (clkout, clk, enb)
(
  model_source = verilog_udp;
  simulation_function = nor;

  input (clk) ( )
  input (enb) ( )
  output (clkout) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, clkout);
    primitive = _inv mlc_gate1 (clk, mlc_inv_net1);
    primitive = _inv mlc_gate3 (enb, mlc_data_net2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_0


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_1
  (clkout, clk)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (clk) ( )
  output (clkout) ( )
  (
    primitive = _inv mlc_gate0 (clk, clkout);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_1


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_2


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_3
  (o, a)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    primitive = _buf mlc_gate0 (a, o);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_3


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_4
  (MGM_D1, IQ1_master, d1, ssb)
(
  model_source = verilog_udp;

  input (IQ1_master) ( )
  input (d1) ( )
  input (ssb) ( )
  output (MGM_D1) ( )
  (
    primitive = _mux mlc_gate0 (IQ1_master, mlc_sel_eq_1_net0, ssb, MGM_D1);
    primitive = _inv mlc_gate1 (d1, mlc_sel_eq_1_net0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_4


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_0
  (clkout, clk, enb)
(
  model_source = verilog_udp;
  simulation_function = nor;

  input (clk) ( )
  input (enb) ( )
  output (clkout) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, clkout);
    primitive = _inv mlc_gate1 (clk, mlc_inv_net1);
    primitive = _inv mlc_gate3 (enb, mlc_data_net2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_0


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_1
  (clkout, clk)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (clk) ( )
  output (clkout) ( )
  (
    primitive = _inv mlc_gate0 (clk, clkout);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_1


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_2


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_3
  (o, a)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    primitive = _buf mlc_gate0 (a, o);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_3


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_4
  (MGM_D1, IQ1_master, d1, ssb)
(
  model_source = verilog_udp;

  input (IQ1_master) ( )
  input (d1) ( )
  input (ssb) ( )
  output (MGM_D1) ( )
  (
    primitive = _mux mlc_gate0 (IQ1_master, mlc_sel_eq_1_net0, ssb, MGM_D1);
    primitive = _inv mlc_gate1 (d1, mlc_sel_eq_1_net0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_4


model INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_0
  (MGM_EN0, clk, ssb)
(
  model_source = verilog_udp;
  simulation_function = nor;

  input (clk) ( )
  input (ssb) ( )
  output (MGM_EN0) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, MGM_EN0);
    primitive = _inv mlc_gate1 (clk, mlc_inv_net1);
    primitive = _inv mlc_gate3 (ssb, mlc_data_net2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_0


model INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_1
  (MGM_CLK0, clk)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (clk) ( )
  output (MGM_CLK0) ( )
  (
    primitive = _buf mlc_gate0 (clk, MGM_CLK0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_1


model INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_2


model INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_3
  (MGM_D1, IQ1, da, ssb,
   db, dc)
(
  model_source = verilog_udp;

  input (IQ1) ( )
  input (da) ( )
  input (ssb) ( )
  input (db) ( )
  input (dc) ( )
  output (MGM_D1) ( )
  (
    primitive = _mux mlc_gate0 (IQ1, mlc_sel_eq_1_net0, ssb, MGM_D1);
    primitive = _or mlc_gate1 (da, mlc_data_net1, mlc_sel_eq_1_net0);
    primitive = _and mlc_gate2 (db, dc, mlc_data_net1);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_3


model INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_0
  (MGM_EN0, clk, ssb)
(
  model_source = verilog_udp;
  simulation_function = nor;

  input (clk) ( )
  input (ssb) ( )
  output (MGM_EN0) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, MGM_EN0);
    primitive = _inv mlc_gate1 (clk, mlc_inv_net1);
    primitive = _inv mlc_gate3 (ssb, mlc_data_net2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_0


model INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_1
  (MGM_CLK0, clk)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (clk) ( )
  output (MGM_CLK0) ( )
  (
    primitive = _buf mlc_gate0 (clk, MGM_CLK0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_1


model INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_2


model INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_3
  (MGM_D1, IQ1, ssb, da,
   db, dc, dd)
(
  model_source = verilog_udp;

  input (IQ1) ( )
  input (ssb) ( )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  output (MGM_D1) ( )
  (
    primitive = _mux mlc_gate0 (IQ1, mlc_sel_eq_1_net0, ssb, MGM_D1);
    primitive = _and mlc_sop_product_gate0 (dc, dd, mlc_product_net1_0);
    primitive = _and mlc_sop_product_gate1 (da, db, mlc_product_net1_1);
    primitive = _or mlc_sop_sum_gate1 (mlc_product_net1_0, mlc_product_net1_1, mlc_sel_eq_1_net0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_3


model INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_0
  (MGM_EN0, clk, ssb)
(
  model_source = verilog_udp;
  simulation_function = nor;

  input (clk) ( )
  input (ssb) ( )
  output (MGM_EN0) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, MGM_EN0);
    primitive = _inv mlc_gate1 (clk, mlc_inv_net1);
    primitive = _inv mlc_gate3 (ssb, mlc_data_net2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_0


model INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_1
  (MGM_CLK0, clk)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (clk) ( )
  output (MGM_CLK0) ( )
  (
    primitive = _buf mlc_gate0 (clk, MGM_CLK0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_1


model INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_2


model INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_3
  (MGM_D1, IQ1, ssb, da,
   db, dc)
(
  model_source = verilog_udp;

  input (IQ1) ( )
  input (ssb) ( )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (MGM_D1) ( )
  (
    primitive = _mux mlc_gate0 (IQ1, mlc_sel_eq_1_net0, ssb, MGM_D1);
    primitive = _and mlc_gate1 (da, mlc_data_net1, mlc_sel_eq_1_net0);
    primitive = _or mlc_gate2 (db, dc, mlc_data_net1);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_3


model INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_0
  (MGM_EN0, clk, ssb)
(
  model_source = verilog_udp;
  simulation_function = nor;

  input (clk) ( )
  input (ssb) ( )
  output (MGM_EN0) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, MGM_EN0);
    primitive = _inv mlc_gate1 (clk, mlc_inv_net1);
    primitive = _inv mlc_gate3 (ssb, mlc_data_net2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_0


model INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_1
  (MGM_CLK0, clk)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (clk) ( )
  output (MGM_CLK0) ( )
  (
    primitive = _buf mlc_gate0 (clk, MGM_CLK0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_1


model INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_2


model INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_3
  (MGM_D1, IQ1, ssb, da,
   dc, dd, db)
(
  model_source = verilog_udp;

  input (IQ1) ( )
  input (ssb) ( )
  input (da) ( )
  input (dc) ( )
  input (dd) ( )
  input (db) ( )
  output (MGM_D1) ( )
  (
    primitive = _mux mlc_gate0 (IQ1, mlc_sel_eq_1_net0, ssb, MGM_D1);
    primitive = _and mlc_sop_product_gate0 (dd, db, mlc_product_net1_0);
    primitive = _and mlc_sop_product_gate1 (dc, db, mlc_product_net1_1);
    primitive = _and mlc_sop_product_gate2 (da, dd, mlc_product_net1_2);
    primitive = _and mlc_sop_product_gate3 (da, dc, mlc_product_net1_3);
    primitive = _or mlc_sop_sum_gate1 (mlc_product_net1_0, mlc_product_net1_1, mlc_product_net1_2, mlc_product_net1_3, mlc_sel_eq_1_net0);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_3


model INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_func
  (clk, d, o, rb,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_2 inst3 (MGM_D0, d, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (o, IQ);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst6 (so, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fag003cc_func
  (clk, d, o, rb,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_2 inst3 (MGM_D0, d, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (o, IQ);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst6 (so, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fag003cc_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_func
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_2 inst3 (MGM_D0, d1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst6 (MGM_C1, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst7 (MGM_D1, IQ1, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst9 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst10 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst11 (so, o2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fag203cc_func
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_2 inst3 (MGM_D0, d1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst6 (MGM_C1, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst7 (MGM_D1, IQ1, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst9 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst10 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst11 (so, o2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fag203cc_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fag403ac_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_2 inst3 (MGM_D0, d1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst6 (MGM_C1, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst7 (MGM_D1, IQ1, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst9 (MGM_CLK2, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst10 (MGM_C2, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst11 (MGM_D2, IQ2, d3, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst12 (IQ3, MGM_C2, mlc_n2, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst13 (MGM_CLK3, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst14 (MGM_C3, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst15 (MGM_D3, IQ3, d4, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst16 (IQ4, MGM_C3, mlc_n3, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst17 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst18 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst19 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst20 (o4, IQ4);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst21 (so, o4);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fag403ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fag403cc_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_2 inst3 (MGM_D0, d1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst6 (MGM_C1, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst7 (MGM_D1, IQ1, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst9 (MGM_CLK2, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst10 (MGM_C2, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst11 (MGM_D2, IQ2, d3, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst12 (IQ3, MGM_C2, mlc_n2, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst13 (MGM_CLK3, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst14 (MGM_C3, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst15 (MGM_D3, IQ3, d4, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst16 (IQ4, MGM_C3, mlc_n3, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst17 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst18 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst19 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst20 (o4, IQ4);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst21 (so, o4);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fag403cc_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fag803ac_func
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb, notifier0, notifier1, notifier2,
   notifier3, notifier4, notifier5, notifier6,
   notifier7)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  input (notifier5) ( )
  input (notifier6) ( )
  input (notifier7) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_2 inst3 (MGM_D0, d1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst6 (MGM_C1, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst7 (MGM_D1, IQ1, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst9 (MGM_CLK2, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst10 (MGM_C2, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst11 (MGM_D2, IQ2, d3, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst12 (IQ3, MGM_C2, mlc_n2, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst13 (MGM_CLK3, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst14 (MGM_C3, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst15 (MGM_D3, IQ3, d4, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst16 (IQ4, MGM_C3, mlc_n3, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst17 (MGM_CLK4, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst18 (MGM_C4, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst19 (MGM_D4, IQ4, d5, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst20 (IQ5, MGM_C4, mlc_n4, MGM_CLK4, MGM_D4, notifier4);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst21 (MGM_CLK5, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst22 (MGM_C5, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst23 (MGM_D5, IQ5, d6, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst24 (IQ6, MGM_C5, mlc_n5, MGM_CLK5, MGM_D5, notifier5);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst25 (MGM_CLK6, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst26 (MGM_C6, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst27 (MGM_D6, IQ6, d7, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst28 (IQ7, MGM_C6, mlc_n6, MGM_CLK6, MGM_D6, notifier6);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst29 (MGM_CLK7, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst30 (MGM_C7, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst31 (MGM_D7, IQ7, d8, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst32 (IQ8, MGM_C7, mlc_n7, MGM_CLK7, MGM_D7, notifier7);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst33 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst34 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst35 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst36 (o4, IQ4);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst37 (o5, IQ5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst38 (o6, IQ6);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst39 (o7, IQ7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst40 (o8, IQ8);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst41 (so, o8);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fag803ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fag803cc_func
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb, notifier0, notifier1, notifier2,
   notifier3, notifier4, notifier5, notifier6,
   notifier7)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  input (notifier5) ( )
  input (notifier6) ( )
  input (notifier7) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_2 inst3 (MGM_D0, d1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst6 (MGM_C1, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst7 (MGM_D1, IQ1, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst9 (MGM_CLK2, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst10 (MGM_C2, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst11 (MGM_D2, IQ2, d3, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst12 (IQ3, MGM_C2, mlc_n2, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst13 (MGM_CLK3, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst14 (MGM_C3, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst15 (MGM_D3, IQ3, d4, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst16 (IQ4, MGM_C3, mlc_n3, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst17 (MGM_CLK4, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst18 (MGM_C4, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst19 (MGM_D4, IQ4, d5, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst20 (IQ5, MGM_C4, mlc_n4, MGM_CLK4, MGM_D4, notifier4);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst21 (MGM_CLK5, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst22 (MGM_C5, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst23 (MGM_D5, IQ5, d6, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst24 (IQ6, MGM_C5, mlc_n5, MGM_CLK5, MGM_D5, notifier5);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst25 (MGM_CLK6, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst26 (MGM_C6, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst27 (MGM_D6, IQ6, d7, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst28 (IQ7, MGM_C6, mlc_n6, MGM_CLK6, MGM_D6, notifier6);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst29 (MGM_CLK7, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst30 (MGM_C7, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst31 (MGM_D7, IQ7, d8, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst32 (IQ8, MGM_C7, mlc_n7, MGM_CLK7, MGM_D7, notifier7);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst33 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst34 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst35 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst36 (o4, IQ4);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst37 (o5, IQ5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst38 (o6, IQ6);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst39 (o7, IQ7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst40 (o8, IQ8);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst41 (so, o8);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fag803cc_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fan003ac_func
  (clk, d, o, rb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst3 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fan003ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fan013ac_func
  (clk, d, ob, rb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst3 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (ob, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fan013ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fan018ac_func
  (clk, d, ob, s,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( active_high_set; )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst2 (MGM_P0, s);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst3 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst4 (IQ, mlc_n0, MGM_P0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (ob, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fan018ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fan05bac_func
  (clk, d, den, ob,
   rb, s, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst2 (MGM_P0, s);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst3 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fan05bac_4 inst4 (MGM_D0, IQ, d, den);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fan05bac_LN_IQ_FF_UDP inst5 (IQ, MGM_C0, MGM_P0, MGM_CLK0, MGM_D0, notifier);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst6 (ob, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fan05bac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_faz013ac_func
  (clk, d, ob, rb,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (ob) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_faz013ac_5 inst3 (MGM_D0, d, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (ob, IQ);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst6 (so, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_faz013ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_faz018ac_func
  (clk, d, ob, s,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( active_high_set; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (ob) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst2 (MGM_P0, s);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_faz013ac_5 inst3 (MGM_D0, d, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst4 (IQ, mlc_n0, MGM_P0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (ob, IQ);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst6 (so, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_faz018ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fhn000ac_func
  (clk, d, o, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst2 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fhn000ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fhn003ac_func
  (clk, d, o, rb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn003ac_6 inst2 (MGM_D0, d, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fhn003ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fhn008ac_func
  (clk, d, o, s,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn008ac_7 inst2 (MGM_D0, d, s);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fhn008ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fhn010ac_func
  (clk, d, ob, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst2 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (ob, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fhn010ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fkg000ac_func
  (clk, d, o, si,
   so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_2 inst2 (MGM_D0, d, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (o, IQ);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (so, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fkg000ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fkg200ac_func
  (clk, d1, d2, o1,
   o2, si, so, ssb,
   notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_2 inst2 (MGM_D0, d1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst7 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst8 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst9 (so, o2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fkg200ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fkg400ac_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb,
   notifier0, notifier1, notifier2, notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_2 inst2 (MGM_D0, d1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst7 (MGM_CLK2, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst8 (MGM_D2, IQ2, d3, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst10 (MGM_CLK3, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst11 (MGM_D3, IQ3, d4, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst13 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst14 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst15 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst16 (o4, IQ4);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst17 (so, o4);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fkg400ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fkn000ac_func
  (clk, d, o, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst2 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fkn000ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fkn200ac_func
  (clk, d1, d2, o1,
   o2, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst2 (MGM_D0, d1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (MGM_D1, d2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst7 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst8 (o2, IQ2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fkn200ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fkn400ac_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst2 (MGM_D0, d1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (MGM_D1, d2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst7 (MGM_CLK2, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst8 (MGM_D2, d3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst10 (MGM_CLK3, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst11 (MGM_D3, d4);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst13 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst14 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst15 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst16 (o4, IQ4);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fkn400ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fsg000ac_func
  (clk, d, o, si,
   so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_2 inst2 (MGM_D0, d, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (o, IQ);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (so, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsg000ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fsg000cc_func
  (clk, d, o, si,
   so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_2 inst2 (MGM_D0, d, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (o, IQ);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (so, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsg000cc_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fsg200ac_func
  (clk, d1, d2, o1,
   o2, si, so, ssb,
   notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_2 inst2 (MGM_D0, d1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst7 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst8 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst9 (so, o2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsg200ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fsg200cc_func
  (clk, d1, d2, o1,
   o2, si, so, ssb,
   notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_2 inst2 (MGM_D0, d1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst7 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst8 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst9 (so, o2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsg200cc_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fsg400ac_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb,
   notifier0, notifier1, notifier2, notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_2 inst2 (MGM_D0, d1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst7 (MGM_CLK2, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst8 (MGM_D2, IQ2, d3, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst10 (MGM_CLK3, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst11 (MGM_D3, IQ3, d4, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst13 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst14 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst15 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst16 (o4, IQ4);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst17 (so, o4);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsg400ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fsg400cc_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb,
   notifier0, notifier1, notifier2, notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_2 inst2 (MGM_D0, d1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst7 (MGM_CLK2, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst8 (MGM_D2, IQ2, d3, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst10 (MGM_CLK3, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst11 (MGM_D3, IQ3, d4, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst13 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst14 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst15 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst16 (o4, IQ4);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst17 (so, o4);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsg400cc_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fsg800ac_func
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb,
   notifier0, notifier1, notifier2, notifier3,
   notifier4, notifier5, notifier6, notifier7)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  input (notifier5) ( )
  input (notifier6) ( )
  input (notifier7) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_2 inst2 (MGM_D0, d1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst7 (MGM_CLK2, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst8 (MGM_D2, IQ2, d3, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst10 (MGM_CLK3, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst11 (MGM_D3, IQ3, d4, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst13 (MGM_CLK4, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst14 (MGM_D4, IQ4, d5, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst15 (IQ5, mlc_n8, mlc_n9, MGM_CLK4, MGM_D4, notifier4);
    primitive = _tie0 mlc_tie0_9 (mlc_n8);
    primitive = _tie0 mlc_tie0_10 (mlc_n9);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst16 (MGM_CLK5, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst17 (MGM_D5, IQ5, d6, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst18 (IQ6, mlc_n10, mlc_n11, MGM_CLK5, MGM_D5, notifier5);
    primitive = _tie0 mlc_tie0_11 (mlc_n10);
    primitive = _tie0 mlc_tie0_12 (mlc_n11);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst19 (MGM_CLK6, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst20 (MGM_D6, IQ6, d7, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst21 (IQ7, mlc_n12, mlc_n13, MGM_CLK6, MGM_D6, notifier6);
    primitive = _tie0 mlc_tie0_13 (mlc_n12);
    primitive = _tie0 mlc_tie0_14 (mlc_n13);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst22 (MGM_CLK7, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst23 (MGM_D7, IQ7, d8, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst24 (IQ8, mlc_n14, mlc_n15, MGM_CLK7, MGM_D7, notifier7);
    primitive = _tie0 mlc_tie0_15 (mlc_n14);
    primitive = _tie0 mlc_tie0_16 (mlc_n15);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst25 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst26 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst27 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst28 (o4, IQ4);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst29 (o5, IQ5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst30 (o6, IQ6);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst31 (o7, IQ7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst32 (o8, IQ8);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst33 (so, o8);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsg800ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fsg800cc_func
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb,
   notifier0, notifier1, notifier2, notifier3,
   notifier4, notifier5, notifier6, notifier7)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  input (notifier5) ( )
  input (notifier6) ( )
  input (notifier7) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_2 inst2 (MGM_D0, d1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst7 (MGM_CLK2, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst8 (MGM_D2, IQ2, d3, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst10 (MGM_CLK3, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst11 (MGM_D3, IQ3, d4, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst13 (MGM_CLK4, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst14 (MGM_D4, IQ4, d5, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst15 (IQ5, mlc_n8, mlc_n9, MGM_CLK4, MGM_D4, notifier4);
    primitive = _tie0 mlc_tie0_9 (mlc_n8);
    primitive = _tie0 mlc_tie0_10 (mlc_n9);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst16 (MGM_CLK5, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst17 (MGM_D5, IQ5, d6, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst18 (IQ6, mlc_n10, mlc_n11, MGM_CLK5, MGM_D5, notifier5);
    primitive = _tie0 mlc_tie0_11 (mlc_n10);
    primitive = _tie0 mlc_tie0_12 (mlc_n11);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst19 (MGM_CLK6, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst20 (MGM_D6, IQ6, d7, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst21 (IQ7, mlc_n12, mlc_n13, MGM_CLK6, MGM_D6, notifier6);
    primitive = _tie0 mlc_tie0_13 (mlc_n12);
    primitive = _tie0 mlc_tie0_14 (mlc_n13);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst22 (MGM_CLK7, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_3 inst23 (MGM_D7, IQ7, d8, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst24 (IQ8, mlc_n14, mlc_n15, MGM_CLK7, MGM_D7, notifier7);
    primitive = _tie0 mlc_tie0_15 (mlc_n14);
    primitive = _tie0 mlc_tie0_16 (mlc_n15);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst25 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst26 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst27 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst28 (o4, IQ4);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst29 (o5, IQ5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst30 (o6, IQ6);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst31 (o7, IQ7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst32 (o8, IQ8);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst33 (so, o8);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsg800cc_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fsn000ac_func
  (clk, d, o, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst2 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsn000ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fsn012ac_func
  (clk, d, ob, r,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (r) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn008ac_7 inst2 (MGM_D0, d, r);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst4 (ob, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsn012ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fsn01cac_func
  (clk, d, ob, psb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (psb) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn003ac_6 inst2 (MGM_D0, d, psb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst4 (ob, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsn01cac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fsn050ac_func
  (clk, d, en, ob,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fan05bac_4 inst2 (MGM_D0, IQ, d, en);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (ob, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsn050ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fsn053ac_func
  (clk, d, en, ob,
   rb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (rb) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst2 (MGM_D0, int3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn003ac_6 inst4 (int1, en, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn003ac_6 inst5 (int2, IQ, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn053ac_8 inst6 (int3, d, int1, int2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst7 (ob, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsn053ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fsn250ac_func
  (clk, d1, d2, en1,
   en2, ob1, ob2, notifier0,
   notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fan05bac_4 inst2 (MGM_D0, IQ1, d1, en1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fan05bac_4 inst5 (MGM_D1, IQ2, d2, en2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst7 (ob1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst8 (ob2, IQ2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsn250ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_func
  (clk, d1, d2, en1,
   en2, ob1, ob2, rb,
   notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (rb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_0 inst2 (MGM_D0, int3a);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_1 inst3 (IQ2, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_0 inst5 (MGM_D1, int3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_1 inst6 (IQ1, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier0);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_2 inst7 (int1, d1, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_2 inst8 (int1a, d2, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_3 inst9 (int2, IQ1, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_3 inst10 (int2a, IQ2, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_4 inst11 (int3, en1, int1, int2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_4 inst12 (int3a, en2, int1a, int2a);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_0 inst13 (ob1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_0 inst14 (ob2, IQ2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz012ac_func
  (clk, d, ob, r,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (r) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (ob) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz012ac_9 inst2 (MGM_D0, d, si, ssb, r);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst4 (ob, IQ);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst5 (so, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz012ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_func
  (clk, d, en, ob,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (ob) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_0 inst2 (MGM_D0, int5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_1 inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_2 inst4 (int1, d);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_0 inst5 (int2, IQ);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_3 inst6 (int3, en, int1, int2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_2 inst7 (int4, si);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_4 inst8 (int5, int3, int4, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_0 inst9 (ob, IQ);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_0 inst10 (so, ob);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_func
  (clk, d, en, ob,
   rb, si, so, ssb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (ob) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_0 inst2 (MGM_D0, int6);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_1 inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_2 inst4 (int1, d);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_0 inst5 (int2, ob);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_3 inst6 (int3, en, int1, int2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_2 inst7 (int4, si);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_4 inst8 (int5, int3, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_5 inst9 (int6, int4, int5, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_0 inst10 (ob, IQ);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_0 inst11 (so, ob);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_func
  (clk, d1, d2, ob1,
   ob2, r1, r2, si,
   so, ssb, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (r1) ( )
  input (r2) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_1 inst2 (MGM_D0, d1, si, ssb, r1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_2 inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _and MGM_BG_0 (mlc_n2, mlc_n3, MGM_WB_0);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _and MGM_BG_1 (MGM_WB_0, mlc_n4, MGM_WB_1);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _inv MGM_BG_2 (MGM_WB_0, MGM_WB_2);
    primitive = _inv MGM_BG_3 (IQ1, MGM_WB_3);
    primitive = _and MGM_BG_4 (MGM_WB_2, MGM_WB_3, MGM_WB_4);
    primitive = _or MGM_BG_5 (MGM_WB_1, MGM_WB_4, IQ1N);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_3 inst5 (MGM_D1, IQ1N, d2, r2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_2 inst6 (IQ2, mlc_n5, mlc_n6, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_4 inst7 (ob1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_4 inst8 (ob2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_0 inst9 (so, ob2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_func
  (clk, d1, d2, en1,
   en2, ob1, ob2, si,
   so, ssb, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_0 inst2 (MGM_D0, int5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_1 inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_0 inst5 (MGM_D1, int5a);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_1 inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_2 inst7 (int1, d1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_2 inst8 (int1a, d2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_0 inst9 (int2, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_0 inst10 (int2a, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_3 inst11 (int3, en1, int1, int2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_3 inst12 (int3a, en2, int1a, int2a);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_2 inst13 (int4, si);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_2 inst14 (int4a, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_4 inst15 (int5, int3, int4, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_4 inst16 (int5a, int3a, int4a, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_0 inst17 (ob1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_0 inst18 (ob2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_0 inst19 (so, ob2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_func
  (clk, d1, d2, en1,
   en2, ob1, ob2, rb,
   si, so, ssb, notifier0,
   notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_0 inst2 (MGM_D0, int5a);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_1 inst3 (IQ2, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_0 inst5 (MGM_D1, int5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_1 inst6 (IQ1, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier0);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_2 inst7 (int1, d1, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_2 inst8 (int1a, d2, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_3 inst9 (int2, IQ1, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_3 inst10 (int2a, IQ2, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_4 inst11 (int3, en1, int1, int2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_4 inst12 (int3a, en2, int1a, int2a);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_5 inst13 (int4, si);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_5 inst14 (int4a, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_6 inst15 (int5, int3, int4, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_6 inst16 (int5a, int3a, int4a, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_0 inst17 (ob1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_0 inst18 (ob2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_0 inst19 (so, ob2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_func
  (clk, d1, d2, den1,
   den2, o1, o2, si,
   so, ssb, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (den1) ( )
  input (den2) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_0 inst2 (MGM_D0, int2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_1 inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_0 inst5 (MGM_D1, int2a);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_1 inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_2 inst7 (int1, IQ1, d1, den1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_2 inst8 (int1a, IQ2, d2, den2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_3 inst9 (int2, int1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_2 inst10 (int2a, IQ1, int1a, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_0 inst11 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_0 inst12 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_0 inst13 (so, o2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_func
  (clk, d, o, rb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst3 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lan083bc_func
  (clkb, d, o, rb,
   notifier)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst1 (MGM_EN0, clkb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst3 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lan083bc_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lsn010ac_func
  (clk, d, ob, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst2 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (ob, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsn010ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lsn090ac_func
  (clkb, d, ob, notifier)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst1 (MGM_EN0, clkb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst2 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst4 (ob, IQ1);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsn090ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lsn210ac_func
  (clk, d1, d2, ob1,
   ob2, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst2 (MGM_D0, d1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (MGM_EN1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst5 (MGM_D1, d2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst7 (ob1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst8 (ob2, IQ2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsn210ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lsn290ac_func
  (clkb, d1, d2, ob1,
   ob2, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst1 (MGM_EN0, clkb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst2 (MGM_D0, d1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst4 (MGM_EN1, clkb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (MGM_D1, d2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst7 (ob1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst8 (ob2, IQ2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsn290ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lsn800ac_func
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, notifier0, notifier1, notifier2,
   notifier3, notifier4, notifier5, notifier6,
   notifier7)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  input (notifier5) ( )
  input (notifier6) ( )
  input (notifier7) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst2 (MGM_D0, d1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (MGM_EN1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (MGM_D1, d2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst7 (MGM_EN2, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst8 (MGM_D2, d3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_EN2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst10 (MGM_EN3, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst11 (MGM_D3, d4);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_EN3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst13 (MGM_EN4, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst14 (MGM_D4, d5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst15 (IQ5, mlc_n8, mlc_n9, MGM_EN4, MGM_D4, notifier4);
    primitive = _tie0 mlc_tie0_9 (mlc_n8);
    primitive = _tie0 mlc_tie0_10 (mlc_n9);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst16 (MGM_EN5, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst17 (MGM_D5, d6);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst18 (IQ6, mlc_n10, mlc_n11, MGM_EN5, MGM_D5, notifier5);
    primitive = _tie0 mlc_tie0_11 (mlc_n10);
    primitive = _tie0 mlc_tie0_12 (mlc_n11);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst19 (MGM_EN6, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst20 (MGM_D6, d7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst21 (IQ7, mlc_n12, mlc_n13, MGM_EN6, MGM_D6, notifier6);
    primitive = _tie0 mlc_tie0_13 (mlc_n12);
    primitive = _tie0 mlc_tie0_14 (mlc_n13);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst22 (MGM_EN7, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst23 (MGM_D7, d8);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst24 (IQ8, mlc_n14, mlc_n15, MGM_EN7, MGM_D7, notifier7);
    primitive = _tie0 mlc_tie0_15 (mlc_n14);
    primitive = _tie0 mlc_tie0_16 (mlc_n15);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst25 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst26 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst27 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst28 (o4, IQ4);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst29 (o5, IQ5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst30 (o6, IQ6);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst31 (o7, IQ7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst32 (o8, IQ8);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsn800ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lsn800mc_func
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, notifier0, notifier1, notifier2,
   notifier3, notifier4, notifier5, notifier6,
   notifier7)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  input (notifier5) ( )
  input (notifier6) ( )
  input (notifier7) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst2 (MGM_D0, d1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (MGM_EN1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (MGM_D1, d2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst7 (MGM_EN2, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst8 (MGM_D2, d3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_EN2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst10 (MGM_EN3, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst11 (MGM_D3, d4);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_EN3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst13 (MGM_EN4, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst14 (MGM_D4, d5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst15 (IQ5, mlc_n8, mlc_n9, MGM_EN4, MGM_D4, notifier4);
    primitive = _tie0 mlc_tie0_9 (mlc_n8);
    primitive = _tie0 mlc_tie0_10 (mlc_n9);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst16 (MGM_EN5, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst17 (MGM_D5, d6);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst18 (IQ6, mlc_n10, mlc_n11, MGM_EN5, MGM_D5, notifier5);
    primitive = _tie0 mlc_tie0_11 (mlc_n10);
    primitive = _tie0 mlc_tie0_12 (mlc_n11);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst19 (MGM_EN6, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst20 (MGM_D6, d7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst21 (IQ7, mlc_n12, mlc_n13, MGM_EN6, MGM_D6, notifier6);
    primitive = _tie0 mlc_tie0_13 (mlc_n12);
    primitive = _tie0 mlc_tie0_14 (mlc_n13);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst22 (MGM_EN7, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst23 (MGM_D7, d8);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst24 (IQ8, mlc_n14, mlc_n15, MGM_EN7, MGM_D7, notifier7);
    primitive = _tie0 mlc_tie0_15 (mlc_n14);
    primitive = _tie0 mlc_tie0_16 (mlc_n15);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst25 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst26 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst27 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst28 (o4, IQ4);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst29 (o5, IQ5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst30 (o6, IQ6);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst31 (o7, IQ7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst32 (o8, IQ8);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsn800mc_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lsn880ac_func
  (clkb, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, notifier0, notifier1, notifier2,
   notifier3, notifier4, notifier5, notifier6,
   notifier7)
(
  model_source = verilog_module;

  input (clkb) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  input (notifier5) ( )
  input (notifier6) ( )
  input (notifier7) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst1 (MGM_EN0, clkb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst2 (MGM_D0, d1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst4 (MGM_EN1, clkb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (MGM_D1, d2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst7 (MGM_EN2, clkb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst8 (MGM_D2, d3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_EN2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst10 (MGM_EN3, clkb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst11 (MGM_D3, d4);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_EN3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst13 (MGM_EN4, clkb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst14 (MGM_D4, d5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst15 (IQ5, mlc_n8, mlc_n9, MGM_EN4, MGM_D4, notifier4);
    primitive = _tie0 mlc_tie0_9 (mlc_n8);
    primitive = _tie0 mlc_tie0_10 (mlc_n9);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst16 (MGM_EN5, clkb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst17 (MGM_D5, d6);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst18 (IQ6, mlc_n10, mlc_n11, MGM_EN5, MGM_D5, notifier5);
    primitive = _tie0 mlc_tie0_11 (mlc_n10);
    primitive = _tie0 mlc_tie0_12 (mlc_n11);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst19 (MGM_EN6, clkb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst20 (MGM_D6, d7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst21 (IQ7, mlc_n12, mlc_n13, MGM_EN6, MGM_D6, notifier6);
    primitive = _tie0 mlc_tie0_13 (mlc_n12);
    primitive = _tie0 mlc_tie0_14 (mlc_n13);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst22 (MGM_EN7, clkb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst23 (MGM_D7, d8);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst24 (IQ8, mlc_n14, mlc_n15, MGM_EN7, MGM_D7, notifier7);
    primitive = _tie0 mlc_tie0_15 (mlc_n14);
    primitive = _tie0 mlc_tie0_16 (mlc_n15);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst25 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst26 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst27 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst28 (o4, IQ4);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst29 (o5, IQ5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst30 (o6, IQ6);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst31 (o7, IQ7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst32 (o8, IQ8);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsn880ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lsn880mc_func
  (clkb, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, notifier0, notifier1, notifier2,
   notifier3, notifier4, notifier5, notifier6,
   notifier7)
(
  model_source = verilog_module;

  input (clkb) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  input (notifier5) ( )
  input (notifier6) ( )
  input (notifier7) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst1 (MGM_EN0, clkb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst2 (MGM_D0, d1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst4 (MGM_EN1, clkb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst5 (MGM_D1, d2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst7 (MGM_EN2, clkb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst8 (MGM_D2, d3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_EN2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst10 (MGM_EN3, clkb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst11 (MGM_D3, d4);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_EN3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst13 (MGM_EN4, clkb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst14 (MGM_D4, d5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst15 (IQ5, mlc_n8, mlc_n9, MGM_EN4, MGM_D4, notifier4);
    primitive = _tie0 mlc_tie0_9 (mlc_n8);
    primitive = _tie0 mlc_tie0_10 (mlc_n9);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst16 (MGM_EN5, clkb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst17 (MGM_D5, d6);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst18 (IQ6, mlc_n10, mlc_n11, MGM_EN5, MGM_D5, notifier5);
    primitive = _tie0 mlc_tie0_11 (mlc_n10);
    primitive = _tie0 mlc_tie0_12 (mlc_n11);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst19 (MGM_EN6, clkb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst20 (MGM_D6, d7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst21 (IQ7, mlc_n12, mlc_n13, MGM_EN6, MGM_D6, notifier6);
    primitive = _tie0 mlc_tie0_13 (mlc_n12);
    primitive = _tie0 mlc_tie0_14 (mlc_n13);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst22 (MGM_EN7, clkb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst23 (MGM_D7, d8);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst24 (IQ8, mlc_n14, mlc_n15, MGM_EN7, MGM_D7, notifier7);
    primitive = _tie0 mlc_tie0_15 (mlc_n14);
    primitive = _tie0 mlc_tie0_16 (mlc_n15);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst25 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst26 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst27 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst28 (o4, IQ4);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst29 (o5, IQ5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst30 (o6, IQ6);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst31 (o7, IQ7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst32 (o8, IQ8);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsn880mc_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lsnan3ac_func
  (clk, da, db, dc,
   o, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnan3ac_10 inst2 (MGM_D0, da, db, dc);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsnan3ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lsnao3ac_func
  (clk, da, db, dc,
   o, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnao3ac_11 inst2 (MGM_D0, da, db, dc);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsnao3ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lsnao4ac_func
  (clk, da, db, dc,
   dd, o, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnao4ac_12 inst2 (MGM_D0, da, db, dc, dd);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsnao4ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lsnoa3ac_func
  (clk, da, db, dc,
   o, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnoa3ac_13 inst2 (MGM_D0, da, db, dc);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsnoa3ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lsnoa4ac_func
  (clk, da, db, dc,
   dd, o, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnoa4ac_14 inst2 (MGM_D0, da, dc, dd, db);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsnoa4ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lsnor3ac_func
  (clk, da, db, dc,
   o, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnor3ac_15 inst2 (MGM_D0, da, db, dc);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsnor3ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_func
  (clk, d, o, si,
   so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_0 inst1 (MGM_EN0, clk, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_1 inst2 (MGM_D0, si);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_2 inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_1 inst4 (MGM_EN1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_3 inst5 (MGM_D1, IQ1, d, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_2 inst6 (IQ, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_1 inst7 (o, IQ);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_1 inst8 (so, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_func
  (clk, d, o, rb,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_0 inst1 (MGM_EN0, clk, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_1 inst2 (MGM_D0, si);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_2 inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_1 inst4 (MGM_EN1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_3 inst5 (MGM_D1, IQ1, ssb, d, rb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_2 inst6 (IQ, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_1 inst7 (o, IQ);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_1 inst8 (so, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_func
  (clk, d, o, s,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d) ( )
  input (s) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_0 inst1 (MGM_EN0, clk, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_1 inst2 (MGM_D0, si);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_2 inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_1 inst4 (MGM_EN1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_3 inst5 (MGM_D1, IQ1, d, s, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_2 inst6 (IQ, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_1 inst7 (o, IQ);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_1 inst8 (so, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_func
  (clk, d1, d2, o1,
   o2, si, so, ssb,
   notifier, notifier0, notifier1, notifier2)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_0 inst1 (MGM_EN0, clk, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_1 inst2 (MGM_D0, si);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_2 inst3 (IQ1_master, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_3 inst4 (MGM_EN1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_4 inst5 (MGM_D1, IQ1_master, d1, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_2 inst6 (IQ1_slave, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_0 inst7 (MGM_EN2, clk, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_3 inst8 (MGM_D2, IQ1_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_2 inst9 (IQ2_master, mlc_n4, mlc_n5, MGM_EN2, MGM_D2, notifier);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_3 inst10 (MGM_EN3, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_4 inst11 (MGM_D3, IQ2_master, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_2 inst12 (IQ2_slave, mlc_n6, mlc_n7, MGM_EN3, MGM_D3, notifier2);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_1 inst13 (o1, IQ1_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_1 inst14 (o2, IQ2_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_1 inst15 (so, IQ2_slave);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb,
   notifier, notifier0, notifier1, notifier2,
   notifier3, notifier4)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_0 inst1 (MGM_EN0, clk, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_1 inst2 (MGM_D0, si);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_2 inst3 (IQ1_master, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_3 inst4 (MGM_EN1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_4 inst5 (MGM_D1, IQ1_master, d1, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_2 inst6 (IQ1_slave, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_0 inst7 (MGM_EN2, clk, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_3 inst8 (MGM_D2, IQ1_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_2 inst9 (IQ2_master, mlc_n4, mlc_n5, MGM_EN2, MGM_D2, notifier);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_3 inst10 (MGM_EN3, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_4 inst11 (MGM_D3, IQ2_master, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_2 inst12 (IQ2_slave, mlc_n6, mlc_n7, MGM_EN3, MGM_D3, notifier2);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_0 inst13 (MGM_EN4, clk, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_3 inst14 (MGM_D4, IQ2_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_2 inst15 (IQ3_master, mlc_n8, mlc_n9, MGM_EN4, MGM_D4, notifier);
    primitive = _tie0 mlc_tie0_9 (mlc_n8);
    primitive = _tie0 mlc_tie0_10 (mlc_n9);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_3 inst16 (MGM_EN5, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_4 inst17 (MGM_D5, IQ3_master, d3, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_2 inst18 (IQ3_slave, mlc_n10, mlc_n11, MGM_EN5, MGM_D5, notifier3);
    primitive = _tie0 mlc_tie0_11 (mlc_n10);
    primitive = _tie0 mlc_tie0_12 (mlc_n11);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_0 inst19 (MGM_EN6, clk, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_3 inst20 (MGM_D6, IQ3_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_2 inst21 (IQ4_master, mlc_n12, mlc_n13, MGM_EN6, MGM_D6, notifier);
    primitive = _tie0 mlc_tie0_13 (mlc_n12);
    primitive = _tie0 mlc_tie0_14 (mlc_n13);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_3 inst22 (MGM_EN7, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_4 inst23 (MGM_D7, IQ4_master, d4, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_2 inst24 (IQ4_slave, mlc_n14, mlc_n15, MGM_EN7, MGM_D7, notifier4);
    primitive = _tie0 mlc_tie0_15 (mlc_n14);
    primitive = _tie0 mlc_tie0_16 (mlc_n15);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_1 inst25 (o1, IQ1_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_1 inst26 (o2, IQ2_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_1 inst27 (o3, IQ3_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_1 inst28 (o4, IQ4_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_1 inst29 (so, IQ4_slave);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_func
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb,
   notifier, notifier0, notifier1, notifier2,
   notifier3, notifier4, notifier5, notifier6,
   notifier7, notifier8)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  input (notifier5) ( )
  input (notifier6) ( )
  input (notifier7) ( )
  input (notifier8) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_0 inst1 (MGM_EN0, clk, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_1 inst2 (MGM_D0, si);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_2 inst3 (IQ1_master, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_3 inst4 (MGM_EN1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_4 inst5 (MGM_D1, IQ1_master, d1, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_2 inst6 (IQ1_slave, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_0 inst7 (MGM_EN2, clk, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_3 inst8 (MGM_D2, IQ1_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_2 inst9 (IQ2_master, mlc_n4, mlc_n5, MGM_EN2, MGM_D2, notifier);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_3 inst10 (MGM_EN3, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_4 inst11 (MGM_D3, IQ2_master, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_2 inst12 (IQ2_slave, mlc_n6, mlc_n7, MGM_EN3, MGM_D3, notifier2);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_0 inst13 (MGM_EN4, clk, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_3 inst14 (MGM_D4, IQ2_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_2 inst15 (IQ3_master, mlc_n8, mlc_n9, MGM_EN4, MGM_D4, notifier);
    primitive = _tie0 mlc_tie0_9 (mlc_n8);
    primitive = _tie0 mlc_tie0_10 (mlc_n9);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_3 inst16 (MGM_EN5, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_4 inst17 (MGM_D5, IQ3_master, d3, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_2 inst18 (IQ3_slave, mlc_n10, mlc_n11, MGM_EN5, MGM_D5, notifier3);
    primitive = _tie0 mlc_tie0_11 (mlc_n10);
    primitive = _tie0 mlc_tie0_12 (mlc_n11);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_0 inst19 (MGM_EN6, clk, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_3 inst20 (MGM_D6, IQ3_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_2 inst415 (IQ4_master, mlc_n12, mlc_n13, MGM_EN6, MGM_D6, notifier);
    primitive = _tie0 mlc_tie0_13 (mlc_n12);
    primitive = _tie0 mlc_tie0_14 (mlc_n13);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_3 inst416 (MGM_EN7, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_4 inst417 (MGM_D7, IQ4_master, d4, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_2 inst418 (IQ4_slave, mlc_n14, mlc_n15, MGM_EN7, MGM_D7, notifier4);
    primitive = _tie0 mlc_tie0_15 (mlc_n14);
    primitive = _tie0 mlc_tie0_16 (mlc_n15);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_0 inst419 (MGM_EN8, clk, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_3 inst420 (MGM_D8, IQ4_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_2 inst515 (IQ5_master, mlc_n16, mlc_n17, MGM_EN8, MGM_D8, notifier);
    primitive = _tie0 mlc_tie0_17 (mlc_n16);
    primitive = _tie0 mlc_tie0_18 (mlc_n17);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_3 inst516 (MGM_EN9, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_4 inst517 (MGM_D9, IQ5_master, d5, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_2 inst518 (IQ5_slave, mlc_n18, mlc_n19, MGM_EN9, MGM_D9, notifier5);
    primitive = _tie0 mlc_tie0_19 (mlc_n18);
    primitive = _tie0 mlc_tie0_20 (mlc_n19);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_0 inst519 (MGM_EN10, clk, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_3 inst520 (MGM_D10, IQ5_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_2 inst615 (IQ6_master, mlc_n20, mlc_n21, MGM_EN10, MGM_D10, notifier);
    primitive = _tie0 mlc_tie0_21 (mlc_n20);
    primitive = _tie0 mlc_tie0_22 (mlc_n21);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_3 inst616 (MGM_EN11, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_4 inst617 (MGM_D11, IQ6_master, d6, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_2 inst618 (IQ6_slave, mlc_n22, mlc_n23, MGM_EN11, MGM_D11, notifier6);
    primitive = _tie0 mlc_tie0_23 (mlc_n22);
    primitive = _tie0 mlc_tie0_24 (mlc_n23);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_0 inst619 (MGM_EN12, clk, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_3 inst620 (MGM_D12, IQ6_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_2 inst715 (IQ7_master, mlc_n24, mlc_n25, MGM_EN12, MGM_D12, notifier);
    primitive = _tie0 mlc_tie0_25 (mlc_n24);
    primitive = _tie0 mlc_tie0_26 (mlc_n25);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_3 inst716 (MGM_EN13, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_4 inst717 (MGM_D13, IQ7_master, d7, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_2 inst718 (IQ7_slave, mlc_n26, mlc_n27, MGM_EN13, MGM_D13, notifier7);
    primitive = _tie0 mlc_tie0_27 (mlc_n26);
    primitive = _tie0 mlc_tie0_28 (mlc_n27);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_0 inst719 (MGM_EN14, clk, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_3 inst720 (MGM_D14, IQ7_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_2 inst21 (IQ8_master, mlc_n28, mlc_n29, MGM_EN14, MGM_D14, notifier);
    primitive = _tie0 mlc_tie0_29 (mlc_n28);
    primitive = _tie0 mlc_tie0_30 (mlc_n29);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_3 inst22 (MGM_EN15, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_4 inst23 (MGM_D15, IQ8_master, d8, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_2 inst24 (IQ8_slave, mlc_n30, mlc_n31, MGM_EN15, MGM_D15, notifier8);
    primitive = _tie0 mlc_tie0_31 (mlc_n30);
    primitive = _tie0 mlc_tie0_32 (mlc_n31);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_1 inst25 (o1, IQ1_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_1 inst26 (o2, IQ2_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_1 inst27 (o3, IQ3_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_1 inst280 (o4, IQ4_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_1 inst281 (o5, IQ5_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_1 inst282 (o6, IQ6_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_1 inst283 (o7, IQ7_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_1 inst284 (o8, IQ8_slave);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_1 inst29 (so, IQ8_slave);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_func
  (clk, da, db, dc,
   o, si, so, ssb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_0 inst1 (MGM_EN0, clk, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_1 inst2 (MGM_D0, si);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_2 inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_1 inst4 (MGM_EN1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_3 inst5 (MGM_D1, IQ1, da, ssb, db, dc);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_2 inst6 (IQ, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_1 inst7 (o, IQ);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_1 inst8 (so, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_func
  (clk, da, db, dc,
   dd, o, si, so,
   ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_0 inst1 (MGM_EN0, clk, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_1 inst2 (MGM_D0, si);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_2 inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_1 inst4 (MGM_EN1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_3 inst5 (MGM_D1, IQ1, ssb, da, db, dc,
      dd);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_2 inst6 (IQ, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_1 inst7 (o, IQ);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_1 inst8 (so, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_func
  (clk, da, db, dc,
   o, si, so, ssb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_0 inst1 (MGM_EN0, clk, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_1 inst2 (MGM_D0, si);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_2 inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_1 inst4 (MGM_EN1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_3 inst5 (MGM_D1, IQ1, ssb, da, db, dc);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_2 inst6 (IQ, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_1 inst7 (o, IQ);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_1 inst8 (so, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_func
  (clk, da, db, dc,
   dd, o, si, so,
   ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_0 inst1 (MGM_EN0, clk, ssb);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_1 inst2 (MGM_D0, si);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_2 inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_1 inst4 (MGM_EN1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_3 inst5 (MGM_D1, IQ1, ssb, da, dc, dd,
      db);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_2 inst6 (IQ, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_1 inst7 (o, IQ);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_1 inst8 (so, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_func


model INTC_lib783_i0s_160h_50pp_dsiseq_ltn010rc_func
  (clk, d, ob, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst2 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (ob, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_ltn010rc_func


model INTC_lib783_i0s_160h_50pp_dsiseq_ltn210rc_func
  (clk, d1, d2, ob1,
   ob2, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst2 (MGM_D0, d1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (MGM_EN1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst5 (MGM_D1, d2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst7 (ob1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst8 (ob2, IQ2);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_ltn210rc_func


model INTC_lib783_i0s_160h_50pp_dsiseq_ltn410rc_func
  (clk, d1, d2, d3,
   d4, ob1, ob2, ob3,
   ob4, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (ob1) ( )
  output (ob2) ( )
  output (ob3) ( )
  output (ob4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst2 (MGM_D0, d1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst4 (MGM_EN1, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst5 (MGM_D1, d2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst7 (MGM_EN2, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst8 (MGM_D2, d3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_EN2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst10 (MGM_EN3, clk);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_1 inst11 (MGM_D3, d4);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_N_IQ_LATCH_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_EN3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst13 (ob1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst14 (ob2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst15 (ob3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_0 inst16 (ob4, IQ4);
  )
) // end model INTC_lib783_i0s_160h_50pp_dsiseq_ltn410rc_func


model i0sfag003ac1d02x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_func i0sfag003ac1d02x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfag003ac1d02x5


model i0sfag003ac1d03x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_func i0sfag003ac1d03x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfag003ac1d03x5


model i0sfag003ac1d06x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_func i0sfag003ac1d06x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfag003ac1d06x5


model i0sfag003ac1d12x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003ac_func i0sfag003ac1d12x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfag003ac1d12x5


model i0sfag003cc1d02x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003cc_func i0sfag003cc1d02x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfag003cc1d02x5


model i0sfag003cc1d03x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag003cc_func i0sfag003cc1d03x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfag003cc1d03x5


model i0sfag203ac1d02x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_func i0sfag203ac1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfag203ac1d02x5


model i0sfag203ac1d03x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_func i0sfag203ac1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfag203ac1d03x5


model i0sfag203ac1d06x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203ac_func i0sfag203ac1d06x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfag203ac1d06x5


model i0sfag203cc1d02x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203cc_func i0sfag203cc1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfag203cc1d02x5


model i0sfag203cc1d03x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag203cc_func i0sfag203cc1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfag203cc1d03x5


model i0sfag403ac1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag403ac_func i0sfag403ac1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfag403ac1q02x5


model i0sfag403ac1q03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag403ac_func i0sfag403ac1q03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfag403ac1q03x5


model i0sfag403ac1q06x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag403ac_func i0sfag403ac1q06x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfag403ac1q06x5


model i0sfag403cc1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag403cc_func i0sfag403cc1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfag403cc1q02x5


model i0sfag403cc1q03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag403cc_func i0sfag403cc1q03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfag403cc1q03x5


model i0sfag803ac1q02x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag803ac_func i0sfag803ac1q02x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfag803ac1q02x5


model i0sfag803ac1q03x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag803ac_func i0sfag803ac1q03x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfag803ac1q03x5


model i0sfag803ac1q06x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag803ac_func i0sfag803ac1q06x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfag803ac1q06x5


model i0sfag803cc1q02x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag803cc_func i0sfag803cc1q02x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfag803cc1q02x5


model i0sfag803cc1q03x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fag803cc_func i0sfag803cc1q03x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfag803cc1q03x5


model i0sfan003ac1d02x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfag003cc1d02x5, i0sfag003ac1d03x5, i0sfag003ac1d02x5, i0sfag003cc1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fan003ac_func i0sfan003ac1d02x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfan003ac1d02x5


model i0sfan003ac1d03x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfag003cc1d03x5, i0sfag003ac1d03x5, i0sfag003cc1d02x5, i0sfag003ac1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fan003ac_func i0sfan003ac1d03x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfan003ac1d03x5


model i0sfan003ac1d06x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfag003ac1d06x5, i0sfag003ac1d12x5, i0sfag003cc1d03x5, i0sfag003ac1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fan003ac_func i0sfan003ac1d06x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfan003ac1d06x5


model i0sfan003ac1d12x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfag003ac1d12x5, i0sfag003ac1d06x5, i0sfag003cc1d03x5, i0sfag003ac1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fan003ac_func i0sfan003ac1d12x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfan003ac1d12x5


model i0sfan013ac1d02x5
  (clk, d, ob, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfaz013ac1d02x5, i0sfaz013ac1d03x5, i0sfaz013ac1d06x5, i0sfaz013ac1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fan013ac_func i0sfan013ac1d02x5_behav_inst (clk, d, ob_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan013ac1d02x5


model i0sfan013ac1d03x5
  (clk, d, ob, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfaz013ac1d03x5, i0sfaz013ac1d02x5, i0sfaz013ac1d06x5, i0sfaz013ac1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fan013ac_func i0sfan013ac1d03x5_behav_inst (clk, d, ob_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan013ac1d03x5


model i0sfan013ac1d06x5
  (clk, d, ob, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfaz013ac1d06x5, i0sfaz013ac1d12x5, i0sfaz013ac1d03x5, i0sfaz013ac1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fan013ac_func i0sfan013ac1d06x5_behav_inst (clk, d, ob_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan013ac1d06x5


model i0sfan013ac1d12x5
  (clk, d, ob, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfaz013ac1d12x5, i0sfaz013ac1d06x5, i0sfaz013ac1d03x5, i0sfaz013ac1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fan013ac_func i0sfan013ac1d12x5_behav_inst (clk, d, ob_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan013ac1d12x5


model i0sfan018ac1d02x5
  (clk, d, ob, s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfaz018ac1d02x5, i0sfaz018ac1d03x5, i0sfaz018ac1d06x5, i0sfaz018ac1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (s) ( active_high_set; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fan018ac_func i0sfan018ac1d02x5_behav_inst (clk, d, ob_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan018ac1d02x5


model i0sfan018ac1d03x5
  (clk, d, ob, s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfaz018ac1d03x5, i0sfaz018ac1d02x5, i0sfaz018ac1d06x5, i0sfaz018ac1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (s) ( active_high_set; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fan018ac_func i0sfan018ac1d03x5_behav_inst (clk, d, ob_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan018ac1d03x5


model i0sfan018ac1d06x5
  (clk, d, ob, s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfaz018ac1d06x5, i0sfaz018ac1d12x5, i0sfaz018ac1d03x5, i0sfaz018ac1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (s) ( active_high_set; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fan018ac_func i0sfan018ac1d06x5_behav_inst (clk, d, ob_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan018ac1d06x5


model i0sfan018ac1d12x5
  (clk, d, ob, s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfaz018ac1d12x5, i0sfaz018ac1d06x5, i0sfaz018ac1d03x5, i0sfaz018ac1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (s) ( active_high_set; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fan018ac_func i0sfan018ac1d12x5_behav_inst (clk, d, ob_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan018ac1d12x5


model i0sfan05bac1d02x5
  (clk, d, den, ob,
   rb, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fan05bac_func i0sfan05bac1d02x5_behav_inst (clk, d, den, ob_tmp, rb, s,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan05bac1d02x5


model i0sfan05bac1d03x5
  (clk, d, den, ob,
   rb, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fan05bac_func i0sfan05bac1d03x5_behav_inst (clk, d, den, ob_tmp, rb, s,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan05bac1d03x5


model i0sfan05bac1d06x5
  (clk, d, den, ob,
   rb, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fan05bac_func i0sfan05bac1d06x5_behav_inst (clk, d, den, ob_tmp, rb, s,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan05bac1d06x5


model i0sfan05bac1d12x5
  (clk, d, den, ob,
   rb, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fan05bac_func i0sfan05bac1d12x5_behav_inst (clk, d, den, ob_tmp, rb, s,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan05bac1d12x5


model i0sfaz013ac1d02x5
  (clk, d, ob, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_faz013ac_func i0sfaz013ac1d02x5_behav_inst (clk, d, ob_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz013ac1d02x5


model i0sfaz013ac1d03x5
  (clk, d, ob, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_faz013ac_func i0sfaz013ac1d03x5_behav_inst (clk, d, ob_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz013ac1d03x5


model i0sfaz013ac1d06x5
  (clk, d, ob, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_faz013ac_func i0sfaz013ac1d06x5_behav_inst (clk, d, ob_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz013ac1d06x5


model i0sfaz013ac1d12x5
  (clk, d, ob, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_faz013ac_func i0sfaz013ac1d12x5_behav_inst (clk, d, ob_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz013ac1d12x5


model i0sfaz018ac1d02x5
  (clk, d, ob, s,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_faz018ac_func i0sfaz018ac1d02x5_behav_inst (clk, d, ob_tmp, s, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz018ac1d02x5


model i0sfaz018ac1d03x5
  (clk, d, ob, s,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_faz018ac_func i0sfaz018ac1d03x5_behav_inst (clk, d, ob_tmp, s, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz018ac1d03x5


model i0sfaz018ac1d06x5
  (clk, d, ob, s,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_faz018ac_func i0sfaz018ac1d06x5_behav_inst (clk, d, ob_tmp, s, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz018ac1d06x5


model i0sfaz018ac1d12x5
  (clk, d, ob, s,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_faz018ac_func i0sfaz018ac1d12x5_behav_inst (clk, d, ob_tmp, s, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz018ac1d12x5


model i0sfhn000ac1d02f5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfsg000cc1d02x5, i0sfsg000ac1d02x5, i0sfsg000ac1d03x5, i0sfkg000ac1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn000ac_func i0sfhn000ac1d02f5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn000ac1d02f5


model i0sfhn000ac1d02x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfsg000cc1d02x5, i0sfsg000ac1d02x5, i0sfsg000ac1d03x5, i0sfkg000ac1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn000ac_func i0sfhn000ac1d02x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn000ac1d02x5


model i0sfhn000ac1d03f5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfsg000cc1d03x5, i0sfsg000ac1d03x5, i0sfkg000ac1d03x5, i0sfsg000cc1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn000ac_func i0sfhn000ac1d03f5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn000ac1d03f5


model i0sfhn000ac1d03x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfsg000cc1d03x5, i0sfsg000ac1d03x5, i0sfkg000ac1d03x5, i0sfsg000cc1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn000ac_func i0sfhn000ac1d03x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn000ac1d03x5


model i0sfhn000ac1d09f5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkg000ac1d09x5, i0sfsg000ac1d12x5, i0sfsg000ac1d06x5, i0sfkg000ac1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn000ac_func i0sfhn000ac1d09f5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn000ac1d09f5


model i0sfhn000ac1d09x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkg000ac1d09x5, i0sfsg000ac1d12x5, i0sfsg000ac1d06x5, i0sfkg000ac1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn000ac_func i0sfhn000ac1d09x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn000ac1d09x5


model i0sfhn000ac1d18f5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkg000ac1d18x5, i0sfkg000ac1d12x5, i0sfsg000ac1d12x5, i0sfkg000ac1d09x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn000ac_func i0sfhn000ac1d18f5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn000ac1d18f5


model i0sfhn000ac1d18x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkg000ac1d18x5, i0sfkg000ac1d12x5, i0sfsg000ac1d12x5, i0sfkg000ac1d09x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn000ac_func i0sfhn000ac1d18x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn000ac1d18x5


model i0sfhn003ac1d02f5
  (clk, d, o, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn003ac_func i0sfhn003ac1d02f5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn003ac1d02f5


model i0sfhn003ac1d02x5
  (clk, d, o, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn003ac_func i0sfhn003ac1d02x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn003ac1d02x5


model i0sfhn003ac1d03f5
  (clk, d, o, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn003ac_func i0sfhn003ac1d03f5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn003ac1d03f5


model i0sfhn003ac1d03x5
  (clk, d, o, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn003ac_func i0sfhn003ac1d03x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn003ac1d03x5


model i0sfhn003ac1d09f5
  (clk, d, o, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn003ac_func i0sfhn003ac1d09f5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn003ac1d09f5


model i0sfhn003ac1d09x5
  (clk, d, o, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn003ac_func i0sfhn003ac1d09x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn003ac1d09x5


model i0sfhn003ac1d18f5
  (clk, d, o, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn003ac_func i0sfhn003ac1d18f5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn003ac1d18f5


model i0sfhn003ac1d18x5
  (clk, d, o, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn003ac_func i0sfhn003ac1d18x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn003ac1d18x5


model i0sfhn008ac1d02f5
  (clk, d, o, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn008ac_func i0sfhn008ac1d02f5_behav_inst (clk, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn008ac1d02f5


model i0sfhn008ac1d02x5
  (clk, d, o, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn008ac_func i0sfhn008ac1d02x5_behav_inst (clk, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn008ac1d02x5


model i0sfhn008ac1d03f5
  (clk, d, o, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn008ac_func i0sfhn008ac1d03f5_behav_inst (clk, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn008ac1d03f5


model i0sfhn008ac1d03x5
  (clk, d, o, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn008ac_func i0sfhn008ac1d03x5_behav_inst (clk, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn008ac1d03x5


model i0sfhn008ac1d09f5
  (clk, d, o, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn008ac_func i0sfhn008ac1d09f5_behav_inst (clk, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn008ac1d09f5


model i0sfhn008ac1d09x5
  (clk, d, o, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn008ac_func i0sfhn008ac1d09x5_behav_inst (clk, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn008ac1d09x5


model i0sfhn008ac1d18f5
  (clk, d, o, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn008ac_func i0sfhn008ac1d18f5_behav_inst (clk, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn008ac1d18f5


model i0sfhn008ac1d18x5
  (clk, d, o, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn008ac_func i0sfhn008ac1d18x5_behav_inst (clk, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn008ac1d18x5


model i0sfhn010ac1d02f5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn010ac_func i0sfhn010ac1d02f5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfhn010ac1d02f5


model i0sfhn010ac1d02x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn010ac_func i0sfhn010ac1d02x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfhn010ac1d02x5


model i0sfhn010ac1d03f5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn010ac_func i0sfhn010ac1d03f5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfhn010ac1d03f5


model i0sfhn010ac1d03x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn010ac_func i0sfhn010ac1d03x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfhn010ac1d03x5


model i0sfhn010ac1d09f5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn010ac_func i0sfhn010ac1d09f5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfhn010ac1d09f5


model i0sfhn010ac1d09x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn010ac_func i0sfhn010ac1d09x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfhn010ac1d09x5


model i0sfhn010ac1d18f5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn010ac_func i0sfhn010ac1d18f5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfhn010ac1d18f5


model i0sfhn010ac1d18x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fhn010ac_func i0sfhn010ac1d18x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfhn010ac1d18x5


model i0sfkg000ac1d02x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkg000ac_func i0sfkg000ac1d02x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfkg000ac1d02x5


model i0sfkg000ac1d03x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkg000ac_func i0sfkg000ac1d03x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfkg000ac1d03x5


model i0sfkg000ac1d06x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkg000ac_func i0sfkg000ac1d06x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfkg000ac1d06x5


model i0sfkg000ac1d09x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkg000ac_func i0sfkg000ac1d09x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfkg000ac1d09x5


model i0sfkg000ac1d12x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkg000ac_func i0sfkg000ac1d12x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfkg000ac1d12x5


model i0sfkg000ac1d18x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkg000ac_func i0sfkg000ac1d18x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfkg000ac1d18x5


model i0sfkg200ac1d02x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkg200ac_func i0sfkg200ac1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfkg200ac1d02x5


model i0sfkg200ac1d03x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkg200ac_func i0sfkg200ac1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfkg200ac1d03x5


model i0sfkg200ac1d06x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkg200ac_func i0sfkg200ac1d06x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfkg200ac1d06x5


model i0sfkg400ac1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkg400ac_func i0sfkg400ac1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfkg400ac1q02x5


model i0sfkg400ac1q03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkg400ac_func i0sfkg400ac1q03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfkg400ac1q03x5


model i0sfkg400ac1q06x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkg400ac_func i0sfkg400ac1q06x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfkg400ac1q06x5


model i0sfkn000ac1d02x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfsg000cc1d02x5, i0sfsg000ac1d02x5, i0sfsg000ac1d03x5, i0sfsg000cc1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkn000ac_func i0sfkn000ac1d02x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfkn000ac1d02x5


model i0sfkn000ac1d03x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfsg000cc1d03x5, i0sfsg000ac1d03x5, i0sfkg000ac1d03x5, i0sfsg000ac1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkn000ac_func i0sfkn000ac1d03x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfkn000ac1d03x5


model i0sfkn000ac1d04x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfsg000ac1d06x5, i0sfkg000ac1d06x5, i0sfkg000ac1d09x5, i0sfsg000cc1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkn000ac_func i0sfkn000ac1d04x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfkn000ac1d04x5


model i0sfkn000ac1d06x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfsg000ac1d06x5, i0sfkg000ac1d06x5, i0sfkg000ac1d09x5, i0sfsg000ac1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkn000ac_func i0sfkn000ac1d06x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfkn000ac1d06x5


model i0sfkn000ac1d09x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkg000ac1d09x5, i0sfsg000ac1d12x5, i0sfkg000ac1d12x5, i0sfsg000ac1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkn000ac_func i0sfkn000ac1d09x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfkn000ac1d09x5


model i0sfkn000ac1d12x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfsg000ac1d12x5, i0sfkg000ac1d12x5, i0sfkg000ac1d09x5, i0sfkg000ac1d18x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkn000ac_func i0sfkn000ac1d12x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfkn000ac1d12x5


model i0sfkn000ac1d18x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkg000ac1d18x5, i0sfkg000ac1d12x5, i0sfsg000ac1d12x5, i0sfkg000ac1d09x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkn000ac_func i0sfkn000ac1d18x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfkn000ac1d18x5


model i0sfkn200ac1d02x5
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkn200ac_func i0sfkn200ac1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfkn200ac1d02x5


model i0sfkn200ac1d03x5
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkn200ac_func i0sfkn200ac1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfkn200ac1d03x5


model i0sfkn200ac1d06x5
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkn200ac_func i0sfkn200ac1d06x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfkn200ac1d06x5


model i0sfkn400ac1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkn400ac_func i0sfkn400ac1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfkn400ac1q02x5


model i0sfkn400ac1q03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkn400ac_func i0sfkn400ac1q03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfkn400ac1q03x5


model i0sfkn400ac1q06x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fkn400ac_func i0sfkn400ac1q06x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfkn400ac1q06x5


model i0sfsg000ac1d02x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsg000ac_func i0sfsg000ac1d02x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsg000ac1d02x5


model i0sfsg000ac1d03x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsg000ac_func i0sfsg000ac1d03x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsg000ac1d03x5


model i0sfsg000ac1d06x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsg000ac_func i0sfsg000ac1d06x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsg000ac1d06x5


model i0sfsg000ac1d12x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsg000ac_func i0sfsg000ac1d12x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsg000ac1d12x5


model i0sfsg000cc1d02x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsg000cc_func i0sfsg000cc1d02x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsg000cc1d02x5


model i0sfsg000cc1d03x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsg000cc_func i0sfsg000cc1d03x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsg000cc1d03x5


model i0sfsg200ac1d02x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsg200ac_func i0sfsg200ac1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfsg200ac1d02x5


model i0sfsg200ac1d03x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsg200ac_func i0sfsg200ac1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfsg200ac1d03x5


model i0sfsg200ac1d06x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsg200ac_func i0sfsg200ac1d06x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfsg200ac1d06x5


model i0sfsg200cc1d02x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsg200cc_func i0sfsg200cc1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfsg200cc1d02x5


model i0sfsg200cc1d03x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsg200cc_func i0sfsg200cc1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfsg200cc1d03x5


model i0sfsg400ac1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsg400ac_func i0sfsg400ac1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfsg400ac1q02x5


model i0sfsg400ac1q03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsg400ac_func i0sfsg400ac1q03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfsg400ac1q03x5


model i0sfsg400ac1q06x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsg400ac_func i0sfsg400ac1q06x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfsg400ac1q06x5


model i0sfsg400cc1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsg400cc_func i0sfsg400cc1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfsg400cc1q02x5


model i0sfsg400cc1q03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsg400cc_func i0sfsg400cc1q03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfsg400cc1q03x5


model i0sfsg800ac1q02x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsg800ac_func i0sfsg800ac1q02x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfsg800ac1q02x5


model i0sfsg800ac1q03x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsg800ac_func i0sfsg800ac1q03x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfsg800ac1q03x5


model i0sfsg800ac1q06x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsg800ac_func i0sfsg800ac1q06x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfsg800ac1q06x5


model i0sfsg800cc1q02x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsg800cc_func i0sfsg800cc1q02x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfsg800cc1q02x5


model i0sfsg800cc1q03x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsg800cc_func i0sfsg800cc1q03x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfsg800cc1q03x5


model i0sfsn000ac1d02x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfsg000cc1d02x5, i0sfsg000ac1d02x5, i0sfsg000ac1d03x5, i0sfsg000cc1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn000ac_func i0sfsn000ac1d02x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfsn000ac1d02x5


model i0sfsn000ac1d03x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfsg000cc1d03x5, i0sfsg000ac1d03x5, i0sfkg000ac1d03x5, i0sfsg000ac1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn000ac_func i0sfsn000ac1d03x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfsn000ac1d03x5


model i0sfsn000ac1d06x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfsg000ac1d06x5, i0sfkg000ac1d06x5, i0sfkg000ac1d09x5, i0sfsg000ac1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn000ac_func i0sfsn000ac1d06x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfsn000ac1d06x5


model i0sfsn000ac1d09x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkg000ac1d09x5, i0sfsg000ac1d12x5, i0sfsg000ac1d06x5, i0sfkg000ac1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn000ac_func i0sfsn000ac1d09x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfsn000ac1d09x5


model i0sfsn000ac1d12x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfsg000ac1d12x5, i0sfkg000ac1d12x5, i0sfkg000ac1d09x5, i0sfkg000ac1d18x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn000ac_func i0sfsn000ac1d12x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfsn000ac1d12x5


model i0sfsn000ac1d18x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkg000ac1d18x5, i0sfkg000ac1d12x5, i0sfsg000ac1d12x5, i0sfkg000ac1d09x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn000ac_func i0sfsn000ac1d18x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfsn000ac1d18x5


model i0sfsn012ac1d02x5
  (clk, d, ob, r)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz012ac1d02x5, i0sfsz012ac1d03x5, i0sfsz012ac1d06x5, i0sfsz012ac1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (r) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn012ac_func i0sfsn012ac1d02x5_behav_inst (clk, d, ob_tmp, r, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn012ac1d02x5


model i0sfsn012ac1d03x5
  (clk, d, ob, r)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz012ac1d03x5, i0sfsz012ac1d02x5, i0sfsz012ac1d06x5, i0sfsz012ac1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (r) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn012ac_func i0sfsn012ac1d03x5_behav_inst (clk, d, ob_tmp, r, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn012ac1d03x5


model i0sfsn012ac1d06x5
  (clk, d, ob, r)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz012ac1d06x5, i0sfsz012ac1d12x5, i0sfsz012ac1d03x5, i0sfsz012ac1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (r) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn012ac_func i0sfsn012ac1d06x5_behav_inst (clk, d, ob_tmp, r, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn012ac1d06x5


model i0sfsn012ac1d12x5
  (clk, d, ob, r)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz012ac1d12x5, i0sfsz012ac1d06x5, i0sfsz012ac1d03x5, i0sfsz012ac1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (r) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn012ac_func i0sfsn012ac1d12x5_behav_inst (clk, d, ob_tmp, r, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn012ac1d12x5


model i0sfsn01cac1d02x5
  (clk, d, ob, psb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (psb) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn01cac_func i0sfsn01cac1d02x5_behav_inst (clk, d, ob_tmp, psb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn01cac1d02x5


model i0sfsn01cac1d03x5
  (clk, d, ob, psb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (psb) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn01cac_func i0sfsn01cac1d03x5_behav_inst (clk, d, ob_tmp, psb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn01cac1d03x5


model i0sfsn01cac1d06x5
  (clk, d, ob, psb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (psb) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn01cac_func i0sfsn01cac1d06x5_behav_inst (clk, d, ob_tmp, psb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn01cac1d06x5


model i0sfsn01cac1d12x5
  (clk, d, ob, psb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (psb) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn01cac_func i0sfsn01cac1d12x5_behav_inst (clk, d, ob_tmp, psb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn01cac1d12x5


model i0sfsn050ac1d02x5
  (clk, d, en, ob)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz050ac1d02x5, i0sfsz050ac1d03x5, i0sfsz050ac1d06x5, i0sfsz050ac1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn050ac_func i0sfsn050ac1d02x5_behav_inst (clk, d, en, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn050ac1d02x5


model i0sfsn050ac1d03x5
  (clk, d, en, ob)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz050ac1d03x5, i0sfsz050ac1d02x5, i0sfsz050ac1d06x5, i0sfsz050ac1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn050ac_func i0sfsn050ac1d03x5_behav_inst (clk, d, en, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn050ac1d03x5


model i0sfsn050ac1d06x5
  (clk, d, en, ob)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz050ac1d06x5, i0sfsz050ac1d03x5, i0sfsz050ac1d12x5, i0sfsz050ac1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn050ac_func i0sfsn050ac1d06x5_behav_inst (clk, d, en, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn050ac1d06x5


model i0sfsn050ac1d12x5
  (clk, d, en, ob)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz050ac1d12x5, i0sfsz050ac1d06x5, i0sfsz050ac1d03x5, i0sfsz050ac1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn050ac_func i0sfsn050ac1d12x5_behav_inst (clk, d, en, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn050ac1d12x5


model i0sfsn053ac1d02x5
  (clk, d, en, ob,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz053ac1d02x5, i0sfsz053ac1d03x5, i0sfsz053ac1d06x5, i0sfsz053ac1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (rb) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn053ac_func i0sfsn053ac1d02x5_behav_inst (clk, d, en, ob_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn053ac1d02x5


model i0sfsn053ac1d03x5
  (clk, d, en, ob,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz053ac1d03x5, i0sfsz053ac1d02x5, i0sfsz053ac1d06x5, i0sfsz053ac1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (rb) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn053ac_func i0sfsn053ac1d03x5_behav_inst (clk, d, en, ob_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn053ac1d03x5


model i0sfsn053ac1d06x5
  (clk, d, en, ob,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz053ac1d06x5, i0sfsz053ac1d03x5, i0sfsz053ac1d02x5, i0sfsz053ac1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (rb) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn053ac_func i0sfsn053ac1d06x5_behav_inst (clk, d, en, ob_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn053ac1d06x5


model i0sfsn053ac1d12x5
  (clk, d, en, ob,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz053ac1d12x5, i0sfsz053ac1d06x5, i0sfsz053ac1d03x5, i0sfsz053ac1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (rb) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn053ac_func i0sfsn053ac1d12x5_behav_inst (clk, d, en, ob_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn053ac1d12x5


model i0sfsn250ac1d02x5
  (clk, d1, d2, en1,
   en2, ob1, ob2)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn250ac_func i0sfsn250ac1d02x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsn250ac1d02x5


model i0sfsn250ac1d03x5
  (clk, d1, d2, en1,
   en2, ob1, ob2)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn250ac_func i0sfsn250ac1d03x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsn250ac1d03x5


model i0sfsn250ac1d06x5
  (clk, d1, d2, en1,
   en2, ob1, ob2)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn250ac_func i0sfsn250ac1d06x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsn250ac1d06x5


model i0sfsn253ac1d02x5
  (clk, d1, d2, en1,
   en2, ob1, ob2, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (rb) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_func i0sfsn253ac1d02x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, rb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsn253ac1d02x5


model i0sfsn253ac1d03x5
  (clk, d1, d2, en1,
   en2, ob1, ob2, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (rb) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_func i0sfsn253ac1d03x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, rb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsn253ac1d03x5


model i0sfsn253ac1d06x5
  (clk, d1, d2, en1,
   en2, ob1, ob2, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (rb) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsn253ac_func i0sfsn253ac1d06x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, rb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsn253ac1d06x5


model i0sfsz012ac1d02x5
  (clk, d, ob, r,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (r) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz012ac_func i0sfsz012ac1d02x5_behav_inst (clk, d, ob_tmp, r, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz012ac1d02x5


model i0sfsz012ac1d03x5
  (clk, d, ob, r,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (r) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz012ac_func i0sfsz012ac1d03x5_behav_inst (clk, d, ob_tmp, r, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz012ac1d03x5


model i0sfsz012ac1d06x5
  (clk, d, ob, r,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (r) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz012ac_func i0sfsz012ac1d06x5_behav_inst (clk, d, ob_tmp, r, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz012ac1d06x5


model i0sfsz012ac1d12x5
  (clk, d, ob, r,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (r) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz012ac_func i0sfsz012ac1d12x5_behav_inst (clk, d, ob_tmp, r, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz012ac1d12x5


model i0sfsz050ac1d02x5
  (clk, d, en, ob,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_func i0sfsz050ac1d02x5_behav_inst (clk, d, en, ob_tmp, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz050ac1d02x5


model i0sfsz050ac1d03x5
  (clk, d, en, ob,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_func i0sfsz050ac1d03x5_behav_inst (clk, d, en, ob_tmp, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz050ac1d03x5


model i0sfsz050ac1d06x5
  (clk, d, en, ob,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_func i0sfsz050ac1d06x5_behav_inst (clk, d, en, ob_tmp, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz050ac1d06x5


model i0sfsz050ac1d12x5
  (clk, d, en, ob,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz050ac_func i0sfsz050ac1d12x5_behav_inst (clk, d, en, ob_tmp, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz050ac1d12x5


model i0sfsz053ac1d02x5
  (clk, d, en, ob,
   rb, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_func i0sfsz053ac1d02x5_behav_inst (clk, d, en, ob_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz053ac1d02x5


model i0sfsz053ac1d03x5
  (clk, d, en, ob,
   rb, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_func i0sfsz053ac1d03x5_behav_inst (clk, d, en, ob_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz053ac1d03x5


model i0sfsz053ac1d06x5
  (clk, d, en, ob,
   rb, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_func i0sfsz053ac1d06x5_behav_inst (clk, d, en, ob_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz053ac1d06x5


model i0sfsz053ac1d12x5
  (clk, d, en, ob,
   rb, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz053ac_func i0sfsz053ac1d12x5_behav_inst (clk, d, en, ob_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz053ac1d12x5


model i0sfsz212ac1d02x5
  (clk, d1, d2, ob1,
   ob2, r1, r2, si,
   so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (r1) ( )
  input (r2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_func i0sfsz212ac1d02x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, r1,
      r2, si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsz212ac1d02x5


model i0sfsz212ac1d03x5
  (clk, d1, d2, ob1,
   ob2, r1, r2, si,
   so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (r1) ( )
  input (r2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_func i0sfsz212ac1d03x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, r1,
      r2, si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsz212ac1d03x5


model i0sfsz212ac1d06x5
  (clk, d1, d2, ob1,
   ob2, r1, r2, si,
   so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (r1) ( )
  input (r2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz212ac_func i0sfsz212ac1d06x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, r1,
      r2, si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsz212ac1d06x5


model i0sfsz250ac1d02x5
  (clk, d1, d2, en1,
   en2, ob1, ob2, si,
   so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_func i0sfsz250ac1d02x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsz250ac1d02x5


model i0sfsz250ac1d03x5
  (clk, d1, d2, en1,
   en2, ob1, ob2, si,
   so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_func i0sfsz250ac1d03x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsz250ac1d03x5


model i0sfsz250ac1d06x5
  (clk, d1, d2, en1,
   en2, ob1, ob2, si,
   so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz250ac_func i0sfsz250ac1d06x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsz250ac1d06x5


model i0sfsz253ac1d02x5
  (clk, d1, d2, en1,
   en2, ob1, ob2, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_func i0sfsz253ac1d02x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, rb, si, so_tmp, ssb, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsz253ac1d02x5


model i0sfsz253ac1d03x5
  (clk, d1, d2, en1,
   en2, ob1, ob2, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_func i0sfsz253ac1d03x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, rb, si, so_tmp, ssb, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsz253ac1d03x5


model i0sfsz253ac1d06x5
  (clk, d1, d2, en1,
   en2, ob1, ob2, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fsz253ac_func i0sfsz253ac1d06x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, rb, si, so_tmp, ssb, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsz253ac1d06x5


model i0sfuz240ac1d02x5
  (clk, d1, d2, den1,
   den2, o1, o2, si,
   so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (den1) ( )
  input (den2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_func i0sfuz240ac1d02x5_behav_inst (clk, d1, d2, den1, den2, o1_tmp,
      o2_tmp, si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfuz240ac1d02x5


model i0sfuz240ac1d03x5
  (clk, d1, d2, den1,
   den2, o1, o2, si,
   so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (den1) ( )
  input (den2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_func i0sfuz240ac1d03x5_behav_inst (clk, d1, d2, den1, den2, o1_tmp,
      o2_tmp, si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfuz240ac1d03x5


model i0sfuz240ac1d06x5
  (clk, d1, d2, den1,
   den2, o1, o2, si,
   so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (den1) ( )
  input (den2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_fuz240ac_func i0sfuz240ac1d06x5_behav_inst (clk, d1, d2, den1, den2, o1_tmp,
      o2_tmp, si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfuz240ac1d06x5


model i0slan003bc1d02x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_func i0slan003bc1d02x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan003bc1d02x5


model i0slan003bc1d03x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_func i0slan003bc1d03x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan003bc1d03x5


model i0slan003bc1d06x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_func i0slan003bc1d06x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan003bc1d06x5


model i0slan003bc1d12x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan003bc_func i0slan003bc1d12x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan003bc1d12x5


model i0slan083bc1d02x5
  (clkb, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan083bc_func i0slan083bc1d02x5_behav_inst (clkb, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan083bc1d02x5


model i0slan083bc1d03x5
  (clkb, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan083bc_func i0slan083bc1d03x5_behav_inst (clkb, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan083bc1d03x5


model i0slan083bc1d06x5
  (clkb, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan083bc_func i0slan083bc1d06x5_behav_inst (clkb, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan083bc1d06x5


model i0slan083bc1d12x5
  (clkb, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lan083bc_func i0slan083bc1d12x5_behav_inst (clkb, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan083bc1d12x5


model i0slsn010ac1d02x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn010ac_func i0slsn010ac1d02x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn010ac1d02x5


model i0slsn010ac1d03x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn010ac_func i0slsn010ac1d03x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn010ac1d03x5


model i0slsn010ac1d06x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn010ac_func i0slsn010ac1d06x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn010ac1d06x5


model i0slsn010ac1d12x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn010ac_func i0slsn010ac1d12x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn010ac1d12x5


model i0slsn010ac1n02x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn010ac_func i0slsn010ac1n02x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn010ac1n02x5


model i0slsn010ac1n03x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn010ac_func i0slsn010ac1n03x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn010ac1n03x5


model i0slsn090ac1d02x5
  (clkb, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn090ac_func i0slsn090ac1d02x5_behav_inst (clkb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn090ac1d02x5


model i0slsn090ac1d03x5
  (clkb, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn090ac_func i0slsn090ac1d03x5_behav_inst (clkb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn090ac1d03x5


model i0slsn090ac1d06x5
  (clkb, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn090ac_func i0slsn090ac1d06x5_behav_inst (clkb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn090ac1d06x5


model i0slsn090ac1d12x5
  (clkb, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn090ac_func i0slsn090ac1d12x5_behav_inst (clkb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn090ac1d12x5


model i0slsn090ac1n02x5
  (clkb, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn090ac_func i0slsn090ac1n02x5_behav_inst (clkb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn090ac1n02x5


model i0slsn090ac1n03x5
  (clkb, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn090ac_func i0slsn090ac1n03x5_behav_inst (clkb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn090ac1n03x5


model i0slsn210ac1d02x5
  (clk, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn210ac_func i0slsn210ac1d02x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slsn210ac1d02x5


model i0slsn210ac1d03x5
  (clk, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn210ac_func i0slsn210ac1d03x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slsn210ac1d03x5


model i0slsn210ac1d06x5
  (clk, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn210ac_func i0slsn210ac1d06x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slsn210ac1d06x5


model i0slsn210ac1d12x5
  (clk, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn210ac_func i0slsn210ac1d12x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slsn210ac1d12x5


model i0slsn290ac1d02x5
  (clkb, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn290ac_func i0slsn290ac1d02x5_behav_inst (clkb, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slsn290ac1d02x5


model i0slsn290ac1d03x5
  (clkb, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn290ac_func i0slsn290ac1d03x5_behav_inst (clkb, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slsn290ac1d03x5


model i0slsn290ac1d06x5
  (clkb, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn290ac_func i0slsn290ac1d06x5_behav_inst (clkb, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slsn290ac1d06x5


model i0slsn290ac1d12x5
  (clkb, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn290ac_func i0slsn290ac1d12x5_behav_inst (clkb, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slsn290ac1d12x5


model i0slsn800ac1q02x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn800ac_func i0slsn800ac1q02x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, mlc_n0,
      mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5, mlc_n6,
      mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0slsn800ac1q02x5


model i0slsn800ac1q03x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn800ac_func i0slsn800ac1q03x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, mlc_n0,
      mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5, mlc_n6,
      mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0slsn800ac1q03x5


model i0slsn800ac1q06x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn800ac_func i0slsn800ac1q06x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, mlc_n0,
      mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5, mlc_n6,
      mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0slsn800ac1q06x5


model i0slsn800mc1q02x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn800mc_func i0slsn800mc1q02x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, mlc_n0,
      mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5, mlc_n6,
      mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0slsn800mc1q02x5


model i0slsn800mc1q03x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn800mc_func i0slsn800mc1q03x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, mlc_n0,
      mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5, mlc_n6,
      mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0slsn800mc1q03x5


model i0slsn800mc1q06x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn800mc_func i0slsn800mc1q06x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, mlc_n0,
      mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5, mlc_n6,
      mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0slsn800mc1q06x5


model i0slsn880ac1q02x5
  (clkb, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn880ac_func i0slsn880ac1q02x5_behav_inst (clkb, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, mlc_n0,
      mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5, mlc_n6,
      mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0slsn880ac1q02x5


model i0slsn880ac1q03x5
  (clkb, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn880ac_func i0slsn880ac1q03x5_behav_inst (clkb, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, mlc_n0,
      mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5, mlc_n6,
      mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0slsn880ac1q03x5


model i0slsn880ac1q06x5
  (clkb, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn880ac_func i0slsn880ac1q06x5_behav_inst (clkb, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, mlc_n0,
      mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5, mlc_n6,
      mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0slsn880ac1q06x5


model i0slsn880mc1q02x5
  (clkb, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn880mc_func i0slsn880mc1q02x5_behav_inst (clkb, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, mlc_n0,
      mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5, mlc_n6,
      mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0slsn880mc1q02x5


model i0slsn880mc1q03x5
  (clkb, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn880mc_func i0slsn880mc1q03x5_behav_inst (clkb, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, mlc_n0,
      mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5, mlc_n6,
      mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0slsn880mc1q03x5


model i0slsn880mc1q06x5
  (clkb, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsn880mc_func i0slsn880mc1q06x5_behav_inst (clkb, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, mlc_n0,
      mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5, mlc_n6,
      mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0slsn880mc1q06x5


model i0slsnan3ac1n02x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnan3ac_func i0slsnan3ac1n02x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnan3ac1n02x5


model i0slsnan3ac1n03x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnan3ac_func i0slsnan3ac1n03x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnan3ac1n03x5


model i0slsnan3ac1n06x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnan3ac_func i0slsnan3ac1n06x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnan3ac1n06x5


model i0slsnan3ac1n12x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnan3ac_func i0slsnan3ac1n12x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnan3ac1n12x5


model i0slsnao3ac1n02x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnao3ac_func i0slsnao3ac1n02x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnao3ac1n02x5


model i0slsnao3ac1n03x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnao3ac_func i0slsnao3ac1n03x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnao3ac1n03x5


model i0slsnao3ac1n06x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnao3ac_func i0slsnao3ac1n06x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnao3ac1n06x5


model i0slsnao3ac1n12x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnao3ac_func i0slsnao3ac1n12x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnao3ac1n12x5


model i0slsnao4ac1n02x5
  (clk, da, db, dc,
   dd, o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnao4ac_func i0slsnao4ac1n02x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnao4ac1n02x5


model i0slsnao4ac1n03x5
  (clk, da, db, dc,
   dd, o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnao4ac_func i0slsnao4ac1n03x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnao4ac1n03x5


model i0slsnao4ac1n06x5
  (clk, da, db, dc,
   dd, o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnao4ac_func i0slsnao4ac1n06x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnao4ac1n06x5


model i0slsnao4ac1n12x5
  (clk, da, db, dc,
   dd, o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnao4ac_func i0slsnao4ac1n12x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnao4ac1n12x5


model i0slsnoa3ac1n02x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnoa3ac_func i0slsnoa3ac1n02x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnoa3ac1n02x5


model i0slsnoa3ac1n03x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnoa3ac_func i0slsnoa3ac1n03x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnoa3ac1n03x5


model i0slsnoa3ac1n06x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnoa3ac_func i0slsnoa3ac1n06x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnoa3ac1n06x5


model i0slsnoa3ac1n12x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnoa3ac_func i0slsnoa3ac1n12x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnoa3ac1n12x5


model i0slsnoa4ac1n02x5
  (clk, da, db, dc,
   dd, o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnoa4ac_func i0slsnoa4ac1n02x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnoa4ac1n02x5


model i0slsnoa4ac1n03x5
  (clk, da, db, dc,
   dd, o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnoa4ac_func i0slsnoa4ac1n03x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnoa4ac1n03x5


model i0slsnoa4ac1n06x5
  (clk, da, db, dc,
   dd, o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnoa4ac_func i0slsnoa4ac1n06x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnoa4ac1n06x5


model i0slsnoa4ac1n12x5
  (clk, da, db, dc,
   dd, o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnoa4ac_func i0slsnoa4ac1n12x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnoa4ac1n12x5


model i0slsnor3ac1n02x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnor3ac_func i0slsnor3ac1n02x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnor3ac1n02x5


model i0slsnor3ac1n03x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnor3ac_func i0slsnor3ac1n03x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnor3ac1n03x5


model i0slsnor3ac1n06x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnor3ac_func i0slsnor3ac1n06x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnor3ac1n06x5


model i0slsnor3ac1n12x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsnor3ac_func i0slsnor3ac1n12x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnor3ac1n12x5


model i0slsz000ac1d02x4
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_func i0slsz000ac1d02x4_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ac1d02x4


model i0slsz000ac1d02x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_func i0slsz000ac1d02x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ac1d02x5


model i0slsz000ac1d03x4
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_func i0slsz000ac1d03x4_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ac1d03x4


model i0slsz000ac1d03x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_func i0slsz000ac1d03x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ac1d03x5


model i0slsz000ac1d04x4
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_func i0slsz000ac1d04x4_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ac1d04x4


model i0slsz000ac1d04x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_func i0slsz000ac1d04x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ac1d04x5


model i0slsz000ac1d06x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_func i0slsz000ac1d06x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ac1d06x5


model i0slsz000ac1d09x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_func i0slsz000ac1d09x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ac1d09x5


model i0slsz000ac1d12x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_func i0slsz000ac1d12x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ac1d12x5


model i0slsz000ac1d24x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz000ac_func i0slsz000ac1d24x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ac1d24x5


model i0slsz003ac1d02x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_func i0slsz003ac1d02x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz003ac1d02x5


model i0slsz003ac1d03x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_func i0slsz003ac1d03x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz003ac1d03x5


model i0slsz003ac1d04x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_func i0slsz003ac1d04x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz003ac1d04x5


model i0slsz003ac1d06x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_func i0slsz003ac1d06x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz003ac1d06x5


model i0slsz003ac1d09x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_func i0slsz003ac1d09x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz003ac1d09x5


model i0slsz003ac1d12x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz003ac_func i0slsz003ac1d12x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz003ac1d12x5


model i0slsz008ac1d02x5
  (clk, d, o, s,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_func i0slsz008ac1d02x5_behav_inst (clk, d, o_tmp, s, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz008ac1d02x5


model i0slsz008ac1d03x5
  (clk, d, o, s,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_func i0slsz008ac1d03x5_behav_inst (clk, d, o_tmp, s, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz008ac1d03x5


model i0slsz008ac1d04x5
  (clk, d, o, s,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_func i0slsz008ac1d04x5_behav_inst (clk, d, o_tmp, s, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz008ac1d04x5


model i0slsz008ac1d06x5
  (clk, d, o, s,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_func i0slsz008ac1d06x5_behav_inst (clk, d, o_tmp, s, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz008ac1d06x5


model i0slsz008ac1d09x5
  (clk, d, o, s,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_func i0slsz008ac1d09x5_behav_inst (clk, d, o_tmp, s, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz008ac1d09x5


model i0slsz008ac1d12x5
  (clk, d, o, s,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz008ac_func i0slsz008ac1d12x5_behav_inst (clk, d, o_tmp, s, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz008ac1d12x5


model i0slsz200ac1d02x4
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_func i0slsz200ac1d02x4_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsz200ac1d02x4


model i0slsz200ac1d02x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_func i0slsz200ac1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsz200ac1d02x5


model i0slsz200ac1d03x4
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_func i0slsz200ac1d03x4_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsz200ac1d03x4


model i0slsz200ac1d03x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_func i0slsz200ac1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsz200ac1d03x5


model i0slsz200ac1d04x4
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_func i0slsz200ac1d04x4_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsz200ac1d04x4


model i0slsz200ac1d04x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_func i0slsz200ac1d04x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsz200ac1d04x5


model i0slsz200ac1d06x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz200ac_func i0slsz200ac1d06x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsz200ac1d06x5


model i0slsz400ac1q02x4
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_func i0slsz400ac1q02x4_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsz400ac1q02x4


model i0slsz400ac1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_func i0slsz400ac1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsz400ac1q02x5


model i0slsz400ac1q03x4
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_func i0slsz400ac1q03x4_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsz400ac1q03x4


model i0slsz400ac1q03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_func i0slsz400ac1q03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsz400ac1q03x5


model i0slsz400ac1q04x4
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_func i0slsz400ac1q04x4_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsz400ac1q04x4


model i0slsz400ac1q04x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_func i0slsz400ac1q04x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsz400ac1q04x5


model i0slsz400ac1q06x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz400ac_func i0slsz400ac1q06x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsz400ac1q06x5


model i0slsz800ac1q02x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_func i0slsz800ac1q02x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7, mlc_n8, mlc_n9);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _tie0 mlc_tie0_9 (mlc_n8);
    primitive = _tie0 mlc_tie0_10 (mlc_n9);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0slsz800ac1q02x5


model i0slsz800ac1q03x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_func i0slsz800ac1q03x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7, mlc_n8, mlc_n9);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _tie0 mlc_tie0_9 (mlc_n8);
    primitive = _tie0 mlc_tie0_10 (mlc_n9);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0slsz800ac1q03x5


model i0slsz800ac1q06x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lsz800ac_func i0slsz800ac1q06x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7, mlc_n8, mlc_n9);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _tie0 mlc_tie0_9 (mlc_n8);
    primitive = _tie0 mlc_tie0_10 (mlc_n9);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0slsz800ac1q06x5


model i0slszao3ac1d02x5
  (clk, da, db, dc,
   o, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_func i0slszao3ac1d02x5_behav_inst (clk, da, db, dc, o_tmp, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszao3ac1d02x5


model i0slszao3ac1d03x5
  (clk, da, db, dc,
   o, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_func i0slszao3ac1d03x5_behav_inst (clk, da, db, dc, o_tmp, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszao3ac1d03x5


model i0slszao3ac1d06x5
  (clk, da, db, dc,
   o, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_func i0slszao3ac1d06x5_behav_inst (clk, da, db, dc, o_tmp, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszao3ac1d06x5


model i0slszao3ac1d12x5
  (clk, da, db, dc,
   o, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao3ac_func i0slszao3ac1d12x5_behav_inst (clk, da, db, dc, o_tmp, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszao3ac1d12x5


model i0slszao4ac1d02x5
  (clk, da, db, dc,
   dd, o, si, so,
   ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_func i0slszao4ac1d02x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      si, so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszao4ac1d02x5


model i0slszao4ac1d03x5
  (clk, da, db, dc,
   dd, o, si, so,
   ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_func i0slszao4ac1d03x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      si, so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszao4ac1d03x5


model i0slszao4ac1d06x5
  (clk, da, db, dc,
   dd, o, si, so,
   ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_func i0slszao4ac1d06x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      si, so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszao4ac1d06x5


model i0slszao4ac1d12x5
  (clk, da, db, dc,
   dd, o, si, so,
   ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszao4ac_func i0slszao4ac1d12x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      si, so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszao4ac1d12x5


model i0slszoa3ac1d02x5
  (clk, da, db, dc,
   o, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_func i0slszoa3ac1d02x5_behav_inst (clk, da, db, dc, o_tmp, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszoa3ac1d02x5


model i0slszoa3ac1d03x5
  (clk, da, db, dc,
   o, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_func i0slszoa3ac1d03x5_behav_inst (clk, da, db, dc, o_tmp, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszoa3ac1d03x5


model i0slszoa3ac1d06x5
  (clk, da, db, dc,
   o, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_func i0slszoa3ac1d06x5_behav_inst (clk, da, db, dc, o_tmp, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszoa3ac1d06x5


model i0slszoa3ac1d12x5
  (clk, da, db, dc,
   o, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa3ac_func i0slszoa3ac1d12x5_behav_inst (clk, da, db, dc, o_tmp, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszoa3ac1d12x5


model i0slszoa4ac1d02x5
  (clk, da, db, dc,
   dd, o, si, so,
   ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_func i0slszoa4ac1d02x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      si, so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszoa4ac1d02x5


model i0slszoa4ac1d03x5
  (clk, da, db, dc,
   dd, o, si, so,
   ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_func i0slszoa4ac1d03x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      si, so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszoa4ac1d03x5


model i0slszoa4ac1d06x5
  (clk, da, db, dc,
   dd, o, si, so,
   ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_func i0slszoa4ac1d06x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      si, so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszoa4ac1d06x5


model i0slszoa4ac1d12x5
  (clk, da, db, dc,
   dd, o, si, so,
   ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_lszoa4ac_func i0slszoa4ac1d12x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      si, so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszoa4ac1d12x5


model i0sltn010rc1d02x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_ltn010rc_func i0sltn010rc1d02x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sltn010rc1d02x5


model i0sltn010rc1n02x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_ltn010rc_func i0sltn010rc1n02x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sltn010rc1n02x5


model i0sltn210rc1d02x5
  (clk, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_ltn210rc_func i0sltn210rc1d02x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sltn210rc1d02x5


model i0sltn410rc1q02x5
  (clk, d1, d2, d3,
   d4, ob1, ob2, ob3,
   ob4)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (ob1) ( )
  output (ob2) ( )
  output (ob3) ( )
  output (ob4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_dsiseq_ltn410rc_func i0sltn410rc1q02x5_behav_inst (clk, d1, d2, d3, d4, ob1_tmp,
      ob2_tmp, ob3_tmp, ob4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
    primitive = _wire ob3 (ob3_random_init, ob3);
    primitive = _wire ob3_random_init (ob3_tmp, ob3_random_init);
    primitive = _wire ob4 (ob4_random_init, ob4);
    primitive = _wire ob4_random_init (ob4_tmp, ob4_random_init);
  )
) // end model i0sltn410rc1q02x5
