Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Aug 11 20:11:04 2022
| Host         : DESKTOP-V9918HG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_top_wrapper_control_sets_placed.rpt
| Design       : bd_top_wrapper
| Device       : xc7a200t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1258 |
|    Minimum number of control sets                        |   861 |
|    Addition due to synthesis replication                 |    88 |
|    Addition due to physical synthesis replication        |   309 |
| Unused register locations in slices containing registers |  3750 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1258 |
| >= 0 to < 4        |   142 |
| >= 4 to < 6        |   201 |
| >= 6 to < 8        |   161 |
| >= 8 to < 10       |   138 |
| >= 10 to < 12      |    68 |
| >= 12 to < 14      |    71 |
| >= 14 to < 16      |    22 |
| >= 16              |   455 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            9203 |         2922 |
| No           | No                    | Yes                    |             552 |          175 |
| No           | Yes                   | No                     |            4395 |         1715 |
| Yes          | No                    | No                     |            6787 |         2609 |
| Yes          | No                    | Yes                    |             836 |          230 |
| Yes          | Yes                   | No                     |           12701 |         3673 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                  Clock Signal                                  |                                                                                                                                    Enable Signal                                                                                                                                    |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/inst_found_r                                                                                                                                                                                                                           | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_33                                                                                                                                                                                                                                 |                1 |              1 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crcokdelay                                                                                                                                                                                                     |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[7][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_41                                                                                                                                                                                                                                 |                1 |              1 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/rst                                                                                                                                                                                                    |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[6][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_43                                                                                                                                                                                                                                 |                1 |              1 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                    | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                       |                1 |              1 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                             | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                         |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/inst_found_r                                                                                                                                                                                                                           | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_11                                                                                                                                                                                                                                 |                1 |              1 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                            | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                      |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[5][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_41                                                                                                                                                                                                                                 |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[7][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_43                                                                                                                                                                                                                                 |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[1]_2[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_65                                                                                                                                                                                                                                 |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[1]_2[0]                                                                                                                                                                                                               | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_30                                                                                                                                                                                                                                 |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[7][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[5]_i_1_n_0                                                                                                                                                               | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                     |                1 |              1 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                     |                1 |              1 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                      |                1 |              1 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                      |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                                                         |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[4][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_43                                                                                                                                                                                                                                 |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/data_found_r                                                                                                                                                                                                                         | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_64                                                                                                                                                                                                                                 |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/data_found_r                                                                                                                                                                                                                         | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_54                                                                                                                                                                                                                                 |                1 |              1 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                      |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[1][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_43                                                                                                                                                                                                                                 |                1 |              1 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                      |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[1][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_36                                                                                                                                                                                                                                 |                1 |              1 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2_n_0                                                                                                                                                                                                                               |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/cp0_addr_primary_reg[6]_4[0]                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_58                                                                                                                                                                                                                                 |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[2][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[2][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_43                                                                                                                                                                                                                                 |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[3][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                1 |              1 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                      |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_7[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_40                                                                                                                                                                                                                                 |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[4][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                1 |              1 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[0][0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[5][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_43                                                                                                                                                                                                                                 |                1 |              1 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_12[0]                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_30                                                                                                                                                                                                                                 |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[1]_2[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_38                                                                                                                                                                                                                                 |                1 |              1 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                             | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                       |                1 |              1 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[4][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_36                                                                                                                                                                                                                                 |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[5][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                                | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                         |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[7]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_mult/CE                                                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN                                                                                                                                                                                                                                    |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc0                                                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_4                                                                                                                                                                                                                                  |                1 |              1 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                  | bd_top_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                       |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/inst_found_r                                                                                                                                                                                                                           | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_64                                                                                                                                                                                                                                 |                1 |              1 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[6][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                2 |              2 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[7][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_5                                                                                                                                                                                                                                  |                2 |              2 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[2][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_5                                                                                                                                                                                                                                  |                2 |              2 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[4][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_43                                                                                                                                                                                                                                 |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_5[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_48                                                                                                                                                                                                                                 |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[4][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_41                                                                                                                                                                                                                                 |                1 |              2 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/cp0_addr_primary_reg[5]_0[0]                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_65                                                                                                                                                                                                                                 |                2 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[0][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_43                                                                                                                                                                                                                                 |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/data_found_r                                                                                                                                                                                                                         | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_33                                                                                                                                                                                                                                 |                2 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/data_found_r                                                                                                                                                                                                                         | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_37                                                                                                                                                                                                                                 |                2 |              2 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[6][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_41                                                                                                                                                                                                                                 |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[6][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_5                                                                                                                                                                                                                                  |                2 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/inst_found_r                                                                                                                                                                                                                           | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_8                                                                                                                                                                                                                                  |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[0][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                2 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[5][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_43                                                                                                                                                                                                                                 |                2 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/ex_valid_reg_0[0]                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_55                                                                                                                                                                                                                                 |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[5]_i_1_n_0                                                                                                                                                               | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                     |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                       | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[3]_i_1_n_0                                                                                                                                                                          |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[5][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_5                                                                                                                                                                                                                                  |                2 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[4][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_5                                                                                                                                                                                                                                  |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_8                                                                                                                                                                                                                                  |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_30                                                                                                                                                                                                                                 |                1 |              2 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[6][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_43                                                                                                                                                                                                                                 |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/inst_found_r                                                                                                                                                                                                                           | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_54                                                                                                                                                                                                                                 |                2 |              2 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[3]_i_1_n_0                                                                                                                                                                          |                1 |              2 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_63                                                                                                                                                                                                                                 |                1 |              2 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_decoder[2][31]_i_1_n_0                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_5                                                                                                                                                                                                                                  |                3 |              3 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_47                                                                                                                                                                                                                                 |                2 |              3 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_decoder[0][31]_i_1_n_0                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_41                                                                                                                                                                                                                                 |                1 |              3 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/inst_found_r                                                                                                                                                                                                                           | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_37                                                                                                                                                                                                                                 |                3 |              3 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/reset_synchronizer_mem/inst/reset_negedge.reset_sync[2]_i_1_n_0                                                                                                                                                                                                      |                1 |              3 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                      |                1 |              3 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[3][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_41                                                                                                                                                                                                                                 |                1 |              3 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[0][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_41                                                                                                                                                                                                                                 |                1 |              3 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[2][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_41                                                                                                                                                                                                                                 |                2 |              3 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_5[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_63                                                                                                                                                                                                                                 |                2 |              3 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/half_clk_reg[0]                                                                                                                                                                                                           | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_65                                                                                                                                                                                                                                 |                1 |              3 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                2 |              3 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                2 |              3 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                     |                1 |              3 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_decoder                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_41                                                                                                                                                                                                                                 |                1 |              3 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_decoder                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_5                                                                                                                                                                                                                                  |                3 |              3 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/inst_found_r                                                                                                                                                                                                                           | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN                                                                                                                                                                                                                                    |                3 |              3 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_0                                                                                                                                                                                                                | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_62                                                                                                                                                                                                                                 |                1 |              3 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[1][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_41                                                                                                                                                                                                                                 |                1 |              3 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[1][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                3 |              3 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_decoder[1][31]_i_1_n_0                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_5                                                                                                                                                                                                                                  |                3 |              3 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_we_i_1_n_0                                                                                                                                                                                |                1 |              4 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                            | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                      |                2 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                | bd_top_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                1 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                       |                1 |              4 |
|  bd_top_i/clk_pll_200/inst/clk_ref                                             | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                        | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                               |                1 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[1][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_32                                                                                                                                                                                                                                 |                2 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[3]_i_1__0_n_0                                                                                                                                                                       |                1 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[0].U_dcache_data/index_reg_reg[6]                                                                                                                                                                                                  |                1 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[3].U_dcache_tag/victim_cache_valid                                                                                                                                                                                                 |                3 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_62                                                                                                                                                                                                                                 |                2 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/confreg_0/inst/state_count[3]_i_1_n_0                                                                                                                                                                                                                                |                1 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_27                                                                                                                                                                                                                                 |                3 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_mult/sel                                                                                                                                                                                                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/i___21_n_0                                                                                                                                                                                                                       |                1 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                    | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                      |                2 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                                  |                2 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                       | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[3]_i_1__0_n_0                                                                                                                                                                       |                1 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                    | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                      |                2 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                        | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                      |                1 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                                                             |                2 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                        | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                      |                1 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                               |                1 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_0                                                                                                                                                                                                                | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_55                                                                                                                                                                                                                                 |                2 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                                                | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_1_n_0                                                                                                                                                                          |                1 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/data_found_r                                                                                                                                                                                                                         | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN                                                                                                                                                                                                                                    |                3 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/E[0]                                                                                                                                                                                                                      | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN                                                                                                                                                                                                                                    |                2 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/E[0]                                                                                                                                                                                                                      | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_45                                                                                                                                                                                                                                 |                2 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                                            | bd_top_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                             |                1 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/cache_tag_wen[3]_i_2_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/cache_tag_wen[3]_i_2_n_0                                                                                                                                                                                                                             | bd_top_i/mycpu_0/inst/u_dcache/cache_tag_wen[3]_i_1_n_0                                                                                                                                                                                                                       |                2 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                     |                2 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                   |                1 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                                         |                1 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                     |                2 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2__0_n_0                                                                                                                                                                                                  | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                                                            |                1 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                     |                2 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                4 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                      |                2 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                        |                1 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                             |                1 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                   |                2 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                       |                2 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                             | bd_top_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                             |                1 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                                                       |                3 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                                                     |                1 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                                                   |                1 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                           |                1 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                         | bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/aresetn                                                                                                                                       |                3 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                           |                1 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                                        |                3 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[3][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_11                                                                                                                                                                                                                                 |                3 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/SR[0]                                                                                                                                                                                              |                1 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                     |                3 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                                             |                1 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                      |                2 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                                                                        | bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                        |                1 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                      | bd_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                3 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                            |                1 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                                                                                                 |                1 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/E[0]                                                                                                                                                                                                                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/aresetn                                                                                                                                                                                                                                   |                1 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[3][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_5                                                                                                                                                                                                                                  |                2 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                                                                                     | bd_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                                                   |                2 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[1][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_11                                                                                                                                                                                                                                 |                2 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                       |                1 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                              | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                      |                3 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                          | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                          |                2 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                           | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                           |                2 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/bcnt[3]_i_1_n_0                                                                                                                                                                                                                                 | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/aresetn                                                                                                                                                                                                                                   |                2 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_2[0]                                                                                                                  | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                       |                2 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_2[0]                                                                                                                  | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                       |                3 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE_1                                                                                                                                                                                                         | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                        |                1 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                    | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                         |                1 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/emac_tx_wr_i                                                                                                                                                                                                 | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboBusFifoWrCntRst                                                                                                                                                                                 |                1 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                    | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                       |                1 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/mac_addr_ram_we                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                    | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                       |                2 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                           |                1 |              4 |
|  bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                      |                2 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                     | bd_top_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                       |                1 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                             | bd_top_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                       |                1 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_decoder[0][31]_i_1_n_0                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_5                                                                                                                                                                                                                                  |                3 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_decoder[2][31]_i_1_n_0                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_11                                                                                                                                                                                                                                 |                4 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_decoder[2][31]_i_1_n_0                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_41                                                                                                                                                                                                                                 |                2 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[0][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_11                                                                                                                                                                                                                                 |                2 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[0][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_5                                                                                                                                                                                                                                  |                3 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_decoder[1][31]_i_1_n_0                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_41                                                                                                                                                                                                                                 |                2 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/ex_valid_reg_0[0]                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_46                                                                                                                                                                                                                                 |                1 |              4 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                          |                2 |              4 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/buf_len                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/p_62_in                                                                                                                                                                                                                                              | bd_top_i/spi_flash_ctrl_0/inst/cswcnt0                                                                                                                                                                                                                                        |                1 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                1 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[4][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_32                                                                                                                                                                                                                                 |                3 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[2][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_32                                                                                                                                                                                                                                 |                3 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                                       | bd_top_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                2 |              4 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                      | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                              | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                1 |              4 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[3][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_32                                                                                                                                                                                                                                 |                4 |              5 |
|  bd_top_i/clk_pll_200/inst/clk_ref                                             |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              5 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                             |                1 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_decoder[1][31]_i_1_n_0                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_11                                                                                                                                                                                                                                 |                4 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[6][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_32                                                                                                                                                                                                                                 |                4 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___59_n_0                                                                                                                                                                               |                3 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                                                                                              |                1 |              5 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                   | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[1][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_5                                                                                                                                                                                                                                  |                3 |              5 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/FSM_sequential_thisState_reg[0]_0[0]                                                                                                                                                     | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                        |                1 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[5][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_32                                                                                                                                                                                                                                 |                5 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                     | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                     |                2 |              5 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                 | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_15[0]                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_50                                                                                                                                                                                                                                 |                1 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_6[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_59                                                                                                                                                                                                                                 |                2 |              5 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/E[0]                                                                                                                                                                                     | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                        |                1 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                     |                1 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                     | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                     |                1 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_data_uncache/fifo_head_ptr[0]_i_1_n_0                                                                                                                                                                                                                       | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN                                                                                                                                                                                                                                    |                2 |              5 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                 | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                 | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |              5 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              5 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                 | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_decoder                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_11                                                                                                                                                                                                                                 |                4 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                     |                1 |              5 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                   | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                     | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                     |                2 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                     | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                     |                3 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                   |                1 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                    | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                     |                1 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                     |                3 |              5 |
|  bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                             |                2 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                 |                3 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                            |                3 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_10[0]                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_64                                                                                                                                                                                                                                 |                2 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                   |                2 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_decoder[0][31]_i_1_n_0                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_11                                                                                                                                                                                                                                 |                2 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                    |                1 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                    | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                     |                2 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                   |                2 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[1]_1[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_50                                                                                                                                                                                                                                 |                1 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                     | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                     |                3 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                           | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                                                     |                1 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                     | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                     |                2 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/reg_waddr_primary_reg[1]_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                   | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                      |                4 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                     |                2 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                        |                1 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                        |                1 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                    | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                     |                2 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                    | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                     |                1 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/SS[0]                                                                                                                                                                                                               |                2 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                        |                1 |              5 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                                            | bd_top_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                             |                1 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                        |                2 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                        |                2 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                     | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                     |                2 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                        |                2 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                        |                1 |              5 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.read_in_prog_reg_5[0]                                                                                                                                                                                             | bd_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.read_in_prog_reg_4                                                                                                                                                                                          |                2 |              5 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                             |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[7][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_32                                                                                                                                                                                                                                 |                5 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                        |                2 |              5 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                   | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                     | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                     |                2 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_1                                                                                                                                                                                                                                  |                3 |              5 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                   | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |              5 |
|  bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                 |                2 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[0][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_32                                                                                                                                                                                                                                 |                4 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[2][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_11                                                                                                                                                                                                                                 |                4 |              5 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                           | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                2 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/SS[0]                                                                                                                                                                                                                          |                3 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/i___60_n_0                                                                                                                                                                                                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/rst0                                                                                                                                                                                                                |                1 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                     |                1 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/cp0_addr_primary_reg[6]_6[0]                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_58                                                                                                                                                                                                                                 |                2 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_data_uncache/fifo_tail_ptr[4]_i_1_n_0                                                                                                                                                                                                                       | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN                                                                                                                                                                                                                                    |                2 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                            | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                      |                1 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                   |                2 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                      |                1 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___12_n_0                                                                                                                                                                               |                1 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                           |                2 |              5 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                         |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axvalid_reg[0]                                                                                                                                                |                1 |              5 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axvalid_reg[0]                                                                                                                                                |                1 |              5 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0_n_0                                                                                                                                                                                                                        | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN                                                                                                                                                                                                                                    |                5 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                      |                3 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                     |                2 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                  |                2 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                      |                2 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                      |                2 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                      |                3 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                      |                2 |              6 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                 |                1 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                           | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                                                     |                4 |              6 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/adbit_cnt0                                                                                                                                                                                                                                           | bd_top_i/spi_flash_ctrl_0/inst/adbit_cnt[5]_i_1_n_0                                                                                                                                                                                                                           |                2 |              6 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[4][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_11                                                                                                                                                                                                                                 |                3 |              6 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt                                                                                                                                                                                                                   | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                        |                2 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                                                |                1 |              6 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/RX_DONE_D1_I[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                 |                2 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                     |                1 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                     |                2 |              6 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/ex_valid_reg_0[0]                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_56                                                                                                                                                                                                                                 |                1 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                     |                2 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                                                  |                1 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                      |                4 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                      |                2 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                      |                3 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                                                                                               |                2 |              6 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/confreg_0/inst/p_0_in13_in                                                                                                                                                                                                                                                 | bd_top_i/confreg_0/inst/s_wready_i_1_n_0                                                                                                                                                                                                                                      |                3 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[6][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_11                                                                                                                                                                                                                                 |                1 |              6 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_decoder[0][31]_i_1_n_0                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_8                                                                                                                                                                                                                                  |                4 |              6 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | bd_top_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                 |                2 |              6 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[0][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_8                                                                                                                                                                                                                                  |                3 |              6 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[7]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[3][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_8                                                                                                                                                                                                                                  |                3 |              6 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_decoder[1][31]_i_1_n_0                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_8                                                                                                                                                                                                                                  |                3 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                             |                2 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                               |                1 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                      |                4 |              6 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr[5]_i_1_n_0                                                                                                                                                                                                                             | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/aresetn                                                                                                                                                                                                                                   |                2 |              6 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[1][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_8                                                                                                                                                                                                                                  |                2 |              6 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | bd_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_57                                                                                                                                                                                                                                 |                6 |              6 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                       | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                     |                2 |              6 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_decoder                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_8                                                                                                                                                                                                                                  |                2 |              6 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/cp0_addr_primary_reg[5]_0[0]                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_45                                                                                                                                                                                                                                 |                2 |              6 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/inst_found_r                                                                                                                                                                                                                           | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_5                                                                                                                                                                                                                                  |                3 |              6 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                                                | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                 | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                     |                4 |              6 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_decoder[2][31]_i_1_n_0                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_8                                                                                                                                                                                                                                  |                2 |              6 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/cause_bd0                                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_4                                                                                                                                                                                                                                  |                5 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                      |                2 |              6 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                     |                2 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                            | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                     |                2 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                         | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                     |                2 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                                 |                2 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              6 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     |                                                                                                                                                                                                                                                                               |                1 |              6 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                       |                3 |              6 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]         |                                                                                                                                                                                                                                                                               |                1 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                      | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                      |                3 |              6 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                                                                                                                                                               |                2 |              6 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                                                                                                                                               |                3 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__8_1[0]                                                                                                                             |                2 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                     |                3 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                    | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                         |                3 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                            | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                         |                3 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                             | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                       |                2 |              6 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                         | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                     |                1 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                     |                3 |              6 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                    | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                     |                4 |              6 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                               | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                       |                3 |              6 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[3]_2                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_25                                                                                                                                                                                                                             |                6 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[2]_8                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_33                                                                                                                                                                                                                             |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[3]_4                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_16                                                                                                                                                                                                                             |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[5]_0                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_3                                                                                                                                                                                                                              |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[3]_5                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_7                                                                                                                                                                                                                              |                4 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[5]_5                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_56                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[4]_0                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_54                                                                                                                                                                                                                             |                7 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[3]_13                                                                                                                                                                                                                              | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_32                                                                                                                                                                                                                             |                3 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[1]_3                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_20                                                                                                                                                                                                                             |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[2]_1                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_4                                                                                                                                                                                                                              |                3 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[2]_5                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_40                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[3]_7                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_8                                                                                                                                                                                                                              |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[1]_1                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_6                                                                                                                                                                                                                              |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[3]_3                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_57                                                                                                                                                                                                                             |                6 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[3]_9                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_58                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[1]_8                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_51                                                                                                                                                                                                                             |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[3]_14                                                                                                                                                                                                                              | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_37                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[5]_3                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_12                                                                                                                                                                                                                             |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[1]_0                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_19                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[1]_5                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_15                                                                                                                                                                                                                             |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[4]_3                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_47                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[5]_4                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_62                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[3]_12                                                                                                                                                                                                                              | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_49                                                                                                                                                                                                                             |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[3]_6                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_17                                                                                                                                                                                                                             |                3 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[2]_3                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_46                                                                                                                                                                                                                             |                3 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt[6]_i_2_n_0                                                                                                                                                                                            | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt0                                                                                                                                                                                                |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[3]_11                                                                                                                                                                                                                              | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_11                                                                                                                                                                                                                             |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[3]_8                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_21                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[4]_2                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_52                                                                                                                                                                                                                             |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[2]_7                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_36                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[4]_1                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_53                                                                                                                                                                                                                             |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                                                 | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                                                                 |                6 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg                                                                                                                                                                                                                                      | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_24                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_0                                                                                                                                                                                                                                    | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_28                                                                                                                                                                                                                             |                2 |              7 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[7][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_11                                                                                                                                                                                                                                 |                3 |              7 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[1]_0[0]                                                                                                                                                                                                               | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_64                                                                                                                                                                                                                                 |                2 |              7 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/spcr                                                                                                                                                                                                                                      | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/areset                                                                                                                                                                                                                              |                3 |              7 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_4                                                                                                                                                                                                                                  |                7 |              7 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/inst_found_r                                                                                                                                                                                                                           | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_1                                                                                                                                                                                                                                  |                7 |              7 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[1].U_dcache_tag/state_reg[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              7 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                      |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[0]_1                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_2                                                                                                                                                                                                                              |                2 |              7 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[3].U_dcache_tag/victim_cache_valid                                                                                                                                                                                                       | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_33                                                                                                                                                                                                                                 |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[0]_13                                                                                                                                                                                                                              | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_30                                                                                                                                                                                                                             |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                2 |              7 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_mult/CE                                                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                7 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[0]_2                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_22                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[0]_10                                                                                                                                                                                                                              | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_31                                                                                                                                                                                                                             |                3 |              7 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/icache_ways[0].U_icache_tag/req_reg_reg                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              7 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                4 |              7 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[4]_0[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_27                                                                                                                                                                                                                                 |                2 |              7 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/tag_reg14_out                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[0]_5                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_50                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[0]_7                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_44                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/reset_cnt__0                                                                                                                                                                                                                                         | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_4                                                                                                                                                                                                                                  |                2 |              7 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[1]_2[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_51                                                                                                                                                                                                                                 |                1 |              7 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[5][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_11                                                                                                                                                                                                                                 |                1 |              7 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_4[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_54                                                                                                                                                                                                                                 |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[0]_12                                                                                                                                                                                                                              | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_27                                                                                                                                                                                                                             |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[0]_3                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_9                                                                                                                                                                                                                              |                1 |              7 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/sel                                                                                                                                                                                                                              | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/i___59_n_0                                                                                                                                                                                                                       |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[0]_4                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_10                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[0]_9                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_43                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[0]_6                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_48                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[0]_8                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_42                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                             |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[0]_0                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_18                                                                                                                                                                                                                             |                5 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[0]_11                                                                                                                                                                                                                              | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_1                                                                                                                                                                                                                              |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[1]_9                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_38                                                                                                                                                                                                                             |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[5]_6                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_45                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[1]_2                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_61                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[1]_10                                                                                                                                                                                                                              | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_35                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[5]_2                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_63                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[2]_6                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_39                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[5]_1                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_13                                                                                                                                                                                                                             |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[1]_6                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_55                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[2]_0                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_23                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_3[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_48                                                                                                                                                                                                                                 |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[1]_7                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_41                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[2][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_8                                                                                                                                                                                                                                  |                6 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[2]_2                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_5                                                                                                                                                                                                                              |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[2]_4                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_26                                                                                                                                                                                                                             |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[1]_11                                                                                                                                                                                                                              | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_34                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[1]_4                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_60                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[3]_0                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_14                                                                                                                                                                                                                             |                2 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[1]_12                                                                                                                                                                                                                              | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_29                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[3]_10                                                                                                                                                                                                                              | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_64                                                                                                                                                                                                                             |                3 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_addr_reg[3]_1                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/iic_en_reg_59                                                                                                                                                                                                                             |                1 |              7 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                                                | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                          |                2 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                                                      | bd_top_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                             |                1 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                        | bd_top_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                             |                3 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | bd_top_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                 |                1 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                             | bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/aresetn                                                                                                                                       |                3 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                                | bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                                                       |                4 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/status[7]_i_1_n_0                                                                                                                                                                                                                                   | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/aresetn                                                                                                                                                                                                                                   |                3 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/temp[7]_i_1_n_0                                                                                                                                                                                                                                 | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/aresetn                                                                                                                                                                                                                                   |                4 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/lcd_ctrl/p_0_in[23]                                                                                                                                                                                                                                         | bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2_n_0                                                                                                                                                                                                                               |                3 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/lcd_ctrl/p_0_in[15]                                                                                                                                                                                                                                         | bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2_n_0                                                                                                                                                                                                                               |                4 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/lcd_ctrl/p_0_in[31]                                                                                                                                                                                                                                         | bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2_n_0                                                                                                                                                                                                                               |                2 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/buf_we1_out                                                                                                                                                                                                                                     | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/aresetn                                                                                                                                                                                                                                   |                3 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                1 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                1 |              8 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                 |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/mycpu_0/inst/u_icache/r_buf_valid0                                                                                                                                                                                                                                   |                4 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/inst_found_r                                                                                                                                                                                                                           | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_27                                                                                                                                                                                                                                 |                7 |              8 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              |                                                                                                                                                                                                                                                                                     | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfifo/rp__0                                                                                                                                                                                                                         |                3 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                  | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                     |                3 |              8 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/param[7]_i_1_n_0                                                                                                                                                                                                                          | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/areset                                                                                                                                                                                                                              |                3 |              8 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/data_found_r                                                                                                                                                                                                                         | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_27                                                                                                                                                                                                                                 |                8 |              8 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/param2[7]_i_1_n_0                                                                                                                                                                                                                         | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/areset                                                                                                                                                                                                                              |                1 |              8 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                       | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                     |                2 |              8 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/softcs[7]_i_1_n_0                                                                                                                                                                                                                         | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/areset                                                                                                                                                                                                                              |                1 |              8 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/sper                                                                                                                                                                                                                                      | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/areset                                                                                                                                                                                                                              |                2 |              8 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/treg[7]_i_1_n_0                                                                                                                                                                                                                           | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfwe_i_1_n_0                                                                                                                                                                                                                        |                2 |              8 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/buf_busy_reg_0[0]                                                                                                                                                                                                                         | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/areset                                                                                                                                                                                                                              |                4 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/nxt_addr_reg[0][0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/nxt_addr_reg[1][0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[1].U_dcache_tag/index_reg_reg[6]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[1].U_dcache_tag/reset_cnt_reg[6]_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_16[0]                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_50                                                                                                                                                                                                                                 |                1 |              8 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/nxt_addr_reg[1]_0[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                                                        |                3 |              8 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/sck_reg[1]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                      |                3 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                                                            |                5 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                   |                3 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                   |                2 |              8 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                1 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                |                3 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_reg[0]                                                                                                                                 | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                                            |                3 |              8 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                1 |              8 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/icache_ways[0].U_icache_tag/p_1_in[6]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/icache_ways[0].U_icache_tag/reset_cnt_reg_6_sn_1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                          | bd_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                4 |              8 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[4][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_8                                                                                                                                                                                                                                  |                2 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                   |                3 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                   |                2 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                       |                2 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                       |                2 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                       |                2 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                       |                2 |              8 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_14[0]                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_60                                                                                                                                                                                                                                 |                1 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                       | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                2 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                               | bd_top_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                1 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                             | bd_top_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                2 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                      | bd_top_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                       |                3 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___70_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                           | bd_top_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                2 |              8 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[6][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_8                                                                                                                                                                                                                                  |                2 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                             | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                       |                3 |              8 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[5][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_8                                                                                                                                                                                                                                  |                2 |              8 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[7][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_8                                                                                                                                                                                                                                  |                4 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                       |                4 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                                            | bd_top_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                             |                2 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                       |                4 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                                            | bd_top_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                             |                2 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                             | bd_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                3 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                                            | bd_top_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                             |                1 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                                            | bd_top_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                             |                2 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                                                                                                                                                      | bd_top_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                             |                3 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                                            | bd_top_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                             |                2 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                       | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                           |                2 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                1 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_clk                                      |                                                                                                                                                                                                                                                                                     | bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2_n_0                                                                                                                                                                                                                               |                3 |              8 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                                               | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                          |                1 |              8 |
|  bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/cp0_addr_primary_reg[6]_5[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |              9 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                                     |                3 |              9 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                             | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                     |                3 |              9 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/lcd_ctrl/p_0_in[0]                                                                                                                                                                                                                                          | bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2_n_0                                                                                                                                                                                                                               |                6 |              9 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                     |                3 |              9 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                             | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                                     |                3 |              9 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                               |                4 |              9 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/readPtr0                                                                                                                                                                                                                       | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/aresetn_1                                                                                                                                                                                                                      |                3 |              9 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                                       | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                5 |              9 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                            |                2 |              9 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_5[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_66                                                                                                                                                                                                                                 |                2 |              9 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/mycpu_0/inst/u_dcache/fill_dirty00_in                                                                                                                                                                                                                                |                5 |              9 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                     |                5 |              9 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                                        |                4 |              9 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/if_valid_reg_0[31]                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_11                                                                                                                                                                                                                                 |                6 |             10 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                3 |             10 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                4 |             10 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                3 |             10 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[1][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN                                                                                                                                                                                                                                    |                4 |             10 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                | bd_top_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                2 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                | bd_top_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                2 |             10 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                  | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                   |                4 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                3 |             10 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                3 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                             | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                6 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                5 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                4 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                3 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                3 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                5 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                3 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                5 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                             | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                4 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                5 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[5][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN                                                                                                                                                                                                                                    |                4 |             10 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                      |                4 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/reg_data_out0__0                                                                                                                                                                                                                   | bd_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.read_in_prog_reg_0                                                                                                                                                                                          |                4 |             10 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                        | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              |                                                                                                                                                                                                                                                                                     | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfwe_i_1_n_0                                                                                                                                                                                                                        |                4 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/p_0_in[0]                                                                                                                                                        | bd_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]                                                                                                       |                4 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                3 |             10 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                 | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                5 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                | bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                                                       |                3 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                                                           | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                                                           |                3 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                4 |             10 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                3 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                4 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                4 |             10 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                3 |             10 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                      |                6 |             11 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/inst_addr_primary0                                                                                                                                                                                                        | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/branch_state_reg_1                                                                                                                                                                                                       |                5 |             11 |
|  bd_top_i/clk_pll_200/inst/clk_ref                                             | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                            | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                                                        |                4 |             11 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/cp0_addr_primary_reg[6]_4[0]                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_45                                                                                                                                                                                                                                 |                4 |             11 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_2[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_53                                                                                                                                                                                                                                 |                3 |             11 |
|  bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_clk                                      | bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_rd_reg_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             11 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/lcd_ctrl/ram_en                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             11 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[6][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN                                                                                                                                                                                                                                    |                6 |             11 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             11 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[4][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN                                                                                                                                                                                                                                    |                7 |             11 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.read_in_prog_reg_5[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             11 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.write_in_prog_reg_1[0]                                                                                                                                                                                            | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                        |                2 |             11 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0                                                                                                                                                                                         | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                        |                4 |             11 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_11[0]                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_1                                                                                                                                                                                                                                  |                4 |             11 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[7][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN                                                                                                                                                                                                                                    |                6 |             11 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[0][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN                                                                                                                                                                                                                                    |                6 |             11 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[1]_0[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_53                                                                                                                                                                                                                                 |                2 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             12 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_mult/CE                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             12 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                              | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                   |                3 |             12 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                     |                3 |             12 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                                                                                                |                6 |             12 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                   | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                      |                3 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE10A_0[0]                                                                                                                                                                                                | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                        |                4 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE                                                                                                                                                                                                           | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboNibbleCntRst                                                                                                                                                                                    |                3 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/tx_addr_en                                                                                                                                                                                                   | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE8A_2                                                                                                                                                                                              |                3 |             12 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               12 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                6 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                 |                5 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             12 |
|  bd_top_i/clk_pll_200/inst/clk_ref                                             | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                               |                2 |             12 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                      |                4 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |             12 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             12 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                             |                3 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                      | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                             |                3 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                4 |             12 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                              | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                   |                3 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                              | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                                                              | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                          |                3 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                7 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/rvalid1                                                                                                                                                                                                                                              | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/areset                                                                                                                                                                                                                              |                3 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             12 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_9[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_44                                                                                                                                                                                                                                 |                3 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             12 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[5][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                3 |             12 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             12 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                         | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                             |                3 |             12 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/clkcnt[0]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                3 |             12 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             12 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc0                                                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                6 |             12 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                              | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/gdvld.data_valid_std_reg                                                                                                                                                                                             | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state3a_0                                                                                                                                                                                                      |                3 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |
|  bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                      | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                             |                4 |             12 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |             13 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[4][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                3 |             13 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[4]_0[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_59                                                                                                                                                                                                                                 |                3 |             13 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[7][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                3 |             13 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[2][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN                                                                                                                                                                                                                                    |                8 |             13 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[3][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN                                                                                                                                                                                                                                    |                8 |             13 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[1][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                4 |             13 |
|  bd_top_i/clk_pll_200/inst/clk_ref                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                               |                3 |             13 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/SS[0]                                                                                                                                                                                              |                4 |             13 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                          | bd_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                5 |             13 |
|  bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                 | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                 |                3 |             13 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[6][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                5 |             13 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_state                                                                                                                                                                                                                | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                        |                4 |             13 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_14[0]                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_48                                                                                                                                                                                                                                 |                2 |             13 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             13 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[2][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                6 |             14 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[1]_2[0]                                                                                                                                                                                                               | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_55                                                                                                                                                                                                                                 |                3 |             14 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                 | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                 |                4 |             14 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                     |                5 |             14 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_decoder[1][31]_i_1_n_0                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                6 |             14 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_decoder[0][31]_i_1_n_0                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                4 |             14 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_9[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_53                                                                                                                                                                                                                                 |                2 |             14 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                                                 | bd_top_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                             |                6 |             14 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[1].U_dcache_tag/way_sel0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                9 |             14 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_mult/CE                                                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_8                                                                                                                                                                                                                                  |                7 |             15 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_decoder[2][31]_i_1_n_0                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                5 |             15 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_decoder                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                7 |             15 |
|  bd_top_i/clk_pll_200/inst/clk_ref                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                                      |                5 |             15 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_6[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_1                                                                                                                                                                                                                                  |                4 |             15 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[6][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_35                                                                                                                                                                                                                                 |                9 |             15 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                          | bd_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                5 |             15 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_intc_0/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                      |                3 |             15 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[3][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                5 |             15 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_RAS/stack_predictor[0][31]_i_1_n_0                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |                7 |             15 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[7][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_35                                                                                                                                                                                                                                 |               10 |             15 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                7 |             15 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_12[0]                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_46                                                                                                                                                                                                                                 |                4 |             15 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfwe_reg_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/wfifo/wfwe                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/inst_addr_primary0                                                                                                                                                                                                        | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/branch_state_reg_0                                                                                                                                                                                                       |                3 |             16 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0               | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                   |                6 |             16 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_11[0]                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_64                                                                                                                                                                                                                                 |                5 |             16 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_11[0]                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_45                                                                                                                                                                                                                                 |                8 |             16 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                       |               13 |             16 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_12[0]                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_55                                                                                                                                                                                                                                 |                2 |             16 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                           |                4 |             16 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_2[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_60                                                                                                                                                                                                                                 |                2 |             16 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[3][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_35                                                                                                                                                                                                                                 |               10 |             16 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[4][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_35                                                                                                                                                                                                                                 |               11 |             16 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                   |                3 |             16 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_3[0]                                                                                                                                                                                         | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                        |                4 |             16 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4]_0[0]                                                                                                                                                                                         | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                        |                4 |             16 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/E[0]                                                                                                                                                                                                                               | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                        |                2 |             16 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                                                  |               10 |             16 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/cts_en                                                                                                                                                                                                                                                      | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/aresetn                                                                                                                                                                                                                                   |               16 |             16 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/cs_timer[0]_i_2_n_0                                                                                                                                                                                                                                  | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rd_state_reg[8]                                                                                                                                                                                                                     |                4 |             16 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/confreg_0/inst/busy01_out                                                                                                                                                                                                                                                  | bd_top_i/confreg_0/inst/s_wready_i_1_n_0                                                                                                                                                                                                                                      |                6 |             17 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[1][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_35                                                                                                                                                                                                                                 |               12 |             17 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[4]_1[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_53                                                                                                                                                                                                                                 |                3 |             17 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[0][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_35                                                                                                                                                                                                                                 |               13 |             17 |
|  bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_clk                                      | bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_rs_i_1_n_0                                                                                                                                                                                                                                     | bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2_n_0                                                                                                                                                                                                                               |                5 |             17 |
|  bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_clk                                      | bd_top_i/gpu_top_0/inst/lcd_ctrl/buf_rs_1                                                                                                                                                                                                                                           | bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2_n_0                                                                                                                                                                                                                               |                9 |             17 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[5][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_35                                                                                                                                                                                                                                 |               12 |             17 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[2]_0[0]                                                                                                                                                                                                               | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_61                                                                                                                                                                                                                                 |                5 |             17 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              |                                                                                                                                                                                                                                                                                     | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/areset                                                                                                                                                                                                                              |                5 |             17 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/cp0_addr_primary_reg[4]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             17 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[2][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_35                                                                                                                                                                                                                                 |               10 |             18 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_1[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_66                                                                                                                                                                                                                                 |                3 |             18 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[1][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_9                                                                                                                                                                                                                                  |                9 |             18 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                       |                6 |             18 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                          |                5 |             18 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[0][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_9                                                                                                                                                                                                                                  |                8 |             18 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[6][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_9                                                                                                                                                                                                                                  |                8 |             18 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[3][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_9                                                                                                                                                                                                                                  |                9 |             18 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/cp0_addr_primary_reg[1][0]                                                                                                                                                                                                | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_45                                                                                                                                                                                                                                 |               11 |             18 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[4][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_9                                                                                                                                                                                                                                  |                8 |             18 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/entryhi_asid[7]_i_1[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |             19 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/exception_occur_tlb                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             19 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[1]_0[0]                                                                                                                                                                                                               | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_60                                                                                                                                                                                                                                 |                3 |             19 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                      |                9 |             19 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | bd_top_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |                4 |             19 |
|  bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_clk                                      | bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt                                                                                                                                                                                                                                            | bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2_n_0                                                                                                                                                                                                                               |                5 |             19 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[5][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_9                                                                                                                                                                                                                                  |                7 |             19 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             20 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_4                                                                                                                                |                5 |             20 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[1]_0[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_44                                                                                                                                                                                                                                 |                3 |             20 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                     |                9 |             20 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/confreg_0/inst/step1_count[0]_i_1_n_0                                                                                                                                                                                                                                |                5 |             20 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[7][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_9                                                                                                                                                                                                                                  |               14 |             20 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/data_found_r                                                                                                                                                                                                                         | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_1                                                                                                                                                                                                                                  |               14 |             20 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             20 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/confreg_0/inst/key_count[0]_i_1_n_0                                                                                                                                                                                                                                  |                5 |             20 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                6 |             20 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/confreg_0/inst/step0_count[0]_i_1_n_0                                                                                                                                                                                                                                |                5 |             20 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             20 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                                    |                5 |             20 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[2][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_9                                                                                                                                                                                                                                  |               10 |             20 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[0]_3[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_44                                                                                                                                                                                                                                 |                3 |             20 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             20 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             20 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             20 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                             | bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/aresetn                                                                                                                                       |                8 |             20 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_3[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_49                                                                                                                                                                                                                                 |                4 |             20 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               11 |             20 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             20 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/icache_ways[0].U_icache_tag/req_reg_reg_1[0]                                                                                                                                                                                                         | bd_top_i/mycpu_0/inst/u_icache/reset_cnt__0                                                                                                                                                                                                                                   |                6 |             20 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[1].U_dcache_tag/E[0]                                                                                                                                                                                                                     | bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[3].U_dcache_tag/victim_cache_valid                                                                                                                                                                                                 |                8 |             20 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                                                                |                6 |             20 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                7 |             21 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[2][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_52                                                                                                                                                                                                                                 |               11 |             21 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             21 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                6 |             21 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             21 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[0][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_41                                                                                                                                                                                                                                 |               12 |             21 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[7][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_52                                                                                                                                                                                                                                 |               11 |             22 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                             | bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/aresetn                                                                                                                                       |                6 |             22 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             22 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             22 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[6][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_41                                                                                                                                                                                                                                 |               13 |             22 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                     |                9 |             22 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_14[0]                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_61                                                                                                                                                                                                                                 |                5 |             22 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[5][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_41                                                                                                                                                                                                                                 |               10 |             22 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[4][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_41                                                                                                                                                                                                                                 |               16 |             22 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[3][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_41                                                                                                                                                                                                                                 |               11 |             22 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[2][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_41                                                                                                                                                                                                                                 |               11 |             23 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                      |               16 |             23 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[1][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_41                                                                                                                                                                                                                                 |               12 |             23 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_15[0]                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_42                                                                                                                                                                                                                                 |                3 |             23 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                   | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                           |               14 |             23 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[0][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_52                                                                                                                                                                                                                                 |                8 |             24 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[1][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_52                                                                                                                                                                                                                                 |                8 |             24 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/buf_busy_reg                                                                                                                                                                                                                              | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/nxt_addr0                                                                                                                                                                                                                           |                6 |             24 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_7[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_46                                                                                                                                                                                                                                 |                7 |             24 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/simple_spi/sck_reg[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               10 |             24 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                            |                8 |             24 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                     |                9 |             24 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                 | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                     |                7 |             24 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                       |                7 |             24 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_58                                                                                                                                                                                                                                 |               13 |             24 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[3][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_52                                                                                                                                                                                                                                 |               10 |             25 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[4][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_52                                                                                                                                                                                                                                 |               13 |             25 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                           |                9 |             25 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[4]_1[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_60                                                                                                                                                                                                                                 |                4 |             25 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                                          |               15 |             25 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[0]_2[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_44                                                                                                                                                                                                                                 |                5 |             25 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[5][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_52                                                                                                                                                                                                                                 |               11 |             25 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[6][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_52                                                                                                                                                                                                                                 |               11 |             25 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_32                                                                                                                                                                                                                                 |               10 |             26 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               11 |             26 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/cp0_addr_primary_reg[6]_2[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               10 |             26 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                               |                8 |             26 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                               |                8 |             26 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/cp0_addr_primary_reg[6]_1[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               11 |             26 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[1]_2[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_62                                                                                                                                                                                                                                 |                4 |             26 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             26 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_1[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_63                                                                                                                                                                                                                                 |                7 |             26 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             26 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                               |                8 |             26 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/quene_data[7][128]_i_1_n_0                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_41                                                                                                                                                                                                                                 |               16 |             26 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                           |               10 |             26 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                               |               10 |             26 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                               |               14 |             26 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                9 |             26 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               11 |             26 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/writePtr0                                                                                                                                                                                                                              | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/aresetn_1                                                                                                                                                                                                                      |                8 |             27 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/fill_index                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               11 |             27 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[1]_1[0]                                                                                                                                                                                                               | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_40                                                                                                                                                                                                                                 |                8 |             27 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/fill_tag[19]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                8 |             27 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                      |               14 |             27 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/victim_cache_tagindex[0][26]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               12 |             27 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/victim_cache_tagindex[1][26]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               16 |             27 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_16[0]                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_56                                                                                                                                                                                                                                 |                4 |             27 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_64_127_0_2_i_1__1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/icache_ways[1].U_icache_tag/tags_reg_0_63_0_2_i_1__1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_2                                                                                                                                                                                                                                  |               11 |             28 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache//tags_reg_64_127_0_2_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[0].U_dcache_tag/tags_reg_0_63_0_2_i_1__4_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/icache_ways[3].U_icache_tag/tags_reg_0_63_0_2_i_1__3_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[3].U_dcache_tag/tags_reg_0_63_0_2_i_4__1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[3].U_dcache_tag/tags_reg_64_127_0_2_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[1].U_dcache_tag/tags_reg_0_63_0_2_i_1__5_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[1].U_dcache_tag/tags_reg_64_127_0_2_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[0].U_dcache_tag/tags_reg_64_127_0_2_i_1__2_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/icache_ways[2].U_icache_tag/tags_reg_0_63_0_2_i_1__2_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/__0/tags_reg_64_127_0_2_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                         |               17 |             28 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/__2/tags_reg_64_127_0_2_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[2]_0[0]                                                                                                                                                                                                               | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_63                                                                                                                                                                                                                                 |                6 |             28 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[1]_2[0]                                                                                                                                                                                                               | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_38                                                                                                                                                                                                                                 |                6 |             28 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/aresetn                                                                                                                                                                                                                                   |               15 |             28 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_0_63_0_2_i_1__6_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/__1/tags_reg_64_127_0_2_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/icache_ways[0].U_icache_tag/tags_reg_0_63_0_2_i_1__0_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/half_clk_reg[0]                                                                                                                                                                                                           | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_45                                                                                                                                                                                                                                 |               12 |             29 |
|  bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             29 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/req_reg_reg                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             29 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[1]_1[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_61                                                                                                                                                                                                                                 |                5 |             30 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/confreg_0/inst/write_order_reg                                                                                                                                                                                                                                             | bd_top_i/confreg_0/inst/s_wready_i_1_n_0                                                                                                                                                                                                                                      |               12 |             30 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                       |               16 |             31 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_mult/CE                                                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_4                                                                                                                                                                                                                                  |               13 |             31 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_4[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_59                                                                                                                                                                                                                                 |                8 |             31 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_5[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               24 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_6[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               24 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_34[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               19 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_40[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               20 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_7[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               27 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_8[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               22 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_9[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               16 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/wb_valid_reg_rep__2_0[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               21 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/wb_valid_reg_rep__4_1[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               23 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/r_buf[4][31]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               12 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/r_buf[0][31]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               10 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/r_buf[7][31]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               11 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/r_buf[1][31]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/r_buf[6][31]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               17 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/r_buf[2][31]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/r_buf[3][31]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               11 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_icache/r_buf[5][31]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               10 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_inst_uncache/instruction                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               17 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_inst_uncache/p_1_out                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               18 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/r_buf[0][31]_i_1__0_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               21 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_27[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               23 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/r_buf[7][31]_i_1__0_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               18 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/r_buf[6][31]_i_1__0_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               19 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/ex_valid_reg[0]                                                                                                                                                                                                                       | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_50                                                                                                                                                                                                                                 |                4 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/r_buf[5][31]_i_1__0_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               16 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/r_buf[1][31]_i_1__0_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               15 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/r_buf[2][31]_i_1__0_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               15 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/r_buf[4][31]_i_1__0_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               17 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/status_exl_reg[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/cp0_addr_primary_reg[5][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               12 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/cp0_write_primary_tmp_reg[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/cp0_addr_primary_reg[6][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               11 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/result                                                                                                                                                                                                                    | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/result[0]_i_1_n_0                                                                                                                                                                                                   |                8 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/exception_state_reg_104[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               22 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem2/aluop_primary_reg[4]_0[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               24 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_0                                                                                                                                                                                                                | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_51                                                                                                                                                                                                                                 |                4 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/E[0]                                                                                                                                                                                                                      | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/SR[0]                                                                                                                                                                                                                            |               18 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc0                                                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_11                                                                                                                                                                                                                                 |               18 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_38[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               21 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/r_buf[3][31]_i_1__0_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               15 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/sda_tck                                                                                                                                                                                                                                         | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/aresetn                                                                                                                                                                                                                                   |               11 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_en                                                                                                                                                                                                                                              | bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2_n_0                                                                                                                                                                                                                               |               19 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/state_reg[3]_2[0]                                                                                                                                                                                                                               | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/aresetn                                                                                                                                                                                                                                   |               11 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                    | bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/aresetn                                                                                                                                       |                7 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                      | bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[3]_i_1_n_0                                                                                                                        |                9 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/confreg_0/inst/cr00[31]_i_1_n_0                                                                                                                                                                                                                                            | bd_top_i/confreg_0/inst/s_wready_i_1_n_0                                                                                                                                                                                                                                      |               11 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/confreg_0/inst/cr06[31]_i_1_n_0                                                                                                                                                                                                                                            | bd_top_i/confreg_0/inst/s_wready_i_1_n_0                                                                                                                                                                                                                                      |               13 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/confreg_0/inst/cr02[31]_i_1_n_0                                                                                                                                                                                                                                            | bd_top_i/confreg_0/inst/s_wready_i_1_n_0                                                                                                                                                                                                                                      |                8 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/confreg_0/inst/cr05[31]_i_1_n_0                                                                                                                                                                                                                                            | bd_top_i/confreg_0/inst/s_wready_i_1_n_0                                                                                                                                                                                                                                      |               10 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[0].U_dcache_data/wstrb_reg[31]_i_1_n_0                                                                                                                                                                                             |               12 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/confreg_0/inst/cr04[31]_i_1_n_0                                                                                                                                                                                                                                            | bd_top_i/confreg_0/inst/s_wready_i_1_n_0                                                                                                                                                                                                                                      |               13 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/confreg_0/inst/cr07[31]_i_1_n_0                                                                                                                                                                                                                                            | bd_top_i/confreg_0/inst/s_wready_i_1_n_0                                                                                                                                                                                                                                      |               18 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/confreg_0/inst/cr01[31]_i_1_n_0                                                                                                                                                                                                                                            | bd_top_i/confreg_0/inst/s_wready_i_1_n_0                                                                                                                                                                                                                                      |               10 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/confreg_0/inst/cr03[31]_i_1_n_0                                                                                                                                                                                                                                            | bd_top_i/confreg_0/inst/s_wready_i_1_n_0                                                                                                                                                                                                                                      |               13 |             32 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                  |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/confreg_0/inst/write_num                                                                                                                                                                                                                                                   | bd_top_i/confreg_0/inst/s_wready_i_1_n_0                                                                                                                                                                                                                                      |                5 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/confreg_0/inst/s_rdata[31]_i_1_n_0                                                                                                                                                                                                                                         | bd_top_i/confreg_0/inst/s_wready_i_1_n_0                                                                                                                                                                                                                                      |               14 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/E[0]                                                                                                                                                                                                         | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                                                                  |                7 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/arready_i1                                                                                                                                                                                                                         | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                        |               14 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                 | bd_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                8 |             32 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                       |               13 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_0[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               18 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_13[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               22 |             32 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_14[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               24 |             32 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]         |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_11[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_19[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               23 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_18[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               23 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_16[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               21 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_2[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               19 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_22[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               21 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_29[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_3[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               22 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_30[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               23 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_28[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               22 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/rxCrcEn_d1                                                                                                                                                                                                                         | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state22a_0[0]                                                                                                                                                                                                  |                9 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_25[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               23 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_24[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               24 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_36[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               22 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_37[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               20 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                   | bd_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                        |                9 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_39[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               22 |             32 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_wb/aresetn_4[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               21 |             32 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             33 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             33 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[2]_0[0]                                                                                                                                                                                                               | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_51                                                                                                                                                                                                                                 |               10 |             33 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                            | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             33 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                |                                                                                                                                                                                                                                                                               |                9 |             33 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                                                    |                9 |             33 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             33 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_25                                                                                                                                                                                                                                 |               15 |             33 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                      | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_1[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_45                                                                                                                                                                                                                                 |                7 |             34 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_16                                                                                                                                                                                                                                 |               16 |             34 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             34 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               13 |             34 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/confreg_0/inst/write_led_rg0                                                                                                                                                                                                                                               | bd_top_i/confreg_0/inst/s_wready_i_1_n_0                                                                                                                                                                                                                                      |               13 |             34 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/confreg_0/inst/write_led_rg1                                                                                                                                                                                                                                               | bd_top_i/confreg_0/inst/s_wready_i_1_n_0                                                                                                                                                                                                                                      |               13 |             34 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_11[0]                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_66                                                                                                                                                                                                                                 |               10 |             35 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_8[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_48                                                                                                                                                                                                                                 |                7 |             35 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      |                                                                                                                                                                                                                                                                               |                7 |             35 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[1]_2[0]                                                                                                                                                                                                               | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_47                                                                                                                                                                                                                                 |                7 |             35 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]          |                                                                                                                                                                                                                                                                               |                7 |             35 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      |                                                                                                                                                                                                                                                                               |                5 |             35 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]          |                                                                                                                                                                                                                                                                               |                8 |             35 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_14[0]                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_59                                                                                                                                                                                                                                 |                6 |             35 |
|  bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             36 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             36 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/spi_flash_ctrl_0/inst/buf_addr                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             36 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             36 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[4]_1[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_48                                                                                                                                                                                                                                 |                5 |             36 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]         |                                                                                                                                                                                                                                                                               |                9 |             37 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     |                                                                                                                                                                                                                                                                               |                7 |             37 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                      |               13 |             37 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[0]_0                                                                                                                                                                                                                | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_40                                                                                                                                                                                                                                 |                6 |             37 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]         |                                                                                                                                                                                                                                                                               |               13 |             37 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     |                                                                                                                                                                                                                                                                               |               10 |             37 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[0]_1                                                                                                                                                                                                                | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_44                                                                                                                                                                                                                                 |                7 |             37 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc0                                                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_5                                                                                                                                                                                                                                  |               19 |             38 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                      |               15 |             38 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]          |                                                                                                                                                                                                                                                                               |               12 |             39 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               10 |             39 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                8 |             39 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      |                                                                                                                                                                                                                                                                               |                8 |             39 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_0                                                                                                                                                                                                                | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_63                                                                                                                                                                                                                                 |                9 |             39 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_5                                                                                                                                                                                                                                  |               18 |             40 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                          | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                     |               16 |             40 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_4[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_64                                                                                                                                                                                                                                 |                7 |             40 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[0]_0                                                                                                                                                                                                                | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_44                                                                                                                                                                                                                                 |                7 |             41 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[0]_1                                                                                                                                                                                                                | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_40                                                                                                                                                                                                                                 |                7 |             41 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |               14 |             41 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                          | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                     |               23 |             42 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/aresetn                                                                                                                                       |               23 |             42 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |               24 |             42 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |               15 |             42 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                      |               23 |             42 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_16[0]                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_42                                                                                                                                                                                                                                 |               10 |             43 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[1]_1[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_48                                                                                                                                                                                                                                 |                6 |             43 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_8[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_53                                                                                                                                                                                                                                 |                8 |             43 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[1]_2[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_55                                                                                                                                                                                                                                 |                7 |             43 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[62]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                                                                               |               11 |             44 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[62]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             44 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]          |                                                                                                                                                                                                                                                                               |                9 |             44 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      |                                                                                                                                                                                                                                                                               |               10 |             44 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     |                                                                                                                                                                                                                                                                               |                9 |             44 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_65                                                                                                                                                                                                                                 |               25 |             44 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]         |                                                                                                                                                                                                                                                                               |                7 |             44 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     |                                                                                                                                                                                                                                                                               |                9 |             45 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]         |                                                                                                                                                                                                                                                                               |               10 |             45 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      |                                                                                                                                                                                                                                                                               |               10 |             45 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]          |                                                                                                                                                                                                                                                                               |               11 |             45 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/ex_valid_reg[0]                                                                                                                                                                                                                       | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_51                                                                                                                                                                                                                                 |                7 |             46 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[1]_0[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_56                                                                                                                                                                                                                                 |                6 |             46 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_12[0]                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_38                                                                                                                                                                                                                                 |               10 |             46 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem2/aluop_primary_reg[4]_0[0]                                                                                                                                                                                                            | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem2/mem2_valid_reg_1                                                                                                                                                                                                               |               20 |             47 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/confreg_0/inst/write_led                                                                                                                                                                                                                                                   | bd_top_i/confreg_0/inst/s_wready_i_1_n_0                                                                                                                                                                                                                                      |               17 |             48 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                              |                                                                                                                                                                                                                                                                               |                6 |             48 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                             |               21 |             48 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                      |               18 |             48 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                              |                                                                                                                                                                                                                                                                               |                6 |             48 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                      |               24 |             49 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                      |               17 |             49 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[1].U_dcache_tag/offset_reg                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               17 |             50 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_15[0]                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_46                                                                                                                                                                                                                                 |                9 |             50 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[1]_1[0]                                                                                                                                                                                                               | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_42                                                                                                                                                                                                                                 |               11 |             51 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_2[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_27                                                                                                                                                                                                                                 |               10 |             51 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_3[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_53                                                                                                                                                                                                                                 |                9 |             51 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[1]_0[0]                                                                                                                                                                                                               | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_59                                                                                                                                                                                                                                 |                9 |             52 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_9[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_56                                                                                                                                                                                                                                 |               11 |             52 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_7[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_42                                                                                                                                                                                                                                 |               10 |             53 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[0]_2[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_49                                                                                                                                                                                                                                 |               10 |             53 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_11                                                                                                                                                                                                                                 |               18 |             55 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                                                               |                7 |             56 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/E[0]                                                                                                                                                                                                                      | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_58                                                                                                                                                                                                                                 |               18 |             56 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                                                               |                7 |             56 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                                                               |                7 |             56 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                              |                                                                                                                                                                                                                                                                               |                7 |             56 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[4]_0[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_60                                                                                                                                                                                                                                 |                9 |             58 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[0]_3[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_49                                                                                                                                                                                                                                 |               10 |             58 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_6[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_64                                                                                                                                                                                                                                 |               11 |             58 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     |                                                                                                                                                                                                                                                                               |               14 |             59 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc0                                                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_8                                                                                                                                                                                                                                  |               27 |             59 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]         |                                                                                                                                                                                                                                                                               |               15 |             59 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      |                                                                                                                                                                                                                                                                               |               19 |             59 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]          |                                                                                                                                                                                                                                                                               |               13 |             59 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                         | bd_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               27 |             59 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/if_valid_reg_0[31]                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_39                                                                                                                                                                                                                                 |               23 |             60 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             64 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                 | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                                 |               13 |             64 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                                                                                               |               18 |             64 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_5[0]                                                                                                                                                                                                             | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_61                                                                                                                                                                                                                                 |               19 |             64 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             64 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               17 |             64 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                                                                                                               |               16 |             64 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0_n_0                                                                                                                                                                                                                        | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_1                                                                                                                                                                                                                                  |               30 |             65 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/ex_valid_reg_0[0]                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_50                                                                                                                                                                                                                                 |               12 |             66 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_31                                                                                                                                                                                                                                 |               21 |             67 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_mult/CE                                                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_51                                                                                                                                                                                                                                 |               18 |             68 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_mult/CE                                                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_50                                                                                                                                                                                                                                 |               18 |             68 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                              |                                                                                                                                                                                                                                                                               |                9 |             72 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                   | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             72 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                                                               |                9 |             72 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_10[0]                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_66                                                                                                                                                                                                                                 |               16 |             73 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                         | bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               19 |             74 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_13[0]                                                                                                                                                                                                            | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_40                                                                                                                                                                                                                                 |               14 |             78 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                                                               |               10 |             80 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                              |                                                                                                                                                                                                                                                                               |               10 |             80 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/confreg_0/inst/s_wready_i_1_n_0                                                                                                                                                                                                                                      |               23 |             81 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                         |               27 |             81 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_19                                                                                                                                                                                                                                 |               40 |             87 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                                                               |               11 |             88 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                              |                                                                                                                                                                                                                                                                               |               11 |             88 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                                                               |               11 |             88 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                     |               43 |             92 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_45                                                                                                                                                                                                                                 |               35 |             93 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                                                               |               12 |             96 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                                                               |               12 |             96 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                       |               30 |             97 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                       |               31 |             97 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                       |               33 |             98 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                          |               32 |             98 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN                                                                                                                                                                                                                                    |               41 |             99 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_mult/CE                                                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_63                                                                                                                                                                                                                                 |               27 |            102 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_21                                                                                                                                                                                                                                 |               44 |            103 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_17                                                                                                                                                                                                                                 |               46 |            107 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_39                                                                                                                                                                                                                                 |               33 |            108 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                                                               |               14 |            112 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                                                               |               14 |            112 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/axi_reading_reg                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               14 |            112 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                                                               |               14 |            112 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_36                                                                                                                                                                                                                                 |               50 |            113 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_mult/CE                                                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_58                                                                                                                                                                                                                                 |               30 |            114 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem2/inst_addr_primary0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               34 |            122 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/inst_addr_primary0                                                                                                                                                                                                        | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/branch_state_reg                                                                                                                                                                                                         |               35 |            122 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               32 |            128 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               44 |            128 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                               |               29 |            129 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                         |                                                                                                                                                                                                                                                                               |               41 |            129 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     | bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                        |               59 |            143 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r1_384_447_0_2_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               36 |            144 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r1_704_767_0_2_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               36 |            144 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r1_320_383_0_2_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               36 |            144 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r1_640_703_0_2_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               36 |            144 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r1_192_255_0_2_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               36 |            144 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r1_960_1023_0_2_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               36 |            144 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r1_576_639_0_2_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               36 |            144 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_mult/CE                                                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_45                                                                                                                                                                                                                                 |               37 |            144 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               36 |            144 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r1_896_959_0_2_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               36 |            144 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r1_832_895_0_2_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               36 |            144 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               56 |            144 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r1_512_575_0_2_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               36 |            144 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               36 |            144 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r1_448_511_0_2_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               36 |            144 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r1_128_191_0_2_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               36 |            144 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r1_256_319_0_2_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               36 |            144 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r1_768_831_0_2_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               36 |            144 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_43                                                                                                                                                                                                                                 |               47 |            149 |
|  bd_top_i/clk_pll_33/inst/clk_spi                                              |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               41 |            158 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_18                                                                                                                                                                                                                                 |               72 |            159 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_mult/CE                                                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_38                                                                                                                                                                                                                                 |               45 |            168 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_22                                                                                                                                                                                                                                 |               63 |            170 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                                                                                                               |               22 |            176 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_24                                                                                                                                                                                                                                 |               64 |            178 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               24 |            192 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_34                                                                                                                                                                                                                                 |               63 |            201 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/inst_addr_primary0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               78 |            206 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_29                                                                                                                                                                                                                                 |               68 |            206 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_mult/CE                                                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_57                                                                                                                                                                                                                                 |               55 |            207 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_mult/CE                                                                                                                                                                                                                              | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_47                                                                                                                                                                                                                                 |               58 |            216 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            | bd_top_i/gpu_top_0/inst/ts_ctrl/bram[15][15]_i_1_n_0                                                                                                                                                                                                                                | bd_top_i/gpu_top_0/inst/ts_ctrl/iic/aresetn                                                                                                                                                                                                                                   |               52 |            240 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     | bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_26                                                                                                                                                                                                                                 |               81 |            241 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/inst_addr_primary0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               65 |            249 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/wb_word_cnt0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |              196 |            283 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/rst1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               90 |            381 |
|  bd_top_i/clk_pll_100/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |              383 |           1031 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dcache/victim_cache_reg_r1_0_1_0_5_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |              172 |           1376 |
|  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |              738 |           2384 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/s_axis_dividend_tvalid                                                                                                                                                                                                           | bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                                                   |              581 |           3200 |
|  bd_top_i/clk_pll_cpu/inst/clk_cpu                                             |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |             1744 |           5594 |
+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


