--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf Nexys3_Master.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 119143 paths analyzed, 3517 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.015ns.
--------------------------------------------------------------------------------

Paths for end point _core/_RegisterFile/lr0_16 (SLICE_X12Y28.AX), 216 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _core/opcode_3 (FF)
  Destination:          _core/_RegisterFile/lr0_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.926ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.430 - 0.484)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _core/opcode_3 to _core/_RegisterFile/lr0_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y36.BQ      Tcko                  0.408   _core/opcode<3>
                                                       _core/opcode_3
    SLICE_X20Y27.B1      net (fanout=15)       2.756   _core/opcode<3>
    SLICE_X20Y27.B       Tilo                  0.205   _core/core_state_write_data<2>7
                                                       _core/_n0327<5>31
    SLICE_X14Y33.B4      net (fanout=19)       1.096   _core/_n0327<5>3
    SLICE_X14Y33.B       Tilo                  0.203   _core/core_state_write_data<21>
                                                       _core/core_state_write_data<16>311
    SLICE_X20Y20.C4      net (fanout=8)        1.633   _core/core_state_write_data<16>31
    SLICE_X20Y20.C       Tilo                  0.205   _core/core_state_write_data<16>
                                                       _core/core_state_write_data<16>1
    SLICE_X17Y28.A2      net (fanout=1)        1.563   _core/core_state_write_data<16>
    SLICE_X17Y28.A       Tilo                  0.259   _core/_RegisterFile/lr3<19>
                                                       _core/core_state_write_data<16>6
    SLICE_X12Y28.AX      net (fanout=3)        0.462   _core/write_data<16>
    SLICE_X12Y28.CLK     Tdick                 0.136   _core/_RegisterFile/lr0<19>
                                                       _core/_RegisterFile/lr0_16
    -------------------------------------------------  ---------------------------
    Total                                      8.926ns (1.416ns logic, 7.510ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _core/opcode_1 (FF)
  Destination:          _core/_RegisterFile/lr0_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.018ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.430 - 0.480)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _core/opcode_1 to _core/_RegisterFile/lr0_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.BQ      Tcko                  0.447   _core/opcode<1>
                                                       _core/opcode_1
    SLICE_X20Y27.B2      net (fanout=46)       1.809   _core/opcode<1>
    SLICE_X20Y27.B       Tilo                  0.205   _core/core_state_write_data<2>7
                                                       _core/_n0327<5>31
    SLICE_X14Y33.B4      net (fanout=19)       1.096   _core/_n0327<5>3
    SLICE_X14Y33.B       Tilo                  0.203   _core/core_state_write_data<21>
                                                       _core/core_state_write_data<16>311
    SLICE_X20Y20.C4      net (fanout=8)        1.633   _core/core_state_write_data<16>31
    SLICE_X20Y20.C       Tilo                  0.205   _core/core_state_write_data<16>
                                                       _core/core_state_write_data<16>1
    SLICE_X17Y28.A2      net (fanout=1)        1.563   _core/core_state_write_data<16>
    SLICE_X17Y28.A       Tilo                  0.259   _core/_RegisterFile/lr3<19>
                                                       _core/core_state_write_data<16>6
    SLICE_X12Y28.AX      net (fanout=3)        0.462   _core/write_data<16>
    SLICE_X12Y28.CLK     Tdick                 0.136   _core/_RegisterFile/lr0<19>
                                                       _core/_RegisterFile/lr0_16
    -------------------------------------------------  ---------------------------
    Total                                      8.018ns (1.455ns logic, 6.563ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _core/opcode_4 (FF)
  Destination:          _core/_RegisterFile/lr0_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.890ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.430 - 0.481)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _core/opcode_4 to _core/_RegisterFile/lr0_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y37.BQ      Tcko                  0.408   _core/opcode<4>
                                                       _core/opcode_4
    SLICE_X20Y27.B3      net (fanout=15)       1.720   _core/opcode<4>
    SLICE_X20Y27.B       Tilo                  0.205   _core/core_state_write_data<2>7
                                                       _core/_n0327<5>31
    SLICE_X14Y33.B4      net (fanout=19)       1.096   _core/_n0327<5>3
    SLICE_X14Y33.B       Tilo                  0.203   _core/core_state_write_data<21>
                                                       _core/core_state_write_data<16>311
    SLICE_X20Y20.C4      net (fanout=8)        1.633   _core/core_state_write_data<16>31
    SLICE_X20Y20.C       Tilo                  0.205   _core/core_state_write_data<16>
                                                       _core/core_state_write_data<16>1
    SLICE_X17Y28.A2      net (fanout=1)        1.563   _core/core_state_write_data<16>
    SLICE_X17Y28.A       Tilo                  0.259   _core/_RegisterFile/lr3<19>
                                                       _core/core_state_write_data<16>6
    SLICE_X12Y28.AX      net (fanout=3)        0.462   _core/write_data<16>
    SLICE_X12Y28.CLK     Tdick                 0.136   _core/_RegisterFile/lr0<19>
                                                       _core/_RegisterFile/lr0_16
    -------------------------------------------------  ---------------------------
    Total                                      7.890ns (1.416ns logic, 6.474ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point _core/_RegisterFile/lr1_16 (SLICE_X15Y28.AX), 216 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _core/opcode_3 (FF)
  Destination:          _core/_RegisterFile/lr1_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.906ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.425 - 0.484)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _core/opcode_3 to _core/_RegisterFile/lr1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y36.BQ      Tcko                  0.408   _core/opcode<3>
                                                       _core/opcode_3
    SLICE_X20Y27.B1      net (fanout=15)       2.756   _core/opcode<3>
    SLICE_X20Y27.B       Tilo                  0.205   _core/core_state_write_data<2>7
                                                       _core/_n0327<5>31
    SLICE_X14Y33.B4      net (fanout=19)       1.096   _core/_n0327<5>3
    SLICE_X14Y33.B       Tilo                  0.203   _core/core_state_write_data<21>
                                                       _core/core_state_write_data<16>311
    SLICE_X20Y20.C4      net (fanout=8)        1.633   _core/core_state_write_data<16>31
    SLICE_X20Y20.C       Tilo                  0.205   _core/core_state_write_data<16>
                                                       _core/core_state_write_data<16>1
    SLICE_X17Y28.A2      net (fanout=1)        1.563   _core/core_state_write_data<16>
    SLICE_X17Y28.A       Tilo                  0.259   _core/_RegisterFile/lr3<19>
                                                       _core/core_state_write_data<16>6
    SLICE_X15Y28.AX      net (fanout=3)        0.515   _core/write_data<16>
    SLICE_X15Y28.CLK     Tdick                 0.063   _core/_RegisterFile/lr1<19>
                                                       _core/_RegisterFile/lr1_16
    -------------------------------------------------  ---------------------------
    Total                                      8.906ns (1.343ns logic, 7.563ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _core/opcode_1 (FF)
  Destination:          _core/_RegisterFile/lr1_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.998ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.425 - 0.480)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _core/opcode_1 to _core/_RegisterFile/lr1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.BQ      Tcko                  0.447   _core/opcode<1>
                                                       _core/opcode_1
    SLICE_X20Y27.B2      net (fanout=46)       1.809   _core/opcode<1>
    SLICE_X20Y27.B       Tilo                  0.205   _core/core_state_write_data<2>7
                                                       _core/_n0327<5>31
    SLICE_X14Y33.B4      net (fanout=19)       1.096   _core/_n0327<5>3
    SLICE_X14Y33.B       Tilo                  0.203   _core/core_state_write_data<21>
                                                       _core/core_state_write_data<16>311
    SLICE_X20Y20.C4      net (fanout=8)        1.633   _core/core_state_write_data<16>31
    SLICE_X20Y20.C       Tilo                  0.205   _core/core_state_write_data<16>
                                                       _core/core_state_write_data<16>1
    SLICE_X17Y28.A2      net (fanout=1)        1.563   _core/core_state_write_data<16>
    SLICE_X17Y28.A       Tilo                  0.259   _core/_RegisterFile/lr3<19>
                                                       _core/core_state_write_data<16>6
    SLICE_X15Y28.AX      net (fanout=3)        0.515   _core/write_data<16>
    SLICE_X15Y28.CLK     Tdick                 0.063   _core/_RegisterFile/lr1<19>
                                                       _core/_RegisterFile/lr1_16
    -------------------------------------------------  ---------------------------
    Total                                      7.998ns (1.382ns logic, 6.616ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _core/opcode_4 (FF)
  Destination:          _core/_RegisterFile/lr1_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.870ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.425 - 0.481)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _core/opcode_4 to _core/_RegisterFile/lr1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y37.BQ      Tcko                  0.408   _core/opcode<4>
                                                       _core/opcode_4
    SLICE_X20Y27.B3      net (fanout=15)       1.720   _core/opcode<4>
    SLICE_X20Y27.B       Tilo                  0.205   _core/core_state_write_data<2>7
                                                       _core/_n0327<5>31
    SLICE_X14Y33.B4      net (fanout=19)       1.096   _core/_n0327<5>3
    SLICE_X14Y33.B       Tilo                  0.203   _core/core_state_write_data<21>
                                                       _core/core_state_write_data<16>311
    SLICE_X20Y20.C4      net (fanout=8)        1.633   _core/core_state_write_data<16>31
    SLICE_X20Y20.C       Tilo                  0.205   _core/core_state_write_data<16>
                                                       _core/core_state_write_data<16>1
    SLICE_X17Y28.A2      net (fanout=1)        1.563   _core/core_state_write_data<16>
    SLICE_X17Y28.A       Tilo                  0.259   _core/_RegisterFile/lr3<19>
                                                       _core/core_state_write_data<16>6
    SLICE_X15Y28.AX      net (fanout=3)        0.515   _core/write_data<16>
    SLICE_X15Y28.CLK     Tdick                 0.063   _core/_RegisterFile/lr1<19>
                                                       _core/_RegisterFile/lr1_16
    -------------------------------------------------  ---------------------------
    Total                                      7.870ns (1.343ns logic, 6.527ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point _core/_RegisterFile/r19_0 (SLICE_X20Y5.AX), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _core/opcode_3 (FF)
  Destination:          _core/_RegisterFile/r19_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.834ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.420 - 0.484)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _core/opcode_3 to _core/_RegisterFile/r19_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y36.BQ      Tcko                  0.408   _core/opcode<3>
                                                       _core/opcode_3
    SLICE_X20Y27.B1      net (fanout=15)       2.756   _core/opcode<3>
    SLICE_X20Y27.B       Tilo                  0.205   _core/core_state_write_data<2>7
                                                       _core/_n0327<5>31
    SLICE_X13Y16.D3      net (fanout=19)       1.576   _core/_n0327<5>3
    SLICE_X13Y16.DMUX    Tilo                  0.313   _core/_RegisterFile/r24<7>
                                                       _core/core_state_write_data<0>5
    SLICE_X19Y16.B5      net (fanout=1)        0.950   _core/core_state_write_data<0>4
    SLICE_X19Y16.B       Tilo                  0.259   _core/_RegisterFile/r2<3>
                                                       _core/core_state_write_data<0>8
    SLICE_X19Y16.A5      net (fanout=1)        0.187   _core/core_state_write_data<0>7
    SLICE_X19Y16.A       Tilo                  0.259   _core/_RegisterFile/r2<3>
                                                       _core/core_state_write_data<0>9
    SLICE_X20Y5.AX       net (fanout=31)       1.785   _core/write_data<0>
    SLICE_X20Y5.CLK      Tdick                 0.136   _core/_RegisterFile/r19<3>
                                                       _core/_RegisterFile/r19_0
    -------------------------------------------------  ---------------------------
    Total                                      8.834ns (1.580ns logic, 7.254ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _core/opcode_3 (FF)
  Destination:          _core/_RegisterFile/r19_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.964ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.420 - 0.484)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _core/opcode_3 to _core/_RegisterFile/r19_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y36.BQ      Tcko                  0.408   _core/opcode<3>
                                                       _core/opcode_3
    SLICE_X20Y27.B1      net (fanout=15)       2.756   _core/opcode<3>
    SLICE_X20Y27.B       Tilo                  0.205   _core/core_state_write_data<2>7
                                                       _core/_n0327<5>31
    SLICE_X18Y15.D6      net (fanout=19)       1.167   _core/_n0327<5>3
    SLICE_X18Y15.D       Tilo                  0.203   _core/core_state_write_data<0>5
                                                       _core/core_state_write_data<0>6
    SLICE_X19Y16.B2      net (fanout=1)        0.599   _core/core_state_write_data<0>5
    SLICE_X19Y16.B       Tilo                  0.259   _core/_RegisterFile/r2<3>
                                                       _core/core_state_write_data<0>8
    SLICE_X19Y16.A5      net (fanout=1)        0.187   _core/core_state_write_data<0>7
    SLICE_X19Y16.A       Tilo                  0.259   _core/_RegisterFile/r2<3>
                                                       _core/core_state_write_data<0>9
    SLICE_X20Y5.AX       net (fanout=31)       1.785   _core/write_data<0>
    SLICE_X20Y5.CLK      Tdick                 0.136   _core/_RegisterFile/r19<3>
                                                       _core/_RegisterFile/r19_0
    -------------------------------------------------  ---------------------------
    Total                                      7.964ns (1.470ns logic, 6.494ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _core/opcode_1 (FF)
  Destination:          _core/_RegisterFile/r19_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.926ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.420 - 0.480)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _core/opcode_1 to _core/_RegisterFile/r19_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.BQ      Tcko                  0.447   _core/opcode<1>
                                                       _core/opcode_1
    SLICE_X20Y27.B2      net (fanout=46)       1.809   _core/opcode<1>
    SLICE_X20Y27.B       Tilo                  0.205   _core/core_state_write_data<2>7
                                                       _core/_n0327<5>31
    SLICE_X13Y16.D3      net (fanout=19)       1.576   _core/_n0327<5>3
    SLICE_X13Y16.DMUX    Tilo                  0.313   _core/_RegisterFile/r24<7>
                                                       _core/core_state_write_data<0>5
    SLICE_X19Y16.B5      net (fanout=1)        0.950   _core/core_state_write_data<0>4
    SLICE_X19Y16.B       Tilo                  0.259   _core/_RegisterFile/r2<3>
                                                       _core/core_state_write_data<0>8
    SLICE_X19Y16.A5      net (fanout=1)        0.187   _core/core_state_write_data<0>7
    SLICE_X19Y16.A       Tilo                  0.259   _core/_RegisterFile/r2<3>
                                                       _core/core_state_write_data<0>9
    SLICE_X20Y5.AX       net (fanout=31)       1.785   _core/write_data<0>
    SLICE_X20Y5.CLK      Tdick                 0.136   _core/_RegisterFile/r19<3>
                                                       _core/_RegisterFile/r19_0
    -------------------------------------------------  ---------------------------
    Total                                      7.926ns (1.619ns logic, 6.307ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _vgaController/_pixelGenerator/random_number_7 (SLICE_X12Y24.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _vgaController/_pixelGenerator/random_number_6 (FF)
  Destination:          _vgaController/_pixelGenerator/random_number_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _vgaController/_pixelGenerator/random_number_6 to _vgaController/_pixelGenerator/random_number_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.CQ      Tcko                  0.200   _vgaController/_pixelGenerator/random_number<7>
                                                       _vgaController/_pixelGenerator/random_number_6
    SLICE_X12Y24.DX      net (fanout=2)        0.131   _vgaController/_pixelGenerator/random_number<6>
    SLICE_X12Y24.CLK     Tckdi       (-Th)    -0.048   _vgaController/_pixelGenerator/random_number<7>
                                                       _vgaController/_pixelGenerator/random_number_7
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point _core/immediateL_8 (SLICE_X26Y36.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _core/core_state_FSM_FFd5 (FF)
  Destination:          _core/immediateL_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.096 - 0.082)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _core/core_state_FSM_FFd5 to _core/immediateL_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y35.DQ      Tcko                  0.198   _core/core_state_FSM_FFd5
                                                       _core/core_state_FSM_FFd5
    SLICE_X26Y36.CE      net (fanout=280)      0.316   _core/core_state_FSM_FFd5
    SLICE_X26Y36.CLK     Tckce       (-Th)     0.102   _core/immediateL<8>
                                                       _core/immediateL_8
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.096ns logic, 0.316ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point _vgaController/_pixelGenerator/random_number_1 (SLICE_X15Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _vgaController/_pixelGenerator/random_number_0 (FF)
  Destination:          _vgaController/_pixelGenerator/random_number_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _vgaController/_pixelGenerator/random_number_0 to _vgaController/_pixelGenerator/random_number_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.AQ      Tcko                  0.198   _vgaController/_pixelGenerator/random_number<3>
                                                       _vgaController/_pixelGenerator/random_number_0
    SLICE_X15Y21.BX      net (fanout=2)        0.142   _vgaController/_pixelGenerator/random_number<0>
    SLICE_X15Y21.CLK     Tckdi       (-Th)    -0.059   _vgaController/_pixelGenerator/random_number<3>
                                                       _vgaController/_pixelGenerator/random_number_1
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.015|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 119143 paths, 0 nets, and 7696 connections

Design statistics:
   Minimum period:   9.015ns{1}   (Maximum frequency: 110.926MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  9 18:18:02 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 424 MB



