#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f93e8e114a0 .scope module, "test_1" "test_1" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "run"
    .port_info 3 /INPUT 24 "in_rom"
    .port_info 4 /INPUT 8 "keyboard"
    .port_info 5 /INPUT 1 "interrupt"
    .port_info 6 /INPUT 1 "in_rom_efficient"
    .port_info 7 /OUTPUT 8 "addr_rom"
    .port_info 8 /OUTPUT 1 "out_clk"
    .port_info 9 /OUTPUT 1 "wupc"
    .port_info 10 /OUTPUT 32 "led"
    .port_info 11 /INOUT 8 "dataram"
    .port_info 12 /OUTPUT 8 "addr_ram"
    .port_info 13 /OUTPUT 1 "wram"
    .port_info 14 /OUTPUT 1 "rram"
L_0x7f93e8e33450 .functor NOT 1, L_0x7f93e8e33390, C4<0>, C4<0>, C4<0>;
L_0x7f93e8e33720 .functor NOT 1, L_0x7f93e8e33620, C4<0>, C4<0>, C4<0>;
L_0x7f93e8e33870 .functor NOT 1, L_0x7f93e8e337d0, C4<0>, C4<0>, C4<0>;
RS_0x10ef31548 .resolv tri, L_0x7f93e8e341b0, L_0x7f93e8e35f40, L_0x7f93e8e361c0, L_0x7f93e8e365c0, L_0x7f93e8e36710, L_0x7f93e8e36a00, L_0x7f93e8e372c0, L_0x7f93e8e37600;
L_0x7f93e8e33920 .functor BUFZ 8, RS_0x10ef31548, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f93e8e2ba90 .functor BUFZ 8, L_0x7f93e8e36ad0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f93e8e33bb0 .functor BUFZ 8, v0x7f93e8e2e630_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x10ef63098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f93e8e33d70 .functor XNOR 1, L_0x7f93e8e33c20, L_0x10ef63098, C4<0>, C4<0>;
L_0x10ef630e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f93e8e33f60 .functor XNOR 1, L_0x7f93e8e33ec0, L_0x10ef630e0, C4<0>, C4<0>;
L_0x7f93e8e34070 .functor AND 1, L_0x7f93e8e33d70, L_0x7f93e8e33f60, C4<1>, C4<1>;
o0x10ef33588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x7f93e8e31220_0 name=_s0
v0x7f93e8e312e0_0 .net *"_s13", 0 0, L_0x7f93e8e33620;  1 drivers
v0x7f93e8e31380_0 .net *"_s17", 0 0, L_0x7f93e8e337d0;  1 drivers
v0x7f93e8e31410_0 .net *"_s23", 7 0, L_0x7f93e8e33920;  1 drivers
v0x7f93e8e314c0_0 .net *"_s27", 7 0, L_0x7f93e8e2ba90;  1 drivers
v0x7f93e8e315b0_0 .net *"_s31", 7 0, L_0x7f93e8e33bb0;  1 drivers
v0x7f93e8e31660_0 .net *"_s33", 0 0, L_0x7f93e8e33c20;  1 drivers
v0x7f93e8e31710_0 .net/2u *"_s34", 0 0, L_0x10ef63098;  1 drivers
v0x7f93e8e317c0_0 .net *"_s36", 0 0, L_0x7f93e8e33d70;  1 drivers
v0x7f93e8e318d0_0 .net *"_s39", 0 0, L_0x7f93e8e33ec0;  1 drivers
v0x7f93e8e31970_0 .net/2u *"_s40", 0 0, L_0x10ef630e0;  1 drivers
v0x7f93e8e31a20_0 .net *"_s42", 0 0, L_0x7f93e8e33f60;  1 drivers
v0x7f93e8e31ac0_0 .net *"_s44", 0 0, L_0x7f93e8e34070;  1 drivers
o0x10ef337f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f93e8e31b60_0 name=_s46
v0x7f93e8e31c10_0 .net *"_s54", 7 0, v0x7f93e8e31e20_0;  1 drivers
L_0x10ef63050 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f93e8e31cc0_0 .net/2u *"_s8", 23 0, L_0x10ef63050;  1 drivers
v0x7f93e8e31d70_0 .net "addr_frommar", 7 0, L_0x7f93e8e367d0;  1 drivers
v0x7f93e8e31f40_0 .net "addr_frompc", 7 0, L_0x7f93e8e36ad0;  1 drivers
o0x10ef31068 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f93e8e31fd0_0 .net "addr_ram", 7 0, o0x10ef31068;  0 drivers
v0x7f93e8e32060_0 .net "addr_rom", 7 0, v0x7f93e8e2e630_0;  1 drivers
v0x7f93e8e320f0_0 .net "addtoalu", 7 0, v0x7f93e8e29240_0;  1 drivers
v0x7f93e8e32180_0 .net "clk", 0 0, L_0x7f93e8e33390;  1 drivers
v0x7f93e8e32210_0 .net "dataram", 7 0, L_0x7f93e8e36300;  1 drivers
v0x7f93e8e322a0_0 .net8 "dbus", 7 0, RS_0x10ef31548;  8 drivers
o0x10ef33888 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f93e8e32330_0 .net "in_clk", 0 0, o0x10ef33888;  0 drivers
v0x7f93e8e323d0_0 .var "in_keyboard", 7 0;
o0x10ef338e8 .functor BUFZ 24, C4<zzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f93e8e32480_0 .net "in_rom", 23 0, o0x10ef338e8;  0 drivers
v0x7f93e8e32530_0 .net "in_rom_e", 23 0, L_0x7f93e8e33500;  1 drivers
o0x10ef33948 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f93e8e325e0_0 .net "in_rom_efficient", 0 0, o0x10ef33948;  0 drivers
o0x10ef32928 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f93e8e32680_0 .net "interrupt", 0 0, o0x10ef32928;  0 drivers
v0x7f93e8e32730_0 .net "irtoupc", 7 0, L_0x7f93e8e36e20;  1 drivers
o0x10ef33978 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f93e8e327c0_0 .net "keyboard", 7 0, o0x10ef33978;  0 drivers
v0x7f93e8e32870_0 .net "led", 31 0, L_0x7f93e8e34290;  1 drivers
v0x7f93e8e31e20_0 .var "led_reg", 7 0;
v0x7f93e8e32b00_0 .net "out_clk", 0 0, L_0x7f93e8e33450;  1 drivers
v0x7f93e8e32b90_0 .net "reg_ch_r", 7 0, L_0x7f93e8e354b0;  1 drivers
v0x7f93e8e32c40_0 .net "reg_ch_w", 7 0, L_0x7f93e8e34d80;  1 drivers
v0x7f93e8e32cf0_0 .net "reg_sta", 7 0, v0x7f93e8e28aa0_0;  1 drivers
v0x7f93e8e32dc0_0 .net "rram", 0 0, L_0x7f93e8e33870;  1 drivers
o0x10ef31608 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f93e8e32e50_0 .net "rst", 0 0, o0x10ef31608;  0 drivers
o0x10ef33a68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f93e8e32ee0_0 .net "run", 0 0, o0x10ef33a68;  0 drivers
v0x7f93e8e32f80_0 .net "toans", 7 0, v0x7f93e8e28c00_0;  1 drivers
L_0x10ef63008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93e8e33060_0 .net "w_uPC", 0 0, L_0x10ef63008;  1 drivers
v0x7f93e8e330f0_0 .net "wram", 0 0, L_0x7f93e8e33720;  1 drivers
o0x10ef33af8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f93e8e33180_0 .net "wupc", 0 0, o0x10ef33af8;  0 drivers
E_0x7f93e8e11850 .event edge, v0x7f93e8e327c0_0;
L_0x7f93e8e33390 .functor MUXZ 1, o0x10ef33588, o0x10ef33888, o0x10ef33a68, C4<>;
L_0x7f93e8e33500 .functor MUXZ 24, L_0x10ef63050, o0x10ef338e8, o0x10ef33948, C4<>;
L_0x7f93e8e33620 .part L_0x7f93e8e33500, 4, 1;
L_0x7f93e8e337d0 .part L_0x7f93e8e33500, 3, 1;
L_0x7f93e8e33c20 .part L_0x7f93e8e33500, 10, 1;
L_0x7f93e8e33ec0 .part L_0x7f93e8e33500, 9, 1;
L_0x7f93e8e341b0 .functor MUXZ 8, o0x10ef337f8, v0x7f93e8e323d0_0, L_0x7f93e8e34070, C4<>;
L_0x7f93e8e34290 .concat8 [ 8 8 8 8], L_0x7f93e8e33920, L_0x7f93e8e2ba90, v0x7f93e8e31e20_0, L_0x7f93e8e33bb0;
L_0x7f93e8e35650 .part L_0x7f93e8e33500, 13, 3;
L_0x7f93e8e35740 .part L_0x7f93e8e33500, 18, 3;
L_0x7f93e8e357e0 .part L_0x7f93e8e33500, 11, 2;
L_0x7f93e8e359e0 .part L_0x7f93e8e33500, 16, 2;
L_0x7f93e8e35a80 .part L_0x7f93e8e33500, 0, 3;
L_0x7f93e8e35b20 .part L_0x7f93e8e33500, 5, 1;
L_0x7f93e8e35c30 .part L_0x7f93e8e33500, 2, 1;
L_0x7f93e8e35cd0 .part L_0x7f93e8e33500, 0, 2;
L_0x7f93e8e35d70 .part L_0x7f93e8e33500, 13, 8;
L_0x7f93e8e35ea0 .part L_0x7f93e8e34d80, 4, 1;
L_0x7f93e8e35fe0 .part L_0x7f93e8e354b0, 5, 1;
L_0x7f93e8e36120 .part L_0x7f93e8e34d80, 5, 1;
L_0x7f93e8e36460 .part L_0x7f93e8e354b0, 3, 1;
L_0x7f93e8e36080 .part L_0x7f93e8e34d80, 3, 1;
L_0x7f93e8e36670 .part L_0x7f93e8e33500, 3, 2;
L_0x7f93e8e36880 .part L_0x7f93e8e354b0, 2, 1;
L_0x7f93e8e36960 .part L_0x7f93e8e34d80, 2, 1;
L_0x7f93e8e36bc0 .part L_0x7f93e8e354b0, 0, 1;
L_0x7f93e8e36ca0 .part L_0x7f93e8e34d80, 0, 1;
L_0x7f93e8e36f50 .part L_0x7f93e8e354b0, 1, 1;
L_0x7f93e8e37030 .part L_0x7f93e8e34d80, 1, 1;
L_0x7f93e8e36d40 .part L_0x7f93e8e354b0, 7, 1;
L_0x7f93e8e37460 .part L_0x7f93e8e34d80, 7, 1;
L_0x7f93e8e371d0 .part L_0x7f93e8e354b0, 6, 1;
L_0x7f93e8e376a0 .part L_0x7f93e8e34d80, 6, 1;
L_0x7f93e8e38520 .part L_0x7f93e8e33500, 21, 3;
L_0x7f93e8e35880 .part L_0x7f93e8e33500, 6, 2;
S_0x7f93e8e15bb0 .scope module, "addrforram" "addrforram" 2 94, 2 433 0, S_0x7f93e8e114a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "addr_frommar"
    .port_info 1 /INPUT 8 "addr_frompc"
    .port_info 2 /INPUT 1 "in_rom_e"
    .port_info 3 /OUTPUT 8 "addr_ram"
v0x7f93e8e10850_0 .net "addr_frommar", 7 0, L_0x7f93e8e367d0;  alias, 1 drivers
v0x7f93e8e27560_0 .net "addr_frompc", 7 0, L_0x7f93e8e36ad0;  alias, 1 drivers
v0x7f93e8e27610_0 .net "addr_ram", 7 0, o0x10ef31068;  alias, 0 drivers
v0x7f93e8e276d0_0 .net "in_rom_e", 0 0, L_0x7f93e8e35b20;  1 drivers
S_0x7f93e8e277d0 .scope module, "alu" "w_alu" 2 200, 2 364 0, S_0x7f93e8e114a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /INPUT 8 "in_a"
    .port_info 4 /INPUT 8 "in_b"
    .port_info 5 /INPUT 2 "controllerforstate"
    .port_info 6 /OUTPUT 8 "out"
    .port_info 7 /OUTPUT 8 "mem"
L_0x7f93e8e378f0 .functor OR 1, L_0x7f93e8e37500, L_0x7f93e8e37850, C4<0>, C4<0>;
L_0x7f93e8e37a60 .functor OR 1, L_0x7f93e8e378f0, L_0x7f93e8e379c0, C4<0>, C4<0>;
L_0x7f93e8e37c30 .functor OR 1, L_0x7f93e8e37a60, L_0x7f93e8e37b90, C4<0>, C4<0>;
L_0x7f93e8e37e10 .functor OR 1, L_0x7f93e8e37c30, L_0x7f93e8e37d40, C4<0>, C4<0>;
L_0x7f93e8e380c0 .functor OR 1, L_0x7f93e8e37e10, L_0x7f93e8e37f20, C4<0>, C4<0>;
L_0x7f93e8e38260 .functor OR 1, L_0x7f93e8e380c0, L_0x7f93e8e38180, C4<0>, C4<0>;
L_0x7f93e8e383f0 .functor OR 1, L_0x7f93e8e38260, L_0x7f93e8e38350, C4<0>, C4<0>;
v0x7f93e8e27b10_0 .net *"_s1", 0 0, L_0x7f93e8e37500;  1 drivers
v0x7f93e8e27bb0_0 .net *"_s11", 0 0, L_0x7f93e8e37b90;  1 drivers
v0x7f93e8e27c60_0 .net *"_s12", 0 0, L_0x7f93e8e37c30;  1 drivers
v0x7f93e8e27d20_0 .net *"_s15", 0 0, L_0x7f93e8e37d40;  1 drivers
v0x7f93e8e27dd0_0 .net *"_s16", 0 0, L_0x7f93e8e37e10;  1 drivers
v0x7f93e8e27ec0_0 .net *"_s19", 0 0, L_0x7f93e8e37f20;  1 drivers
v0x7f93e8e27f70_0 .net *"_s20", 0 0, L_0x7f93e8e380c0;  1 drivers
v0x7f93e8e28020_0 .net *"_s23", 0 0, L_0x7f93e8e38180;  1 drivers
v0x7f93e8e280d0_0 .net *"_s24", 0 0, L_0x7f93e8e38260;  1 drivers
v0x7f93e8e281e0_0 .net *"_s27", 0 0, L_0x7f93e8e38350;  1 drivers
v0x7f93e8e28290_0 .net *"_s3", 0 0, L_0x7f93e8e37850;  1 drivers
v0x7f93e8e28340_0 .net *"_s4", 0 0, L_0x7f93e8e378f0;  1 drivers
v0x7f93e8e283f0_0 .net *"_s7", 0 0, L_0x7f93e8e379c0;  1 drivers
v0x7f93e8e284a0_0 .net *"_s8", 0 0, L_0x7f93e8e37a60;  1 drivers
v0x7f93e8e28550_0 .net "clk", 0 0, L_0x7f93e8e33390;  alias, 1 drivers
v0x7f93e8e285f0_0 .net "controllerforstate", 1 0, L_0x7f93e8e35880;  1 drivers
v0x7f93e8e286a0_0 .var "cout_add", 0 0;
v0x7f93e8e28830_0 .var "cout_sub", 0 0;
v0x7f93e8e288c0_0 .net "equal", 0 0, L_0x7f93e8e383f0;  1 drivers
v0x7f93e8e28950_0 .net "in_a", 7 0, v0x7f93e8e29240_0;  alias, 1 drivers
v0x7f93e8e289f0_0 .net8 "in_b", 7 0, RS_0x10ef31548;  alias, 8 drivers
v0x7f93e8e28aa0_0 .var "mem", 7 0;
v0x7f93e8e28b50_0 .net "op", 2 0, L_0x7f93e8e38520;  1 drivers
v0x7f93e8e28c00_0 .var "out", 7 0;
v0x7f93e8e28cb0_0 .net "rst", 0 0, o0x10ef31608;  alias, 0 drivers
E_0x7f93e8e27a90/0 .event edge, v0x7f93e8e28cb0_0, v0x7f93e8e28b50_0, v0x7f93e8e285f0_0, v0x7f93e8e28950_0;
E_0x7f93e8e27a90/1 .event edge, v0x7f93e8e289f0_0, v0x7f93e8e286a0_0, v0x7f93e8e28c00_0, v0x7f93e8e28aa0_0;
E_0x7f93e8e27a90/2 .event edge, v0x7f93e8e288c0_0;
E_0x7f93e8e27a90 .event/or E_0x7f93e8e27a90/0, E_0x7f93e8e27a90/1, E_0x7f93e8e27a90/2;
L_0x7f93e8e37500 .part v0x7f93e8e28c00_0, 0, 1;
L_0x7f93e8e37850 .part v0x7f93e8e28c00_0, 1, 1;
L_0x7f93e8e379c0 .part v0x7f93e8e28c00_0, 2, 1;
L_0x7f93e8e37b90 .part v0x7f93e8e28c00_0, 3, 1;
L_0x7f93e8e37d40 .part v0x7f93e8e28c00_0, 4, 1;
L_0x7f93e8e37f20 .part v0x7f93e8e28c00_0, 5, 1;
L_0x7f93e8e38180 .part v0x7f93e8e28c00_0, 6, 1;
L_0x7f93e8e38350 .part v0x7f93e8e28c00_0, 7, 1;
S_0x7f93e8e28e10 .scope module, "reg_add" "register" 2 119, 2 266 0, S_0x7f93e8e114a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /OUTPUT 8 "out"
    .port_info 3 /INPUT 1 "out_allow"
    .port_info 4 /INPUT 1 "in_allow"
    .port_info 5 /INPUT 1 "rst"
v0x7f93e8e29030_0 .net "clk", 0 0, L_0x7f93e8e33390;  alias, 1 drivers
v0x7f93e8e290e0_0 .net8 "in", 7 0, RS_0x10ef31548;  alias, 8 drivers
v0x7f93e8e29190_0 .net "in_allow", 0 0, L_0x7f93e8e35ea0;  1 drivers
v0x7f93e8e29240_0 .var "mem", 7 0;
v0x7f93e8e292e0_0 .net "out", 7 0, v0x7f93e8e29240_0;  alias, 1 drivers
L_0x10ef63368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f93e8e293c0_0 .net "out_allow", 0 0, L_0x10ef63368;  1 drivers
v0x7f93e8e29450_0 .net "rst", 0 0, o0x10ef31608;  alias, 0 drivers
E_0x7f93e8e29000 .event posedge, v0x7f93e8e28550_0;
S_0x7f93e8e29580 .scope module, "reg_ans" "register" 2 128, 2 266 0, S_0x7f93e8e114a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /OUTPUT 8 "out"
    .port_info 3 /INPUT 1 "out_allow"
    .port_info 4 /INPUT 1 "in_allow"
    .port_info 5 /INPUT 1 "rst"
o0x10ef31968 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f93e8e297c0_0 name=_s0
v0x7f93e8e29880_0 .net "clk", 0 0, L_0x7f93e8e33390;  alias, 1 drivers
v0x7f93e8e29960_0 .net "in", 7 0, v0x7f93e8e28c00_0;  alias, 1 drivers
v0x7f93e8e29a10_0 .net "in_allow", 0 0, L_0x7f93e8e36120;  1 drivers
v0x7f93e8e29aa0_0 .var "mem", 7 0;
v0x7f93e8e29b80_0 .net8 "out", 7 0, RS_0x10ef31548;  alias, 8 drivers
v0x7f93e8e29c60_0 .net "out_allow", 0 0, L_0x7f93e8e35fe0;  1 drivers
v0x7f93e8e29cf0_0 .net "rst", 0 0, o0x10ef31608;  alias, 0 drivers
L_0x7f93e8e35f40 .functor MUXZ 8, o0x10ef31968, v0x7f93e8e29aa0_0, L_0x7f93e8e35fe0, C4<>;
S_0x7f93e8e29e20 .scope module, "reg_ir" "registerforoutput" 2 169, 2 321 0, S_0x7f93e8e114a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /OUTPUT 8 "out"
    .port_info 3 /INPUT 1 "out_allow"
    .port_info 4 /INPUT 1 "in_allow"
    .port_info 5 /INPUT 1 "rst"
    .port_info 6 /OUTPUT 8 "out_direct"
L_0x7f93e8e36e20 .functor BUFZ 8, v0x7f93e8e2a340_0, C4<00000000>, C4<00000000>, C4<00000000>;
o0x10ef31b48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f93e8e2a100_0 name=_s2
v0x7f93e8e2a190_0 .net "clk", 0 0, L_0x7f93e8e33390;  alias, 1 drivers
v0x7f93e8e2a220_0 .net8 "in", 7 0, RS_0x10ef31548;  alias, 8 drivers
v0x7f93e8e2a2b0_0 .net "in_allow", 0 0, L_0x7f93e8e37030;  1 drivers
v0x7f93e8e2a340_0 .var "mem", 7 0;
v0x7f93e8e2a420_0 .net8 "out", 7 0, RS_0x10ef31548;  alias, 8 drivers
v0x7f93e8e2a540_0 .net "out_allow", 0 0, L_0x7f93e8e36f50;  1 drivers
v0x7f93e8e2a5d0_0 .net "out_direct", 7 0, L_0x7f93e8e36e20;  alias, 1 drivers
v0x7f93e8e2a670_0 .net "rst", 0 0, o0x10ef31608;  alias, 0 drivers
L_0x7f93e8e36a00 .functor MUXZ 8, o0x10ef31b48, v0x7f93e8e2a340_0, L_0x7f93e8e36f50, C4<>;
S_0x7f93e8e2a7b0 .scope module, "reg_mar" "registerforoutput" 2 149, 2 321 0, S_0x7f93e8e114a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /OUTPUT 8 "out"
    .port_info 3 /INPUT 1 "out_allow"
    .port_info 4 /INPUT 1 "in_allow"
    .port_info 5 /INPUT 1 "rst"
    .port_info 6 /OUTPUT 8 "out_direct"
L_0x7f93e8e367d0 .functor BUFZ 8, v0x7f93e8e2ad30_0, C4<00000000>, C4<00000000>, C4<00000000>;
o0x10ef31d88 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f93e8e2aa10_0 name=_s2
v0x7f93e8e2aad0_0 .net "clk", 0 0, L_0x7f93e8e33390;  alias, 1 drivers
v0x7f93e8e2abf0_0 .net8 "in", 7 0, RS_0x10ef31548;  alias, 8 drivers
v0x7f93e8e2aca0_0 .net "in_allow", 0 0, L_0x7f93e8e36960;  1 drivers
v0x7f93e8e2ad30_0 .var "mem", 7 0;
v0x7f93e8e2ade0_0 .net8 "out", 7 0, RS_0x10ef31548;  alias, 8 drivers
v0x7f93e8e2ae80_0 .net "out_allow", 0 0, L_0x7f93e8e36880;  1 drivers
v0x7f93e8e2af20_0 .net "out_direct", 7 0, L_0x7f93e8e367d0;  alias, 1 drivers
v0x7f93e8e2afc0_0 .net "rst", 0 0, o0x10ef31608;  alias, 0 drivers
L_0x7f93e8e365c0 .functor MUXZ 8, o0x10ef31d88, v0x7f93e8e2ad30_0, L_0x7f93e8e36880, C4<>;
S_0x7f93e8e2b170 .scope module, "reg_mdr" "registerformdr" 2 137, 2 288 0, S_0x7f93e8e114a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /OUTPUT 8 "out"
    .port_info 3 /INPUT 1 "out_allow"
    .port_info 4 /INPUT 1 "in_allow"
    .port_info 5 /INPUT 1 "rst"
    .port_info 6 /INOUT 8 "ioram"
    .port_info 7 /INPUT 2 "rwforram"
o0x10ef31f98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f93e8e2b3e0_0 name=_s0
v0x7f93e8e2b4a0_0 .net *"_s5", 0 0, L_0x7f93e8e36260;  1 drivers
o0x10ef31ff8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f93e8e2b550_0 name=_s6
v0x7f93e8e2b610_0 .net "clk", 0 0, L_0x7f93e8e33390;  alias, 1 drivers
v0x7f93e8e2b6a0_0 .net8 "in", 7 0, RS_0x10ef31548;  alias, 8 drivers
v0x7f93e8e2b780_0 .net "in_allow", 0 0, L_0x7f93e8e36080;  1 drivers
v0x7f93e8e2b820_0 .net "ioram", 7 0, L_0x7f93e8e36300;  alias, 1 drivers
v0x7f93e8e2b8d0_0 .var "mem", 7 0;
v0x7f93e8e2b980_0 .net8 "out", 7 0, RS_0x10ef31548;  alias, 8 drivers
v0x7f93e8e2bb90_0 .net "out_allow", 0 0, L_0x7f93e8e36460;  1 drivers
v0x7f93e8e2bc20_0 .net "rst", 0 0, o0x10ef31608;  alias, 0 drivers
v0x7f93e8e2bcb0_0 .net "rwforram", 1 0, L_0x7f93e8e36670;  1 drivers
L_0x7f93e8e361c0 .functor MUXZ 8, o0x10ef31f98, v0x7f93e8e2b8d0_0, L_0x7f93e8e36460, C4<>;
L_0x7f93e8e36260 .part L_0x7f93e8e36670, 1, 1;
L_0x7f93e8e36300 .functor MUXZ 8, o0x10ef31ff8, v0x7f93e8e2b8d0_0, L_0x7f93e8e36260, C4<>;
S_0x7f93e8e2bde0 .scope module, "reg_pc" "registerforoutput" 2 159, 2 321 0, S_0x7f93e8e114a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /OUTPUT 8 "out"
    .port_info 3 /INPUT 1 "out_allow"
    .port_info 4 /INPUT 1 "in_allow"
    .port_info 5 /INPUT 1 "rst"
    .port_info 6 /OUTPUT 8 "out_direct"
L_0x7f93e8e36ad0 .functor BUFZ 8, v0x7f93e8e2c260_0, C4<00000000>, C4<00000000>, C4<00000000>;
o0x10ef32298 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f93e8e2bff0_0 name=_s2
v0x7f93e8e2c080_0 .net "clk", 0 0, L_0x7f93e8e33390;  alias, 1 drivers
v0x7f93e8e2c120_0 .net8 "in", 7 0, RS_0x10ef31548;  alias, 8 drivers
v0x7f93e8e2c1d0_0 .net "in_allow", 0 0, L_0x7f93e8e36ca0;  1 drivers
v0x7f93e8e2c260_0 .var "mem", 7 0;
v0x7f93e8e2c350_0 .net8 "out", 7 0, RS_0x10ef31548;  alias, 8 drivers
v0x7f93e8e2c3f0_0 .net "out_allow", 0 0, L_0x7f93e8e36bc0;  1 drivers
v0x7f93e8e2c490_0 .net "out_direct", 7 0, L_0x7f93e8e36ad0;  alias, 1 drivers
v0x7f93e8e2c530_0 .net "rst", 0 0, o0x10ef31608;  alias, 0 drivers
L_0x7f93e8e36710 .functor MUXZ 8, o0x10ef32298, v0x7f93e8e2c260_0, L_0x7f93e8e36bc0, C4<>;
S_0x7f93e8e2c6a0 .scope module, "reg_r0" "register" 2 179, 2 266 0, S_0x7f93e8e114a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /OUTPUT 8 "out"
    .port_info 3 /INPUT 1 "out_allow"
    .port_info 4 /INPUT 1 "in_allow"
    .port_info 5 /INPUT 1 "rst"
o0x10ef324a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f93e8e2c960_0 name=_s0
v0x7f93e8e2ca10_0 .net "clk", 0 0, L_0x7f93e8e33390;  alias, 1 drivers
v0x7f93e8e2cab0_0 .net8 "in", 7 0, RS_0x10ef31548;  alias, 8 drivers
v0x7f93e8e2cb40_0 .net "in_allow", 0 0, L_0x7f93e8e37460;  1 drivers
v0x7f93e8e2cbd0_0 .var "mem", 7 0;
v0x7f93e8e2cca0_0 .net8 "out", 7 0, RS_0x10ef31548;  alias, 8 drivers
v0x7f93e8e2cd40_0 .net "out_allow", 0 0, L_0x7f93e8e36d40;  1 drivers
v0x7f93e8e2cde0_0 .net "rst", 0 0, o0x10ef31608;  alias, 0 drivers
L_0x7f93e8e372c0 .functor MUXZ 8, o0x10ef324a8, v0x7f93e8e2cbd0_0, L_0x7f93e8e36d40, C4<>;
S_0x7f93e8e2cf00 .scope module, "reg_r1" "register" 2 188, 2 266 0, S_0x7f93e8e114a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /OUTPUT 8 "out"
    .port_info 3 /INPUT 1 "out_allow"
    .port_info 4 /INPUT 1 "in_allow"
    .port_info 5 /INPUT 1 "rst"
o0x10ef32688 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f93e8e2d140_0 name=_s0
v0x7f93e8e2d1e0_0 .net "clk", 0 0, L_0x7f93e8e33390;  alias, 1 drivers
v0x7f93e8e2d380_0 .net8 "in", 7 0, RS_0x10ef31548;  alias, 8 drivers
v0x7f93e8e2d430_0 .net "in_allow", 0 0, L_0x7f93e8e376a0;  1 drivers
v0x7f93e8e2d4c0_0 .var "mem", 7 0;
v0x7f93e8e2d550_0 .net8 "out", 7 0, RS_0x10ef31548;  alias, 8 drivers
v0x7f93e8e2d5e0_0 .net "out_allow", 0 0, L_0x7f93e8e371d0;  1 drivers
v0x7f93e8e2d670_0 .net "rst", 0 0, o0x10ef31608;  alias, 0 drivers
L_0x7f93e8e37600 .functor MUXZ 8, o0x10ef32688, v0x7f93e8e2d4c0_0, L_0x7f93e8e371d0, C4<>;
S_0x7f93e8e2d870 .scope module, "upc" "w_uPC" 2 103, 2 215 0, S_0x7f93e8e114a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "ld"
    .port_info 3 /INPUT 2 "op"
    .port_info 4 /INPUT 8 "reg_sta"
    .port_info 5 /INPUT 1 "interrupt"
    .port_info 6 /INPUT 8 "in_upc"
    .port_info 7 /INPUT 8 "in_pc"
    .port_info 8 /OUTPUT 8 "out"
v0x7f93e8e2dee0_0 .net "clk", 0 0, L_0x7f93e8e33390;  alias, 1 drivers
v0x7f93e8e2df70_0 .net "in_pc", 7 0, L_0x7f93e8e36e20;  alias, 1 drivers
v0x7f93e8e2e050_0 .net "in_upc", 7 0, L_0x7f93e8e35d70;  1 drivers
v0x7f93e8e2e0f0_0 .net "interrupt", 0 0, o0x10ef32928;  alias, 0 drivers
v0x7f93e8e2e190_0 .net "ld", 0 0, L_0x7f93e8e35c30;  1 drivers
v0x7f93e8e2e270_0 .net "op", 1 0, L_0x7f93e8e35cd0;  1 drivers
v0x7f93e8e2e320_0 .net "out", 7 0, v0x7f93e8e2e630_0;  alias, 1 drivers
v0x7f93e8e2e3d0_0 .net "pctoupc", 7 0, v0x7f93e8e2de10_0;  1 drivers
v0x7f93e8e2e470_0 .net "reg_sta", 7 0, v0x7f93e8e28aa0_0;  alias, 1 drivers
v0x7f93e8e2e5a0_0 .net "rst", 0 0, o0x10ef31608;  alias, 0 drivers
v0x7f93e8e2e630_0 .var "value", 7 0;
E_0x7f93e8e2a010 .event negedge, v0x7f93e8e28550_0;
S_0x7f93e8e2db00 .scope module, "decode" "decode_7" 2 228, 2 513 0, S_0x7f93e8e2d870;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 8 "out"
v0x7f93e8e2dd40_0 .net "in", 7 0, L_0x7f93e8e36e20;  alias, 1 drivers
v0x7f93e8e2de10_0 .var "out", 7 0;
E_0x7f93e8e2dcf0 .event edge, v0x7f93e8e2a5d0_0;
S_0x7f93e8e2e770 .scope module, "wrcontroller" "wrcontroller" 2 81, 2 446 0, S_0x7f93e8e114a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "reg_ch_l"
    .port_info 1 /INPUT 3 "reg_ch_h"
    .port_info 2 /INPUT 2 "l_wr"
    .port_info 3 /INPUT 2 "h_wr"
    .port_info 4 /INPUT 3 "next"
    .port_info 5 /OUTPUT 8 "reg_ch_w"
    .port_info 6 /OUTPUT 8 "reg_ch_r"
L_0x7f93e8e34ab0 .functor OR 1, L_0x7f93e8e34860, L_0x7f93e8e34990, C4<0>, C4<0>;
L_0x10ef631b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f93e8e34ba0 .functor OR 1, L_0x7f93e8e34ab0, L_0x10ef631b8, C4<0>, C4<0>;
L_0x7f93e8e34c90 .functor OR 8, v0x7f93e8e2fbf0_0, v0x7f93e8e2f260_0, C4<00000000>, C4<00000000>;
L_0x7f93e8e351f0 .functor OR 1, L_0x7f93e8e34fe0, L_0x7f93e8e35080, C4<0>, C4<0>;
L_0x10ef632d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f93e8e352a0 .functor OR 1, L_0x7f93e8e351f0, L_0x10ef632d8, C4<0>, C4<0>;
L_0x7f93e8e353c0 .functor OR 8, v0x7f93e8e2f730_0, v0x7f93e8e2eda0_0, C4<00000000>, C4<00000000>;
v0x7f93e8e2fd00_0 .net *"_s10", 0 0, L_0x7f93e8e34860;  1 drivers
L_0x10ef63170 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f93e8e2fdb0_0 .net/2u *"_s12", 2 0, L_0x10ef63170;  1 drivers
v0x7f93e8e2fe50_0 .net *"_s14", 0 0, L_0x7f93e8e34990;  1 drivers
v0x7f93e8e2ff00_0 .net *"_s16", 0 0, L_0x7f93e8e34ab0;  1 drivers
v0x7f93e8e2ff90_0 .net/2u *"_s18", 0 0, L_0x10ef631b8;  1 drivers
v0x7f93e8e30080_0 .net *"_s20", 0 0, L_0x7f93e8e34ba0;  1 drivers
v0x7f93e8e30120_0 .net *"_s22", 7 0, L_0x7f93e8e34c90;  1 drivers
L_0x10ef63200 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f93e8e301d0_0 .net/2u *"_s24", 7 0, L_0x10ef63200;  1 drivers
L_0x10ef63248 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7f93e8e30280_0 .net/2u *"_s28", 2 0, L_0x10ef63248;  1 drivers
v0x7f93e8e30390_0 .net *"_s30", 0 0, L_0x7f93e8e34fe0;  1 drivers
L_0x10ef63290 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f93e8e30430_0 .net/2u *"_s32", 2 0, L_0x10ef63290;  1 drivers
v0x7f93e8e304e0_0 .net *"_s34", 0 0, L_0x7f93e8e35080;  1 drivers
v0x7f93e8e30580_0 .net *"_s36", 0 0, L_0x7f93e8e351f0;  1 drivers
v0x7f93e8e30620_0 .net/2u *"_s38", 0 0, L_0x10ef632d8;  1 drivers
v0x7f93e8e306d0_0 .net *"_s40", 0 0, L_0x7f93e8e352a0;  1 drivers
v0x7f93e8e30770_0 .net *"_s42", 7 0, L_0x7f93e8e353c0;  1 drivers
L_0x10ef63320 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f93e8e30820_0 .net/2u *"_s44", 7 0, L_0x10ef63320;  1 drivers
L_0x10ef63128 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7f93e8e309b0_0 .net/2u *"_s8", 2 0, L_0x10ef63128;  1 drivers
v0x7f93e8e30a40_0 .net "h_wr", 1 0, L_0x7f93e8e359e0;  1 drivers
v0x7f93e8e30af0_0 .net "l_wr", 1 0, L_0x7f93e8e357e0;  1 drivers
v0x7f93e8e30ba0_0 .net "next", 2 0, L_0x7f93e8e35a80;  1 drivers
v0x7f93e8e30c50_0 .net "reg_ch_h", 2 0, L_0x7f93e8e35740;  1 drivers
v0x7f93e8e30d30_0 .net "reg_ch_h_r", 7 0, v0x7f93e8e2eda0_0;  1 drivers
v0x7f93e8e30dc0_0 .net "reg_ch_h_w", 7 0, v0x7f93e8e2f260_0;  1 drivers
v0x7f93e8e30e50_0 .net "reg_ch_l", 2 0, L_0x7f93e8e35650;  1 drivers
v0x7f93e8e30ee0_0 .net "reg_ch_l_r", 7 0, v0x7f93e8e2f730_0;  1 drivers
v0x7f93e8e30f70_0 .net "reg_ch_l_w", 7 0, v0x7f93e8e2fbf0_0;  1 drivers
v0x7f93e8e31020_0 .net "reg_ch_r", 7 0, L_0x7f93e8e354b0;  alias, 1 drivers
v0x7f93e8e310c0_0 .net "reg_ch_w", 7 0, L_0x7f93e8e34d80;  alias, 1 drivers
L_0x7f93e8e344a0 .part L_0x7f93e8e357e0, 0, 1;
L_0x7f93e8e34540 .part L_0x7f93e8e357e0, 1, 1;
L_0x7f93e8e34640 .part L_0x7f93e8e359e0, 0, 1;
L_0x7f93e8e34720 .part L_0x7f93e8e359e0, 1, 1;
L_0x7f93e8e34860 .cmp/eq 3, L_0x7f93e8e35a80, L_0x10ef63128;
L_0x7f93e8e34990 .cmp/eq 3, L_0x7f93e8e35a80, L_0x10ef63170;
L_0x7f93e8e34d80 .functor MUXZ 8, L_0x10ef63200, L_0x7f93e8e34c90, L_0x7f93e8e34ba0, C4<>;
L_0x7f93e8e34fe0 .cmp/eq 3, L_0x7f93e8e35a80, L_0x10ef63248;
L_0x7f93e8e35080 .cmp/eq 3, L_0x7f93e8e35a80, L_0x10ef63290;
L_0x7f93e8e354b0 .functor MUXZ 8, L_0x10ef63320, L_0x7f93e8e353c0, L_0x7f93e8e352a0, C4<>;
S_0x7f93e8e2e9c0 .scope module, "decode_2_r" "decode" 2 470, 2 490 0, S_0x7f93e8e2e770;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in"
    .port_info 1 /INPUT 1 "open"
    .port_info 2 /OUTPUT 8 "out"
v0x7f93e8e2ec40_0 .net "in", 2 0, L_0x7f93e8e35740;  alias, 1 drivers
v0x7f93e8e2ed00_0 .net "open", 0 0, L_0x7f93e8e34640;  1 drivers
v0x7f93e8e2eda0_0 .var "out", 7 0;
E_0x7f93e8e2ebf0 .event edge, v0x7f93e8e2ed00_0, v0x7f93e8e2ec40_0;
S_0x7f93e8e2eeb0 .scope module, "decode_2_w" "decode" 2 475, 2 490 0, S_0x7f93e8e2e770;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in"
    .port_info 1 /INPUT 1 "open"
    .port_info 2 /OUTPUT 8 "out"
v0x7f93e8e2f100_0 .net "in", 2 0, L_0x7f93e8e35740;  alias, 1 drivers
v0x7f93e8e2f1d0_0 .net "open", 0 0, L_0x7f93e8e34720;  1 drivers
v0x7f93e8e2f260_0 .var "out", 7 0;
E_0x7f93e8e2f0c0 .event edge, v0x7f93e8e2f1d0_0, v0x7f93e8e2ec40_0;
S_0x7f93e8e2f370 .scope module, "decode_l_r" "decode" 2 460, 2 490 0, S_0x7f93e8e2e770;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in"
    .port_info 1 /INPUT 1 "open"
    .port_info 2 /OUTPUT 8 "out"
v0x7f93e8e2f5d0_0 .net "in", 2 0, L_0x7f93e8e35650;  alias, 1 drivers
v0x7f93e8e2f690_0 .net "open", 0 0, L_0x7f93e8e344a0;  1 drivers
v0x7f93e8e2f730_0 .var "out", 7 0;
E_0x7f93e8e2f590 .event edge, v0x7f93e8e2f690_0, v0x7f93e8e2f5d0_0;
S_0x7f93e8e2f840 .scope module, "decode_l_w" "decode" 2 465, 2 490 0, S_0x7f93e8e2e770;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in"
    .port_info 1 /INPUT 1 "open"
    .port_info 2 /OUTPUT 8 "out"
v0x7f93e8e2fa90_0 .net "in", 2 0, L_0x7f93e8e35650;  alias, 1 drivers
v0x7f93e8e2fb60_0 .net "open", 0 0, L_0x7f93e8e34540;  1 drivers
v0x7f93e8e2fbf0_0 .var "out", 7 0;
E_0x7f93e8e2fa40 .event edge, v0x7f93e8e2fb60_0, v0x7f93e8e2f5d0_0;
    .scope S_0x7f93e8e2f370;
T_0 ;
    %wait E_0x7f93e8e2f590;
    %load/vec4 v0x7f93e8e2f690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7f93e8e2f5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f93e8e2f730_0, 0;
    %jmp T_0.10;
T_0.3 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7f93e8e2f730_0, 0;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7f93e8e2f730_0, 0;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7f93e8e2f730_0, 0;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7f93e8e2f730_0, 0;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x7f93e8e2f730_0, 0;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x7f93e8e2f730_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x7f93e8e2f730_0, 0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f93e8e2f730_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f93e8e2f840;
T_1 ;
    %wait E_0x7f93e8e2fa40;
    %load/vec4 v0x7f93e8e2fb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f93e8e2fa90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.2 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f93e8e2fbf0_0, 0;
    %jmp T_1.10;
T_1.3 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7f93e8e2fbf0_0, 0;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7f93e8e2fbf0_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7f93e8e2fbf0_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7f93e8e2fbf0_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x7f93e8e2fbf0_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x7f93e8e2fbf0_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x7f93e8e2fbf0_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f93e8e2fbf0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f93e8e2e9c0;
T_2 ;
    %wait E_0x7f93e8e2ebf0;
    %load/vec4 v0x7f93e8e2ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7f93e8e2ec40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f93e8e2eda0_0, 0;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7f93e8e2eda0_0, 0;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7f93e8e2eda0_0, 0;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7f93e8e2eda0_0, 0;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7f93e8e2eda0_0, 0;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x7f93e8e2eda0_0, 0;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x7f93e8e2eda0_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x7f93e8e2eda0_0, 0;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f93e8e2eda0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f93e8e2eeb0;
T_3 ;
    %wait E_0x7f93e8e2f0c0;
    %load/vec4 v0x7f93e8e2f1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f93e8e2f100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f93e8e2f260_0, 0;
    %jmp T_3.10;
T_3.3 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7f93e8e2f260_0, 0;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7f93e8e2f260_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7f93e8e2f260_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7f93e8e2f260_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x7f93e8e2f260_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x7f93e8e2f260_0, 0;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x7f93e8e2f260_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f93e8e2f260_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f93e8e2db00;
T_4 ;
    %wait E_0x7f93e8e2dcf0;
    %load/vec4 v0x7f93e8e2dd40_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 8;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 8;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 8;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 97, 0, 8;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 8;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 8;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 8;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 118, 0, 8;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 81, 0, 8;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 8;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 8;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 8;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 8;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 123, 0, 8;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 130, 0, 8;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 8;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 117, 0, 8;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 116, 0, 8;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %dup/vec4;
    %pushi/vec4 122, 0, 8;
    %cmp/u;
    %jmp/1 T_4.44, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_4.45, 6;
    %dup/vec4;
    %pushi/vec4 129, 0, 8;
    %cmp/u;
    %jmp/1 T_4.46, 6;
    %dup/vec4;
    %pushi/vec4 240, 0, 8;
    %cmp/u;
    %jmp/1 T_4.47, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_4.48, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 8;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %dup/vec4;
    %pushi/vec4 132, 0, 8;
    %cmp/u;
    %jmp/1 T_4.53, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 8;
    %cmp/u;
    %jmp/1 T_4.54, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 8;
    %cmp/u;
    %jmp/1 T_4.55, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_4.56, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_4.57, 6;
    %dup/vec4;
    %pushi/vec4 120, 0, 8;
    %cmp/u;
    %jmp/1 T_4.58, 6;
    %dup/vec4;
    %pushi/vec4 131, 0, 8;
    %cmp/u;
    %jmp/1 T_4.59, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 8;
    %cmp/u;
    %jmp/1 T_4.60, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_4.61, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_4.62, 6;
    %dup/vec4;
    %pushi/vec4 119, 0, 8;
    %cmp/u;
    %jmp/1 T_4.63, 6;
    %dup/vec4;
    %pushi/vec4 121, 0, 8;
    %cmp/u;
    %jmp/1 T_4.64, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_4.65, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.66, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_4.67, 6;
    %jmp T_4.68;
T_4.0 ;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.1 ;
    %pushi/vec4 105, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.2 ;
    %pushi/vec4 156, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.3 ;
    %pushi/vec4 72, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.4 ;
    %pushi/vec4 78, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.5 ;
    %pushi/vec4 75, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.6 ;
    %pushi/vec4 140, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.7 ;
    %pushi/vec4 136, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.8 ;
    %pushi/vec4 57, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.9 ;
    %pushi/vec4 98, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.10 ;
    %pushi/vec4 52, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.11 ;
    %pushi/vec4 189, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.12 ;
    %pushi/vec4 168, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.13 ;
    %pushi/vec4 183, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.14 ;
    %pushi/vec4 154, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.15 ;
    %pushi/vec4 185, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.16 ;
    %pushi/vec4 179, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.17 ;
    %pushi/vec4 132, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.18 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.19 ;
    %pushi/vec4 112, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.20 ;
    %pushi/vec4 126, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.21 ;
    %pushi/vec4 160, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.22 ;
    %pushi/vec4 174, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.23 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.24 ;
    %pushi/vec4 130, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.25 ;
    %pushi/vec4 197, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.26 ;
    %pushi/vec4 31, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.27 ;
    %pushi/vec4 181, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.28 ;
    %pushi/vec4 24, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.29 ;
    %pushi/vec4 134, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.30 ;
    %pushi/vec4 187, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.31 ;
    %pushi/vec4 158, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.32 ;
    %pushi/vec4 172, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.33 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.34 ;
    %pushi/vec4 91, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.35 ;
    %pushi/vec4 84, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.36 ;
    %pushi/vec4 176, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.37 ;
    %pushi/vec4 162, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.38 ;
    %pushi/vec4 148, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.39 ;
    %pushi/vec4 203, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.40 ;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.41 ;
    %pushi/vec4 142, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.42 ;
    %pushi/vec4 193, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.43 ;
    %pushi/vec4 191, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.44 ;
    %pushi/vec4 205, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.45 ;
    %pushi/vec4 38, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.46 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.47 ;
    %pushi/vec4 178, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.48 ;
    %pushi/vec4 18, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.49 ;
    %pushi/vec4 166, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.50 ;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.51 ;
    %pushi/vec4 45, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.52 ;
    %pushi/vec4 146, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.53 ;
    %pushi/vec4 11, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.54 ;
    %pushi/vec4 144, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.55 ;
    %pushi/vec4 138, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.56 ;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.57 ;
    %pushi/vec4 62, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.58 ;
    %pushi/vec4 199, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.59 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.60 ;
    %pushi/vec4 117, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.61 ;
    %pushi/vec4 164, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.62 ;
    %pushi/vec4 150, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.63 ;
    %pushi/vec4 195, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.64 ;
    %pushi/vec4 201, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.65 ;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.66 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.67 ;
    %pushi/vec4 81, 0, 8;
    %assign/vec4 v0x7f93e8e2de10_0, 0;
    %jmp T_4.68;
T_4.68 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f93e8e2d870;
T_5 ;
    %wait E_0x7f93e8e2a010;
    %load/vec4 v0x7f93e8e2e5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f93e8e2e630_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f93e8e2e190_0;
    %load/vec4 v0x7f93e8e2e270_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0x7f93e8e2e630_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f93e8e2e630_0, 0;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v0x7f93e8e2e3d0_0;
    %assign/vec4 v0x7f93e8e2e630_0, 0;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x7f93e8e2e050_0;
    %assign/vec4 v0x7f93e8e2e630_0, 0;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7f93e8e2e630_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0x7f93e8e2e470_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f93e8e2e630_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7f93e8e2e630_0, 0;
T_5.10 ;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x7f93e8e2e0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0x7f93e8e2e630_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f93e8e2e630_0, 0;
T_5.12 ;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f93e8e28e10;
T_6 ;
    %wait E_0x7f93e8e29000;
    %load/vec4 v0x7f93e8e29450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f93e8e29240_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f93e8e29190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7f93e8e290e0_0;
    %assign/vec4 v0x7f93e8e29240_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f93e8e29580;
T_7 ;
    %wait E_0x7f93e8e29000;
    %load/vec4 v0x7f93e8e29cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f93e8e29aa0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f93e8e29a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7f93e8e29960_0;
    %assign/vec4 v0x7f93e8e29aa0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f93e8e2b170;
T_8 ;
    %wait E_0x7f93e8e29000;
    %load/vec4 v0x7f93e8e2bc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f93e8e2b8d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f93e8e2b780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7f93e8e2b6a0_0;
    %assign/vec4 v0x7f93e8e2b8d0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7f93e8e2bcb0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x7f93e8e2b820_0;
    %assign/vec4 v0x7f93e8e2b8d0_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f93e8e2a7b0;
T_9 ;
    %wait E_0x7f93e8e29000;
    %load/vec4 v0x7f93e8e2afc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f93e8e2ad30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f93e8e2aca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7f93e8e2abf0_0;
    %assign/vec4 v0x7f93e8e2ad30_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f93e8e2bde0;
T_10 ;
    %wait E_0x7f93e8e29000;
    %load/vec4 v0x7f93e8e2c530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f93e8e2c260_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f93e8e2c1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7f93e8e2c120_0;
    %assign/vec4 v0x7f93e8e2c260_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f93e8e29e20;
T_11 ;
    %wait E_0x7f93e8e29000;
    %load/vec4 v0x7f93e8e2a670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f93e8e2a340_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7f93e8e2a2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7f93e8e2a220_0;
    %assign/vec4 v0x7f93e8e2a340_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f93e8e2c6a0;
T_12 ;
    %wait E_0x7f93e8e29000;
    %load/vec4 v0x7f93e8e2cde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f93e8e2cbd0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7f93e8e2cb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7f93e8e2cab0_0;
    %assign/vec4 v0x7f93e8e2cbd0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f93e8e2cf00;
T_13 ;
    %wait E_0x7f93e8e29000;
    %load/vec4 v0x7f93e8e2d670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f93e8e2d4c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7f93e8e2d430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7f93e8e2d380_0;
    %assign/vec4 v0x7f93e8e2d4c0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f93e8e277d0;
T_14 ;
    %wait E_0x7f93e8e27a90;
    %load/vec4 v0x7f93e8e28cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f93e8e28aa0_0, 0;
T_14.0 ;
    %load/vec4 v0x7f93e8e28b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0x7f93e8e285f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %jmp T_14.15;
T_14.11 ;
    %load/vec4 v0x7f93e8e28950_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7f93e8e28950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f93e8e289f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7f93e8e289f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %split/vec4 8;
    %assign/vec4 v0x7f93e8e28c00_0, 0;
    %assign/vec4 v0x7f93e8e286a0_0, 0;
    %load/vec4 v0x7f93e8e286a0_0;
    %load/vec4 v0x7f93e8e28c00_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.16, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f93e8e28aa0_0, 4, 5;
T_14.16 ;
    %load/vec4 v0x7f93e8e286a0_0;
    %load/vec4 v0x7f93e8e28c00_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_14.18, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f93e8e28aa0_0, 4, 5;
T_14.18 ;
    %jmp T_14.15;
T_14.12 ;
    %load/vec4 v0x7f93e8e28950_0;
    %pad/u 9;
    %load/vec4 v0x7f93e8e289f0_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %assign/vec4 v0x7f93e8e28c00_0, 0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f93e8e28aa0_0, 4, 5;
    %jmp T_14.15;
T_14.13 ;
    %load/vec4 v0x7f93e8e28950_0;
    %load/vec4 v0x7f93e8e289f0_0;
    %add;
    %assign/vec4 v0x7f93e8e28c00_0, 0;
    %load/vec4 v0x7f93e8e28c00_0;
    %load/vec4 v0x7f93e8e28aa0_0;
    %parti/s 1, 0, 2;
    %pad/u 8;
    %add;
    %assign/vec4 v0x7f93e8e28c00_0, 0;
    %jmp T_14.15;
T_14.14 ;
    %load/vec4 v0x7f93e8e28950_0;
    %pad/u 9;
    %load/vec4 v0x7f93e8e289f0_0;
    %pad/u 9;
    %add;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x7f93e8e28aa0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %add;
    %split/vec4 8;
    %assign/vec4 v0x7f93e8e28c00_0, 0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f93e8e28aa0_0, 4, 5;
    %jmp T_14.15;
T_14.15 ;
    %pop/vec4 1;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0x7f93e8e28950_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7f93e8e28950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f93e8e289f0_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v0x7f93e8e289f0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %add;
    %addi 1, 0, 9;
    %split/vec4 8;
    %assign/vec4 v0x7f93e8e28c00_0, 0;
    %assign/vec4 v0x7f93e8e28830_0, 0;
    %load/vec4 v0x7f93e8e286a0_0;
    %load/vec4 v0x7f93e8e28c00_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.20, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f93e8e28aa0_0, 4, 5;
T_14.20 ;
    %load/vec4 v0x7f93e8e286a0_0;
    %load/vec4 v0x7f93e8e28c00_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_14.22, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f93e8e28aa0_0, 4, 5;
T_14.22 ;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0x7f93e8e28950_0;
    %load/vec4 v0x7f93e8e289f0_0;
    %mul;
    %assign/vec4 v0x7f93e8e28c00_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0x7f93e8e289f0_0;
    %inv;
    %assign/vec4 v0x7f93e8e28c00_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0x7f93e8e28950_0;
    %load/vec4 v0x7f93e8e289f0_0;
    %xor;
    %assign/vec4 v0x7f93e8e28c00_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0x7f93e8e289f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f93e8e28c00_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %load/vec4 v0x7f93e8e289f0_0;
    %load/vec4 v0x7f93e8e28950_0;
    %and;
    %assign/vec4 v0x7f93e8e28c00_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v0x7f93e8e28c00_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %load/vec4 v0x7f93e8e288c0_0;
    %inv;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f93e8e28aa0_0, 4, 5;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7f93e8e114a0;
T_15 ;
    %wait E_0x7f93e8e11850;
    %load/vec4 v0x7f93e8e327c0_0;
    %assign/vec4 v0x7f93e8e323d0_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7f93e8e114a0;
T_16 ;
    %wait E_0x7f93e8e29000;
    %load/vec4 v0x7f93e8e32530_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f93e8e32530_0;
    %parti/s 1, 9, 5;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x7f93e8e322a0_0;
    %assign/vec4 v0x7f93e8e31e20_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "test4.v";
