$date
	Wed Mar 19 09:28:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module axi4_tb $end
$var wire 2 ! bresp [1:0] $end
$var wire 2 " rresp [1:0] $end
$var wire 1 # wready $end
$var wire 1 $ rvalid $end
$var wire 32 % rdata [31:0] $end
$var wire 1 & bvalid $end
$var wire 1 ' awready $end
$var wire 1 ( arready $end
$var reg 32 ) araddr [31:0] $end
$var reg 1 * arvalid $end
$var reg 32 + awaddr [31:0] $end
$var reg 1 , awvalid $end
$var reg 1 - bready $end
$var reg 1 . clk $end
$var reg 1 / rready $end
$var reg 1 0 rstn $end
$var reg 32 1 wdata [31:0] $end
$var reg 4 2 wstrb [3:0] $end
$var reg 1 3 wvalid $end
$scope module dut $end
$var wire 1 . ACLK $end
$var wire 32 4 ARADDR [31:0] $end
$var wire 1 0 ARESETn $end
$var wire 1 * ARVALID $end
$var wire 32 5 AWADDR [31:0] $end
$var wire 1 , AWVALID $end
$var wire 1 - BREADY $end
$var wire 2 6 BRESP [1:0] $end
$var wire 1 / RREADY $end
$var wire 2 7 RRESP [1:0] $end
$var wire 32 8 WDATA [31:0] $end
$var wire 4 9 WSTRB [3:0] $end
$var wire 1 3 WVALID $end
$var reg 1 ( ARREADY $end
$var reg 1 ' AWREADY $end
$var reg 1 & BVALID $end
$var reg 32 : RDATA [31:0] $end
$var reg 1 $ RVALID $end
$var reg 1 # WREADY $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx :
bx 9
bx 8
b0 7
b0 6
bx 5
bx 4
03
bx 2
bx 1
00
0/
0.
0-
0,
bx +
0*
bx )
0(
0'
0&
bx %
0$
0#
b0 "
b0 !
$end
#5
1.
#10
0.
#15
1.
#20
0.
10
#25
1.
#30
0.
13
b1111 2
b1111 9
b11011110101011011011111011101111 1
b11011110101011011011111011101111 8
1,
b100 +
b100 5
#35
1&
1#
1'
1.
#40
0.
1-
03
0,
#45
0&
0#
0'
1.
#50
0.
0-
#55
1.
#60
0.
1*
b100 )
b100 4
#65
1$
b11011110101011011011111011101111 %
b11011110101011011011111011101111 :
1(
1.
#70
0.
1/
0*
#75
0$
0(
1.
#80
0.
0/
#85
1.
#90
0.
#95
1.
#100
0.
#105
1.
#110
0.
#115
1.
#120
0.
#125
1.
#130
0.
