#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jan 13 17:14:31 2022
# Process ID: 5484
# Current directory: F:/Xilinx/Projects/exercise_01/exercise_01.runs/synth_1
# Command line: vivado.exe -log board_deploy.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_deploy.tcl
# Log file: F:/Xilinx/Projects/exercise_01/exercise_01.runs/synth_1/board_deploy.vds
# Journal file: F:/Xilinx/Projects/exercise_01/exercise_01.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source board_deploy.tcl -notrace
Command: synth_design -top board_deploy -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12656
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1063.871 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'board_deploy' [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/new/board_deploy.vhd:41]
INFO: [Synth 8-3491] module 'interconnect_16to4' declared at 'F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/interconnect_16to4.vhd:32' bound to instance 'interconnect' of component 'interconnect_16to4' [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/new/board_deploy.vhd:54]
INFO: [Synth 8-638] synthesizing module 'interconnect_16to4' [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/interconnect_16to4.vhd:41]
INFO: [Synth 8-3491] module 'mux_16to1' declared at 'F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/mux_16to1.vhd:32' bound to instance 'mux' of component 'mux_16to1' [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/interconnect_16to4.vhd:63]
INFO: [Synth 8-638] synthesizing module 'mux_16to1' [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/mux_16to1.vhd:40]
INFO: [Synth 8-3491] module 'mux_4to1' declared at 'F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/mux_4to1.vhd:23' bound to instance 'mux' of component 'mux_4to1' [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/mux_16to1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux_4to1' [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/mux_4to1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mux_4to1' (1#1) [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/mux_4to1.vhd:31]
INFO: [Synth 8-3491] module 'mux_4to1' declared at 'F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/mux_4to1.vhd:23' bound to instance 'mux' of component 'mux_4to1' [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/mux_16to1.vhd:55]
INFO: [Synth 8-3491] module 'mux_4to1' declared at 'F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/mux_4to1.vhd:23' bound to instance 'mux' of component 'mux_4to1' [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/mux_16to1.vhd:55]
INFO: [Synth 8-3491] module 'mux_4to1' declared at 'F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/mux_4to1.vhd:23' bound to instance 'mux' of component 'mux_4to1' [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/mux_16to1.vhd:55]
INFO: [Synth 8-3491] module 'mux_4to1' declared at 'F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/mux_4to1.vhd:23' bound to instance 'mux4' of component 'mux_4to1' [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/mux_16to1.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'mux_16to1' (2#1) [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/mux_16to1.vhd:40]
INFO: [Synth 8-3491] module 'demux_1to4' declared at 'F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/demux_1to4.vhd:32' bound to instance 'demux' of component 'demux_1to4' [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/interconnect_16to4.vhd:70]
INFO: [Synth 8-638] synthesizing module 'demux_1to4' [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/demux_1to4.vhd:40]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/demux_1to4.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'demux_1to4' (3#1) [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/demux_1to4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'interconnect_16to4' (4#1) [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/imports/Ex01/interconnect_16to4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'board_deploy' (5#1) [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/sources_1/new/board_deploy.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1063.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1063.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1063.871 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1063.871 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/constrs_1/imports/Xilinx/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/constrs_1/imports/Xilinx/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Projects/exercise_01/exercise_01.srcs/constrs_1/imports/Xilinx/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_deploy_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_deploy_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1063.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1063.871 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1063.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1063.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1063.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1063.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1063.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1063.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1063.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1063.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1063.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1063.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1063.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1063.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1063.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1063.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT6 |     4|
|2     |IBUF |     6|
|3     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1063.871 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1063.871 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1063.871 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1063.871 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1063.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1063.871 ; gain = 56.422
INFO: [Common 17-1381] The checkpoint 'F:/Xilinx/Projects/exercise_01/exercise_01.runs/synth_1/board_deploy.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_deploy_utilization_synth.rpt -pb board_deploy_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:15:19 2022...
