# Xilinx BRAM IP

This is a **Verilog** code to write the data into bram and add it serially while reading without truncation.

## Design

* **Block memory generator IP** is configured for 8-bit write/read width and 16 write/read depth.

* **adder/ subtractor IP** is used to add the output of BRAM

## Results

>Simulation

![](https://github.com/TheSuryaTeja/Verilog/blob/master/Bram/Images/simulation.PNG?raw=true)

>Schematic

![](https://github.com/TheSuryaTeja/Verilog/blob/master/Bram/Images/schematic.PNG?raw=true)

>Post-Synthesis

![](https://github.com/TheSuryaTeja/Verilog/blob/master/Bram/Images/post-synth.PNG?raw=true)


## Author
* Surya Teja 
* Mail - **heysuryateja@gmail.com**
* Connect on [Linkedin](https://www.linkedin.com/in/suryateja2000/)