Analysis & Synthesis Status : Successful - Sun Sep 28 08:17:14 2025
Quartus Prime Version : 23.1std.0 Build 991 11/28/2023 SC Standard Edition
Revision Name : fpga_niosv
Top-level Entity Name : fpga_niosv
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 4942
Total pins : 4
Total virtual pins : 0
Total block memory bits : 2,171,776
Total DSP Blocks : 3
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
