0.7
2020.2
Mar  6 2025
19:11:57
/home/aditya/Vivado_ViitisProjects/Dual_Port_RAM/hw/hw.sim/sim_1/behav/xsim/glbl.v,1734094861,verilog,,,,glbl,,,,,,,,
/home/aditya/Vivado_ViitisProjects/Dual_Port_RAM/hw/hw.srcs/sources_1/new/design.v,1754744432,verilog,,/home/aditya/Vivado_ViitisProjects/Dual_Port_RAM/hw/hw.srcs/sources_1/new/tb.v,,DualPortRAM,,,,,,,,
/home/aditya/Vivado_ViitisProjects/Dual_Port_RAM/hw/hw.srcs/sources_1/new/tb.v,1754744772,verilog,,,,tb_DualPortRAM,,,,,,,,
