[verilog]
include_paths = ["."]

[option]
linter = true
