/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Aug 24 11:29:33 2015
 *                 Full Compile MD5 Checksum  cecd4eac458fcdc4b77c82d0630f17be
 *                     (minus title and desc)
 *                 MD5 Checksum               c9a18191e1cdbfad4487ef21d91e95fc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     126
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_RAVE_PCI_INTR_AGGREGATOR_H__
#define BCHP_XPT_RAVE_PCI_INTR_AGGREGATOR_H__

/***************************************************************************
 *XPT_RAVE_PCI_INTR_AGGREGATOR - RAVE PCI Interrupt Aggregator
 ***************************************************************************/
#define BCHP_XPT_RAVE_PCI_INTR_AGGREGATOR_INTR_W0_STATUS 0x20a4f020 /* [RO] Interrupt Status Register */
#define BCHP_XPT_RAVE_PCI_INTR_AGGREGATOR_INTR_W1_STATUS 0x20a4f024 /* [RO] Interrupt Status Register */
#define BCHP_XPT_RAVE_PCI_INTR_AGGREGATOR_INTR_W0_MASK_STATUS 0x20a4f028 /* [RO] Interrupt Mask Status Register */
#define BCHP_XPT_RAVE_PCI_INTR_AGGREGATOR_INTR_W1_MASK_STATUS 0x20a4f02c /* [RO] Interrupt Mask Status Register */
#define BCHP_XPT_RAVE_PCI_INTR_AGGREGATOR_INTR_W0_MASK_SET 0x20a4f030 /* [WO] Interrupt Mask Set Register */
#define BCHP_XPT_RAVE_PCI_INTR_AGGREGATOR_INTR_W1_MASK_SET 0x20a4f034 /* [WO] Interrupt Mask Set Register */
#define BCHP_XPT_RAVE_PCI_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR 0x20a4f038 /* [WO] Interrupt Mask Clear Register */
#define BCHP_XPT_RAVE_PCI_INTR_AGGREGATOR_INTR_W1_MASK_CLEAR 0x20a4f03c /* [WO] Interrupt Mask Clear Register */

#endif /* #ifndef BCHP_XPT_RAVE_PCI_INTR_AGGREGATOR_H__ */

/* End of File */
