Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Aug 18 15:19:24 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   398 |
|    Minimum number of control sets                        |   398 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   398 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   368 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             118 |           53 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             217 |           44 |
| Yes          | No                    | No                     |           11536 |         1886 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             160 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------+-------------------------------+------------------+----------------+
| Clock Signal |           Enable Signal          |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------+----------------------------------+-------------------------------+------------------+----------------+
|  clk         | fsm14/k0_write_en                | fsm14/done_reg_6              |                1 |              1 |
|  clk         | fsm13/fsm13_write_en             |                               |                2 |              2 |
|  clk         | fsm10/fsm10_write_en             |                               |                2 |              2 |
|  clk         | fsm1/fsm1_write_en               |                               |                1 |              2 |
|  clk         | fsm0/fsm0_write_en               |                               |                1 |              2 |
|  clk         | fsm11/fsm11_write_en             |                               |                2 |              2 |
|  clk         | fsm3/fsm3_write_en               |                               |                1 |              2 |
|  clk         | fsm8/fsm8_write_en               |                               |                1 |              3 |
|  clk         | fsm7/fsm7_write_en               |                               |                1 |              3 |
|  clk         | fsm6/fsm6_write_en               |                               |                1 |              3 |
|  clk         | fsm5/fsm5_write_en               |                               |                2 |              3 |
|  clk         | fsm4/fsm4_write_en               |                               |                1 |              3 |
|  clk         | fsm2/fsm2_write_en               |                               |                2 |              3 |
|  clk         | fsm12/fsm12_write_en             |                               |                1 |              3 |
|  clk         | fsm14/k0_write_en                |                               |                1 |              3 |
|  clk         | fsm14/done_reg_3[0]              |                               |                1 |              4 |
|  clk         | fsm14/E[0]                       |                               |                3 |              4 |
|  clk         | fsm11/E[0]                       |                               |                1 |              4 |
|  clk         | fsm14/fsm14_write_en             |                               |                1 |              4 |
|  clk         | fsm14/out_reg[3]_0[0]            |                               |                2 |              4 |
|  clk         | fsm14/go_3[0]                    |                               |                3 |              4 |
|  clk         | fsm1/E[0]                        |                               |                1 |              4 |
|  clk         | fsm14/out_reg[0]_35[0]           |                               |                2 |              4 |
|  clk         | fsm3/E[0]                        |                               |                2 |              4 |
|  clk         | fsm8/E[0]                        |                               |                1 |              4 |
|  clk         | fsm8/out_reg[0]_1[0]             |                               |                1 |              4 |
|  clk         | fsm9/fsm9_write_en               |                               |                3 |              4 |
|  clk         | fsm9/E[0]                        |                               |                2 |              4 |
|  clk         | cond_computed13/E[0]             |                               |                1 |              4 |
|  clk         | fsm9/done_reg_0[0]               |                               |                1 |              4 |
|  clk         | sqrt0/out[15]_i_1__1_n_0         |                               |                6 |             16 |
|  clk         | div_pipe0/quotient_msk_reg[23]_0 | div_pipe0/divisor[30]_i_1_n_0 |                2 |             31 |
|  clk         | init01/done_reg_127[0]           |                               |               20 |             32 |
|  clk         | init01/done_reg_136[0]           |                               |               23 |             32 |
|  clk         | init01/done_reg_135[0]           |                               |               15 |             32 |
|  clk         | init01/done_reg_134[0]           |                               |               14 |             32 |
|  clk         | init01/done_reg_133[0]           |                               |               14 |             32 |
|  clk         | init01/done_reg_132[0]           |                               |               15 |             32 |
|  clk         | init01/done_reg_131[0]           |                               |               18 |             32 |
|  clk         | init01/done_reg_130[0]           |                               |               20 |             32 |
|  clk         | init01/done_reg_13[0]            |                               |               13 |             32 |
|  clk         | init01/done_reg_129[0]           |                               |               19 |             32 |
|  clk         | init01/done_reg_128[0]           |                               |               18 |             32 |
|  clk         | init01/done_reg_137[0]           |                               |               22 |             32 |
|  clk         | init01/done_reg_126[0]           |                               |               20 |             32 |
|  clk         | init01/done_reg_125[0]           |                               |               21 |             32 |
|  clk         | init01/done_reg_124[0]           |                               |               20 |             32 |
|  clk         | init01/done_reg_123[0]           |                               |               11 |             32 |
|  clk         | init01/done_reg_122[0]           |                               |               16 |             32 |
|  clk         | init01/done_reg_121[0]           |                               |               13 |             32 |
|  clk         | init01/done_reg_120[0]           |                               |               14 |             32 |
|  clk         | init01/done_reg_12[0]            |                               |               14 |             32 |
|  clk         | init01/done_reg_119[0]           |                               |               21 |             32 |
|  clk         | init01/done_reg_118[0]           |                               |               22 |             32 |
|  clk         | init01/done_reg_117[0]           |                               |               21 |             32 |
|  clk         | init01/done_reg_18[0]            |                               |               21 |             32 |
|  clk         | init01/done_reg_27[0]            |                               |               14 |             32 |
|  clk         | init01/done_reg_26[0]            |                               |               15 |             32 |
|  clk         | init01/done_reg_25[0]            |                               |               15 |             32 |
|  clk         | init01/done_reg_24[0]            |                               |               17 |             32 |
|  clk         | init01/done_reg_23[0]            |                               |               20 |             32 |
|  clk         | init01/done_reg_22[0]            |                               |               18 |             32 |
|  clk         | init01/done_reg_21[0]            |                               |               22 |             32 |
|  clk         | init01/done_reg_20[0]            |                               |               22 |             32 |
|  clk         | init01/done_reg_2[0]             |                               |               15 |             32 |
|  clk         | init01/done_reg_19[0]            |                               |               19 |             32 |
|  clk         | init01/done_reg_116[0]           |                               |               22 |             32 |
|  clk         | init01/done_reg_17[0]            |                               |               22 |             32 |
|  clk         | init01/done_reg_16[0]            |                               |               26 |             32 |
|  clk         | init01/done_reg_15[0]            |                               |               15 |             32 |
|  clk         | init01/done_reg_143[0]           |                               |               19 |             32 |
|  clk         | init01/done_reg_142[0]           |                               |               20 |             32 |
|  clk         | init01/done_reg_141[0]           |                               |               19 |             32 |
|  clk         | init01/done_reg_140[0]           |                               |               19 |             32 |
|  clk         | init01/done_reg_14[0]            |                               |               12 |             32 |
|  clk         | init01/done_reg_139[0]           |                               |               20 |             32 |
|  clk         | init01/done_reg_138[0]           |                               |               18 |             32 |
|  clk         | i1/out_reg[3]_19[0]              |                               |               18 |             32 |
|  clk         | i1/out_reg[3]_6[0]               |                               |               18 |             32 |
|  clk         | i1/out_reg[3]_5[0]               |                               |               17 |             32 |
|  clk         | i1/out_reg[3]_4[0]               |                               |               21 |             32 |
|  clk         | i1/out_reg[3]_3[0]               |                               |               19 |             32 |
|  clk         | i1/out_reg[3]_26[0]              |                               |               21 |             32 |
|  clk         | i1/out_reg[3]_25[0]              |                               |               21 |             32 |
|  clk         | i1/out_reg[3]_24[0]              |                               |               21 |             32 |
|  clk         | i1/out_reg[3]_23[0]              |                               |               17 |             32 |
|  clk         | i1/out_reg[3]_22[0]              |                               |               17 |             32 |
|  clk         | i1/out_reg[3]_21[0]              |                               |               19 |             32 |
|  clk         | i1/out_reg[3]_20[0]              |                               |               18 |             32 |
|  clk         | i1/out_reg[3]_7[0]               |                               |               20 |             32 |
|  clk         | i1/out_reg[3]_18[0]              |                               |               14 |             32 |
|  clk         | i1/out_reg[3]_17[0]              |                               |               20 |             32 |
|  clk         | i1/out_reg[3]_16[0]              |                               |               19 |             32 |
|  clk         | i1/out_reg[3]_15[0]              |                               |               17 |             32 |
|  clk         | i1/out_reg[3]_14[0]              |                               |               15 |             32 |
|  clk         | i1/out_reg[3]_13[0]              |                               |               19 |             32 |
|  clk         | i1/out_reg[3]_12[0]              |                               |               16 |             32 |
|  clk         | i1/out_reg[3]_11[0]              |                               |               17 |             32 |
|  clk         | i1/out_reg[3]_10[0]              |                               |               20 |             32 |
|  clk         | i1/out_reg[2]_9[0]               |                               |               22 |             32 |
|  clk         | init01/done_reg_105[0]           |                               |               19 |             32 |
|  clk         | init01/done_reg_115[0]           |                               |               18 |             32 |
|  clk         | init01/done_reg_114[0]           |                               |               19 |             32 |
|  clk         | init01/done_reg_113[0]           |                               |               22 |             32 |
|  clk         | init01/done_reg_112[0]           |                               |               23 |             32 |
|  clk         | init01/done_reg_111[0]           |                               |               17 |             32 |
|  clk         | init01/done_reg_110[0]           |                               |               17 |             32 |
|  clk         | init01/done_reg_11[0]            |                               |               21 |             32 |
|  clk         | init01/done_reg_109[0]           |                               |               17 |             32 |
|  clk         | init01/done_reg_108[0]           |                               |               17 |             32 |
|  clk         | init01/done_reg_107[0]           |                               |               19 |             32 |
|  clk         | init01/done_reg_106[0]           |                               |               22 |             32 |
|  clk         | init01/done_reg_29[0]            |                               |               22 |             32 |
|  clk         | init01/done_reg_104[0]           |                               |               19 |             32 |
|  clk         | init01/done_reg_103[0]           |                               |               21 |             32 |
|  clk         | init01/done_reg_102[0]           |                               |               16 |             32 |
|  clk         | init01/done_reg_101[0]           |                               |               20 |             32 |
|  clk         | init01/done_reg_100[0]           |                               |               23 |             32 |
|  clk         | init01/done_reg_1[0]             |                               |               16 |             32 |
|  clk         | init01/done_reg_0[0]             |                               |               15 |             32 |
|  clk         | init01/done_reg_10[0]            |                               |               22 |             32 |
|  clk         | i1/out_reg[3]_9[0]               |                               |               19 |             32 |
|  clk         | i1/out_reg[3]_8[0]               |                               |               14 |             32 |
|  clk         | init01/done_reg_67[0]            |                               |               21 |             32 |
|  clk         | init01/done_reg_76[0]            |                               |               21 |             32 |
|  clk         | init01/done_reg_75[0]            |                               |               12 |             32 |
|  clk         | init01/done_reg_74[0]            |                               |               13 |             32 |
|  clk         | init01/done_reg_73[0]            |                               |               11 |             32 |
|  clk         | init01/done_reg_72[0]            |                               |               12 |             32 |
|  clk         | init01/done_reg_71[0]            |                               |               18 |             32 |
|  clk         | init01/done_reg_70[0]            |                               |               22 |             32 |
|  clk         | init01/done_reg_7[0]             |                               |               19 |             32 |
|  clk         | init01/done_reg_69[0]            |                               |               16 |             32 |
|  clk         | init01/done_reg_68[0]            |                               |               17 |             32 |
|  clk         | init01/done_reg_99[0]            |                               |               12 |             32 |
|  clk         | init01/done_reg_77[0]            |                               |               19 |             32 |
|  clk         | init01/done_reg_66[0]            |                               |               16 |             32 |
|  clk         | init01/done_reg_65[0]            |                               |               19 |             32 |
|  clk         | init01/done_reg_64[0]            |                               |               25 |             32 |
|  clk         | init01/done_reg_63[0]            |                               |               21 |             32 |
|  clk         | init01/done_reg_62[0]            |                               |               22 |             32 |
|  clk         | init01/done_reg_61[0]            |                               |               21 |             32 |
|  clk         | init01/done_reg_60[0]            |                               |               20 |             32 |
|  clk         | init01/done_reg_6[0]             |                               |               23 |             32 |
|  clk         | init01/done_reg_59[0]            |                               |               23 |             32 |
|  clk         | init01/done_reg_58[0]            |                               |               24 |             32 |
|  clk         | init01/done_reg_84[0]            |                               |               11 |             32 |
|  clk         | init01/done_reg_90[0]            |                               |               24 |             32 |
|  clk         | init01/done_reg_9[0]             |                               |               22 |             32 |
|  clk         | init01/done_reg_89[0]            |                               |               24 |             32 |
|  clk         | init01/done_reg_88[0]            |                               |               28 |             32 |
|  clk         | init01/done_reg_87[0]            |                               |               11 |             32 |
|  clk         | init01/done_reg_86[0]            |                               |               11 |             32 |
|  clk         | init01/done_reg_85[0]            |                               |               11 |             32 |
|  clk         | init01/done_reg_92[0]            |                               |               21 |             32 |
|  clk         | init01/done_reg_93[0]            |                               |               22 |             32 |
|  clk         | init01/done_reg_94[0]            |                               |               27 |             32 |
|  clk         | init01/done_reg_95[0]            |                               |               22 |             32 |
|  clk         | init01/done_reg_57[0]            |                               |               21 |             32 |
|  clk         | init01/done_reg_96[0]            |                               |               13 |             32 |
|  clk         | init01/done_reg_97[0]            |                               |               13 |             32 |
|  clk         | init01/done_reg_98[0]            |                               |               13 |             32 |
|  clk         | init01/done_reg_83[0]            |                               |               27 |             32 |
|  clk         | init01/done_reg_82[0]            |                               |               22 |             32 |
|  clk         | init01/done_reg_81[0]            |                               |               21 |             32 |
|  clk         | init01/done_reg_80[0]            |                               |               22 |             32 |
|  clk         | init01/done_reg_8[0]             |                               |               21 |             32 |
|  clk         | init01/done_reg_79[0]            |                               |               16 |             32 |
|  clk         | init01/done_reg_78[0]            |                               |               22 |             32 |
|  clk         | init01/done_reg_38[0]            |                               |               14 |             32 |
|  clk         | init01/done_reg_42[0]            |                               |               22 |             32 |
|  clk         | j00/out_reg[3]_3[0]              |                               |               20 |             32 |
|  clk         | j00/out_reg[3]_4[0]              |                               |               18 |             32 |
|  clk         | j00/out_reg[3]_5[0]              |                               |               18 |             32 |
|  clk         | j00/out_reg[3]_6[0]              |                               |               19 |             32 |
|  clk         | j00/out_reg[3]_7[0]              |                               |               17 |             32 |
|  clk         | i1/out_reg[2]_16[0]              |                               |               19 |             32 |
|  clk         | init01/done_reg_41[0]            |                               |               21 |             32 |
|  clk         | init01/done_reg_40[0]            |                               |               22 |             32 |
|  clk         | init01/done_reg_4[0]             |                               |               22 |             32 |
|  clk         | init01/done_reg_39[0]            |                               |               13 |             32 |
|  clk         | init01/done_reg_43[0]            |                               |               20 |             32 |
|  clk         | init01/done_reg_37[0]            |                               |               12 |             32 |
|  clk         | init01/done_reg_36[0]            |                               |               14 |             32 |
|  clk         | init01/done_reg_35[0]            |                               |               24 |             32 |
|  clk         | init01/done_reg_34[0]            |                               |               21 |             32 |
|  clk         | init01/done_reg_33[0]            |                               |               23 |             32 |
|  clk         | init01/done_reg_32[0]            |                               |               25 |             32 |
|  clk         | init01/done_reg_31[0]            |                               |               23 |             32 |
|  clk         | init01/done_reg_30[0]            |                               |               22 |             32 |
|  clk         | init01/done_reg_3[0]             |                               |               18 |             32 |
|  clk         | init01/done_reg_91[0]            |                               |               22 |             32 |
|  clk         | j00/out_reg[1]_0[0]              |                               |               19 |             32 |
|  clk         | init01/done_reg_56[0]            |                               |               23 |             32 |
|  clk         | init01/done_reg_55[0]            |                               |               18 |             32 |
|  clk         | init01/done_reg_54[0]            |                               |               20 |             32 |
|  clk         | init01/done_reg_53[0]            |                               |               23 |             32 |
|  clk         | init01/done_reg_52[0]            |                               |               26 |             32 |
|  clk         | init01/done_reg_51[0]            |                               |               13 |             32 |
|  clk         | j00/out_reg[0]_0[0]              |                               |               18 |             32 |
|  clk         | init01/done_reg_50[0]            |                               |               14 |             32 |
|  clk         | init01/done_reg_5[0]             |                               |               20 |             32 |
|  clk         | j00/out_reg[0]_1[0]              |                               |               17 |             32 |
|  clk         | init01/done_reg_28[0]            |                               |               19 |             32 |
|  clk         | j00/out_reg[2]_0[0]              |                               |               18 |             32 |
|  clk         | j00/out_reg[3]_0[0]              |                               |               21 |             32 |
|  clk         | init01/done_reg_49[0]            |                               |               13 |             32 |
|  clk         | init01/done_reg_48[0]            |                               |               13 |             32 |
|  clk         | j00/out_reg[3]_1[0]              |                               |               21 |             32 |
|  clk         | init01/done_reg_47[0]            |                               |               20 |             32 |
|  clk         | init01/done_reg_46[0]            |                               |               20 |             32 |
|  clk         | j00/out_reg[3]_2[0]              |                               |               19 |             32 |
|  clk         | init01/done_reg_45[0]            |                               |               23 |             32 |
|  clk         | init01/done_reg_44[0]            |                               |               20 |             32 |
|  clk         | fsm14/out_reg[1]_2[0]            |                               |               20 |             32 |
|  clk         | fsm5/R_read0_0_write_en          |                               |                7 |             32 |
|  clk         | fsm5/A_read0_0_write_en          |                               |                4 |             32 |
|  clk         | fsm2/Q_int_read0_0_write_en      |                               |                8 |             32 |
|  clk         | fsm2/A_int_read0_0_write_en      |                               |               10 |             32 |
|  clk         | fsm14/out_reg[1]_9[0]            |                               |               15 |             32 |
|  clk         | fsm14/out_reg[1]_8[0]            |                               |               17 |             32 |
|  clk         | fsm14/out_reg[1]_7[0]            |                               |               23 |             32 |
|  clk         | fsm14/out_reg[1]_6[0]            |                               |               23 |             32 |
|  clk         | fsm14/out_reg[1]_5[0]            |                               |               15 |             32 |
|  clk         | fsm14/out_reg[1]_4[0]            |                               |               20 |             32 |
|  clk         | fsm14/out_reg[1]_3[0]            |                               |               22 |             32 |
|  clk         | fsm6/A_read1_0_write_en          |                               |                5 |             32 |
|  clk         | fsm14/out_reg[1]_12[0]           |                               |               20 |             32 |
|  clk         | fsm14/out_reg[1]_11[0]           |                               |               21 |             32 |
|  clk         | fsm14/out_reg[1]_10[0]           |                               |               21 |             32 |
|  clk         | fsm14/out_reg[1]_1[0]            |                               |               23 |             32 |
|  clk         | fsm14/out_reg[0]_9[0]            |                               |               19 |             32 |
|  clk         | fsm14/out_reg[0]_8[0]            |                               |               20 |             32 |
|  clk         | fsm14/out_reg[0]_7[0]            |                               |               22 |             32 |
|  clk         | fsm14/out_reg[0]_6[0]            |                               |               13 |             32 |
|  clk         | fsm14/out_reg[0]_5[0]            |                               |               20 |             32 |
|  clk         | fsm14/out_reg[0]_4[0]            |                               |               20 |             32 |
|  clk         | i01/done_reg_12[0]               |                               |               19 |             32 |
|  clk         | i01/done_reg_22[0]               |                               |               17 |             32 |
|  clk         | i01/done_reg_21[0]               |                               |               16 |             32 |
|  clk         | i01/done_reg_20[0]               |                               |               19 |             32 |
|  clk         | i01/done_reg_2[0]                |                               |               19 |             32 |
|  clk         | i01/done_reg_19[0]               |                               |               16 |             32 |
|  clk         | i01/done_reg_18[0]               |                               |               14 |             32 |
|  clk         | i01/done_reg_17[0]               |                               |               21 |             32 |
|  clk         | i01/done_reg_16[0]               |                               |               17 |             32 |
|  clk         | i01/done_reg_15[0]               |                               |               22 |             32 |
|  clk         | i01/done_reg_14[0]               |                               |               18 |             32 |
|  clk         | fsm14/out_reg[0]_3[0]            |                               |               20 |             32 |
|  clk         | i01/done_reg_11[0]               |                               |               17 |             32 |
|  clk         | i01/done_reg_13[0]               |                               |               18 |             32 |
|  clk         | i01/done_reg_10[0]               |                               |               21 |             32 |
|  clk         | i01/done_reg_1[0]                |                               |               21 |             32 |
|  clk         | i01/done_reg_0[0]                |                               |               23 |             32 |
|  clk         | fsm7/R_read1_0_write_en          |                               |               12 |             32 |
|  clk         | fsm7/Q_read1_0_write_en          |                               |                7 |             32 |
|  clk         | fsm7/A_i_j_0_write_en            |                               |               11 |             32 |
|  clk         | fsm6/out_reg[0]_4                |                               |               11 |             32 |
|  clk         | fsm6/Q_read0_0_write_en          |                               |               10 |             32 |
|  clk         | fsm0/R_int_read0_0_write_en      |                               |               13 |             32 |
|  clk         | fsm12/done_reg_5[0]              |                               |               20 |             32 |
|  clk         | fsm12/done_reg_3[0]              |                               |               17 |             32 |
|  clk         | fsm12/done_reg_2[0]              |                               |               18 |             32 |
|  clk         | fsm12/done_reg_4[0]              |                               |               21 |             32 |
|  clk         | fsm12/done_reg_10[0]             |                               |               20 |             32 |
|  clk         | fsm12/done_reg_1[0]              |                               |               20 |             32 |
|  clk         | fsm12/done_reg_0[0]              |                               |               24 |             32 |
|  clk         | fsm12/done_reg[0]                |                               |               21 |             32 |
|  clk         | fsm12/Q_sh_read0_0_write_en      |                               |                4 |             32 |
|  clk         | fsm12/A_sh_read0_0_write_en      |                               |                5 |             32 |
|  clk         | fsm10/R_sh_read0_0_write_en      |                               |               10 |             32 |
|  clk         | fsm12/done_reg_6[0]              |                               |               21 |             32 |
|  clk         | A_read0_0/out_reg[0]_0           | A_read0_0/out_reg[0]_2        |               12 |             32 |
|  clk         | A_i_k_0/A_i_k_0_write_en         |                               |                7 |             32 |
|  clk         | mult_pipe2/bin_read3_0_write_en  |                               |                6 |             32 |
|  clk         | mult_pipe1/bin_read2_0_write_en  |                               |               11 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en  |                               |                9 |             32 |
|  clk         | div_pipe0/bin_read1_0_write_en   |                               |                9 |             32 |
|  clk         | div_pipe0/dividend               | div_pipe0/running_reg_0       |               10 |             32 |
|  clk         | div_pipe0/dividend[31]_i_1_n_0   |                               |                4 |             32 |
|  clk         | div_pipe0/quotient_msk_reg[23]_0 | div_pipe0/running_reg_0       |                7 |             32 |
|  clk         | div_pipe0/quotient_msk_reg[23]_0 |                               |                6 |             32 |
|  clk         | fsm14/out_reg[0]_15[0]           |                               |               19 |             32 |
|  clk         | fsm14/out_reg[0]_25[0]           |                               |               17 |             32 |
|  clk         | fsm14/out_reg[0]_24[0]           |                               |               18 |             32 |
|  clk         | fsm14/out_reg[0]_23[0]           |                               |               22 |             32 |
|  clk         | fsm14/out_reg[0]_22[0]           |                               |               25 |             32 |
|  clk         | fsm14/out_reg[0]_21[0]           |                               |               19 |             32 |
|  clk         | fsm14/out_reg[0]_20[0]           |                               |               21 |             32 |
|  clk         | fsm14/out_reg[0]_19[0]           |                               |               22 |             32 |
|  clk         | fsm14/out_reg[0]_18[0]           |                               |               19 |             32 |
|  clk         | fsm14/out_reg[0]_17[0]           |                               |               22 |             32 |
|  clk         | fsm14/out_reg[0]_16[0]           |                               |               17 |             32 |
|  clk         | i1/out_reg[2]_7[0]               |                               |               21 |             32 |
|  clk         | fsm14/out_reg[0]_14[0]           |                               |               18 |             32 |
|  clk         | fsm14/out_reg[0]_13[0]           |                               |               18 |             32 |
|  clk         | fsm14/out_reg[0]_12[0]           |                               |               15 |             32 |
|  clk         | fsm14/out_reg[0]_11[0]           |                               |               17 |             32 |
|  clk         | fsm14/out_reg[0]_1[0]            |                               |               21 |             32 |
|  clk         | fsm14/out_reg[0]_10[0]           |                               |               18 |             32 |
|  clk         | fsm14/nrm_0_write_en             | fsm14/done_reg_7              |                8 |             32 |
|  clk         | fsm12/done_reg_9[0]              |                               |               16 |             32 |
|  clk         | fsm12/done_reg_8[0]              |                               |               19 |             32 |
|  clk         | fsm12/done_reg_7[0]              |                               |               18 |             32 |
|  clk         | i01/out_reg[3]_30[0]             |                               |               18 |             32 |
|  clk         | i01/out_reg[3]_8[0]              |                               |               18 |             32 |
|  clk         | i01/out_reg[3]_7[0]              |                               |               17 |             32 |
|  clk         | i01/out_reg[3]_6[0]              |                               |               20 |             32 |
|  clk         | i01/out_reg[3]_5[0]              |                               |               18 |             32 |
|  clk         | i01/out_reg[3]_4[0]              |                               |               18 |             32 |
|  clk         | i01/out_reg[3]_36[0]             |                               |               21 |             32 |
|  clk         | i01/out_reg[3]_35[0]             |                               |               20 |             32 |
|  clk         | i01/out_reg[3]_34[0]             |                               |               21 |             32 |
|  clk         | i01/out_reg[3]_33[0]             |                               |               21 |             32 |
|  clk         | i01/out_reg[3]_32[0]             |                               |               21 |             32 |
|  clk         | i01/out_reg[3]_31[0]             |                               |               22 |             32 |
|  clk         | i01/out_reg[3]_9[0]              |                               |               20 |             32 |
|  clk         | i01/out_reg[3]_3[0]              |                               |               18 |             32 |
|  clk         | i01/out_reg[3]_29[0]             |                               |               17 |             32 |
|  clk         | i01/out_reg[3]_28[0]             |                               |               18 |             32 |
|  clk         | i01/out_reg[3]_27[0]             |                               |               18 |             32 |
|  clk         | i01/out_reg[3]_26[0]             |                               |               19 |             32 |
|  clk         | i01/out_reg[3]_25[0]             |                               |               19 |             32 |
|  clk         | i01/out_reg[3]_24[0]             |                               |               18 |             32 |
|  clk         | i01/out_reg[3]_23[0]             |                               |               18 |             32 |
|  clk         | i01/out_reg[3]_22[0]             |                               |               18 |             32 |
|  clk         | i01/out_reg[3]_21[0]             |                               |               19 |             32 |
|  clk         | i1/out_reg[2]_2[0]               |                               |               24 |             32 |
|  clk         | i1/out_reg[2]_8[0]               |                               |               19 |             32 |
|  clk         | i1/out_reg[2]_6[0]               |                               |               19 |             32 |
|  clk         | i1/out_reg[2]_5[0]               |                               |               19 |             32 |
|  clk         | i1/out_reg[2]_4[0]               |                               |               18 |             32 |
|  clk         | i1/out_reg[2]_3[0]               |                               |               22 |             32 |
|  clk         | i1/out_reg[2]_24[0]              |                               |               18 |             32 |
|  clk         | i1/out_reg[2]_23[0]              |                               |               14 |             32 |
|  clk         | i1/out_reg[2]_22[0]              |                               |               21 |             32 |
|  clk         | i1/out_reg[2]_21[0]              |                               |               18 |             32 |
|  clk         | i1/out_reg[2]_20[0]              |                               |               20 |             32 |
|  clk         | i01/done_reg_24[0]               |                               |               18 |             32 |
|  clk         | i1/out_reg[2]_19[0]              |                               |               16 |             32 |
|  clk         | i1/out_reg[2]_18[0]              |                               |               16 |             32 |
|  clk         | i1/out_reg[2]_17[0]              |                               |               17 |             32 |
|  clk         | i1/out_reg[2]_15[0]              |                               |               19 |             32 |
|  clk         | i1/out_reg[2]_14[0]              |                               |               17 |             32 |
|  clk         | i1/out_reg[2]_13[0]              |                               |               19 |             32 |
|  clk         | i1/out_reg[2]_12[0]              |                               |               12 |             32 |
|  clk         | i1/out_reg[2]_11[0]              |                               |               14 |             32 |
|  clk         | i1/out_reg[2]_0[0]               |                               |               22 |             32 |
|  clk         | i1/out_reg[2]_10[0]              |                               |               17 |             32 |
|  clk         | i01/done_reg_33[0]               |                               |               17 |             32 |
|  clk         | i01/done_reg_42[0]               |                               |               14 |             32 |
|  clk         | i01/done_reg_41[0]               |                               |               16 |             32 |
|  clk         | i01/done_reg_40[0]               |                               |               22 |             32 |
|  clk         | i01/done_reg_4[0]                |                               |               21 |             32 |
|  clk         | i01/done_reg_39[0]               |                               |               19 |             32 |
|  clk         | i01/done_reg_38[0]               |                               |               19 |             32 |
|  clk         | i01/done_reg_37[0]               |                               |               11 |             32 |
|  clk         | i01/done_reg_36[0]               |                               |               17 |             32 |
|  clk         | i01/done_reg_35[0]               |                               |               16 |             32 |
|  clk         | i01/done_reg_34[0]               |                               |               23 |             32 |
|  clk         | i01/out_reg[3]_2[0]              |                               |               23 |             32 |
|  clk         | i01/done_reg_32[0]               |                               |               17 |             32 |
|  clk         | i01/done_reg_31[0]               |                               |               17 |             32 |
|  clk         | i01/done_reg_30[0]               |                               |               19 |             32 |
|  clk         | i01/done_reg_3[0]                |                               |               19 |             32 |
|  clk         | i01/done_reg_29[0]               |                               |               17 |             32 |
|  clk         | i01/done_reg_28[0]               |                               |               17 |             32 |
|  clk         | i01/done_reg_27[0]               |                               |               18 |             32 |
|  clk         | i01/done_reg_26[0]               |                               |               15 |             32 |
|  clk         | i01/done_reg_25[0]               |                               |               19 |             32 |
|  clk         | i01/done_reg_23[0]               |                               |               18 |             32 |
|  clk         | i01/done_reg_44[0]               |                               |               15 |             32 |
|  clk         | i01/out_reg[3]_20[0]             |                               |               16 |             32 |
|  clk         | i01/out_reg[3]_19[0]             |                               |               16 |             32 |
|  clk         | i01/out_reg[3]_18[0]             |                               |               21 |             32 |
|  clk         | i01/out_reg[3]_17[0]             |                               |               17 |             32 |
|  clk         | i01/out_reg[3]_16[0]             |                               |               20 |             32 |
|  clk         | i01/out_reg[3]_15[0]             |                               |               22 |             32 |
|  clk         | i01/out_reg[3]_14[0]             |                               |               24 |             32 |
|  clk         | i01/out_reg[3]_13[0]             |                               |               19 |             32 |
|  clk         | i01/out_reg[3]_12[0]             |                               |               19 |             32 |
|  clk         | i01/out_reg[3]_11[0]             |                               |               22 |             32 |
|  clk         | i01/out_reg[3]_10[0]             |                               |               20 |             32 |
|  clk         | i01/out_reg[3]_1[0]              |                               |               20 |             32 |
|  clk         | i01/done_reg_9[0]                |                               |               18 |             32 |
|  clk         | i01/done_reg_8[0]                |                               |               23 |             32 |
|  clk         | i01/done_reg_7[0]                |                               |               19 |             32 |
|  clk         | i01/done_reg_6[0]                |                               |               22 |             32 |
|  clk         | i01/done_reg_5[0]                |                               |               20 |             32 |
|  clk         | i01/done_reg_47[0]               |                               |               18 |             32 |
|  clk         | i01/done_reg_46[0]               |                               |               17 |             32 |
|  clk         | i01/done_reg_45[0]               |                               |               21 |             32 |
|  clk         | i01/done_reg_43[0]               |                               |               16 |             32 |
|  clk         |                                  | fsm9/mult_pipe0_go            |               10 |             51 |
|  clk         |                                  | fsm7/mult_pipe2_go            |               11 |             51 |
|  clk         |                                  | fsm6/mult_pipe1_go            |                9 |             51 |
|  clk         |                                  | sqrt0/i[31]_i_1_n_0           |               14 |             64 |
|  clk         |                                  |                               |               53 |            118 |
+--------------+----------------------------------+-------------------------------+------------------+----------------+


