{C:/Users/user/Documents/Chip Lab/Lab/baaabbed5733ac7c8136dc5d27f84618/Verilog_labs/Project/msrv32_integer_file.v} {1 {vlog -work work -stats=none {C:/Users/user/Documents/Chip Lab/Lab/baaabbed5733ac7c8136dc5d27f84618/Verilog_labs/Project/msrv32_integer_file.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module msrv32_integer_file

Top level modules:
	msrv32_integer_file

} {} {}} {C:/Users/user/Documents/Chip Lab/Lab/baaabbed5733ac7c8136dc5d27f84618/Verilog_labs/Project/msrv32_imm_generator.v} {1 {vlog -work work -stats=none {C:/Users/user/Documents/Chip Lab/Lab/baaabbed5733ac7c8136dc5d27f84618/Verilog_labs/Project/msrv32_imm_generator.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module msrv32_imm_generator

Top level modules:
	msrv32_imm_generator

} {} {}} {C:/Users/user/Documents/Chip Lab/Lab/baaabbed5733ac7c8136dc5d27f84618/Verilog_labs/Project/msrv32_immediate_adder.v} {1 {vlog -work work -stats=none {C:/Users/user/Documents/Chip Lab/Lab/baaabbed5733ac7c8136dc5d27f84618/Verilog_labs/Project/msrv32_immediate_adder.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module msrv32_immediate_adder

Top level modules:
	msrv32_immediate_adder

} {} {}} {C:/Users/user/Documents/Chip Lab/Lab/baaabbed5733ac7c8136dc5d27f84618/Verilog_labs/Project/half_adder.v} {1 {vlog -work work -stats=none {C:/Users/user/Documents/Chip Lab/Lab/baaabbed5733ac7c8136dc5d27f84618/Verilog_labs/Project/half_adder.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module half_adder

Top level modules:
	half_adder

} {} {}} {C:/Users/user/Documents/Chip Lab/Lab/baaabbed5733ac7c8136dc5d27f84618/Verilog_labs/Project/msrv32_pc.v} {1 {vlog -work work -stats=none {C:/Users/user/Documents/Chip Lab/Lab/baaabbed5733ac7c8136dc5d27f84618/Verilog_labs/Project/msrv32_pc.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module msrv32_pc

Top level modules:
	msrv32_pc

} {} {}} {C:/Users/user/Documents/Chip Lab/Lab/baaabbed5733ac7c8136dc5d27f84618/Verilog_labs/Project/msrv32_pc_tb.v} {1 {vlog -work work -stats=none {C:/Users/user/Documents/Chip Lab/Lab/baaabbed5733ac7c8136dc5d27f84618/Verilog_labs/Project/msrv32_pc_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module msrv32_pc_tb

Top level modules:
	msrv32_pc_tb

} {} {}} {C:/Users/user/Documents/Chip Lab/Lab/baaabbed5733ac7c8136dc5d27f84618/Verilog_labs/Project/msrv32_reg_block_1.v} {1 {vlog -work work -stats=none {C:/Users/user/Documents/Chip Lab/Lab/baaabbed5733ac7c8136dc5d27f84618/Verilog_labs/Project/msrv32_reg_block_1.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module msrv32_reg_block_1

Top level modules:
	msrv32_reg_block_1

} {} {}}
