INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C35_1/C35_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C35
INFO: [VRFC 10-311] analyzing module C35_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module C35_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module C35_rom
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/logos/project_1/project_1.srcs/sources_1/imports/top4/pbdebounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbdebounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/logos/project_1/project_1.srcs/sources_1/imports/PUKECCC/Keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/logos/project_1/project_1.srcs/sources_1/imports/PUKECCC/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/logos/project_1/project_1.srcs/sources_1/new/keyActive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyActive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/logos/project_1/project_1.srcs/sim_1/new/test_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_key
