#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep  2 20:20:10 2025
# Process ID: 14640
# Current directory: D:/Material/CSDP/CNN_FPGA
# Command line: vivado.exe -mode tcl -source d:\Material\CSDP\CNN_FPGA\temp_simulation.tcl
# Log file: D:/Material/CSDP/CNN_FPGA/vivado.log
# Journal file: D:/Material/CSDP/CNN_FPGA\vivado.jou
#-----------------------------------------------------------
source {d:\Material\CSDP\CNN_FPGA\temp_simulation.tcl}
set_property top padding_TB [get_filesets sim_1 ] 
launch_simulation -install_path D:/modeltech64_2019.2/win64
launch_simulation -install_path D:/modeltech64_2019.2/win64
launch_simulation -install_path D:/modeltech64_2019.2/win64
launch_simulation -install_path D:/modeltech64_2019.2/win64
launch_simulation -install_path D:/modeltech64_2019.2/win64
launch_simulation -install_path D:/modeltech64_2019.2/win64
