%%  ************    LibreSilicon's StdCellLibrary   *******************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           StdCellLib/Documents/Circuits/circuit_XOR2.tex
%%
%%  Purpose:        Circuit File for XOR2
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c) 2018 by chipforge <hsank@nospam.chipforge.org>
%%  All rights reserved.
%%
%%      This Standard Cell Library is licensed under the Libre Silicon
%%      public license; you can redistribute it and/or modify it under
%%      the terms of the Libre Silicon public license as published by
%%      the Libre Silicon alliance, either version 1 of the License, or
%%      (at your option) any later version.
%%
%%      This design is distributed in the hope that it will be useful,
%%      but WITHOUT ANY WARRANTY; without even the implied warranty of
%%      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
%%      See the Libre Silicon Public License for more details.
%%
%%  ///////////////////////////////////////////////////////////////////
\begin{circuitdiagram}{21}{12}

    \usgate
    \pin{1}{1}{L}{A}    % pin A
    \wire{2}{1}{5}{1}
    \wire{3}{5}{5}{7}
    \wire{3}{5}{3}{1}
    \junct{3}{1}
    \pin{1}{11}{L}{B}    % pin B
    \wire{2}{11}{5}{11}
    \wire{3}{7}{5}{5}
    \wire{3}{7}{3}{11}
    \junct{3}{11}
    \gate[\inputs{2}]{nor}{8}{3}{R}{}{} % NOR gate -> right
    \gate[\inputs{2}]{and}{8}{9}{R}{}{}  % NOR gate -> right
    \wire{12}{3}{12}{4}
    \wire{12}{9}{12}{8}
    \gate[\inputs{2}]{nor}{15}{6}{R}{}{}  % NOR gate -> right
    \pin{20}{6}{R}{Z}   % pin Z

\end{circuitdiagram}
