#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5cb3e37c5d80 .scope module, "tb_conv2d" "tb_conv2d" 2 3;
 .timescale -9 -12;
P_0x5cb3e38290e0 .param/l "ADDR_WIDTH" 0 2 14, +C4<00000000000000000000000000010000>;
P_0x5cb3e3829120 .param/l "BATCH_SIZE" 0 2 5, +C4<00000000000000000000000000000001>;
P_0x5cb3e3829160 .param/l "DATA_WIDTH" 0 2 13, +C4<00000000000000000000000000001000>;
P_0x5cb3e38291a0 .param/l "INPUT_MEM_SIZE" 0 2 20, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000>;
P_0x5cb3e38291e0 .param/l "IN_CHANNELS" 0 2 6, +C4<00000000000000000000000000000010>;
P_0x5cb3e3829220 .param/l "IN_HEIGHT" 0 2 8, +C4<00000000000000000000000000000100>;
P_0x5cb3e3829260 .param/l "IN_WIDTH" 0 2 9, +C4<00000000000000000000000000000100>;
P_0x5cb3e38292a0 .param/l "KERNEL_SIZE" 0 2 10, +C4<00000000000000000000000000000010>;
P_0x5cb3e38292e0 .param/l "OUTPUT_MEM_SIZE" 0 2 21, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100>;
P_0x5cb3e3829320 .param/l "OUT_CHANNELS" 0 2 7, +C4<00000000000000000000000000000001>;
P_0x5cb3e3829360 .param/l "OUT_HEIGHT" 0 2 16, +C4<0000000000000000000000000000000000000000000000000000000000000000010>;
P_0x5cb3e38293a0 .param/l "OUT_WIDTH" 0 2 17, +C4<0000000000000000000000000000000000000000000000000000000000000000010>;
P_0x5cb3e38293e0 .param/l "PADDING" 0 2 12, +C4<00000000000000000000000000000000>;
P_0x5cb3e3829420 .param/l "STRIDE" 0 2 11, +C4<00000000000000000000000000000010>;
L_0x5cb3e384ce70 .functor AND 1, v0x5cb3e3848590_0, L_0x5cb3e385ea00, C4<1>, C4<1>;
v0x5cb3e384a860_0 .net *"_ivl_0", 127 0, L_0x5cb3e384e820;  1 drivers
v0x5cb3e384a960_0 .net *"_ivl_10", 7 0, L_0x5cb3e385ebe0;  1 drivers
v0x5cb3e384aa40_0 .net *"_ivl_12", 31 0, L_0x5cb3e385ec80;  1 drivers
L_0x7048193860a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cb3e384ab00_0 .net *"_ivl_15", 23 0, L_0x7048193860a8;  1 drivers
L_0x7048193860f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cb3e384abe0_0 .net/2u *"_ivl_16", 31 0, L_0x7048193860f0;  1 drivers
v0x5cb3e384ad10_0 .net *"_ivl_18", 31 0, L_0x5cb3e385edc0;  1 drivers
L_0x704819386018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cb3e384adf0_0 .net *"_ivl_3", 111 0, L_0x704819386018;  1 drivers
L_0x704819386060 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x5cb3e384aed0_0 .net/2u *"_ivl_4", 127 0, L_0x704819386060;  1 drivers
v0x5cb3e384afb0_0 .net *"_ivl_6", 0 0, L_0x5cb3e385ea00;  1 drivers
v0x5cb3e384b070_0 .net *"_ivl_9", 0 0, L_0x5cb3e384ce70;  1 drivers
v0x5cb3e384b130 .array "bias", 0 0, 7 0;
v0x5cb3e384b210_0 .var "clk", 0 0;
v0x5cb3e384b2b0_0 .var "counting", 0 0;
v0x5cb3e384b350_0 .var/i "cycle_count", 31 0;
v0x5cb3e384b430_0 .net "done", 0 0, v0x5cb3e3848150_0;  1 drivers
v0x5cb3e384b500_0 .var/real "execution_time_us", 0 0;
v0x5cb3e384b5a0_0 .var/i "f", 31 0;
v0x5cb3e384b680_0 .var/i "i", 31 0;
v0x5cb3e384b760_0 .net "input_addr", 15 0, v0x5cb3e38482f0_0;  1 drivers
v0x5cb3e384b850_0 .net "input_data", 7 0, L_0x5cb3e385ef50;  1 drivers
v0x5cb3e384b920_0 .net "input_en", 0 0, v0x5cb3e3848590_0;  1 drivers
v0x5cb3e384b9f0 .array "input_mem", 31 0, 7 0;
v0x5cb3e384ba90_0 .net "output_addr", 15 0, v0x5cb3e3849cf0_0;  1 drivers
v0x5cb3e384bb60_0 .net "output_data", 7 0, v0x5cb3e3849dd0_0;  1 drivers
v0x5cb3e384bc30_0 .net "output_en", 0 0, v0x5cb3e3849eb0_0;  1 drivers
v0x5cb3e384bd00 .array "output_mem", 3 0, 7 0;
v0x5cb3e384bda0_0 .net "output_we", 0 0, v0x5cb3e3849f70_0;  1 drivers
v0x5cb3e384be70_0 .var "rst", 0 0;
v0x5cb3e384bf40_0 .var "start", 0 0;
v0x5cb3e384c010_0 .net "valid", 0 0, v0x5cb3e384a290_0;  1 drivers
v0x5cb3e384c0e0 .array "weights", 7 0, 7 0;
E_0x5cb3e37b62f0 .event anyedge, v0x5cb3e3848150_0;
L_0x5cb3e384e820 .concat [ 16 112 0 0], v0x5cb3e38482f0_0, L_0x704819386018;
L_0x5cb3e385ea00 .cmp/gt 128, L_0x704819386060, L_0x5cb3e384e820;
L_0x5cb3e385ebe0 .array/port v0x5cb3e384b9f0, v0x5cb3e38482f0_0;
L_0x5cb3e385ec80 .concat [ 8 24 0 0], L_0x5cb3e385ebe0, L_0x7048193860a8;
L_0x5cb3e385edc0 .functor MUXZ 32, L_0x7048193860f0, L_0x5cb3e385ec80, L_0x5cb3e384ce70, C4<>;
L_0x5cb3e385ef50 .part L_0x5cb3e385edc0, 0, 8;
S_0x5cb3e37c6e80 .scope module, "uut" "conv2d" 2 57, 3 1 0, S_0x5cb3e37c5d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /OUTPUT 1 "valid";
    .port_info 5 /OUTPUT 16 "input_addr";
    .port_info 6 /INPUT 8 "input_data";
    .port_info 7 /OUTPUT 1 "input_en";
    .port_info 8 /OUTPUT 16 "output_addr";
    .port_info 9 /OUTPUT 8 "output_data";
    .port_info 10 /OUTPUT 1 "output_we";
    .port_info 11 /OUTPUT 1 "output_en";
P_0x5cb3e382cdd0 .param/l "ADDR_WIDTH" 0 3 11, +C4<00000000000000000000000000010000>;
P_0x5cb3e382ce10 .param/l "BATCH_SIZE" 0 3 2, +C4<00000000000000000000000000000001>;
P_0x5cb3e382ce50 .param/l "COMPUTE_CONV" 1 3 56, C4<0101>;
P_0x5cb3e382ce90 .param/l "DATA_WIDTH" 0 3 10, +C4<00000000000000000000000000001000>;
P_0x5cb3e382ced0 .param/l "DONE_ST" 1 3 59, C4<1000>;
P_0x5cb3e382cf10 .param/l "IDLE" 1 3 51, C4<0000>;
P_0x5cb3e382cf50 .param/l "INIT_WINDOW" 1 3 52, C4<0001>;
P_0x5cb3e382cf90 .param/l "IN_CHANNELS" 0 3 3, +C4<00000000000000000000000000000010>;
P_0x5cb3e382cfd0 .param/l "IN_HEIGHT" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x5cb3e382d010 .param/l "IN_WIDTH" 0 3 6, +C4<00000000000000000000000000000100>;
P_0x5cb3e382d050 .param/l "KERNEL_SIZE" 0 3 7, +C4<00000000000000000000000000000010>;
P_0x5cb3e382d090 .param/l "MAX_CHANNELS" 1 3 36, +C4<00000000000000000000000000001000>;
P_0x5cb3e382d0d0 .param/l "OUT_CHANNELS" 0 3 4, +C4<00000000000000000000000000000001>;
P_0x5cb3e382d110 .param/l "OUT_HEIGHT" 1 3 33, +C4<0000000000000000000000000000000000000000000000000000000000000000010>;
P_0x5cb3e382d150 .param/l "OUT_WIDTH" 1 3 34, +C4<0000000000000000000000000000000000000000000000000000000000000000010>;
P_0x5cb3e382d190 .param/l "PADDING" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x5cb3e382d1d0 .param/l "READ_BIAS" 1 3 53, C4<0010>;
P_0x5cb3e382d210 .param/l "READ_INPUT" 1 3 55, C4<0100>;
P_0x5cb3e382d250 .param/l "SLIDE_WINDOW" 1 3 54, C4<0011>;
P_0x5cb3e382d290 .param/l "STORE_RESULT" 1 3 57, C4<0110>;
P_0x5cb3e382d2d0 .param/l "STRIDE" 0 3 8, +C4<00000000000000000000000000000010>;
P_0x5cb3e382d310 .param/l "WEIGHT_SIZE" 1 3 35, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000>;
P_0x5cb3e382d350 .param/l "WRITE_OUTPUT" 1 3 58, C4<0111>;
v0x5cb3e3821800_0 .net/s *"_ivl_1", 15 0, L_0x5cb3e384c180;  1 drivers
v0x5cb3e3822660_0 .net/s *"_ivl_12", 15 0, L_0x5cb3e384c570;  1 drivers
v0x5cb3e3824fa0_0 .net/s *"_ivl_17", 15 0, L_0x5cb3e384c820;  1 drivers
v0x5cb3e38254c0_0 .net/s *"_ivl_20", 15 0, L_0x5cb3e384c8c0;  1 drivers
v0x5cb3e38279f0_0 .net/s *"_ivl_25", 15 0, L_0x5cb3e384cb50;  1 drivers
v0x5cb3e380f3d0_0 .net/s *"_ivl_28", 15 0, L_0x5cb3e384cc50;  1 drivers
v0x5cb3e3847120_0 .net/s *"_ivl_33", 15 0, L_0x5cb3e384cee0;  1 drivers
v0x5cb3e3847200_0 .net/s *"_ivl_36", 15 0, L_0x5cb3e384cf80;  1 drivers
v0x5cb3e38472e0_0 .net/s *"_ivl_4", 15 0, L_0x5cb3e384c280;  1 drivers
v0x5cb3e3847450_0 .net/s *"_ivl_41", 15 0, L_0x5cb3e384d270;  1 drivers
v0x5cb3e3847530_0 .net/s *"_ivl_44", 15 0, L_0x5cb3e384d3a0;  1 drivers
v0x5cb3e3847610_0 .net/s *"_ivl_49", 15 0, L_0x5cb3e384d6b0;  1 drivers
v0x5cb3e38476f0_0 .net/s *"_ivl_52", 15 0, L_0x5cb3e384d750;  1 drivers
v0x5cb3e38477d0_0 .net/s *"_ivl_57", 15 0, L_0x5cb3e384d9d0;  1 drivers
v0x5cb3e38478b0_0 .net/s *"_ivl_60", 15 0, L_0x5cb3e384db30;  1 drivers
v0x5cb3e3847990_0 .net/s *"_ivl_9", 15 0, L_0x5cb3e384c4a0;  1 drivers
v0x5cb3e3847a70_0 .var/s "accumulator", 15 0;
v0x5cb3e3847b50_0 .var "batch_idx", 7 0;
v0x5cb3e3847c30 .array/s "bias", 0 0, 7 0;
v0x5cb3e3847d10_0 .var/s "bias_val", 7 0;
v0x5cb3e3847df0_0 .net "clk", 0 0, v0x5cb3e384b210_0;  1 drivers
v0x5cb3e3847eb0_0 .var "computed_input_addr", 15 0;
v0x5cb3e3847f90_0 .var "computed_output_addr", 15 0;
v0x5cb3e3848070_0 .var "computed_weight_addr", 15 0;
v0x5cb3e3848150_0 .var "done", 0 0;
v0x5cb3e3848210_0 .var "in_ch_idx", 7 0;
v0x5cb3e38482f0_0 .var "input_addr", 15 0;
v0x5cb3e38483d0_0 .var/s "input_col", 15 0;
v0x5cb3e38484b0_0 .net "input_data", 7 0, L_0x5cb3e385ef50;  alias, 1 drivers
v0x5cb3e3848590_0 .var "input_en", 0 0;
v0x5cb3e3848650_0 .var/s "input_row", 15 0;
v0x5cb3e3848730_0 .var/s "input_val", 7 0;
v0x5cb3e3848810_0 .var "input_valid", 0 0;
v0x5cb3e38488d0 .array/s "input_vals", 7 0, 7 0;
v0x5cb3e3848a90_0 .var "kernel_col", 7 0;
v0x5cb3e3848b70_0 .var "kernel_row", 7 0;
v0x5cb3e3848c50_0 .net/s "mac_ch0", 15 0, L_0x5cb3e384c380;  1 drivers
v0x5cb3e3848d30_0 .net/s "mac_ch1", 15 0, L_0x5cb3e384c670;  1 drivers
v0x5cb3e3848e10_0 .net/s "mac_ch2", 15 0, L_0x5cb3e384c9e0;  1 drivers
v0x5cb3e3848ef0_0 .net/s "mac_ch3", 15 0, L_0x5cb3e384cd50;  1 drivers
v0x5cb3e3848fd0_0 .net/s "mac_ch4", 15 0, L_0x5cb3e384d100;  1 drivers
v0x5cb3e38490b0_0 .net/s "mac_ch5", 15 0, L_0x5cb3e384d4a0;  1 drivers
v0x5cb3e3849190_0 .net/s "mac_ch6", 15 0, L_0x5cb3e384d610;  1 drivers
v0x5cb3e3849270_0 .net/s "mac_ch7", 15 0, L_0x5cb3e384dc30;  1 drivers
v0x5cb3e3849350_0 .var/s "mac_result", 15 0;
v0x5cb3e3849430_0 .net/s "mac_sum_01", 15 0, L_0x5cb3e384de70;  1 drivers
v0x5cb3e3849510_0 .net/s "mac_sum_0123", 15 0, L_0x5cb3e384e360;  1 drivers
v0x5cb3e38495f0_0 .net/s "mac_sum_23", 15 0, L_0x5cb3e384a480;  1 drivers
v0x5cb3e38496d0_0 .net/s "mac_sum_45", 15 0, L_0x5cb3e38489e0;  1 drivers
v0x5cb3e38497b0_0 .net/s "mac_sum_4567", 15 0, L_0x5cb3e384e4a0;  1 drivers
v0x5cb3e3849890_0 .net/s "mac_sum_67", 15 0, L_0x5cb3e384e130;  1 drivers
v0x5cb3e3849970_0 .net/s "mac_sum_final", 15 0, L_0x5cb3e384e6e0;  1 drivers
v0x5cb3e3849a50_0 .var "out_ch_idx", 7 0;
v0x5cb3e3849b30_0 .var "out_col", 7 0;
v0x5cb3e3849c10_0 .var "out_row", 7 0;
v0x5cb3e3849cf0_0 .var "output_addr", 15 0;
v0x5cb3e3849dd0_0 .var "output_data", 7 0;
v0x5cb3e3849eb0_0 .var "output_en", 0 0;
v0x5cb3e3849f70_0 .var "output_we", 0 0;
v0x5cb3e384a030_0 .net "rst", 0 0, v0x5cb3e384be70_0;  1 drivers
v0x5cb3e384a0f0_0 .net "start", 0 0, v0x5cb3e384bf40_0;  1 drivers
v0x5cb3e384a1b0_0 .var "state", 3 0;
v0x5cb3e384a290_0 .var "valid", 0 0;
v0x5cb3e384a350 .array/s "weight_vals", 7 0, 7 0;
v0x5cb3e384a560 .array/s "weights", 7 0, 7 0;
v0x5cb3e384a620_0 .var "within_bounds", 0 0;
E_0x5cb3e382af70 .event posedge, v0x5cb3e3847df0_0;
E_0x5cb3e382b3f0/0 .event anyedge, v0x5cb3e3849c10_0, v0x5cb3e3848b70_0, v0x5cb3e3849b30_0, v0x5cb3e3848a90_0;
E_0x5cb3e382b3f0/1 .event anyedge, v0x5cb3e3848650_0, v0x5cb3e38483d0_0, v0x5cb3e3847b50_0, v0x5cb3e3848210_0;
E_0x5cb3e382b3f0/2 .event anyedge, v0x5cb3e3849a50_0;
E_0x5cb3e382b3f0 .event/or E_0x5cb3e382b3f0/0, E_0x5cb3e382b3f0/1, E_0x5cb3e382b3f0/2;
E_0x5cb3e382b5a0/0 .event anyedge, v0x5cb3e3848c50_0, v0x5cb3e3849430_0, v0x5cb3e3848e10_0, v0x5cb3e3849510_0;
E_0x5cb3e382b5a0/1 .event anyedge, v0x5cb3e3848fd0_0, v0x5cb3e38496d0_0, v0x5cb3e3849190_0, v0x5cb3e3849970_0;
E_0x5cb3e382b5a0 .event/or E_0x5cb3e382b5a0/0, E_0x5cb3e382b5a0/1;
v0x5cb3e38488d0_0 .array/port v0x5cb3e38488d0, 0;
L_0x5cb3e384c180 .extend/s 16, v0x5cb3e38488d0_0;
v0x5cb3e384a350_0 .array/port v0x5cb3e384a350, 0;
L_0x5cb3e384c280 .extend/s 16, v0x5cb3e384a350_0;
L_0x5cb3e384c380 .arith/mult 16, L_0x5cb3e384c180, L_0x5cb3e384c280;
v0x5cb3e38488d0_1 .array/port v0x5cb3e38488d0, 1;
L_0x5cb3e384c4a0 .extend/s 16, v0x5cb3e38488d0_1;
v0x5cb3e384a350_1 .array/port v0x5cb3e384a350, 1;
L_0x5cb3e384c570 .extend/s 16, v0x5cb3e384a350_1;
L_0x5cb3e384c670 .arith/mult 16, L_0x5cb3e384c4a0, L_0x5cb3e384c570;
v0x5cb3e38488d0_2 .array/port v0x5cb3e38488d0, 2;
L_0x5cb3e384c820 .extend/s 16, v0x5cb3e38488d0_2;
v0x5cb3e384a350_2 .array/port v0x5cb3e384a350, 2;
L_0x5cb3e384c8c0 .extend/s 16, v0x5cb3e384a350_2;
L_0x5cb3e384c9e0 .arith/mult 16, L_0x5cb3e384c820, L_0x5cb3e384c8c0;
v0x5cb3e38488d0_3 .array/port v0x5cb3e38488d0, 3;
L_0x5cb3e384cb50 .extend/s 16, v0x5cb3e38488d0_3;
v0x5cb3e384a350_3 .array/port v0x5cb3e384a350, 3;
L_0x5cb3e384cc50 .extend/s 16, v0x5cb3e384a350_3;
L_0x5cb3e384cd50 .arith/mult 16, L_0x5cb3e384cb50, L_0x5cb3e384cc50;
v0x5cb3e38488d0_4 .array/port v0x5cb3e38488d0, 4;
L_0x5cb3e384cee0 .extend/s 16, v0x5cb3e38488d0_4;
v0x5cb3e384a350_4 .array/port v0x5cb3e384a350, 4;
L_0x5cb3e384cf80 .extend/s 16, v0x5cb3e384a350_4;
L_0x5cb3e384d100 .arith/mult 16, L_0x5cb3e384cee0, L_0x5cb3e384cf80;
v0x5cb3e38488d0_5 .array/port v0x5cb3e38488d0, 5;
L_0x5cb3e384d270 .extend/s 16, v0x5cb3e38488d0_5;
v0x5cb3e384a350_5 .array/port v0x5cb3e384a350, 5;
L_0x5cb3e384d3a0 .extend/s 16, v0x5cb3e384a350_5;
L_0x5cb3e384d4a0 .arith/mult 16, L_0x5cb3e384d270, L_0x5cb3e384d3a0;
v0x5cb3e38488d0_6 .array/port v0x5cb3e38488d0, 6;
L_0x5cb3e384d6b0 .extend/s 16, v0x5cb3e38488d0_6;
v0x5cb3e384a350_6 .array/port v0x5cb3e384a350, 6;
L_0x5cb3e384d750 .extend/s 16, v0x5cb3e384a350_6;
L_0x5cb3e384d610 .arith/mult 16, L_0x5cb3e384d6b0, L_0x5cb3e384d750;
v0x5cb3e38488d0_7 .array/port v0x5cb3e38488d0, 7;
L_0x5cb3e384d9d0 .extend/s 16, v0x5cb3e38488d0_7;
v0x5cb3e384a350_7 .array/port v0x5cb3e384a350, 7;
L_0x5cb3e384db30 .extend/s 16, v0x5cb3e384a350_7;
L_0x5cb3e384dc30 .arith/mult 16, L_0x5cb3e384d9d0, L_0x5cb3e384db30;
L_0x5cb3e384de70 .arith/sum 16, L_0x5cb3e384c380, L_0x5cb3e384c670;
L_0x5cb3e384a480 .arith/sum 16, L_0x5cb3e384c9e0, L_0x5cb3e384cd50;
L_0x5cb3e38489e0 .arith/sum 16, L_0x5cb3e384d100, L_0x5cb3e384d4a0;
L_0x5cb3e384e130 .arith/sum 16, L_0x5cb3e384d610, L_0x5cb3e384dc30;
L_0x5cb3e384e360 .arith/sum 16, L_0x5cb3e384de70, L_0x5cb3e384a480;
L_0x5cb3e384e4a0 .arith/sum 16, L_0x5cb3e38489e0, L_0x5cb3e384e130;
L_0x5cb3e384e6e0 .arith/sum 16, L_0x5cb3e384e360, L_0x5cb3e384e4a0;
    .scope S_0x5cb3e37c6e80;
T_0 ;
    %wait E_0x5cb3e382af70;
    %load/vec4 v0x5cb3e384a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 3 45 "$readmemh", "weights.txt", v0x5cb3e384a560 {0 0 0};
    %vpi_call 3 46 "$readmemh", "bias.txt", v0x5cb3e3847c30 {0 0 0};
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5cb3e37c6e80;
T_1 ;
    %wait E_0x5cb3e382b5a0;
    %pushi/vec4 2, 0, 32;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %load/vec4 v0x5cb3e3849430_0;
    %store/vec4 v0x5cb3e3849350_0, 0, 16;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0x5cb3e3848c50_0;
    %store/vec4 v0x5cb3e3849350_0, 0, 16;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0x5cb3e3849430_0;
    %store/vec4 v0x5cb3e3849350_0, 0, 16;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0x5cb3e3849430_0;
    %load/vec4 v0x5cb3e3848e10_0;
    %add;
    %store/vec4 v0x5cb3e3849350_0, 0, 16;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0x5cb3e3849510_0;
    %store/vec4 v0x5cb3e3849350_0, 0, 16;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0x5cb3e3849510_0;
    %load/vec4 v0x5cb3e3848fd0_0;
    %add;
    %store/vec4 v0x5cb3e3849350_0, 0, 16;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0x5cb3e3849510_0;
    %load/vec4 v0x5cb3e38496d0_0;
    %add;
    %store/vec4 v0x5cb3e3849350_0, 0, 16;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x5cb3e3849510_0;
    %load/vec4 v0x5cb3e38496d0_0;
    %add;
    %load/vec4 v0x5cb3e3849190_0;
    %add;
    %store/vec4 v0x5cb3e3849350_0, 0, 16;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0x5cb3e3849970_0;
    %store/vec4 v0x5cb3e3849350_0, 0, 16;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5cb3e37c6e80;
T_2 ;
    %wait E_0x5cb3e382b3f0;
    %load/vec4 v0x5cb3e3849c10_0;
    %pad/s 32;
    %muli 2, 0, 32;
    %load/vec4 v0x5cb3e3848b70_0;
    %pad/s 32;
    %add;
    %subi 0, 0, 32;
    %pad/s 16;
    %store/vec4 v0x5cb3e3848650_0, 0, 16;
    %load/vec4 v0x5cb3e3849b30_0;
    %pad/s 32;
    %muli 2, 0, 32;
    %load/vec4 v0x5cb3e3848a90_0;
    %pad/s 32;
    %add;
    %subi 0, 0, 32;
    %pad/s 16;
    %store/vec4 v0x5cb3e38483d0_0, 0, 16;
    %load/vec4 v0x5cb3e3848650_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.2, 5;
    %load/vec4 v0x5cb3e3848650_0;
    %pad/s 32;
    %cmpi/s 4, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.1, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5cb3e38483d0_0;
    %pad/s 32;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_2.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x5cb3e38483d0_0;
    %pad/s 32;
    %cmpi/s 4, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.0;
    %store/vec4 v0x5cb3e384a620_0, 0, 1;
    %load/vec4 v0x5cb3e3847b50_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x5cb3e3848210_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %load/vec4 v0x5cb3e3848650_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x5cb3e38483d0_0;
    %pad/u 32;
    %add;
    %pad/u 16;
    %store/vec4 v0x5cb3e3847eb0_0, 0, 16;
    %load/vec4 v0x5cb3e3849a50_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v0x5cb3e3848210_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x5cb3e3848b70_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %add;
    %load/vec4 v0x5cb3e3848a90_0;
    %pad/u 32;
    %add;
    %pad/u 16;
    %store/vec4 v0x5cb3e3848070_0, 0, 16;
    %load/vec4 v0x5cb3e3847b50_0;
    %pad/u 67;
    %muli 4, 0, 67;
    %load/vec4 v0x5cb3e3849a50_0;
    %pad/u 67;
    %muli 4, 0, 67;
    %add;
    %load/vec4 v0x5cb3e3849c10_0;
    %pad/u 67;
    %muli 2, 0, 67;
    %add;
    %load/vec4 v0x5cb3e3849b30_0;
    %pad/u 67;
    %add;
    %pad/u 16;
    %store/vec4 v0x5cb3e3847f90_0, 0, 16;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5cb3e37c6e80;
T_3 ;
    %wait E_0x5cb3e382af70;
    %load/vec4 v0x5cb3e384a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cb3e384a1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cb3e3848150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cb3e384a290_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cb3e3847b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cb3e3849a50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cb3e3849c10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cb3e3849b30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cb3e3848210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cb3e3848b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cb3e3848a90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5cb3e3847a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cb3e3848590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cb3e3849eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cb3e3849f70_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb3e38488d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb3e38488d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb3e38488d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb3e38488d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb3e38488d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb3e38488d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb3e38488d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb3e38488d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb3e384a350, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb3e384a350, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb3e384a350, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb3e384a350, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb3e384a350, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb3e384a350, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb3e384a350, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb3e384a350, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5cb3e384a1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cb3e384a1b0_0, 0;
    %jmp T_3.12;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cb3e3848150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cb3e384a290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cb3e3848590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cb3e3849eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cb3e3849f70_0, 0;
    %load/vec4 v0x5cb3e384a0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5cb3e384a1b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cb3e3847b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cb3e3849a50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cb3e3849c10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cb3e3849b30_0, 0;
T_3.13 ;
    %jmp T_3.12;
T_3.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cb3e3848210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cb3e3848b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cb3e3848a90_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5cb3e384a1b0_0, 0;
    %jmp T_3.12;
T_3.4 ;
    %ix/getv 4, v0x5cb3e3849a50_0;
    %load/vec4a v0x5cb3e3847c30, 4;
    %assign/vec4 v0x5cb3e3847d10_0, 0;
    %ix/getv 4, v0x5cb3e3849a50_0;
    %load/vec4a v0x5cb3e3847c30, 4;
    %pad/s 16;
    %assign/vec4 v0x5cb3e3847a70_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5cb3e384a1b0_0, 0;
    %jmp T_3.12;
T_3.5 ;
    %load/vec4 v0x5cb3e384a620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %load/vec4 v0x5cb3e3847eb0_0;
    %assign/vec4 v0x5cb3e38482f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cb3e3848590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cb3e3848810_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cb3e3848590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cb3e3848810_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cb3e3848730_0, 0;
T_3.16 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5cb3e384a1b0_0, 0;
    %jmp T_3.12;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cb3e3848590_0, 0;
    %load/vec4 v0x5cb3e3848810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %load/vec4 v0x5cb3e38484b0_0;
    %ix/getv 3, v0x5cb3e3848210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb3e38488d0, 0, 4;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv 3, v0x5cb3e3848210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb3e38488d0, 0, 4;
T_3.18 ;
    %ix/getv 4, v0x5cb3e3848070_0;
    %load/vec4a v0x5cb3e384a560, 4;
    %ix/getv 3, v0x5cb3e3848210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb3e384a350, 0, 4;
    %load/vec4 v0x5cb3e3848210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.19, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5cb3e384a1b0_0, 0;
    %jmp T_3.20;
T_3.19 ;
    %load/vec4 v0x5cb3e3848210_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5cb3e3848210_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5cb3e384a1b0_0, 0;
T_3.20 ;
    %jmp T_3.12;
T_3.7 ;
    %load/vec4 v0x5cb3e3847a70_0;
    %load/vec4 v0x5cb3e3849350_0;
    %add;
    %assign/vec4 v0x5cb3e3847a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cb3e3848210_0, 0;
    %load/vec4 v0x5cb3e3848a90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.21, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cb3e3848a90_0, 0;
    %load/vec4 v0x5cb3e3848b70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cb3e3848b70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5cb3e384a1b0_0, 0;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0x5cb3e3848b70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5cb3e3848b70_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5cb3e384a1b0_0, 0;
T_3.24 ;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x5cb3e3848a90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5cb3e3848a90_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5cb3e384a1b0_0, 0;
T_3.22 ;
    %jmp T_3.12;
T_3.8 ;
    %load/vec4 v0x5cb3e3847f90_0;
    %assign/vec4 v0x5cb3e3849cf0_0, 0;
    %load/vec4 v0x5cb3e3847a70_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5cb3e3849dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cb3e3849eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cb3e3849f70_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5cb3e384a1b0_0, 0;
    %jmp T_3.12;
T_3.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cb3e3849eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cb3e3849f70_0, 0;
    %load/vec4 v0x5cb3e3849b30_0;
    %pad/u 67;
    %cmpi/e 1, 0, 67;
    %jmp/0xz  T_3.25, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cb3e3849b30_0, 0;
    %load/vec4 v0x5cb3e3849c10_0;
    %pad/u 67;
    %cmpi/e 1, 0, 67;
    %jmp/0xz  T_3.27, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cb3e3849c10_0, 0;
    %load/vec4 v0x5cb3e3849a50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.29, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cb3e3849a50_0, 0;
    %load/vec4 v0x5cb3e3847b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.31, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5cb3e384a1b0_0, 0;
    %jmp T_3.32;
T_3.31 ;
    %load/vec4 v0x5cb3e3847b50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5cb3e3847b50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5cb3e384a1b0_0, 0;
T_3.32 ;
    %jmp T_3.30;
T_3.29 ;
    %load/vec4 v0x5cb3e3849a50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5cb3e3849a50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5cb3e384a1b0_0, 0;
T_3.30 ;
    %jmp T_3.28;
T_3.27 ;
    %load/vec4 v0x5cb3e3849c10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5cb3e3849c10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5cb3e384a1b0_0, 0;
T_3.28 ;
    %jmp T_3.26;
T_3.25 ;
    %load/vec4 v0x5cb3e3849b30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5cb3e3849b30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5cb3e384a1b0_0, 0;
T_3.26 ;
    %jmp T_3.12;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cb3e3848150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cb3e384a290_0, 0;
    %load/vec4 v0x5cb3e384a0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.33, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cb3e384a1b0_0, 0;
T_3.33 ;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5cb3e37c5d80;
T_4 ;
    %wait E_0x5cb3e382af70;
    %load/vec4 v0x5cb3e384bc30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.3, 10;
    %load/vec4 v0x5cb3e384bda0_0;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x5cb3e384ba90_0;
    %pad/u 198;
    %cmpi/u 4, 0, 198;
    %flag_get/vec4 5;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5cb3e384bb60_0;
    %ix/getv 3, v0x5cb3e384ba90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb3e384bd00, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5cb3e37c5d80;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb3e384b210_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5cb3e384b210_0;
    %inv;
    %store/vec4 v0x5cb3e384b210_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5cb3e37c5d80;
T_6 ;
    %wait E_0x5cb3e382af70;
    %load/vec4 v0x5cb3e384be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cb3e384b350_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5cb3e384b2b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v0x5cb3e384b430_0;
    %nor/r;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5cb3e384b350_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5cb3e384b350_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5cb3e37c5d80;
T_7 ;
    %vpi_call 2 101 "$display", "=== Loading Weights and Bias ===" {0 0 0};
    %vpi_call 2 102 "$readmemh", "weights.txt", v0x5cb3e384c0e0 {0 0 0};
    %vpi_call 2 103 "$readmemh", "bias.txt", v0x5cb3e384b130 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb3e384be70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb3e384bf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb3e384b2b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cb3e384b350_0, 0, 32;
    %vpi_call 2 111 "$readmemh", "input_data.txt", v0x5cb3e384b9f0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cb3e384b680_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x5cb3e384b680_0;
    %pad/s 198;
    %cmpi/s 4, 0, 198;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5cb3e384b680_0;
    %store/vec4a v0x5cb3e384bd00, 4, 0;
    %load/vec4 v0x5cb3e384b680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cb3e384b680_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb3e384be70_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 120 "$display", "\012=== Initializing Input Data ===" {0 0 0};
    %vpi_call 2 121 "$readmemh", "input_data.txt", v0x5cb3e384b9f0 {0 0 0};
    %pushi/vec4 3, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5cb3e382af70;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %vpi_call 2 125 "$display", "\012=== Starting Convolution Computation ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb3e384bf40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb3e384b2b0_0, 0, 1;
    %wait E_0x5cb3e382af70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb3e384bf40_0, 0, 1;
T_7.4 ;
    %load/vec4 v0x5cb3e384b430_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.5, 6;
    %wait E_0x5cb3e37b62f0;
    %jmp T_7.4;
T_7.5 ;
    %vpi_func 2 134 "$fopen" 32, "verilog_output.txt", "w" {0 0 0};
    %store/vec4 v0x5cb3e384b5a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cb3e384b680_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x5cb3e384b680_0;
    %pad/s 198;
    %cmpi/s 4, 0, 198;
    %jmp/0xz T_7.7, 5;
    %vpi_call 2 136 "$fwrite", v0x5cb3e384b5a0_0, "%d\012", &A<v0x5cb3e384bd00, v0x5cb3e384b680_0 > {0 0 0};
    %load/vec4 v0x5cb3e384b680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cb3e384b680_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %vpi_call 2 138 "$fclose", v0x5cb3e384b5a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb3e384b2b0_0, 0, 1;
    %wait E_0x5cb3e382af70;
    %load/vec4 v0x5cb3e384b350_0;
    %cvt/rv/s;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %div/wr;
    %store/real v0x5cb3e384b500_0;
    %vpi_call 2 145 "$display", "\012=== Convolution Output Results ===" {0 0 0};
    %vpi_call 2 146 "$display", "Output Tensor:" {0 0 0};
    %vpi_call 2 147 "$display", "  [[[[%0d, %0d],", &A<v0x5cb3e384bd00, 0>, &A<v0x5cb3e384bd00, 1> {0 0 0};
    %vpi_call 2 148 "$display", "      [%0d, %0d]]]]", &A<v0x5cb3e384bd00, 2>, &A<v0x5cb3e384bd00, 3> {0 0 0};
    %vpi_call 2 150 "$display", "\012=== Performance Metrics ===" {0 0 0};
    %vpi_call 2 151 "$display", "Execution Time: %.2f \302\265s", v0x5cb3e384b500_0 {0 0 0};
    %vpi_call 2 152 "$display", "Clock Cycles: %0d", v0x5cb3e384b350_0 {0 0 0};
    %vpi_call 2 153 "$display", "Clock Frequency: 100 MHz" {0 0 0};
    %pushi/real 1073741824, 4071; load=32.0000
    %load/vec4 v0x5cb3e384b350_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 154 "$display", "Operations per cycle: %.2f", W<0,r> {0 1 0};
    %vpi_call 2 156 "$display", "Total MAC operations: %0d", 67'sb0000000000000000000000000000000000000000000000000000000000000100000 {0 0 0};
    %vpi_call 2 159 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5cb3e37c5d80;
T_8 ;
    %delay 100000000, 0;
    %vpi_call 2 165 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call 2 166 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "conv2d_tb.v";
    "conv2d.v";
