

================================================================
== Vitis HLS Report for 'cyclicPrefixRemoval_Pipeline_VITIS_LOOP_12_1'
================================================================
* Date:           Fri May 26 13:15:55 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        a82
* Solution:       solution_cpr (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.463 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8802|     8802|  88.020 us|  88.020 us|  8802|  8802|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |     8800|     8800|         1|          1|          1|  8800|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inpstream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_2 = load i14 %i" [../../meth2/cpr.cpp:12]   --->   Operation 8 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.20ns)   --->   "%icmp_ln12 = icmp_eq  i14 %i_2, i14 8800" [../../meth2/cpr.cpp:12]   --->   Operation 9 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8800, i64 8800, i64 8800"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.81ns)   --->   "%add_ln12 = add i14 %i_2, i14 1" [../../meth2/cpr.cpp:12]   --->   Operation 11 'add' 'add_ln12' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc.split, void %for.body5.preheader.exitStub" [../../meth2/cpr.cpp:12]   --->   Operation 12 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i14 %i_2" [../../meth2/cpr.cpp:12]   --->   Operation 13 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../../meth2/cpr.cpp:13]   --->   Operation 14 'specpipeline' 'specpipeline_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../meth2/cpr.cpp:12]   --->   Operation 15 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%invar = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %inpstream" [../../meth2/cpr.cpp:14]   --->   Operation 16 'read' 'invar' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_real_addr = getelementptr i32 %x_real, i64 0, i64 %zext_ln12" [../../meth2/cpr.cpp:15]   --->   Operation 17 'getelementptr' 'x_real_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_imag_addr = getelementptr i32 %x_imag, i64 0, i64 %zext_ln12" [../../meth2/cpr.cpp:15]   --->   Operation 18 'getelementptr' 'x_imag_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i64 %invar" [../../meth2/cpr.cpp:15]   --->   Operation 19 'trunc' 'trunc_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %trunc_ln15" [../../meth2/cpr.cpp:15]   --->   Operation 20 'bitcast' 'bitcast_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%store_ln15 = store i32 %bitcast_ln15, i14 %x_real_addr" [../../meth2/cpr.cpp:15]   --->   Operation 21 'store' 'store_ln15' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %invar, i32 32, i32 63" [../../meth2/cpr.cpp:15]   --->   Operation 22 'partselect' 'tmp1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bitcast_ln15_1 = bitcast i32 %tmp1" [../../meth2/cpr.cpp:15]   --->   Operation 23 'bitcast' 'bitcast_ln15_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%store_ln15 = store i32 %bitcast_ln15_1, i14 %x_imag_addr" [../../meth2/cpr.cpp:15]   --->   Operation 24 'store' 'store_ln15' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln12 = store i14 %add_ln12, i14 %i" [../../meth2/cpr.cpp:12]   --->   Operation 25 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [../../meth2/cpr.cpp:12]   --->   Operation 26 'br' 'br_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.46ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', ../../meth2/cpr.cpp:12) on local variable 'i' [9]  (0 ns)
	'add' operation ('add_ln12', ../../meth2/cpr.cpp:12) [12]  (1.81 ns)
	'store' operation ('store_ln12', ../../meth2/cpr.cpp:12) of variable 'add_ln12', ../../meth2/cpr.cpp:12 on local variable 'i' [27]  (1.59 ns)
	blocking operation 2.06 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
