Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon May  6 08:15:18 2024
| Host         : msclab running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_drc -file /home/rvlab/groups/rvlab01/Desktop/ex2_dev_sonja/risc-v-lab-group-01/build/rvlab_fpga_top/syn/rvlab_fpga_top.drc.txt
| Design       : rvlab_fpga_top
| Device       : xc7a200tsbg484-1
| Speed File   : -1
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: rvlab_fpga_top
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+---------+----------+------------------------+------------+
| Rule    | Severity | Description            | Violations |
+---------+----------+------------------------+------------+
| CHECK-1 | Warning  | Report disabled checks | 1          |
+---------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
CHECK-1#1 Warning
Report disabled checks  
The following rules are disabled: BUFC-1, PDRC-190, REQP-1709, REQP-1839, REQP-1959, SYNTH-6, SYNTH-15, TIMING-9, TIMING-10, TIMING-18, TIMING-47, XDCB-5, XDCH-2
Related violations: <none>


