--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Generator_Test.twx Generator_Test.ncd -o
Generator_Test.twr Generator_Test.pcf

Design file:              Generator_Test.ncd
Physical constraint file: Generator_Test.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1888479629 paths analyzed, 992 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.352ns.
--------------------------------------------------------------------------------

Paths for end point Generator_0/Counter_0 (SLICE_X7Y61.A3), 257514648 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_M10_1/data_2 (FF)
  Destination:          Generator_0/Counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.364ns (Levels of Logic = 7)
  Clock Path Skew:      0.047ns (0.699 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_M10_1/data_2 to Generator_0/Counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CMUX     Tshcko                0.576   Counter_M10_1/data<3>
                                                       Counter_M10_1/data_2
    DSP48_X0Y11.B2       net (fanout=8)        0.619   Counter_M10_1/data<2>
    DSP48_X0Y11.PCOUT0   Tdspdo_B_PCOUT        5.153   Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT
                                                       Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT
    DSP48_X0Y12.PCIN0    net (fanout=1)        0.002   Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT_PCOUT_to_Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT_PCIN_0
    DSP48_X0Y12.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT
                                                       Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT
    DSP48_X0Y13.PCIN9    net (fanout=1)        0.002   Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT_PCOUT_to_Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT_PCIN_9
    DSP48_X0Y13.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT
                                                       Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT
    DSP48_X0Y14.PCIN9    net (fanout=1)        0.059   Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT_PCOUT_to_Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT_PCIN_9
    DSP48_X0Y14.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT
                                                       Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT
    DSP48_X0Y15.PCIN9    net (fanout=1)        0.002   Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT_PCOUT_to_Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT_PCIN_9
    DSP48_X0Y15.P12      Tdspdo_PCIN_P         2.645   Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT
                                                       Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT
    SLICE_X7Y61.D2       net (fanout=2)        1.356   ADDER_FOR_MULTADD_Madd_124
    SLICE_X7Y61.D        Tilo                  0.259   Generator_0/Counter<3>
                                                       Generator_0/n0000_inv3
    SLICE_X7Y61.A3       net (fanout=1)        0.359   Generator_0/n0000_inv3
    SLICE_X7Y61.CLK      Tas                   0.373   Generator_0/Counter<3>
                                                       Generator_0/Counter_0_rstpot
                                                       Generator_0/Counter_0
    -------------------------------------------------  ---------------------------
    Total                                     19.364ns (16.965ns logic, 2.399ns route)
                                                       (87.6% logic, 12.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_M10_1/data_2 (FF)
  Destination:          Generator_0/Counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.364ns (Levels of Logic = 7)
  Clock Path Skew:      0.047ns (0.699 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_M10_1/data_2 to Generator_0/Counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CMUX     Tshcko                0.576   Counter_M10_1/data<3>
                                                       Counter_M10_1/data_2
    DSP48_X0Y11.B2       net (fanout=8)        0.619   Counter_M10_1/data<2>
    DSP48_X0Y11.PCOUT9   Tdspdo_B_PCOUT        5.153   Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT
                                                       Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT
    DSP48_X0Y12.PCIN9    net (fanout=1)        0.002   Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT_PCOUT_to_Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT_PCIN_9
    DSP48_X0Y12.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT
                                                       Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT
    DSP48_X0Y13.PCIN9    net (fanout=1)        0.002   Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT_PCOUT_to_Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT_PCIN_9
    DSP48_X0Y13.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT
                                                       Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT
    DSP48_X0Y14.PCIN9    net (fanout=1)        0.059   Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT_PCOUT_to_Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT_PCIN_9
    DSP48_X0Y14.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT
                                                       Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT
    DSP48_X0Y15.PCIN9    net (fanout=1)        0.002   Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT_PCOUT_to_Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT_PCIN_9
    DSP48_X0Y15.P12      Tdspdo_PCIN_P         2.645   Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT
                                                       Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT
    SLICE_X7Y61.D2       net (fanout=2)        1.356   ADDER_FOR_MULTADD_Madd_124
    SLICE_X7Y61.D        Tilo                  0.259   Generator_0/Counter<3>
                                                       Generator_0/n0000_inv3
    SLICE_X7Y61.A3       net (fanout=1)        0.359   Generator_0/n0000_inv3
    SLICE_X7Y61.CLK      Tas                   0.373   Generator_0/Counter<3>
                                                       Generator_0/Counter_0_rstpot
                                                       Generator_0/Counter_0
    -------------------------------------------------  ---------------------------
    Total                                     19.364ns (16.965ns logic, 2.399ns route)
                                                       (87.6% logic, 12.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_M10_1/data_2 (FF)
  Destination:          Generator_0/Counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.364ns (Levels of Logic = 7)
  Clock Path Skew:      0.047ns (0.699 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_M10_1/data_2 to Generator_0/Counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CMUX     Tshcko                0.576   Counter_M10_1/data<3>
                                                       Counter_M10_1/data_2
    DSP48_X0Y11.B2       net (fanout=8)        0.619   Counter_M10_1/data<2>
    DSP48_X0Y11.PCOUT1   Tdspdo_B_PCOUT        5.153   Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT
                                                       Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT
    DSP48_X0Y12.PCIN1    net (fanout=1)        0.002   Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT_PCOUT_to_Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT_PCIN_1
    DSP48_X0Y12.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT
                                                       Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT
    DSP48_X0Y13.PCIN9    net (fanout=1)        0.002   Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT_PCOUT_to_Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT_PCIN_9
    DSP48_X0Y13.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT
                                                       Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT
    DSP48_X0Y14.PCIN9    net (fanout=1)        0.059   Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT_PCOUT_to_Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT_PCIN_9
    DSP48_X0Y14.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT
                                                       Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT
    DSP48_X0Y15.PCIN9    net (fanout=1)        0.002   Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT_PCOUT_to_Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT_PCIN_9
    DSP48_X0Y15.P12      Tdspdo_PCIN_P         2.645   Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT
                                                       Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT
    SLICE_X7Y61.D2       net (fanout=2)        1.356   ADDER_FOR_MULTADD_Madd_124
    SLICE_X7Y61.D        Tilo                  0.259   Generator_0/Counter<3>
                                                       Generator_0/n0000_inv3
    SLICE_X7Y61.A3       net (fanout=1)        0.359   Generator_0/n0000_inv3
    SLICE_X7Y61.CLK      Tas                   0.373   Generator_0/Counter<3>
                                                       Generator_0/Counter_0_rstpot
                                                       Generator_0/Counter_0
    -------------------------------------------------  ---------------------------
    Total                                     19.364ns (16.965ns logic, 2.399ns route)
                                                       (87.6% logic, 12.4% route)

--------------------------------------------------------------------------------

Paths for end point Generator_0/Counter_0 (SLICE_X7Y61.A6), 257514648 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_M10_1/data_2 (FF)
  Destination:          Generator_0/Counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.250ns (Levels of Logic = 7)
  Clock Path Skew:      0.047ns (0.699 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_M10_1/data_2 to Generator_0/Counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CMUX     Tshcko                0.576   Counter_M10_1/data<3>
                                                       Counter_M10_1/data_2
    DSP48_X0Y11.B2       net (fanout=8)        0.619   Counter_M10_1/data<2>
    DSP48_X0Y11.PCOUT0   Tdspdo_B_PCOUT        5.153   Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT
                                                       Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT
    DSP48_X0Y12.PCIN0    net (fanout=1)        0.002   Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT_PCOUT_to_Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT_PCIN_0
    DSP48_X0Y12.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT
                                                       Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT
    DSP48_X0Y13.PCIN9    net (fanout=1)        0.002   Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT_PCOUT_to_Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT_PCIN_9
    DSP48_X0Y13.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT
                                                       Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT
    DSP48_X0Y14.PCIN9    net (fanout=1)        0.059   Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT_PCOUT_to_Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT_PCIN_9
    DSP48_X0Y14.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT
                                                       Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT
    DSP48_X0Y15.PCIN9    net (fanout=1)        0.002   Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT_PCOUT_to_Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT_PCIN_9
    DSP48_X0Y15.P7       Tdspdo_PCIN_P         2.645   Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT
                                                       Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT
    SLICE_X7Y60.B4       net (fanout=2)        1.274   ADDER_FOR_MULTADD_Madd_74
    SLICE_X7Y60.B        Tilo                  0.259   Generator_0/Counter<7>
                                                       Generator_0/n0000_inv2
    SLICE_X7Y61.A6       net (fanout=1)        0.327   Generator_0/n0000_inv2
    SLICE_X7Y61.CLK      Tas                   0.373   Generator_0/Counter<3>
                                                       Generator_0/Counter_0_rstpot
                                                       Generator_0/Counter_0
    -------------------------------------------------  ---------------------------
    Total                                     19.250ns (16.965ns logic, 2.285ns route)
                                                       (88.1% logic, 11.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_M10_1/data_2 (FF)
  Destination:          Generator_0/Counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.250ns (Levels of Logic = 7)
  Clock Path Skew:      0.047ns (0.699 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_M10_1/data_2 to Generator_0/Counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CMUX     Tshcko                0.576   Counter_M10_1/data<3>
                                                       Counter_M10_1/data_2
    DSP48_X0Y11.B2       net (fanout=8)        0.619   Counter_M10_1/data<2>
    DSP48_X0Y11.PCOUT9   Tdspdo_B_PCOUT        5.153   Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT
                                                       Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT
    DSP48_X0Y12.PCIN9    net (fanout=1)        0.002   Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT_PCOUT_to_Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT_PCIN_9
    DSP48_X0Y12.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT
                                                       Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT
    DSP48_X0Y13.PCIN9    net (fanout=1)        0.002   Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT_PCOUT_to_Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT_PCIN_9
    DSP48_X0Y13.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT
                                                       Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT
    DSP48_X0Y14.PCIN9    net (fanout=1)        0.059   Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT_PCOUT_to_Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT_PCIN_9
    DSP48_X0Y14.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT
                                                       Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT
    DSP48_X0Y15.PCIN9    net (fanout=1)        0.002   Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT_PCOUT_to_Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT_PCIN_9
    DSP48_X0Y15.P7       Tdspdo_PCIN_P         2.645   Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT
                                                       Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT
    SLICE_X7Y60.B4       net (fanout=2)        1.274   ADDER_FOR_MULTADD_Madd_74
    SLICE_X7Y60.B        Tilo                  0.259   Generator_0/Counter<7>
                                                       Generator_0/n0000_inv2
    SLICE_X7Y61.A6       net (fanout=1)        0.327   Generator_0/n0000_inv2
    SLICE_X7Y61.CLK      Tas                   0.373   Generator_0/Counter<3>
                                                       Generator_0/Counter_0_rstpot
                                                       Generator_0/Counter_0
    -------------------------------------------------  ---------------------------
    Total                                     19.250ns (16.965ns logic, 2.285ns route)
                                                       (88.1% logic, 11.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_M10_1/data_2 (FF)
  Destination:          Generator_0/Counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.250ns (Levels of Logic = 7)
  Clock Path Skew:      0.047ns (0.699 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_M10_1/data_2 to Generator_0/Counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CMUX     Tshcko                0.576   Counter_M10_1/data<3>
                                                       Counter_M10_1/data_2
    DSP48_X0Y11.B2       net (fanout=8)        0.619   Counter_M10_1/data<2>
    DSP48_X0Y11.PCOUT1   Tdspdo_B_PCOUT        5.153   Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT
                                                       Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT
    DSP48_X0Y12.PCIN1    net (fanout=1)        0.002   Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT_PCOUT_to_Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT_PCIN_1
    DSP48_X0Y12.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT
                                                       Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT
    DSP48_X0Y13.PCIN9    net (fanout=1)        0.002   Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT_PCOUT_to_Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT_PCIN_9
    DSP48_X0Y13.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT
                                                       Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT
    DSP48_X0Y14.PCIN9    net (fanout=1)        0.059   Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT_PCOUT_to_Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT_PCIN_9
    DSP48_X0Y14.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT
                                                       Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT
    DSP48_X0Y15.PCIN9    net (fanout=1)        0.002   Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT_PCOUT_to_Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT_PCIN_9
    DSP48_X0Y15.P7       Tdspdo_PCIN_P         2.645   Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT
                                                       Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT
    SLICE_X7Y60.B4       net (fanout=2)        1.274   ADDER_FOR_MULTADD_Madd_74
    SLICE_X7Y60.B        Tilo                  0.259   Generator_0/Counter<7>
                                                       Generator_0/n0000_inv2
    SLICE_X7Y61.A6       net (fanout=1)        0.327   Generator_0/n0000_inv2
    SLICE_X7Y61.CLK      Tas                   0.373   Generator_0/Counter<3>
                                                       Generator_0/Counter_0_rstpot
                                                       Generator_0/Counter_0
    -------------------------------------------------  ---------------------------
    Total                                     19.250ns (16.965ns logic, 2.285ns route)
                                                       (88.1% logic, 11.9% route)

--------------------------------------------------------------------------------

Paths for end point Generator_0/Counter_0 (SLICE_X7Y61.A5), 257514648 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_M10_1/data_2 (FF)
  Destination:          Generator_0/Counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.168ns (Levels of Logic = 7)
  Clock Path Skew:      0.047ns (0.699 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_M10_1/data_2 to Generator_0/Counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CMUX     Tshcko                0.576   Counter_M10_1/data<3>
                                                       Counter_M10_1/data_2
    DSP48_X0Y11.B2       net (fanout=8)        0.619   Counter_M10_1/data<2>
    DSP48_X0Y11.PCOUT0   Tdspdo_B_PCOUT        5.153   Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT
                                                       Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT
    DSP48_X0Y12.PCIN0    net (fanout=1)        0.002   Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT_PCOUT_to_Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT_PCIN_0
    DSP48_X0Y12.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT
                                                       Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT
    DSP48_X0Y13.PCIN9    net (fanout=1)        0.002   Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT_PCOUT_to_Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT_PCIN_9
    DSP48_X0Y13.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT
                                                       Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT
    DSP48_X0Y14.PCIN9    net (fanout=1)        0.059   Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT_PCOUT_to_Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT_PCIN_9
    DSP48_X0Y14.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT
                                                       Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT
    DSP48_X0Y15.PCIN9    net (fanout=1)        0.002   Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT_PCOUT_to_Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT_PCIN_9
    DSP48_X0Y15.P0       Tdspdo_PCIN_P         2.645   Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT
                                                       Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT
    SLICE_X7Y61.B6       net (fanout=2)        1.289   ADDER_FOR_MULTADD_Madd_04
    SLICE_X7Y61.B        Tilo                  0.259   Generator_0/Counter<3>
                                                       Generator_0/n0000_inv1
    SLICE_X7Y61.A5       net (fanout=1)        0.230   Generator_0/n0000_inv1
    SLICE_X7Y61.CLK      Tas                   0.373   Generator_0/Counter<3>
                                                       Generator_0/Counter_0_rstpot
                                                       Generator_0/Counter_0
    -------------------------------------------------  ---------------------------
    Total                                     19.168ns (16.965ns logic, 2.203ns route)
                                                       (88.5% logic, 11.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_M10_1/data_2 (FF)
  Destination:          Generator_0/Counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.168ns (Levels of Logic = 7)
  Clock Path Skew:      0.047ns (0.699 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_M10_1/data_2 to Generator_0/Counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CMUX     Tshcko                0.576   Counter_M10_1/data<3>
                                                       Counter_M10_1/data_2
    DSP48_X0Y11.B2       net (fanout=8)        0.619   Counter_M10_1/data<2>
    DSP48_X0Y11.PCOUT9   Tdspdo_B_PCOUT        5.153   Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT
                                                       Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT
    DSP48_X0Y12.PCIN9    net (fanout=1)        0.002   Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT_PCOUT_to_Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT_PCIN_9
    DSP48_X0Y12.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT
                                                       Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT
    DSP48_X0Y13.PCIN9    net (fanout=1)        0.002   Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT_PCOUT_to_Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT_PCIN_9
    DSP48_X0Y13.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT
                                                       Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT
    DSP48_X0Y14.PCIN9    net (fanout=1)        0.059   Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT_PCOUT_to_Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT_PCIN_9
    DSP48_X0Y14.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT
                                                       Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT
    DSP48_X0Y15.PCIN9    net (fanout=1)        0.002   Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT_PCOUT_to_Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT_PCIN_9
    DSP48_X0Y15.P0       Tdspdo_PCIN_P         2.645   Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT
                                                       Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT
    SLICE_X7Y61.B6       net (fanout=2)        1.289   ADDER_FOR_MULTADD_Madd_04
    SLICE_X7Y61.B        Tilo                  0.259   Generator_0/Counter<3>
                                                       Generator_0/n0000_inv1
    SLICE_X7Y61.A5       net (fanout=1)        0.230   Generator_0/n0000_inv1
    SLICE_X7Y61.CLK      Tas                   0.373   Generator_0/Counter<3>
                                                       Generator_0/Counter_0_rstpot
                                                       Generator_0/Counter_0
    -------------------------------------------------  ---------------------------
    Total                                     19.168ns (16.965ns logic, 2.203ns route)
                                                       (88.5% logic, 11.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_M10_1/data_2 (FF)
  Destination:          Generator_0/Counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.168ns (Levels of Logic = 7)
  Clock Path Skew:      0.047ns (0.699 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_M10_1/data_2 to Generator_0/Counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CMUX     Tshcko                0.576   Counter_M10_1/data<3>
                                                       Counter_M10_1/data_2
    DSP48_X0Y11.B2       net (fanout=8)        0.619   Counter_M10_1/data<2>
    DSP48_X0Y11.PCOUT1   Tdspdo_B_PCOUT        5.153   Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT
                                                       Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT
    DSP48_X0Y12.PCIN1    net (fanout=1)        0.002   Maddsub_temp_1[3]_PWR_1_o_MuLt_0_OUT_PCOUT_to_Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT_PCIN_1
    DSP48_X0Y12.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT
                                                       Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT
    DSP48_X0Y13.PCIN9    net (fanout=1)        0.002   Maddsub_temp_2[3]_PWR_1_o_MuLt_2_OUT_PCOUT_to_Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT_PCIN_9
    DSP48_X0Y13.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT
                                                       Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT
    DSP48_X0Y14.PCIN9    net (fanout=1)        0.059   Maddsub_temp_3[3]_PWR_1_o_MuLt_4_OUT_PCOUT_to_Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT_PCIN_9
    DSP48_X0Y14.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT
                                                       Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT
    DSP48_X0Y15.PCIN9    net (fanout=1)        0.002   Maddsub_temp_4[3]_PWR_1_o_MuLt_6_OUT_PCOUT_to_Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT_PCIN_9
    DSP48_X0Y15.P0       Tdspdo_PCIN_P         2.645   Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT
                                                       Maddsub_temp_5[3]_PWR_1_o_MuLt_8_OUT
    SLICE_X7Y61.B6       net (fanout=2)        1.289   ADDER_FOR_MULTADD_Madd_04
    SLICE_X7Y61.B        Tilo                  0.259   Generator_0/Counter<3>
                                                       Generator_0/n0000_inv1
    SLICE_X7Y61.A5       net (fanout=1)        0.230   Generator_0/n0000_inv1
    SLICE_X7Y61.CLK      Tas                   0.373   Generator_0/Counter<3>
                                                       Generator_0/Counter_0_rstpot
                                                       Generator_0/Counter_0
    -------------------------------------------------  ---------------------------
    Total                                     19.168ns (16.965ns logic, 2.203ns route)
                                                       (88.5% logic, 11.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point KEY_Debounce_3/DFF2 (SLICE_X14Y44.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               KEY_Debounce_3/DFF1 (FF)
  Destination:          KEY_Debounce_3/DFF2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: KEY_Debounce_3/DFF1 to KEY_Debounce_3/DFF2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.CQ      Tcko                  0.200   KEY_Debounce_3/DFF2
                                                       KEY_Debounce_3/DFF1
    SLICE_X14Y44.DX      net (fanout=21)       0.164   KEY_Debounce_3/DFF1
    SLICE_X14Y44.CLK     Tckdi       (-Th)    -0.048   KEY_Debounce_3/DFF2
                                                       KEY_Debounce_3/DFF2
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.248ns logic, 0.164ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point Counter_M10_1/d0 (SLICE_X8Y47.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Counter_M10_0/co (FF)
  Destination:          Counter_M10_1/d0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Counter_M10_0/co to Counter_M10_1/d0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.AQ       Tcko                  0.198   Counter_M10_0/co
                                                       Counter_M10_0/co
    SLICE_X8Y47.B6       net (fanout=4)        0.031   Counter_M10_0/co
    SLICE_X8Y47.CLK      Tah         (-Th)    -0.197   Counter_M10_1/co
                                                       Counter_M10_1/GND_11_o_GND_11_o_MUX_89_o1
                                                       Counter_M10_1/d0
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.395ns logic, 0.031ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

Paths for end point Counter_M10_0/data_2 (SLICE_X7Y47.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Counter_M10_0/data_3 (FF)
  Destination:          Counter_M10_0/data_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Counter_M10_0/data_3 to Counter_M10_0/data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.CQ       Tcko                  0.198   Counter_M10_0/data<3>
                                                       Counter_M10_0/data_3
    SLICE_X7Y47.C5       net (fanout=8)        0.080   Counter_M10_0/data<3>
    SLICE_X7Y47.CLK      Tah         (-Th)    -0.155   Counter_M10_0/data<3>
                                                       Counter_M10_0/data[3]_GND_11_o_mux_9_OUT<2>1
                                                       Counter_M10_0/data_2
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.353ns logic, 0.080ns route)
                                                       (81.5% logic, 18.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: SEG_Scan/scan_timer<3>/CLK
  Logical resource: SEG_Scan/scan_timer_0/CK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: SEG_Scan/scan_timer<3>/SR
  Logical resource: SEG_Scan/scan_timer_0/SR
  Location pin: SLICE_X16Y58.SR
  Clock network: Counter_M10_0/rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.352|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1888479629 paths, 0 nets, and 1508 connections

Design statistics:
   Minimum period:  19.352ns{1}   (Maximum frequency:  51.674MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 13 01:33:25 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4588 MB



