
I2C_TEST001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000065e8  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000015c  08006798  08006798  00016798  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080068f4  080068f4  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  080068f4  080068f4  000168f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080068fc  080068fc  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080068fc  080068fc  000168fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006900  08006900  00016900  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08006904  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          00000208  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000280  20000280  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011986  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002c56  00000000  00000000  00031a2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000de0  00000000  00000000  00034688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000cb0  00000000  00000000  00035468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026c15  00000000  00000000  00036118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013aac  00000000  00000000  0005cd2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e81bb  00000000  00000000  000707d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00158994  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000041b8  00000000  00000000  001589e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000078 	.word	0x20000078
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006780 	.word	0x08006780

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	08006780 	.word	0x08006780

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b084      	sub	sp, #16
 80005a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005aa:	463b      	mov	r3, r7
 80005ac:	2200      	movs	r2, #0
 80005ae:	601a      	str	r2, [r3, #0]
 80005b0:	605a      	str	r2, [r3, #4]
 80005b2:	609a      	str	r2, [r3, #8]
 80005b4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005b6:	4b21      	ldr	r3, [pc, #132]	; (800063c <MX_ADC1_Init+0x98>)
 80005b8:	4a21      	ldr	r2, [pc, #132]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005bc:	4b1f      	ldr	r3, [pc, #124]	; (800063c <MX_ADC1_Init+0x98>)
 80005be:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80005c2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005c4:	4b1d      	ldr	r3, [pc, #116]	; (800063c <MX_ADC1_Init+0x98>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005ca:	4b1c      	ldr	r3, [pc, #112]	; (800063c <MX_ADC1_Init+0x98>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005d0:	4b1a      	ldr	r3, [pc, #104]	; (800063c <MX_ADC1_Init+0x98>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005d6:	4b19      	ldr	r3, [pc, #100]	; (800063c <MX_ADC1_Init+0x98>)
 80005d8:	2200      	movs	r2, #0
 80005da:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005de:	4b17      	ldr	r3, [pc, #92]	; (800063c <MX_ADC1_Init+0x98>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005e4:	4b15      	ldr	r3, [pc, #84]	; (800063c <MX_ADC1_Init+0x98>)
 80005e6:	4a17      	ldr	r2, [pc, #92]	; (8000644 <MX_ADC1_Init+0xa0>)
 80005e8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005ea:	4b14      	ldr	r3, [pc, #80]	; (800063c <MX_ADC1_Init+0x98>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005f0:	4b12      	ldr	r3, [pc, #72]	; (800063c <MX_ADC1_Init+0x98>)
 80005f2:	2201      	movs	r2, #1
 80005f4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005f6:	4b11      	ldr	r3, [pc, #68]	; (800063c <MX_ADC1_Init+0x98>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005fe:	4b0f      	ldr	r3, [pc, #60]	; (800063c <MX_ADC1_Init+0x98>)
 8000600:	2201      	movs	r2, #1
 8000602:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000604:	480d      	ldr	r0, [pc, #52]	; (800063c <MX_ADC1_Init+0x98>)
 8000606:	f000 ff63 	bl	80014d0 <HAL_ADC_Init>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d001      	beq.n	8000614 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000610:	f000 fc8e 	bl	8000f30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000614:	2303      	movs	r3, #3
 8000616:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000618:	2301      	movs	r3, #1
 800061a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800061c:	2300      	movs	r3, #0
 800061e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000620:	463b      	mov	r3, r7
 8000622:	4619      	mov	r1, r3
 8000624:	4805      	ldr	r0, [pc, #20]	; (800063c <MX_ADC1_Init+0x98>)
 8000626:	f001 f935 	bl	8001894 <HAL_ADC_ConfigChannel>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	d001      	beq.n	8000634 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000630:	f000 fc7e 	bl	8000f30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000634:	bf00      	nop
 8000636:	3710      	adds	r7, #16
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	20000094 	.word	0x20000094
 8000640:	40012000 	.word	0x40012000
 8000644:	0f000001 	.word	0x0f000001

08000648 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b08a      	sub	sp, #40	; 0x28
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000650:	f107 0314 	add.w	r3, r7, #20
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	605a      	str	r2, [r3, #4]
 800065a:	609a      	str	r2, [r3, #8]
 800065c:	60da      	str	r2, [r3, #12]
 800065e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a17      	ldr	r2, [pc, #92]	; (80006c4 <HAL_ADC_MspInit+0x7c>)
 8000666:	4293      	cmp	r3, r2
 8000668:	d127      	bne.n	80006ba <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800066a:	2300      	movs	r3, #0
 800066c:	613b      	str	r3, [r7, #16]
 800066e:	4b16      	ldr	r3, [pc, #88]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 8000670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000672:	4a15      	ldr	r2, [pc, #84]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 8000674:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000678:	6453      	str	r3, [r2, #68]	; 0x44
 800067a:	4b13      	ldr	r3, [pc, #76]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 800067c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800067e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000682:	613b      	str	r3, [r7, #16]
 8000684:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000686:	2300      	movs	r3, #0
 8000688:	60fb      	str	r3, [r7, #12]
 800068a:	4b0f      	ldr	r3, [pc, #60]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068e:	4a0e      	ldr	r2, [pc, #56]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 8000690:	f043 0301 	orr.w	r3, r3, #1
 8000694:	6313      	str	r3, [r2, #48]	; 0x30
 8000696:	4b0c      	ldr	r3, [pc, #48]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 8000698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069a:	f003 0301 	and.w	r3, r3, #1
 800069e:	60fb      	str	r3, [r7, #12]
 80006a0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80006a2:	2308      	movs	r3, #8
 80006a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006a6:	2303      	movs	r3, #3
 80006a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	2300      	movs	r3, #0
 80006ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ae:	f107 0314 	add.w	r3, r7, #20
 80006b2:	4619      	mov	r1, r3
 80006b4:	4805      	ldr	r0, [pc, #20]	; (80006cc <HAL_ADC_MspInit+0x84>)
 80006b6:	f001 fcbf 	bl	8002038 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006ba:	bf00      	nop
 80006bc:	3728      	adds	r7, #40	; 0x28
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	40012000 	.word	0x40012000
 80006c8:	40023800 	.word	0x40023800
 80006cc:	40020000 	.word	0x40020000

080006d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b08a      	sub	sp, #40	; 0x28
 80006d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d6:	f107 0314 	add.w	r3, r7, #20
 80006da:	2200      	movs	r2, #0
 80006dc:	601a      	str	r2, [r3, #0]
 80006de:	605a      	str	r2, [r3, #4]
 80006e0:	609a      	str	r2, [r3, #8]
 80006e2:	60da      	str	r2, [r3, #12]
 80006e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006e6:	2300      	movs	r3, #0
 80006e8:	613b      	str	r3, [r7, #16]
 80006ea:	4b23      	ldr	r3, [pc, #140]	; (8000778 <MX_GPIO_Init+0xa8>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ee:	4a22      	ldr	r2, [pc, #136]	; (8000778 <MX_GPIO_Init+0xa8>)
 80006f0:	f043 0304 	orr.w	r3, r3, #4
 80006f4:	6313      	str	r3, [r2, #48]	; 0x30
 80006f6:	4b20      	ldr	r3, [pc, #128]	; (8000778 <MX_GPIO_Init+0xa8>)
 80006f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fa:	f003 0304 	and.w	r3, r3, #4
 80006fe:	613b      	str	r3, [r7, #16]
 8000700:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000702:	2300      	movs	r3, #0
 8000704:	60fb      	str	r3, [r7, #12]
 8000706:	4b1c      	ldr	r3, [pc, #112]	; (8000778 <MX_GPIO_Init+0xa8>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070a:	4a1b      	ldr	r2, [pc, #108]	; (8000778 <MX_GPIO_Init+0xa8>)
 800070c:	f043 0301 	orr.w	r3, r3, #1
 8000710:	6313      	str	r3, [r2, #48]	; 0x30
 8000712:	4b19      	ldr	r3, [pc, #100]	; (8000778 <MX_GPIO_Init+0xa8>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000716:	f003 0301 	and.w	r3, r3, #1
 800071a:	60fb      	str	r3, [r7, #12]
 800071c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	60bb      	str	r3, [r7, #8]
 8000722:	4b15      	ldr	r3, [pc, #84]	; (8000778 <MX_GPIO_Init+0xa8>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000726:	4a14      	ldr	r2, [pc, #80]	; (8000778 <MX_GPIO_Init+0xa8>)
 8000728:	f043 0308 	orr.w	r3, r3, #8
 800072c:	6313      	str	r3, [r2, #48]	; 0x30
 800072e:	4b12      	ldr	r3, [pc, #72]	; (8000778 <MX_GPIO_Init+0xa8>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	f003 0308 	and.w	r3, r3, #8
 8000736:	60bb      	str	r3, [r7, #8]
 8000738:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800073a:	2300      	movs	r3, #0
 800073c:	607b      	str	r3, [r7, #4]
 800073e:	4b0e      	ldr	r3, [pc, #56]	; (8000778 <MX_GPIO_Init+0xa8>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	4a0d      	ldr	r2, [pc, #52]	; (8000778 <MX_GPIO_Init+0xa8>)
 8000744:	f043 0302 	orr.w	r3, r3, #2
 8000748:	6313      	str	r3, [r2, #48]	; 0x30
 800074a:	4b0b      	ldr	r3, [pc, #44]	; (8000778 <MX_GPIO_Init+0xa8>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074e:	f003 0302 	and.w	r3, r3, #2
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000756:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800075a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800075c:	2303      	movs	r3, #3
 800075e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000760:	2300      	movs	r3, #0
 8000762:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000764:	f107 0314 	add.w	r3, r7, #20
 8000768:	4619      	mov	r1, r3
 800076a:	4804      	ldr	r0, [pc, #16]	; (800077c <MX_GPIO_Init+0xac>)
 800076c:	f001 fc64 	bl	8002038 <HAL_GPIO_Init>

}
 8000770:	bf00      	nop
 8000772:	3728      	adds	r7, #40	; 0x28
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	40023800 	.word	0x40023800
 800077c:	40020800 	.word	0x40020800

08000780 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000784:	4b1b      	ldr	r3, [pc, #108]	; (80007f4 <MX_I2C1_Init+0x74>)
 8000786:	4a1c      	ldr	r2, [pc, #112]	; (80007f8 <MX_I2C1_Init+0x78>)
 8000788:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800078a:	4b1a      	ldr	r3, [pc, #104]	; (80007f4 <MX_I2C1_Init+0x74>)
 800078c:	4a1b      	ldr	r2, [pc, #108]	; (80007fc <MX_I2C1_Init+0x7c>)
 800078e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000790:	4b18      	ldr	r3, [pc, #96]	; (80007f4 <MX_I2C1_Init+0x74>)
 8000792:	2200      	movs	r2, #0
 8000794:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000796:	4b17      	ldr	r3, [pc, #92]	; (80007f4 <MX_I2C1_Init+0x74>)
 8000798:	2200      	movs	r2, #0
 800079a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800079c:	4b15      	ldr	r3, [pc, #84]	; (80007f4 <MX_I2C1_Init+0x74>)
 800079e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80007a2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007a4:	4b13      	ldr	r3, [pc, #76]	; (80007f4 <MX_I2C1_Init+0x74>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007aa:	4b12      	ldr	r3, [pc, #72]	; (80007f4 <MX_I2C1_Init+0x74>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007b0:	4b10      	ldr	r3, [pc, #64]	; (80007f4 <MX_I2C1_Init+0x74>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007b6:	4b0f      	ldr	r3, [pc, #60]	; (80007f4 <MX_I2C1_Init+0x74>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007bc:	480d      	ldr	r0, [pc, #52]	; (80007f4 <MX_I2C1_Init+0x74>)
 80007be:	f001 fde7 	bl	8002390 <HAL_I2C_Init>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007c8:	f000 fbb2 	bl	8000f30 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007cc:	2100      	movs	r1, #0
 80007ce:	4809      	ldr	r0, [pc, #36]	; (80007f4 <MX_I2C1_Init+0x74>)
 80007d0:	f002 fb57 	bl	8002e82 <HAL_I2CEx_ConfigAnalogFilter>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80007da:	f000 fba9 	bl	8000f30 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80007de:	2100      	movs	r1, #0
 80007e0:	4804      	ldr	r0, [pc, #16]	; (80007f4 <MX_I2C1_Init+0x74>)
 80007e2:	f002 fb8a 	bl	8002efa <HAL_I2CEx_ConfigDigitalFilter>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80007ec:	f000 fba0 	bl	8000f30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007f0:	bf00      	nop
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	200000dc 	.word	0x200000dc
 80007f8:	40005400 	.word	0x40005400
 80007fc:	000186a0 	.word	0x000186a0

08000800 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b08a      	sub	sp, #40	; 0x28
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000808:	f107 0314 	add.w	r3, r7, #20
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]
 8000810:	605a      	str	r2, [r3, #4]
 8000812:	609a      	str	r2, [r3, #8]
 8000814:	60da      	str	r2, [r3, #12]
 8000816:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4a19      	ldr	r2, [pc, #100]	; (8000884 <HAL_I2C_MspInit+0x84>)
 800081e:	4293      	cmp	r3, r2
 8000820:	d12c      	bne.n	800087c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	613b      	str	r3, [r7, #16]
 8000826:	4b18      	ldr	r3, [pc, #96]	; (8000888 <HAL_I2C_MspInit+0x88>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082a:	4a17      	ldr	r2, [pc, #92]	; (8000888 <HAL_I2C_MspInit+0x88>)
 800082c:	f043 0302 	orr.w	r3, r3, #2
 8000830:	6313      	str	r3, [r2, #48]	; 0x30
 8000832:	4b15      	ldr	r3, [pc, #84]	; (8000888 <HAL_I2C_MspInit+0x88>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000836:	f003 0302 	and.w	r3, r3, #2
 800083a:	613b      	str	r3, [r7, #16]
 800083c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800083e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000842:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000844:	2312      	movs	r3, #18
 8000846:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000848:	2301      	movs	r3, #1
 800084a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800084c:	2303      	movs	r3, #3
 800084e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000850:	2304      	movs	r3, #4
 8000852:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000854:	f107 0314 	add.w	r3, r7, #20
 8000858:	4619      	mov	r1, r3
 800085a:	480c      	ldr	r0, [pc, #48]	; (800088c <HAL_I2C_MspInit+0x8c>)
 800085c:	f001 fbec 	bl	8002038 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000860:	2300      	movs	r3, #0
 8000862:	60fb      	str	r3, [r7, #12]
 8000864:	4b08      	ldr	r3, [pc, #32]	; (8000888 <HAL_I2C_MspInit+0x88>)
 8000866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000868:	4a07      	ldr	r2, [pc, #28]	; (8000888 <HAL_I2C_MspInit+0x88>)
 800086a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800086e:	6413      	str	r3, [r2, #64]	; 0x40
 8000870:	4b05      	ldr	r3, [pc, #20]	; (8000888 <HAL_I2C_MspInit+0x88>)
 8000872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000874:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000878:	60fb      	str	r3, [r7, #12]
 800087a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800087c:	bf00      	nop
 800087e:	3728      	adds	r7, #40	; 0x28
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}
 8000884:	40005400 	.word	0x40005400
 8000888:	40023800 	.word	0x40023800
 800088c:	40020400 	.word	0x40020400

08000890 <__io_putchar>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
static void MX_NVIC_Init(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int ch) {
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, &ch, 1, 100);
 8000898:	1d39      	adds	r1, r7, #4
 800089a:	2364      	movs	r3, #100	; 0x64
 800089c:	2201      	movs	r2, #1
 800089e:	4804      	ldr	r0, [pc, #16]	; (80008b0 <__io_putchar+0x20>)
 80008a0:	f003 fd1d 	bl	80042de <HAL_UART_Transmit>
	return ch;
 80008a4:	687b      	ldr	r3, [r7, #4]
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	20000228 	.word	0x20000228

080008b4 <I2C_Scan>:
#define PIN_EN    (1 << 2)
#define BACKLIGHT (1 << 3)

#define LCD_DELAY_MS 5

void I2C_Scan() {
 80008b4:	b5b0      	push	{r4, r5, r7, lr}
 80008b6:	b098      	sub	sp, #96	; 0x60
 80008b8:	af00      	add	r7, sp, #0
    char info[] = "Scanning I2C bus...\r\n";
 80008ba:	4b2e      	ldr	r3, [pc, #184]	; (8000974 <I2C_Scan+0xc0>)
 80008bc:	f107 0444 	add.w	r4, r7, #68	; 0x44
 80008c0:	461d      	mov	r5, r3
 80008c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008c6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80008ca:	6020      	str	r0, [r4, #0]
 80008cc:	3404      	adds	r4, #4
 80008ce:	8021      	strh	r1, [r4, #0]
    HAL_UART_Transmit(&huart3, (uint8_t*)info, strlen(info), HAL_MAX_DELAY);
 80008d0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80008d4:	4618      	mov	r0, r3
 80008d6:	f7ff fc8b 	bl	80001f0 <strlen>
 80008da:	4603      	mov	r3, r0
 80008dc:	b29a      	uxth	r2, r3
 80008de:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80008e2:	f04f 33ff 	mov.w	r3, #4294967295
 80008e6:	4824      	ldr	r0, [pc, #144]	; (8000978 <I2C_Scan+0xc4>)
 80008e8:	f003 fcf9 	bl	80042de <HAL_UART_Transmit>

    HAL_StatusTypeDef res;
    for(uint16_t i = 0; i < 128; i++) {
 80008ec:	2300      	movs	r3, #0
 80008ee:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80008f2:	e02f      	b.n	8000954 <I2C_Scan+0xa0>
        res = HAL_I2C_IsDeviceReady(&hi2c1, i << 1, 1, 10);
 80008f4:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80008f8:	005b      	lsls	r3, r3, #1
 80008fa:	b299      	uxth	r1, r3
 80008fc:	230a      	movs	r3, #10
 80008fe:	2201      	movs	r2, #1
 8000900:	481e      	ldr	r0, [pc, #120]	; (800097c <I2C_Scan+0xc8>)
 8000902:	f001 ff87 	bl	8002814 <HAL_I2C_IsDeviceReady>
 8000906:	4603      	mov	r3, r0
 8000908:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
        if(res == HAL_OK) {
 800090c:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8000910:	2b00      	cmp	r3, #0
 8000912:	d113      	bne.n	800093c <I2C_Scan+0x88>
            char msg[64];
            snprintf(msg, sizeof(msg), "0x%02X", i);
 8000914:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000918:	1d38      	adds	r0, r7, #4
 800091a:	4a19      	ldr	r2, [pc, #100]	; (8000980 <I2C_Scan+0xcc>)
 800091c:	2140      	movs	r1, #64	; 0x40
 800091e:	f004 fda9 	bl	8005474 <sniprintf>
            HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000922:	1d3b      	adds	r3, r7, #4
 8000924:	4618      	mov	r0, r3
 8000926:	f7ff fc63 	bl	80001f0 <strlen>
 800092a:	4603      	mov	r3, r0
 800092c:	b29a      	uxth	r2, r3
 800092e:	1d39      	adds	r1, r7, #4
 8000930:	f04f 33ff 	mov.w	r3, #4294967295
 8000934:	4810      	ldr	r0, [pc, #64]	; (8000978 <I2C_Scan+0xc4>)
 8000936:	f003 fcd2 	bl	80042de <HAL_UART_Transmit>
 800093a:	e006      	b.n	800094a <I2C_Scan+0x96>
        } else {
            HAL_UART_Transmit(&huart3, (uint8_t*)".", 1, HAL_MAX_DELAY);
 800093c:	f04f 33ff 	mov.w	r3, #4294967295
 8000940:	2201      	movs	r2, #1
 8000942:	4910      	ldr	r1, [pc, #64]	; (8000984 <I2C_Scan+0xd0>)
 8000944:	480c      	ldr	r0, [pc, #48]	; (8000978 <I2C_Scan+0xc4>)
 8000946:	f003 fcca 	bl	80042de <HAL_UART_Transmit>
    for(uint16_t i = 0; i < 128; i++) {
 800094a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800094e:	3301      	adds	r3, #1
 8000950:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8000954:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000958:	2b7f      	cmp	r3, #127	; 0x7f
 800095a:	d9cb      	bls.n	80008f4 <I2C_Scan+0x40>
        }
    }

    HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 800095c:	f04f 33ff 	mov.w	r3, #4294967295
 8000960:	2202      	movs	r2, #2
 8000962:	4909      	ldr	r1, [pc, #36]	; (8000988 <I2C_Scan+0xd4>)
 8000964:	4804      	ldr	r0, [pc, #16]	; (8000978 <I2C_Scan+0xc4>)
 8000966:	f003 fcba 	bl	80042de <HAL_UART_Transmit>
}
 800096a:	bf00      	nop
 800096c:	3760      	adds	r7, #96	; 0x60
 800096e:	46bd      	mov	sp, r7
 8000970:	bdb0      	pop	{r4, r5, r7, pc}
 8000972:	bf00      	nop
 8000974:	080067a8 	.word	0x080067a8
 8000978:	20000228 	.word	0x20000228
 800097c:	200000dc 	.word	0x200000dc
 8000980:	08006798 	.word	0x08006798
 8000984:	080067a0 	.word	0x080067a0
 8000988:	080067a4 	.word	0x080067a4

0800098c <LCD_SendInternal>:

HAL_StatusTypeDef LCD_SendInternal(uint8_t lcd_addr, uint8_t data, uint8_t flags) {
 800098c:	b580      	push	{r7, lr}
 800098e:	b086      	sub	sp, #24
 8000990:	af02      	add	r7, sp, #8
 8000992:	4603      	mov	r3, r0
 8000994:	71fb      	strb	r3, [r7, #7]
 8000996:	460b      	mov	r3, r1
 8000998:	71bb      	strb	r3, [r7, #6]
 800099a:	4613      	mov	r3, r2
 800099c:	717b      	strb	r3, [r7, #5]
    HAL_StatusTypeDef res;
    for(;;) {
        res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 800099e:	79fb      	ldrb	r3, [r7, #7]
 80009a0:	b299      	uxth	r1, r3
 80009a2:	f04f 33ff 	mov.w	r3, #4294967295
 80009a6:	2201      	movs	r2, #1
 80009a8:	4822      	ldr	r0, [pc, #136]	; (8000a34 <LCD_SendInternal+0xa8>)
 80009aa:	f001 ff33 	bl	8002814 <HAL_I2C_IsDeviceReady>
 80009ae:	4603      	mov	r3, r0
 80009b0:	73fb      	strb	r3, [r7, #15]
        if(res == HAL_OK)
 80009b2:	7bfb      	ldrb	r3, [r7, #15]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d000      	beq.n	80009ba <LCD_SendInternal+0x2e>
        res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 80009b8:	e7f1      	b.n	800099e <LCD_SendInternal+0x12>
            break;
 80009ba:	bf00      	nop
    }

    uint8_t up = data & 0xF0;
 80009bc:	79bb      	ldrb	r3, [r7, #6]
 80009be:	f023 030f 	bic.w	r3, r3, #15
 80009c2:	73bb      	strb	r3, [r7, #14]
    uint8_t lo = (data << 4) & 0xF0;
 80009c4:	79bb      	ldrb	r3, [r7, #6]
 80009c6:	011b      	lsls	r3, r3, #4
 80009c8:	737b      	strb	r3, [r7, #13]

    uint8_t data_arr[4];
    data_arr[0] = up|flags|BACKLIGHT|PIN_EN;
 80009ca:	7bba      	ldrb	r2, [r7, #14]
 80009cc:	797b      	ldrb	r3, [r7, #5]
 80009ce:	4313      	orrs	r3, r2
 80009d0:	b2db      	uxtb	r3, r3
 80009d2:	f043 030c 	orr.w	r3, r3, #12
 80009d6:	b2db      	uxtb	r3, r3
 80009d8:	723b      	strb	r3, [r7, #8]
    data_arr[1] = up|flags|BACKLIGHT;
 80009da:	7bba      	ldrb	r2, [r7, #14]
 80009dc:	797b      	ldrb	r3, [r7, #5]
 80009de:	4313      	orrs	r3, r2
 80009e0:	b2db      	uxtb	r3, r3
 80009e2:	f043 0308 	orr.w	r3, r3, #8
 80009e6:	b2db      	uxtb	r3, r3
 80009e8:	727b      	strb	r3, [r7, #9]
    data_arr[2] = lo|flags|BACKLIGHT|PIN_EN;
 80009ea:	7b7a      	ldrb	r2, [r7, #13]
 80009ec:	797b      	ldrb	r3, [r7, #5]
 80009ee:	4313      	orrs	r3, r2
 80009f0:	b2db      	uxtb	r3, r3
 80009f2:	f043 030c 	orr.w	r3, r3, #12
 80009f6:	b2db      	uxtb	r3, r3
 80009f8:	72bb      	strb	r3, [r7, #10]
    data_arr[3] = lo|flags|BACKLIGHT;
 80009fa:	7b7a      	ldrb	r2, [r7, #13]
 80009fc:	797b      	ldrb	r3, [r7, #5]
 80009fe:	4313      	orrs	r3, r2
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	f043 0308 	orr.w	r3, r3, #8
 8000a06:	b2db      	uxtb	r3, r3
 8000a08:	72fb      	strb	r3, [r7, #11]

    res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr), HAL_MAX_DELAY);
 8000a0a:	79fb      	ldrb	r3, [r7, #7]
 8000a0c:	b299      	uxth	r1, r3
 8000a0e:	f107 0208 	add.w	r2, r7, #8
 8000a12:	f04f 33ff 	mov.w	r3, #4294967295
 8000a16:	9300      	str	r3, [sp, #0]
 8000a18:	2304      	movs	r3, #4
 8000a1a:	4806      	ldr	r0, [pc, #24]	; (8000a34 <LCD_SendInternal+0xa8>)
 8000a1c:	f001 fdfc 	bl	8002618 <HAL_I2C_Master_Transmit>
 8000a20:	4603      	mov	r3, r0
 8000a22:	73fb      	strb	r3, [r7, #15]
//    // data_arr 출력해보기
//    HAL_UART_Transmit(&huart3, data_arr, sizeof(data_arr), 100);
    HAL_Delay(LCD_DELAY_MS);
 8000a24:	2005      	movs	r0, #5
 8000a26:	f000 fd2f 	bl	8001488 <HAL_Delay>
    return res;
 8000a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3710      	adds	r7, #16
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	200000dc 	.word	0x200000dc

08000a38 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t lcd_addr, uint8_t cmd) {
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	4603      	mov	r3, r0
 8000a40:	460a      	mov	r2, r1
 8000a42:	71fb      	strb	r3, [r7, #7]
 8000a44:	4613      	mov	r3, r2
 8000a46:	71bb      	strb	r3, [r7, #6]
    LCD_SendInternal(lcd_addr, cmd, 0);
 8000a48:	79b9      	ldrb	r1, [r7, #6]
 8000a4a:	79fb      	ldrb	r3, [r7, #7]
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f7ff ff9c 	bl	800098c <LCD_SendInternal>
}
 8000a54:	bf00      	nop
 8000a56:	3708      	adds	r7, #8
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}

08000a5c <LCD_SendData>:

void LCD_SendData(uint8_t lcd_addr, uint8_t data) {
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	4603      	mov	r3, r0
 8000a64:	460a      	mov	r2, r1
 8000a66:	71fb      	strb	r3, [r7, #7]
 8000a68:	4613      	mov	r3, r2
 8000a6a:	71bb      	strb	r3, [r7, #6]
    LCD_SendInternal(lcd_addr, data, PIN_RS);
 8000a6c:	79b9      	ldrb	r1, [r7, #6]
 8000a6e:	79fb      	ldrb	r3, [r7, #7]
 8000a70:	2201      	movs	r2, #1
 8000a72:	4618      	mov	r0, r3
 8000a74:	f7ff ff8a 	bl	800098c <LCD_SendInternal>
}
 8000a78:	bf00      	nop
 8000a7a:	3708      	adds	r7, #8
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}

08000a80 <LCD_Init>:

void LCD_Init(uint8_t lcd_addr) {
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	4603      	mov	r3, r0
 8000a88:	71fb      	strb	r3, [r7, #7]
    // 4-bit mode, 2 lines, 5x7 format
    LCD_SendCommand(lcd_addr, 0b00110000);
 8000a8a:	79fb      	ldrb	r3, [r7, #7]
 8000a8c:	2130      	movs	r1, #48	; 0x30
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f7ff ffd2 	bl	8000a38 <LCD_SendCommand>
    // display & cursor home (keep this!)
    LCD_SendCommand(lcd_addr, 0b00000010);
 8000a94:	79fb      	ldrb	r3, [r7, #7]
 8000a96:	2102      	movs	r1, #2
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f7ff ffcd 	bl	8000a38 <LCD_SendCommand>
    // display on, right shift, underline off, blink off
    LCD_SendCommand(lcd_addr, 0b00001100);
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	210c      	movs	r1, #12
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f7ff ffc8 	bl	8000a38 <LCD_SendCommand>
    // clear display (optional here)
    LCD_SendCommand(lcd_addr, 0b00000001);
 8000aa8:	79fb      	ldrb	r3, [r7, #7]
 8000aaa:	2101      	movs	r1, #1
 8000aac:	4618      	mov	r0, r3
 8000aae:	f7ff ffc3 	bl	8000a38 <LCD_SendCommand>
}
 8000ab2:	bf00      	nop
 8000ab4:	3708      	adds	r7, #8
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}

08000aba <LCD_SendString>:

void LCD_SendString(uint8_t lcd_addr, char *str) {
 8000aba:	b580      	push	{r7, lr}
 8000abc:	b082      	sub	sp, #8
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	6039      	str	r1, [r7, #0]
 8000ac4:	71fb      	strb	r3, [r7, #7]
    while(*str) {
 8000ac6:	e009      	b.n	8000adc <LCD_SendString+0x22>
        LCD_SendData(lcd_addr, (uint8_t)(*str));
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	781a      	ldrb	r2, [r3, #0]
 8000acc:	79fb      	ldrb	r3, [r7, #7]
 8000ace:	4611      	mov	r1, r2
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f7ff ffc3 	bl	8000a5c <LCD_SendData>
        str++;
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	3301      	adds	r3, #1
 8000ada:	603b      	str	r3, [r7, #0]
    while(*str) {
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d1f1      	bne.n	8000ac8 <LCD_SendString+0xe>
    }
}
 8000ae4:	bf00      	nop
 8000ae6:	bf00      	nop
 8000ae8:	3708      	adds	r7, #8
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
	...

08000af0 <init>:

void init() {
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
    I2C_Scan();
 8000af4:	f7ff fede 	bl	80008b4 <I2C_Scan>
    LCD_Init(LCD_ADDR);
 8000af8:	204e      	movs	r0, #78	; 0x4e
 8000afa:	f7ff ffc1 	bl	8000a80 <LCD_Init>

    // set address to 0x00
    LCD_SendCommand(LCD_ADDR, 0b10000000);
 8000afe:	2180      	movs	r1, #128	; 0x80
 8000b00:	204e      	movs	r0, #78	; 0x4e
 8000b02:	f7ff ff99 	bl	8000a38 <LCD_SendCommand>
    LCD_SendString(LCD_ADDR, " Using 1602 LCD");
 8000b06:	4907      	ldr	r1, [pc, #28]	; (8000b24 <init+0x34>)
 8000b08:	204e      	movs	r0, #78	; 0x4e
 8000b0a:	f7ff ffd6 	bl	8000aba <LCD_SendString>

    // set address to 0x40
    LCD_SendCommand(LCD_ADDR, 0b11000000);
 8000b0e:	21c0      	movs	r1, #192	; 0xc0
 8000b10:	204e      	movs	r0, #78	; 0x4e
 8000b12:	f7ff ff91 	bl	8000a38 <LCD_SendCommand>
    LCD_SendString(LCD_ADDR, "  over I2C bus");
 8000b16:	4904      	ldr	r1, [pc, #16]	; (8000b28 <init+0x38>)
 8000b18:	204e      	movs	r0, #78	; 0x4e
 8000b1a:	f7ff ffce 	bl	8000aba <LCD_SendString>
}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	080067c0 	.word	0x080067c0
 8000b28:	080067d0 	.word	0x080067d0

08000b2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b32:	f000 fc37 	bl	80013a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b36:	f000 f943 	bl	8000dc0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b3a:	f7ff fdc9 	bl	80006d0 <MX_GPIO_Init>
  MX_RTC_Init();
 8000b3e:	f000 f9fd 	bl	8000f3c <MX_RTC_Init>
  MX_I2C1_Init();
 8000b42:	f7ff fe1d 	bl	8000780 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8000b46:	f000 fb91 	bl	800126c <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8000b4a:	f7ff fd2b 	bl	80005a4 <MX_ADC1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000b4e:	f000 f9a9 	bl	8000ea4 <MX_NVIC_Init>
//  HAL_UART_Receive_IT(&huart3, &rx, 1);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	init();
 8000b52:	f7ff ffcd 	bl	8000af0 <init>
	LCD_Init(LCD_ADDR);
 8000b56:	204e      	movs	r0, #78	; 0x4e
 8000b58:	f7ff ff92 	bl	8000a80 <LCD_Init>
//	LCD_SendCommand(LCD_ADDR, 0b00000001);
	while (1)
  {
		HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	4985      	ldr	r1, [pc, #532]	; (8000d74 <main+0x248>)
 8000b60:	4885      	ldr	r0, [pc, #532]	; (8000d78 <main+0x24c>)
 8000b62:	f003 f981 	bl	8003e68 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BCD);
 8000b66:	2201      	movs	r2, #1
 8000b68:	4984      	ldr	r1, [pc, #528]	; (8000d7c <main+0x250>)
 8000b6a:	4883      	ldr	r0, [pc, #524]	; (8000d78 <main+0x24c>)
 8000b6c:	f003 fa5e 	bl	800402c <HAL_RTC_GetDate>

		HAL_ADC_Start(&hadc1);
 8000b70:	4883      	ldr	r0, [pc, #524]	; (8000d80 <main+0x254>)
 8000b72:	f000 fcf1 	bl	8001558 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 10);
 8000b76:	210a      	movs	r1, #10
 8000b78:	4881      	ldr	r0, [pc, #516]	; (8000d80 <main+0x254>)
 8000b7a:	f000 fdf2 	bl	8001762 <HAL_ADC_PollForConversion>
		adc_value = HAL_ADC_GetValue(&hadc1);
 8000b7e:	4880      	ldr	r0, [pc, #512]	; (8000d80 <main+0x254>)
 8000b80:	f000 fe7a 	bl	8001878 <HAL_ADC_GetValue>
 8000b84:	4603      	mov	r3, r0
 8000b86:	4a7f      	ldr	r2, [pc, #508]	; (8000d84 <main+0x258>)
 8000b88:	6013      	str	r3, [r2, #0]
		HAL_ADC_Stop(&hadc1);
 8000b8a:	487d      	ldr	r0, [pc, #500]	; (8000d80 <main+0x254>)
 8000b8c:	f000 fdb6 	bl	80016fc <HAL_ADC_Stop>

		sprintf(Time," %s %02x : %02x : %02x", ampm[sTime.TimeFormat], sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000b90:	4b78      	ldr	r3, [pc, #480]	; (8000d74 <main+0x248>)
 8000b92:	78db      	ldrb	r3, [r3, #3]
 8000b94:	461a      	mov	r2, r3
 8000b96:	4613      	mov	r3, r2
 8000b98:	005b      	lsls	r3, r3, #1
 8000b9a:	4413      	add	r3, r2
 8000b9c:	4a7a      	ldr	r2, [pc, #488]	; (8000d88 <main+0x25c>)
 8000b9e:	441a      	add	r2, r3
 8000ba0:	4b74      	ldr	r3, [pc, #464]	; (8000d74 <main+0x248>)
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	4b73      	ldr	r3, [pc, #460]	; (8000d74 <main+0x248>)
 8000ba8:	785b      	ldrb	r3, [r3, #1]
 8000baa:	4619      	mov	r1, r3
 8000bac:	4b71      	ldr	r3, [pc, #452]	; (8000d74 <main+0x248>)
 8000bae:	789b      	ldrb	r3, [r3, #2]
 8000bb0:	9301      	str	r3, [sp, #4]
 8000bb2:	9100      	str	r1, [sp, #0]
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	4975      	ldr	r1, [pc, #468]	; (8000d8c <main+0x260>)
 8000bb8:	4875      	ldr	r0, [pc, #468]	; (8000d90 <main+0x264>)
 8000bba:	f004 fc8f 	bl	80054dc <siprintf>

		// LCD 윗줄
		LCD_SendCommand(LCD_ADDR, 0b10000000);
 8000bbe:	2180      	movs	r1, #128	; 0x80
 8000bc0:	204e      	movs	r0, #78	; 0x4e
 8000bc2:	f7ff ff39 	bl	8000a38 <LCD_SendCommand>
	    LCD_SendString(LCD_ADDR, " Park Jung Hwan");
 8000bc6:	4973      	ldr	r1, [pc, #460]	; (8000d94 <main+0x268>)
 8000bc8:	204e      	movs	r0, #78	; 0x4e
 8000bca:	f7ff ff76 	bl	8000aba <LCD_SendString>

		// LCD 아랫줄
	    LCD_SendCommand(LCD_ADDR, 0b11000000);
 8000bce:	21c0      	movs	r1, #192	; 0xc0
 8000bd0:	204e      	movs	r0, #78	; 0x4e
 8000bd2:	f7ff ff31 	bl	8000a38 <LCD_SendCommand>
	    LCD_SendString(LCD_ADDR, Time);
 8000bd6:	496e      	ldr	r1, [pc, #440]	; (8000d90 <main+0x264>)
 8000bd8:	204e      	movs	r0, #78	; 0x4e
 8000bda:	f7ff ff6e 	bl	8000aba <LCD_SendString>

	    if (button_status(adc_value) == UP) {
 8000bde:	4b69      	ldr	r3, [pc, #420]	; (8000d84 <main+0x258>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4618      	mov	r0, r3
 8000be4:	f000 f96a 	bl	8000ebc <button_status>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b02      	cmp	r3, #2
 8000bec:	d106      	bne.n	8000bfc <main+0xd0>
	    	// 커서 blink ON
			LCD_SendCommand(LCD_ADDR, 0b00001111);
 8000bee:	210f      	movs	r1, #15
 8000bf0:	204e      	movs	r0, #78	; 0x4e
 8000bf2:	f7ff ff21 	bl	8000a38 <LCD_SendCommand>
			printf("UP\r\n");
 8000bf6:	4868      	ldr	r0, [pc, #416]	; (8000d98 <main+0x26c>)
 8000bf8:	f004 fc34 	bl	8005464 <puts>
	    }
	    if (button_status(adc_value) == DOWN) {
 8000bfc:	4b61      	ldr	r3, [pc, #388]	; (8000d84 <main+0x258>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4618      	mov	r0, r3
 8000c02:	f000 f95b 	bl	8000ebc <button_status>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b03      	cmp	r3, #3
 8000c0a:	d102      	bne.n	8000c12 <main+0xe6>
			printf("DOWN\r\n");
 8000c0c:	4863      	ldr	r0, [pc, #396]	; (8000d9c <main+0x270>)
 8000c0e:	f004 fc29 	bl	8005464 <puts>
	    }
	    if (button_status(adc_value) == LEFT) {
 8000c12:	4b5c      	ldr	r3, [pc, #368]	; (8000d84 <main+0x258>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4618      	mov	r0, r3
 8000c18:	f000 f950 	bl	8000ebc <button_status>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	2b04      	cmp	r3, #4
 8000c20:	d106      	bne.n	8000c30 <main+0x104>
	    	// 커서 왼쪽 이동
			LCD_SendCommand(LCD_ADDR, 0b00010000);
 8000c22:	2110      	movs	r1, #16
 8000c24:	204e      	movs	r0, #78	; 0x4e
 8000c26:	f7ff ff07 	bl	8000a38 <LCD_SendCommand>
			printf("LEFT\r\n");
 8000c2a:	485d      	ldr	r0, [pc, #372]	; (8000da0 <main+0x274>)
 8000c2c:	f004 fc1a 	bl	8005464 <puts>
	    }
	    if (button_status(adc_value) == RIGHT) {
 8000c30:	4b54      	ldr	r3, [pc, #336]	; (8000d84 <main+0x258>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4618      	mov	r0, r3
 8000c36:	f000 f941 	bl	8000ebc <button_status>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b05      	cmp	r3, #5
 8000c3e:	d106      	bne.n	8000c4e <main+0x122>
	    	// 커서 오른쪽 이동
			LCD_SendCommand(LCD_ADDR, 0b00010100);
 8000c40:	2114      	movs	r1, #20
 8000c42:	204e      	movs	r0, #78	; 0x4e
 8000c44:	f7ff fef8 	bl	8000a38 <LCD_SendCommand>
			printf("RIGHT\r\n");
 8000c48:	4856      	ldr	r0, [pc, #344]	; (8000da4 <main+0x278>)
 8000c4a:	f004 fc0b 	bl	8005464 <puts>
	    }

	    if (button_status(adc_value) == SELECT) {
 8000c4e:	4b4d      	ldr	r3, [pc, #308]	; (8000d84 <main+0x258>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	4618      	mov	r0, r3
 8000c54:	f000 f932 	bl	8000ebc <button_status>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b01      	cmp	r3, #1
 8000c5c:	d171      	bne.n	8000d42 <main+0x216>
	    	LCD_SendString(LCD_ADDR, Time);
 8000c5e:	494c      	ldr	r1, [pc, #304]	; (8000d90 <main+0x264>)
 8000c60:	204e      	movs	r0, #78	; 0x4e
 8000c62:	f7ff ff2a 	bl	8000aba <LCD_SendString>
	    	mode++;
 8000c66:	4b50      	ldr	r3, [pc, #320]	; (8000da8 <main+0x27c>)
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	3301      	adds	r3, #1
 8000c6c:	b2da      	uxtb	r2, r3
 8000c6e:	4b4e      	ldr	r3, [pc, #312]	; (8000da8 <main+0x27c>)
 8000c70:	701a      	strb	r2, [r3, #0]
	    	printf("SELECT\r\n");
 8000c72:	484e      	ldr	r0, [pc, #312]	; (8000dac <main+0x280>)
 8000c74:	f004 fbf6 	bl	8005464 <puts>
	    }

	    while(mode != 0) {
 8000c78:	e063      	b.n	8000d42 <main+0x216>

	    	HAL_ADC_Start(&hadc1);
 8000c7a:	4841      	ldr	r0, [pc, #260]	; (8000d80 <main+0x254>)
 8000c7c:	f000 fc6c 	bl	8001558 <HAL_ADC_Start>
			HAL_ADC_PollForConversion(&hadc1, 10);
 8000c80:	210a      	movs	r1, #10
 8000c82:	483f      	ldr	r0, [pc, #252]	; (8000d80 <main+0x254>)
 8000c84:	f000 fd6d 	bl	8001762 <HAL_ADC_PollForConversion>
			adc_value = HAL_ADC_GetValue(&hadc1);
 8000c88:	483d      	ldr	r0, [pc, #244]	; (8000d80 <main+0x254>)
 8000c8a:	f000 fdf5 	bl	8001878 <HAL_ADC_GetValue>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	4a3c      	ldr	r2, [pc, #240]	; (8000d84 <main+0x258>)
 8000c92:	6013      	str	r3, [r2, #0]
			HAL_ADC_Stop(&hadc1);
 8000c94:	483a      	ldr	r0, [pc, #232]	; (8000d80 <main+0x254>)
 8000c96:	f000 fd31 	bl	80016fc <HAL_ADC_Stop>

	    	if (button_status(adc_value) == UP) {
 8000c9a:	4b3a      	ldr	r3, [pc, #232]	; (8000d84 <main+0x258>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f000 f90c 	bl	8000ebc <button_status>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b02      	cmp	r3, #2
 8000ca8:	d106      	bne.n	8000cb8 <main+0x18c>
		    	// 커서 blink
				LCD_SendCommand(LCD_ADDR, 0b00001111);
 8000caa:	210f      	movs	r1, #15
 8000cac:	204e      	movs	r0, #78	; 0x4e
 8000cae:	f7ff fec3 	bl	8000a38 <LCD_SendCommand>
				printf("UP\r\n");
 8000cb2:	4839      	ldr	r0, [pc, #228]	; (8000d98 <main+0x26c>)
 8000cb4:	f004 fbd6 	bl	8005464 <puts>
		    }
		    if (button_status(adc_value) == DOWN) {
 8000cb8:	4b32      	ldr	r3, [pc, #200]	; (8000d84 <main+0x258>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f000 f8fd 	bl	8000ebc <button_status>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b03      	cmp	r3, #3
 8000cc6:	d10b      	bne.n	8000ce0 <main+0x1b4>
		    	mode++;
 8000cc8:	4b37      	ldr	r3, [pc, #220]	; (8000da8 <main+0x27c>)
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	3301      	adds	r3, #1
 8000cce:	b2da      	uxtb	r2, r3
 8000cd0:	4b35      	ldr	r3, [pc, #212]	; (8000da8 <main+0x27c>)
 8000cd2:	701a      	strb	r2, [r3, #0]
				printf("DOWN : %d \r\n", mode);
 8000cd4:	4b34      	ldr	r3, [pc, #208]	; (8000da8 <main+0x27c>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	4619      	mov	r1, r3
 8000cda:	4835      	ldr	r0, [pc, #212]	; (8000db0 <main+0x284>)
 8000cdc:	f004 fb3c 	bl	8005358 <iprintf>
		    }
		    if (button_status(adc_value) == LEFT) {
 8000ce0:	4b28      	ldr	r3, [pc, #160]	; (8000d84 <main+0x258>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f000 f8e9 	bl	8000ebc <button_status>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b04      	cmp	r3, #4
 8000cee:	d106      	bne.n	8000cfe <main+0x1d2>
		    	// 커서 왼쪽이동
		    	LCD_SendCommand(LCD_ADDR, 0b00010000);
 8000cf0:	2110      	movs	r1, #16
 8000cf2:	204e      	movs	r0, #78	; 0x4e
 8000cf4:	f7ff fea0 	bl	8000a38 <LCD_SendCommand>
				printf("LEFT\r\n");
 8000cf8:	4829      	ldr	r0, [pc, #164]	; (8000da0 <main+0x274>)
 8000cfa:	f004 fbb3 	bl	8005464 <puts>
		    }
		    if (button_status(adc_value) == RIGHT) {
 8000cfe:	4b21      	ldr	r3, [pc, #132]	; (8000d84 <main+0x258>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	4618      	mov	r0, r3
 8000d04:	f000 f8da 	bl	8000ebc <button_status>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b05      	cmp	r3, #5
 8000d0c:	d106      	bne.n	8000d1c <main+0x1f0>
		    	// 커서 오른쪽이동
				LCD_SendCommand(LCD_ADDR, 0b00010100);
 8000d0e:	2114      	movs	r1, #20
 8000d10:	204e      	movs	r0, #78	; 0x4e
 8000d12:	f7ff fe91 	bl	8000a38 <LCD_SendCommand>
				printf("RIGHT\r\n");
 8000d16:	4823      	ldr	r0, [pc, #140]	; (8000da4 <main+0x278>)
 8000d18:	f004 fba4 	bl	8005464 <puts>
		    }

		    if (button_status(adc_value) == SELECT) {
 8000d1c:	4b19      	ldr	r3, [pc, #100]	; (8000d84 <main+0x258>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4618      	mov	r0, r3
 8000d22:	f000 f8cb 	bl	8000ebc <button_status>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b01      	cmp	r3, #1
 8000d2a:	d106      	bne.n	8000d3a <main+0x20e>
		    	printf("SELECT\r\n");
 8000d2c:	481f      	ldr	r0, [pc, #124]	; (8000dac <main+0x280>)
 8000d2e:	f004 fb99 	bl	8005464 <puts>
		        // display & cursor home (keep this!)
		        LCD_SendCommand(LCD_ADDR, 0b00000010);
 8000d32:	2102      	movs	r1, #2
 8000d34:	204e      	movs	r0, #78	; 0x4e
 8000d36:	f7ff fe7f 	bl	8000a38 <LCD_SendCommand>
		    }
			HAL_Delay(1000);
 8000d3a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d3e:	f000 fba3 	bl	8001488 <HAL_Delay>
	    while(mode != 0) {
 8000d42:	4b19      	ldr	r3, [pc, #100]	; (8000da8 <main+0x27c>)
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d197      	bne.n	8000c7a <main+0x14e>
	    }

		memset(buf, 0, sizeof(buf));
 8000d4a:	2250      	movs	r2, #80	; 0x50
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	4819      	ldr	r0, [pc, #100]	; (8000db4 <main+0x288>)
 8000d50:	f004 fafa 	bl	8005348 <memset>
		sprintf(buf, "%d\r\n", adc_value);
 8000d54:	4b0b      	ldr	r3, [pc, #44]	; (8000d84 <main+0x258>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	461a      	mov	r2, r3
 8000d5a:	4917      	ldr	r1, [pc, #92]	; (8000db8 <main+0x28c>)
 8000d5c:	4815      	ldr	r0, [pc, #84]	; (8000db4 <main+0x288>)
 8000d5e:	f004 fbbd 	bl	80054dc <siprintf>
		HAL_UART_Transmit_IT(&huart3, buf, sizeof(buf));
 8000d62:	2250      	movs	r2, #80	; 0x50
 8000d64:	4913      	ldr	r1, [pc, #76]	; (8000db4 <main+0x288>)
 8000d66:	4815      	ldr	r0, [pc, #84]	; (8000dbc <main+0x290>)
 8000d68:	f003 fb4b 	bl	8004402 <HAL_UART_Transmit_IT>

		HAL_Delay(100);
 8000d6c:	2064      	movs	r0, #100	; 0x64
 8000d6e:	f000 fb8b 	bl	8001488 <HAL_Delay>
  {
 8000d72:	e6f3      	b.n	8000b5c <main+0x30>
 8000d74:	2000019c 	.word	0x2000019c
 8000d78:	20000204 	.word	0x20000204
 8000d7c:	200001b0 	.word	0x200001b0
 8000d80:	20000094 	.word	0x20000094
 8000d84:	20000134 	.word	0x20000134
 8000d88:	20000000 	.word	0x20000000
 8000d8c:	080067e0 	.word	0x080067e0
 8000d90:	20000138 	.word	0x20000138
 8000d94:	080067f8 	.word	0x080067f8
 8000d98:	08006808 	.word	0x08006808
 8000d9c:	0800680c 	.word	0x0800680c
 8000da0:	08006814 	.word	0x08006814
 8000da4:	0800681c 	.word	0x0800681c
 8000da8:	20000130 	.word	0x20000130
 8000dac:	08006824 	.word	0x08006824
 8000db0:	0800682c 	.word	0x0800682c
 8000db4:	200001b4 	.word	0x200001b4
 8000db8:	0800683c 	.word	0x0800683c
 8000dbc:	20000228 	.word	0x20000228

08000dc0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b094      	sub	sp, #80	; 0x50
 8000dc4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dc6:	f107 0320 	add.w	r3, r7, #32
 8000dca:	2230      	movs	r2, #48	; 0x30
 8000dcc:	2100      	movs	r1, #0
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f004 faba 	bl	8005348 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dd4:	f107 030c 	add.w	r3, r7, #12
 8000dd8:	2200      	movs	r2, #0
 8000dda:	601a      	str	r2, [r3, #0]
 8000ddc:	605a      	str	r2, [r3, #4]
 8000dde:	609a      	str	r2, [r3, #8]
 8000de0:	60da      	str	r2, [r3, #12]
 8000de2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000de4:	2300      	movs	r3, #0
 8000de6:	60bb      	str	r3, [r7, #8]
 8000de8:	4b2c      	ldr	r3, [pc, #176]	; (8000e9c <SystemClock_Config+0xdc>)
 8000dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dec:	4a2b      	ldr	r2, [pc, #172]	; (8000e9c <SystemClock_Config+0xdc>)
 8000dee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000df2:	6413      	str	r3, [r2, #64]	; 0x40
 8000df4:	4b29      	ldr	r3, [pc, #164]	; (8000e9c <SystemClock_Config+0xdc>)
 8000df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000df8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dfc:	60bb      	str	r3, [r7, #8]
 8000dfe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e00:	2300      	movs	r3, #0
 8000e02:	607b      	str	r3, [r7, #4]
 8000e04:	4b26      	ldr	r3, [pc, #152]	; (8000ea0 <SystemClock_Config+0xe0>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a25      	ldr	r2, [pc, #148]	; (8000ea0 <SystemClock_Config+0xe0>)
 8000e0a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000e0e:	6013      	str	r3, [r2, #0]
 8000e10:	4b23      	ldr	r3, [pc, #140]	; (8000ea0 <SystemClock_Config+0xe0>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000e18:	607b      	str	r3, [r7, #4]
 8000e1a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000e1c:	2306      	movs	r3, #6
 8000e1e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000e20:	2301      	movs	r3, #1
 8000e22:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e24:	2301      	movs	r3, #1
 8000e26:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e28:	2310      	movs	r3, #16
 8000e2a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e2c:	2302      	movs	r3, #2
 8000e2e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e30:	2300      	movs	r3, #0
 8000e32:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000e34:	2308      	movs	r3, #8
 8000e36:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000e38:	23b4      	movs	r3, #180	; 0xb4
 8000e3a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e3c:	2302      	movs	r3, #2
 8000e3e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e40:	2304      	movs	r3, #4
 8000e42:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e44:	f107 0320 	add.w	r3, r7, #32
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f002 f8e5 	bl	8003018 <HAL_RCC_OscConfig>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d001      	beq.n	8000e58 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000e54:	f000 f86c 	bl	8000f30 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000e58:	f002 f88e 	bl	8002f78 <HAL_PWREx_EnableOverDrive>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000e62:	f000 f865 	bl	8000f30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e66:	230f      	movs	r3, #15
 8000e68:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e72:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000e76:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e7c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000e7e:	f107 030c 	add.w	r3, r7, #12
 8000e82:	2105      	movs	r1, #5
 8000e84:	4618      	mov	r0, r3
 8000e86:	f002 fb3f 	bl	8003508 <HAL_RCC_ClockConfig>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000e90:	f000 f84e 	bl	8000f30 <Error_Handler>
  }
}
 8000e94:	bf00      	nop
 8000e96:	3750      	adds	r7, #80	; 0x50
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	40023800 	.word	0x40023800
 8000ea0:	40007000 	.word	0x40007000

08000ea4 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	2100      	movs	r1, #0
 8000eac:	2027      	movs	r0, #39	; 0x27
 8000eae:	f000 fffa 	bl	8001ea6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000eb2:	2027      	movs	r0, #39	; 0x27
 8000eb4:	f001 f813 	bl	8001ede <HAL_NVIC_EnableIRQ>
}
 8000eb8:	bf00      	nop
 8000eba:	bd80      	pop	{r7, pc}

08000ebc <button_status>:

/* USER CODE BEGIN 4 */
ADC_StatusTypeDef button_status(uint32_t value) {
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]

	if (value < 100) return UP;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2b63      	cmp	r3, #99	; 0x63
 8000ec8:	d801      	bhi.n	8000ece <button_status+0x12>
 8000eca:	2302      	movs	r3, #2
 8000ecc:	e02a      	b.n	8000f24 <button_status+0x68>
	if (800 < value && value < 900) return DOWN;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8000ed4:	d905      	bls.n	8000ee2 <button_status+0x26>
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8000edc:	d201      	bcs.n	8000ee2 <button_status+0x26>
 8000ede:	2303      	movs	r3, #3
 8000ee0:	e020      	b.n	8000f24 <button_status+0x68>
	if (1800 < value && value < 2000) return LEFT;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8000ee8:	d905      	bls.n	8000ef6 <button_status+0x3a>
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000ef0:	d201      	bcs.n	8000ef6 <button_status+0x3a>
 8000ef2:	2304      	movs	r3, #4
 8000ef4:	e016      	b.n	8000f24 <button_status+0x68>
	if (2800 < value && value < 3000) return RIGHT;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	f5b3 6f2f 	cmp.w	r3, #2800	; 0xaf0
 8000efc:	d906      	bls.n	8000f0c <button_status+0x50>
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8000f04:	4293      	cmp	r3, r2
 8000f06:	d801      	bhi.n	8000f0c <button_status+0x50>
 8000f08:	2305      	movs	r3, #5
 8000f0a:	e00b      	b.n	8000f24 <button_status+0x68>
	if (4000 < value && value < 5000) return SELECT;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8000f12:	d906      	bls.n	8000f22 <button_status+0x66>
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	f241 3287 	movw	r2, #4999	; 0x1387
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d801      	bhi.n	8000f22 <button_status+0x66>
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e000      	b.n	8000f24 <button_status+0x68>

	return NONE;
 8000f22:	2300      	movs	r3, #0
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr

08000f30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f34:	b672      	cpsid	i
}
 8000f36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f38:	e7fe      	b.n	8000f38 <Error_Handler+0x8>
	...

08000f3c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b086      	sub	sp, #24
 8000f40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]
 8000f48:	605a      	str	r2, [r3, #4]
 8000f4a:	609a      	str	r2, [r3, #8]
 8000f4c:	60da      	str	r2, [r3, #12]
 8000f4e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000f50:	2300      	movs	r3, #0
 8000f52:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000f54:	4b25      	ldr	r3, [pc, #148]	; (8000fec <MX_RTC_Init+0xb0>)
 8000f56:	4a26      	ldr	r2, [pc, #152]	; (8000ff0 <MX_RTC_Init+0xb4>)
 8000f58:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000f5a:	4b24      	ldr	r3, [pc, #144]	; (8000fec <MX_RTC_Init+0xb0>)
 8000f5c:	2240      	movs	r2, #64	; 0x40
 8000f5e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000f60:	4b22      	ldr	r3, [pc, #136]	; (8000fec <MX_RTC_Init+0xb0>)
 8000f62:	227f      	movs	r2, #127	; 0x7f
 8000f64:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000f66:	4b21      	ldr	r3, [pc, #132]	; (8000fec <MX_RTC_Init+0xb0>)
 8000f68:	22ff      	movs	r2, #255	; 0xff
 8000f6a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000f6c:	4b1f      	ldr	r3, [pc, #124]	; (8000fec <MX_RTC_Init+0xb0>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000f72:	4b1e      	ldr	r3, [pc, #120]	; (8000fec <MX_RTC_Init+0xb0>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000f78:	4b1c      	ldr	r3, [pc, #112]	; (8000fec <MX_RTC_Init+0xb0>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000f7e:	481b      	ldr	r0, [pc, #108]	; (8000fec <MX_RTC_Init+0xb0>)
 8000f80:	f002 fe62 	bl	8003c48 <HAL_RTC_Init>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8000f8a:	f7ff ffd1 	bl	8000f30 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x1;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8000f92:	2300      	movs	r3, #0
 8000f94:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000f96:	2300      	movs	r3, #0
 8000f98:	71bb      	strb	r3, [r7, #6]
  sTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	71fb      	strb	r3, [r7, #7]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000fa6:	1d3b      	adds	r3, r7, #4
 8000fa8:	2201      	movs	r2, #1
 8000faa:	4619      	mov	r1, r3
 8000fac:	480f      	ldr	r0, [pc, #60]	; (8000fec <MX_RTC_Init+0xb0>)
 8000fae:	f002 fec1 	bl	8003d34 <HAL_RTC_SetTime>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <MX_RTC_Init+0x80>
  {
    Error_Handler();
 8000fb8:	f7ff ffba 	bl	8000f30 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000fcc:	463b      	mov	r3, r7
 8000fce:	2201      	movs	r2, #1
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	4806      	ldr	r0, [pc, #24]	; (8000fec <MX_RTC_Init+0xb0>)
 8000fd4:	f002 ffa6 	bl	8003f24 <HAL_RTC_SetDate>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <MX_RTC_Init+0xa6>
  {
    Error_Handler();
 8000fde:	f7ff ffa7 	bl	8000f30 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000fe2:	bf00      	nop
 8000fe4:	3718      	adds	r7, #24
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	20000204 	.word	0x20000204
 8000ff0:	40002800 	.word	0x40002800

08000ff4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b08e      	sub	sp, #56	; 0x38
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ffc:	f107 0308 	add.w	r3, r7, #8
 8001000:	2230      	movs	r2, #48	; 0x30
 8001002:	2100      	movs	r1, #0
 8001004:	4618      	mov	r0, r3
 8001006:	f004 f99f 	bl	8005348 <memset>
  if(rtcHandle->Instance==RTC)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4a0c      	ldr	r2, [pc, #48]	; (8001040 <HAL_RTC_MspInit+0x4c>)
 8001010:	4293      	cmp	r3, r2
 8001012:	d111      	bne.n	8001038 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001014:	2320      	movs	r3, #32
 8001016:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001018:	f44f 7380 	mov.w	r3, #256	; 0x100
 800101c:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800101e:	f107 0308 	add.w	r3, r7, #8
 8001022:	4618      	mov	r0, r3
 8001024:	f002 fc50 	bl	80038c8 <HAL_RCCEx_PeriphCLKConfig>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800102e:	f7ff ff7f 	bl	8000f30 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001032:	4b04      	ldr	r3, [pc, #16]	; (8001044 <HAL_RTC_MspInit+0x50>)
 8001034:	2201      	movs	r2, #1
 8001036:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001038:	bf00      	nop
 800103a:	3738      	adds	r7, #56	; 0x38
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	40002800 	.word	0x40002800
 8001044:	42470e3c 	.word	0x42470e3c

08001048 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800104e:	2300      	movs	r3, #0
 8001050:	607b      	str	r3, [r7, #4]
 8001052:	4b10      	ldr	r3, [pc, #64]	; (8001094 <HAL_MspInit+0x4c>)
 8001054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001056:	4a0f      	ldr	r2, [pc, #60]	; (8001094 <HAL_MspInit+0x4c>)
 8001058:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800105c:	6453      	str	r3, [r2, #68]	; 0x44
 800105e:	4b0d      	ldr	r3, [pc, #52]	; (8001094 <HAL_MspInit+0x4c>)
 8001060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001062:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001066:	607b      	str	r3, [r7, #4]
 8001068:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800106a:	2300      	movs	r3, #0
 800106c:	603b      	str	r3, [r7, #0]
 800106e:	4b09      	ldr	r3, [pc, #36]	; (8001094 <HAL_MspInit+0x4c>)
 8001070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001072:	4a08      	ldr	r2, [pc, #32]	; (8001094 <HAL_MspInit+0x4c>)
 8001074:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001078:	6413      	str	r3, [r2, #64]	; 0x40
 800107a:	4b06      	ldr	r3, [pc, #24]	; (8001094 <HAL_MspInit+0x4c>)
 800107c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800107e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001082:	603b      	str	r3, [r7, #0]
 8001084:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001086:	bf00      	nop
 8001088:	370c      	adds	r7, #12
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	40023800 	.word	0x40023800

08001098 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800109c:	e7fe      	b.n	800109c <NMI_Handler+0x4>

0800109e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800109e:	b480      	push	{r7}
 80010a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010a2:	e7fe      	b.n	80010a2 <HardFault_Handler+0x4>

080010a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010a8:	e7fe      	b.n	80010a8 <MemManage_Handler+0x4>

080010aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010aa:	b480      	push	{r7}
 80010ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010ae:	e7fe      	b.n	80010ae <BusFault_Handler+0x4>

080010b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010b4:	e7fe      	b.n	80010b4 <UsageFault_Handler+0x4>

080010b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010b6:	b480      	push	{r7}
 80010b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010ba:	bf00      	nop
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr

080010c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr

080010d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010d2:	b480      	push	{r7}
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010d6:	bf00      	nop
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010e4:	f000 f9b0 	bl	8001448 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010e8:	bf00      	nop
 80010ea:	bd80      	pop	{r7, pc}

080010ec <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80010f0:	4802      	ldr	r0, [pc, #8]	; (80010fc <USART3_IRQHandler+0x10>)
 80010f2:	f003 f9cb 	bl	800448c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20000228 	.word	0x20000228

08001100 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af00      	add	r7, sp, #0
 8001106:	60f8      	str	r0, [r7, #12]
 8001108:	60b9      	str	r1, [r7, #8]
 800110a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800110c:	2300      	movs	r3, #0
 800110e:	617b      	str	r3, [r7, #20]
 8001110:	e00a      	b.n	8001128 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001112:	f3af 8000 	nop.w
 8001116:	4601      	mov	r1, r0
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	1c5a      	adds	r2, r3, #1
 800111c:	60ba      	str	r2, [r7, #8]
 800111e:	b2ca      	uxtb	r2, r1
 8001120:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	3301      	adds	r3, #1
 8001126:	617b      	str	r3, [r7, #20]
 8001128:	697a      	ldr	r2, [r7, #20]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	429a      	cmp	r2, r3
 800112e:	dbf0      	blt.n	8001112 <_read+0x12>
	}

return len;
 8001130:	687b      	ldr	r3, [r7, #4]
}
 8001132:	4618      	mov	r0, r3
 8001134:	3718      	adds	r7, #24
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	b086      	sub	sp, #24
 800113e:	af00      	add	r7, sp, #0
 8001140:	60f8      	str	r0, [r7, #12]
 8001142:	60b9      	str	r1, [r7, #8]
 8001144:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001146:	2300      	movs	r3, #0
 8001148:	617b      	str	r3, [r7, #20]
 800114a:	e009      	b.n	8001160 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	1c5a      	adds	r2, r3, #1
 8001150:	60ba      	str	r2, [r7, #8]
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff fb9b 	bl	8000890 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	3301      	adds	r3, #1
 800115e:	617b      	str	r3, [r7, #20]
 8001160:	697a      	ldr	r2, [r7, #20]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	429a      	cmp	r2, r3
 8001166:	dbf1      	blt.n	800114c <_write+0x12>
	}
	return len;
 8001168:	687b      	ldr	r3, [r7, #4]
}
 800116a:	4618      	mov	r0, r3
 800116c:	3718      	adds	r7, #24
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <_close>:

int _close(int file)
{
 8001172:	b480      	push	{r7}
 8001174:	b083      	sub	sp, #12
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
	return -1;
 800117a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800117e:	4618      	mov	r0, r3
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr

0800118a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800118a:	b480      	push	{r7}
 800118c:	b083      	sub	sp, #12
 800118e:	af00      	add	r7, sp, #0
 8001190:	6078      	str	r0, [r7, #4]
 8001192:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800119a:	605a      	str	r2, [r3, #4]
	return 0;
 800119c:	2300      	movs	r3, #0
}
 800119e:	4618      	mov	r0, r3
 80011a0:	370c      	adds	r7, #12
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr

080011aa <_isatty>:

int _isatty(int file)
{
 80011aa:	b480      	push	{r7}
 80011ac:	b083      	sub	sp, #12
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	6078      	str	r0, [r7, #4]
	return 1;
 80011b2:	2301      	movs	r3, #1
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	370c      	adds	r7, #12
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	607a      	str	r2, [r7, #4]
	return 0;
 80011cc:	2300      	movs	r3, #0
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	3714      	adds	r7, #20
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
	...

080011dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b086      	sub	sp, #24
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011e4:	4a14      	ldr	r2, [pc, #80]	; (8001238 <_sbrk+0x5c>)
 80011e6:	4b15      	ldr	r3, [pc, #84]	; (800123c <_sbrk+0x60>)
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011f0:	4b13      	ldr	r3, [pc, #76]	; (8001240 <_sbrk+0x64>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d102      	bne.n	80011fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011f8:	4b11      	ldr	r3, [pc, #68]	; (8001240 <_sbrk+0x64>)
 80011fa:	4a12      	ldr	r2, [pc, #72]	; (8001244 <_sbrk+0x68>)
 80011fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011fe:	4b10      	ldr	r3, [pc, #64]	; (8001240 <_sbrk+0x64>)
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	4413      	add	r3, r2
 8001206:	693a      	ldr	r2, [r7, #16]
 8001208:	429a      	cmp	r2, r3
 800120a:	d207      	bcs.n	800121c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800120c:	f004 f872 	bl	80052f4 <__errno>
 8001210:	4603      	mov	r3, r0
 8001212:	220c      	movs	r2, #12
 8001214:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001216:	f04f 33ff 	mov.w	r3, #4294967295
 800121a:	e009      	b.n	8001230 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800121c:	4b08      	ldr	r3, [pc, #32]	; (8001240 <_sbrk+0x64>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001222:	4b07      	ldr	r3, [pc, #28]	; (8001240 <_sbrk+0x64>)
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4413      	add	r3, r2
 800122a:	4a05      	ldr	r2, [pc, #20]	; (8001240 <_sbrk+0x64>)
 800122c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800122e:	68fb      	ldr	r3, [r7, #12]
}
 8001230:	4618      	mov	r0, r3
 8001232:	3718      	adds	r7, #24
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	20030000 	.word	0x20030000
 800123c:	00000400 	.word	0x00000400
 8001240:	20000224 	.word	0x20000224
 8001244:	20000280 	.word	0x20000280

08001248 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800124c:	4b06      	ldr	r3, [pc, #24]	; (8001268 <SystemInit+0x20>)
 800124e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001252:	4a05      	ldr	r2, [pc, #20]	; (8001268 <SystemInit+0x20>)
 8001254:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001258:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800125c:	bf00      	nop
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	e000ed00 	.word	0xe000ed00

0800126c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001270:	4b11      	ldr	r3, [pc, #68]	; (80012b8 <MX_USART3_UART_Init+0x4c>)
 8001272:	4a12      	ldr	r2, [pc, #72]	; (80012bc <MX_USART3_UART_Init+0x50>)
 8001274:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001276:	4b10      	ldr	r3, [pc, #64]	; (80012b8 <MX_USART3_UART_Init+0x4c>)
 8001278:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800127c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800127e:	4b0e      	ldr	r3, [pc, #56]	; (80012b8 <MX_USART3_UART_Init+0x4c>)
 8001280:	2200      	movs	r2, #0
 8001282:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001284:	4b0c      	ldr	r3, [pc, #48]	; (80012b8 <MX_USART3_UART_Init+0x4c>)
 8001286:	2200      	movs	r2, #0
 8001288:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800128a:	4b0b      	ldr	r3, [pc, #44]	; (80012b8 <MX_USART3_UART_Init+0x4c>)
 800128c:	2200      	movs	r2, #0
 800128e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001290:	4b09      	ldr	r3, [pc, #36]	; (80012b8 <MX_USART3_UART_Init+0x4c>)
 8001292:	220c      	movs	r2, #12
 8001294:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001296:	4b08      	ldr	r3, [pc, #32]	; (80012b8 <MX_USART3_UART_Init+0x4c>)
 8001298:	2200      	movs	r2, #0
 800129a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800129c:	4b06      	ldr	r3, [pc, #24]	; (80012b8 <MX_USART3_UART_Init+0x4c>)
 800129e:	2200      	movs	r2, #0
 80012a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80012a2:	4805      	ldr	r0, [pc, #20]	; (80012b8 <MX_USART3_UART_Init+0x4c>)
 80012a4:	f002 ffce 	bl	8004244 <HAL_UART_Init>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80012ae:	f7ff fe3f 	bl	8000f30 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80012b2:	bf00      	nop
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	20000228 	.word	0x20000228
 80012bc:	40004800 	.word	0x40004800

080012c0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08a      	sub	sp, #40	; 0x28
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c8:	f107 0314 	add.w	r3, r7, #20
 80012cc:	2200      	movs	r2, #0
 80012ce:	601a      	str	r2, [r3, #0]
 80012d0:	605a      	str	r2, [r3, #4]
 80012d2:	609a      	str	r2, [r3, #8]
 80012d4:	60da      	str	r2, [r3, #12]
 80012d6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a19      	ldr	r2, [pc, #100]	; (8001344 <HAL_UART_MspInit+0x84>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d12c      	bne.n	800133c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80012e2:	2300      	movs	r3, #0
 80012e4:	613b      	str	r3, [r7, #16]
 80012e6:	4b18      	ldr	r3, [pc, #96]	; (8001348 <HAL_UART_MspInit+0x88>)
 80012e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ea:	4a17      	ldr	r2, [pc, #92]	; (8001348 <HAL_UART_MspInit+0x88>)
 80012ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012f0:	6413      	str	r3, [r2, #64]	; 0x40
 80012f2:	4b15      	ldr	r3, [pc, #84]	; (8001348 <HAL_UART_MspInit+0x88>)
 80012f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80012fa:	613b      	str	r3, [r7, #16]
 80012fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012fe:	2300      	movs	r3, #0
 8001300:	60fb      	str	r3, [r7, #12]
 8001302:	4b11      	ldr	r3, [pc, #68]	; (8001348 <HAL_UART_MspInit+0x88>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001306:	4a10      	ldr	r2, [pc, #64]	; (8001348 <HAL_UART_MspInit+0x88>)
 8001308:	f043 0308 	orr.w	r3, r3, #8
 800130c:	6313      	str	r3, [r2, #48]	; 0x30
 800130e:	4b0e      	ldr	r3, [pc, #56]	; (8001348 <HAL_UART_MspInit+0x88>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001312:	f003 0308 	and.w	r3, r3, #8
 8001316:	60fb      	str	r3, [r7, #12]
 8001318:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800131a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800131e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001320:	2302      	movs	r3, #2
 8001322:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001324:	2300      	movs	r3, #0
 8001326:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001328:	2303      	movs	r3, #3
 800132a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800132c:	2307      	movs	r3, #7
 800132e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001330:	f107 0314 	add.w	r3, r7, #20
 8001334:	4619      	mov	r1, r3
 8001336:	4805      	ldr	r0, [pc, #20]	; (800134c <HAL_UART_MspInit+0x8c>)
 8001338:	f000 fe7e 	bl	8002038 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800133c:	bf00      	nop
 800133e:	3728      	adds	r7, #40	; 0x28
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	40004800 	.word	0x40004800
 8001348:	40023800 	.word	0x40023800
 800134c:	40020c00 	.word	0x40020c00

08001350 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001350:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001388 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001354:	480d      	ldr	r0, [pc, #52]	; (800138c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001356:	490e      	ldr	r1, [pc, #56]	; (8001390 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001358:	4a0e      	ldr	r2, [pc, #56]	; (8001394 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800135a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800135c:	e002      	b.n	8001364 <LoopCopyDataInit>

0800135e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800135e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001360:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001362:	3304      	adds	r3, #4

08001364 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001364:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001366:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001368:	d3f9      	bcc.n	800135e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800136a:	4a0b      	ldr	r2, [pc, #44]	; (8001398 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800136c:	4c0b      	ldr	r4, [pc, #44]	; (800139c <LoopFillZerobss+0x26>)
  movs r3, #0
 800136e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001370:	e001      	b.n	8001376 <LoopFillZerobss>

08001372 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001372:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001374:	3204      	adds	r2, #4

08001376 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001376:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001378:	d3fb      	bcc.n	8001372 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800137a:	f7ff ff65 	bl	8001248 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800137e:	f003 ffbf 	bl	8005300 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001382:	f7ff fbd3 	bl	8000b2c <main>
  bx  lr    
 8001386:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001388:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800138c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001390:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001394:	08006904 	.word	0x08006904
  ldr r2, =_sbss
 8001398:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800139c:	20000280 	.word	0x20000280

080013a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013a0:	e7fe      	b.n	80013a0 <ADC_IRQHandler>
	...

080013a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013a8:	4b0e      	ldr	r3, [pc, #56]	; (80013e4 <HAL_Init+0x40>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a0d      	ldr	r2, [pc, #52]	; (80013e4 <HAL_Init+0x40>)
 80013ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013b4:	4b0b      	ldr	r3, [pc, #44]	; (80013e4 <HAL_Init+0x40>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a0a      	ldr	r2, [pc, #40]	; (80013e4 <HAL_Init+0x40>)
 80013ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013c0:	4b08      	ldr	r3, [pc, #32]	; (80013e4 <HAL_Init+0x40>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a07      	ldr	r2, [pc, #28]	; (80013e4 <HAL_Init+0x40>)
 80013c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013cc:	2003      	movs	r0, #3
 80013ce:	f000 fd5f 	bl	8001e90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013d2:	200f      	movs	r0, #15
 80013d4:	f000 f808 	bl	80013e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013d8:	f7ff fe36 	bl	8001048 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013dc:	2300      	movs	r3, #0
}
 80013de:	4618      	mov	r0, r3
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	40023c00 	.word	0x40023c00

080013e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013f0:	4b12      	ldr	r3, [pc, #72]	; (800143c <HAL_InitTick+0x54>)
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	4b12      	ldr	r3, [pc, #72]	; (8001440 <HAL_InitTick+0x58>)
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	4619      	mov	r1, r3
 80013fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001402:	fbb2 f3f3 	udiv	r3, r2, r3
 8001406:	4618      	mov	r0, r3
 8001408:	f000 fd77 	bl	8001efa <HAL_SYSTICK_Config>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	e00e      	b.n	8001434 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2b0f      	cmp	r3, #15
 800141a:	d80a      	bhi.n	8001432 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800141c:	2200      	movs	r2, #0
 800141e:	6879      	ldr	r1, [r7, #4]
 8001420:	f04f 30ff 	mov.w	r0, #4294967295
 8001424:	f000 fd3f 	bl	8001ea6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001428:	4a06      	ldr	r2, [pc, #24]	; (8001444 <HAL_InitTick+0x5c>)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800142e:	2300      	movs	r3, #0
 8001430:	e000      	b.n	8001434 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
}
 8001434:	4618      	mov	r0, r3
 8001436:	3708      	adds	r7, #8
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	20000008 	.word	0x20000008
 8001440:	20000010 	.word	0x20000010
 8001444:	2000000c 	.word	0x2000000c

08001448 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800144c:	4b06      	ldr	r3, [pc, #24]	; (8001468 <HAL_IncTick+0x20>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	461a      	mov	r2, r3
 8001452:	4b06      	ldr	r3, [pc, #24]	; (800146c <HAL_IncTick+0x24>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4413      	add	r3, r2
 8001458:	4a04      	ldr	r2, [pc, #16]	; (800146c <HAL_IncTick+0x24>)
 800145a:	6013      	str	r3, [r2, #0]
}
 800145c:	bf00      	nop
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	20000010 	.word	0x20000010
 800146c:	2000026c 	.word	0x2000026c

08001470 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  return uwTick;
 8001474:	4b03      	ldr	r3, [pc, #12]	; (8001484 <HAL_GetTick+0x14>)
 8001476:	681b      	ldr	r3, [r3, #0]
}
 8001478:	4618      	mov	r0, r3
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	2000026c 	.word	0x2000026c

08001488 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001490:	f7ff ffee 	bl	8001470 <HAL_GetTick>
 8001494:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014a0:	d005      	beq.n	80014ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014a2:	4b0a      	ldr	r3, [pc, #40]	; (80014cc <HAL_Delay+0x44>)
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	461a      	mov	r2, r3
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	4413      	add	r3, r2
 80014ac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80014ae:	bf00      	nop
 80014b0:	f7ff ffde 	bl	8001470 <HAL_GetTick>
 80014b4:	4602      	mov	r2, r0
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	68fa      	ldr	r2, [r7, #12]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d8f7      	bhi.n	80014b0 <HAL_Delay+0x28>
  {
  }
}
 80014c0:	bf00      	nop
 80014c2:	bf00      	nop
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	20000010 	.word	0x20000010

080014d0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014d8:	2300      	movs	r3, #0
 80014da:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d101      	bne.n	80014e6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e033      	b.n	800154e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d109      	bne.n	8001502 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	f7ff f8aa 	bl	8000648 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2200      	movs	r2, #0
 80014f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2200      	movs	r2, #0
 80014fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001506:	f003 0310 	and.w	r3, r3, #16
 800150a:	2b00      	cmp	r3, #0
 800150c:	d118      	bne.n	8001540 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001512:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001516:	f023 0302 	bic.w	r3, r3, #2
 800151a:	f043 0202 	orr.w	r2, r3, #2
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f000 fae8 	bl	8001af8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2200      	movs	r2, #0
 800152c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001532:	f023 0303 	bic.w	r3, r3, #3
 8001536:	f043 0201 	orr.w	r2, r3, #1
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	641a      	str	r2, [r3, #64]	; 0x40
 800153e:	e001      	b.n	8001544 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001540:	2301      	movs	r3, #1
 8001542:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2200      	movs	r2, #0
 8001548:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800154c:	7bfb      	ldrb	r3, [r7, #15]
}
 800154e:	4618      	mov	r0, r3
 8001550:	3710      	adds	r7, #16
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
	...

08001558 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001558:	b480      	push	{r7}
 800155a:	b085      	sub	sp, #20
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001560:	2300      	movs	r3, #0
 8001562:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800156a:	2b01      	cmp	r3, #1
 800156c:	d101      	bne.n	8001572 <HAL_ADC_Start+0x1a>
 800156e:	2302      	movs	r3, #2
 8001570:	e0b2      	b.n	80016d8 <HAL_ADC_Start+0x180>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2201      	movs	r2, #1
 8001576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	f003 0301 	and.w	r3, r3, #1
 8001584:	2b01      	cmp	r3, #1
 8001586:	d018      	beq.n	80015ba <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	689a      	ldr	r2, [r3, #8]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f042 0201 	orr.w	r2, r2, #1
 8001596:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001598:	4b52      	ldr	r3, [pc, #328]	; (80016e4 <HAL_ADC_Start+0x18c>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a52      	ldr	r2, [pc, #328]	; (80016e8 <HAL_ADC_Start+0x190>)
 800159e:	fba2 2303 	umull	r2, r3, r2, r3
 80015a2:	0c9a      	lsrs	r2, r3, #18
 80015a4:	4613      	mov	r3, r2
 80015a6:	005b      	lsls	r3, r3, #1
 80015a8:	4413      	add	r3, r2
 80015aa:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80015ac:	e002      	b.n	80015b4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80015ae:	68bb      	ldr	r3, [r7, #8]
 80015b0:	3b01      	subs	r3, #1
 80015b2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d1f9      	bne.n	80015ae <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	f003 0301 	and.w	r3, r3, #1
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d17a      	bne.n	80016be <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015cc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80015d0:	f023 0301 	bic.w	r3, r3, #1
 80015d4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d007      	beq.n	80015fa <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ee:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80015f2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001602:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001606:	d106      	bne.n	8001616 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800160c:	f023 0206 	bic.w	r2, r3, #6
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	645a      	str	r2, [r3, #68]	; 0x44
 8001614:	e002      	b.n	800161c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2200      	movs	r2, #0
 8001620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001624:	4b31      	ldr	r3, [pc, #196]	; (80016ec <HAL_ADC_Start+0x194>)
 8001626:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001630:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	f003 031f 	and.w	r3, r3, #31
 800163a:	2b00      	cmp	r3, #0
 800163c:	d12a      	bne.n	8001694 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a2b      	ldr	r2, [pc, #172]	; (80016f0 <HAL_ADC_Start+0x198>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d015      	beq.n	8001674 <HAL_ADC_Start+0x11c>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a29      	ldr	r2, [pc, #164]	; (80016f4 <HAL_ADC_Start+0x19c>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d105      	bne.n	800165e <HAL_ADC_Start+0x106>
 8001652:	4b26      	ldr	r3, [pc, #152]	; (80016ec <HAL_ADC_Start+0x194>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	f003 031f 	and.w	r3, r3, #31
 800165a:	2b00      	cmp	r3, #0
 800165c:	d00a      	beq.n	8001674 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a25      	ldr	r2, [pc, #148]	; (80016f8 <HAL_ADC_Start+0x1a0>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d136      	bne.n	80016d6 <HAL_ADC_Start+0x17e>
 8001668:	4b20      	ldr	r3, [pc, #128]	; (80016ec <HAL_ADC_Start+0x194>)
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	f003 0310 	and.w	r3, r3, #16
 8001670:	2b00      	cmp	r3, #0
 8001672:	d130      	bne.n	80016d6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800167e:	2b00      	cmp	r3, #0
 8001680:	d129      	bne.n	80016d6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	689a      	ldr	r2, [r3, #8]
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001690:	609a      	str	r2, [r3, #8]
 8001692:	e020      	b.n	80016d6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a15      	ldr	r2, [pc, #84]	; (80016f0 <HAL_ADC_Start+0x198>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d11b      	bne.n	80016d6 <HAL_ADC_Start+0x17e>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d114      	bne.n	80016d6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	689a      	ldr	r2, [r3, #8]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80016ba:	609a      	str	r2, [r3, #8]
 80016bc:	e00b      	b.n	80016d6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c2:	f043 0210 	orr.w	r2, r3, #16
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ce:	f043 0201 	orr.w	r2, r3, #1
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80016d6:	2300      	movs	r3, #0
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3714      	adds	r7, #20
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr
 80016e4:	20000008 	.word	0x20000008
 80016e8:	431bde83 	.word	0x431bde83
 80016ec:	40012300 	.word	0x40012300
 80016f0:	40012000 	.word	0x40012000
 80016f4:	40012100 	.word	0x40012100
 80016f8:	40012200 	.word	0x40012200

080016fc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800170a:	2b01      	cmp	r3, #1
 800170c:	d101      	bne.n	8001712 <HAL_ADC_Stop+0x16>
 800170e:	2302      	movs	r3, #2
 8001710:	e021      	b.n	8001756 <HAL_ADC_Stop+0x5a>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2201      	movs	r2, #1
 8001716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	689a      	ldr	r2, [r3, #8]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f022 0201 	bic.w	r2, r2, #1
 8001728:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	689b      	ldr	r3, [r3, #8]
 8001730:	f003 0301 	and.w	r3, r3, #1
 8001734:	2b00      	cmp	r3, #0
 8001736:	d109      	bne.n	800174c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001740:	f023 0301 	bic.w	r3, r3, #1
 8001744:	f043 0201 	orr.w	r2, r3, #1
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2200      	movs	r2, #0
 8001750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001754:	2300      	movs	r3, #0
}
 8001756:	4618      	mov	r0, r3
 8001758:	370c      	adds	r7, #12
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr

08001762 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001762:	b580      	push	{r7, lr}
 8001764:	b084      	sub	sp, #16
 8001766:	af00      	add	r7, sp, #0
 8001768:	6078      	str	r0, [r7, #4]
 800176a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800176c:	2300      	movs	r3, #0
 800176e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	689b      	ldr	r3, [r3, #8]
 8001776:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800177a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800177e:	d113      	bne.n	80017a8 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800178a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800178e:	d10b      	bne.n	80017a8 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001794:	f043 0220 	orr.w	r2, r3, #32
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2200      	movs	r2, #0
 80017a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e063      	b.n	8001870 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80017a8:	f7ff fe62 	bl	8001470 <HAL_GetTick>
 80017ac:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80017ae:	e021      	b.n	80017f4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017b6:	d01d      	beq.n	80017f4 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d007      	beq.n	80017ce <HAL_ADC_PollForConversion+0x6c>
 80017be:	f7ff fe57 	bl	8001470 <HAL_GetTick>
 80017c2:	4602      	mov	r2, r0
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	683a      	ldr	r2, [r7, #0]
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d212      	bcs.n	80017f4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f003 0302 	and.w	r3, r3, #2
 80017d8:	2b02      	cmp	r3, #2
 80017da:	d00b      	beq.n	80017f4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e0:	f043 0204 	orr.w	r2, r3, #4
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2200      	movs	r2, #0
 80017ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80017f0:	2303      	movs	r3, #3
 80017f2:	e03d      	b.n	8001870 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0302 	and.w	r3, r3, #2
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d1d6      	bne.n	80017b0 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f06f 0212 	mvn.w	r2, #18
 800180a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001810:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001822:	2b00      	cmp	r3, #0
 8001824:	d123      	bne.n	800186e <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800182a:	2b00      	cmp	r3, #0
 800182c:	d11f      	bne.n	800186e <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001834:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001838:	2b00      	cmp	r3, #0
 800183a:	d006      	beq.n	800184a <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	689b      	ldr	r3, [r3, #8]
 8001842:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001846:	2b00      	cmp	r3, #0
 8001848:	d111      	bne.n	800186e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d105      	bne.n	800186e <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001866:	f043 0201 	orr.w	r2, r3, #1
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800186e:	2300      	movs	r3, #0
}
 8001870:	4618      	mov	r0, r3
 8001872:	3710      	adds	r7, #16
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}

08001878 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001886:	4618      	mov	r0, r3
 8001888:	370c      	adds	r7, #12
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
	...

08001894 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001894:	b480      	push	{r7}
 8001896:	b085      	sub	sp, #20
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800189e:	2300      	movs	r3, #0
 80018a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d101      	bne.n	80018b0 <HAL_ADC_ConfigChannel+0x1c>
 80018ac:	2302      	movs	r3, #2
 80018ae:	e113      	b.n	8001ad8 <HAL_ADC_ConfigChannel+0x244>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2201      	movs	r2, #1
 80018b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2b09      	cmp	r3, #9
 80018be:	d925      	bls.n	800190c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	68d9      	ldr	r1, [r3, #12]
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	b29b      	uxth	r3, r3
 80018cc:	461a      	mov	r2, r3
 80018ce:	4613      	mov	r3, r2
 80018d0:	005b      	lsls	r3, r3, #1
 80018d2:	4413      	add	r3, r2
 80018d4:	3b1e      	subs	r3, #30
 80018d6:	2207      	movs	r2, #7
 80018d8:	fa02 f303 	lsl.w	r3, r2, r3
 80018dc:	43da      	mvns	r2, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	400a      	ands	r2, r1
 80018e4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	68d9      	ldr	r1, [r3, #12]
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	689a      	ldr	r2, [r3, #8]
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	b29b      	uxth	r3, r3
 80018f6:	4618      	mov	r0, r3
 80018f8:	4603      	mov	r3, r0
 80018fa:	005b      	lsls	r3, r3, #1
 80018fc:	4403      	add	r3, r0
 80018fe:	3b1e      	subs	r3, #30
 8001900:	409a      	lsls	r2, r3
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	430a      	orrs	r2, r1
 8001908:	60da      	str	r2, [r3, #12]
 800190a:	e022      	b.n	8001952 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	6919      	ldr	r1, [r3, #16]
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	b29b      	uxth	r3, r3
 8001918:	461a      	mov	r2, r3
 800191a:	4613      	mov	r3, r2
 800191c:	005b      	lsls	r3, r3, #1
 800191e:	4413      	add	r3, r2
 8001920:	2207      	movs	r2, #7
 8001922:	fa02 f303 	lsl.w	r3, r2, r3
 8001926:	43da      	mvns	r2, r3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	400a      	ands	r2, r1
 800192e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	6919      	ldr	r1, [r3, #16]
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	689a      	ldr	r2, [r3, #8]
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	b29b      	uxth	r3, r3
 8001940:	4618      	mov	r0, r3
 8001942:	4603      	mov	r3, r0
 8001944:	005b      	lsls	r3, r3, #1
 8001946:	4403      	add	r3, r0
 8001948:	409a      	lsls	r2, r3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	430a      	orrs	r2, r1
 8001950:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	2b06      	cmp	r3, #6
 8001958:	d824      	bhi.n	80019a4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	685a      	ldr	r2, [r3, #4]
 8001964:	4613      	mov	r3, r2
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	4413      	add	r3, r2
 800196a:	3b05      	subs	r3, #5
 800196c:	221f      	movs	r2, #31
 800196e:	fa02 f303 	lsl.w	r3, r2, r3
 8001972:	43da      	mvns	r2, r3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	400a      	ands	r2, r1
 800197a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	b29b      	uxth	r3, r3
 8001988:	4618      	mov	r0, r3
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	685a      	ldr	r2, [r3, #4]
 800198e:	4613      	mov	r3, r2
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	4413      	add	r3, r2
 8001994:	3b05      	subs	r3, #5
 8001996:	fa00 f203 	lsl.w	r2, r0, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	430a      	orrs	r2, r1
 80019a0:	635a      	str	r2, [r3, #52]	; 0x34
 80019a2:	e04c      	b.n	8001a3e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	2b0c      	cmp	r3, #12
 80019aa:	d824      	bhi.n	80019f6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685a      	ldr	r2, [r3, #4]
 80019b6:	4613      	mov	r3, r2
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	4413      	add	r3, r2
 80019bc:	3b23      	subs	r3, #35	; 0x23
 80019be:	221f      	movs	r2, #31
 80019c0:	fa02 f303 	lsl.w	r3, r2, r3
 80019c4:	43da      	mvns	r2, r3
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	400a      	ands	r2, r1
 80019cc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	b29b      	uxth	r3, r3
 80019da:	4618      	mov	r0, r3
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	685a      	ldr	r2, [r3, #4]
 80019e0:	4613      	mov	r3, r2
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	4413      	add	r3, r2
 80019e6:	3b23      	subs	r3, #35	; 0x23
 80019e8:	fa00 f203 	lsl.w	r2, r0, r3
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	430a      	orrs	r2, r1
 80019f2:	631a      	str	r2, [r3, #48]	; 0x30
 80019f4:	e023      	b.n	8001a3e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	685a      	ldr	r2, [r3, #4]
 8001a00:	4613      	mov	r3, r2
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	4413      	add	r3, r2
 8001a06:	3b41      	subs	r3, #65	; 0x41
 8001a08:	221f      	movs	r2, #31
 8001a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0e:	43da      	mvns	r2, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	400a      	ands	r2, r1
 8001a16:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	4618      	mov	r0, r3
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	685a      	ldr	r2, [r3, #4]
 8001a2a:	4613      	mov	r3, r2
 8001a2c:	009b      	lsls	r3, r3, #2
 8001a2e:	4413      	add	r3, r2
 8001a30:	3b41      	subs	r3, #65	; 0x41
 8001a32:	fa00 f203 	lsl.w	r2, r0, r3
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	430a      	orrs	r2, r1
 8001a3c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001a3e:	4b29      	ldr	r3, [pc, #164]	; (8001ae4 <HAL_ADC_ConfigChannel+0x250>)
 8001a40:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a28      	ldr	r2, [pc, #160]	; (8001ae8 <HAL_ADC_ConfigChannel+0x254>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d10f      	bne.n	8001a6c <HAL_ADC_ConfigChannel+0x1d8>
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	2b12      	cmp	r3, #18
 8001a52:	d10b      	bne.n	8001a6c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a1d      	ldr	r2, [pc, #116]	; (8001ae8 <HAL_ADC_ConfigChannel+0x254>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d12b      	bne.n	8001ace <HAL_ADC_ConfigChannel+0x23a>
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a1c      	ldr	r2, [pc, #112]	; (8001aec <HAL_ADC_ConfigChannel+0x258>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d003      	beq.n	8001a88 <HAL_ADC_ConfigChannel+0x1f4>
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2b11      	cmp	r3, #17
 8001a86:	d122      	bne.n	8001ace <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a11      	ldr	r2, [pc, #68]	; (8001aec <HAL_ADC_ConfigChannel+0x258>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d111      	bne.n	8001ace <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001aaa:	4b11      	ldr	r3, [pc, #68]	; (8001af0 <HAL_ADC_ConfigChannel+0x25c>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a11      	ldr	r2, [pc, #68]	; (8001af4 <HAL_ADC_ConfigChannel+0x260>)
 8001ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ab4:	0c9a      	lsrs	r2, r3, #18
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	4413      	add	r3, r2
 8001abc:	005b      	lsls	r3, r3, #1
 8001abe:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001ac0:	e002      	b.n	8001ac8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	3b01      	subs	r3, #1
 8001ac6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d1f9      	bne.n	8001ac2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001ad6:	2300      	movs	r3, #0
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3714      	adds	r7, #20
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr
 8001ae4:	40012300 	.word	0x40012300
 8001ae8:	40012000 	.word	0x40012000
 8001aec:	10000012 	.word	0x10000012
 8001af0:	20000008 	.word	0x20000008
 8001af4:	431bde83 	.word	0x431bde83

08001af8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b085      	sub	sp, #20
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b00:	4b79      	ldr	r3, [pc, #484]	; (8001ce8 <ADC_Init+0x1f0>)
 8001b02:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	685a      	ldr	r2, [r3, #4]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	431a      	orrs	r2, r3
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	685a      	ldr	r2, [r3, #4]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001b2c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	6859      	ldr	r1, [r3, #4]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	691b      	ldr	r3, [r3, #16]
 8001b38:	021a      	lsls	r2, r3, #8
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	430a      	orrs	r2, r1
 8001b40:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	685a      	ldr	r2, [r3, #4]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001b50:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	6859      	ldr	r1, [r3, #4]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	689a      	ldr	r2, [r3, #8]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	430a      	orrs	r2, r1
 8001b62:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	689a      	ldr	r2, [r3, #8]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b72:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	6899      	ldr	r1, [r3, #8]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	68da      	ldr	r2, [r3, #12]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	430a      	orrs	r2, r1
 8001b84:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b8a:	4a58      	ldr	r2, [pc, #352]	; (8001cec <ADC_Init+0x1f4>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d022      	beq.n	8001bd6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	689a      	ldr	r2, [r3, #8]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001b9e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	6899      	ldr	r1, [r3, #8]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	430a      	orrs	r2, r1
 8001bb0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	689a      	ldr	r2, [r3, #8]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001bc0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	6899      	ldr	r1, [r3, #8]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	609a      	str	r2, [r3, #8]
 8001bd4:	e00f      	b.n	8001bf6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	689a      	ldr	r2, [r3, #8]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001be4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	689a      	ldr	r2, [r3, #8]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001bf4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	689a      	ldr	r2, [r3, #8]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f022 0202 	bic.w	r2, r2, #2
 8001c04:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	6899      	ldr	r1, [r3, #8]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	7e1b      	ldrb	r3, [r3, #24]
 8001c10:	005a      	lsls	r2, r3, #1
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	430a      	orrs	r2, r1
 8001c18:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d01b      	beq.n	8001c5c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	685a      	ldr	r2, [r3, #4]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c32:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	685a      	ldr	r2, [r3, #4]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001c42:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	6859      	ldr	r1, [r3, #4]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c4e:	3b01      	subs	r3, #1
 8001c50:	035a      	lsls	r2, r3, #13
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	430a      	orrs	r2, r1
 8001c58:	605a      	str	r2, [r3, #4]
 8001c5a:	e007      	b.n	8001c6c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	685a      	ldr	r2, [r3, #4]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001c6a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001c7a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	69db      	ldr	r3, [r3, #28]
 8001c86:	3b01      	subs	r3, #1
 8001c88:	051a      	lsls	r2, r3, #20
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	430a      	orrs	r2, r1
 8001c90:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	689a      	ldr	r2, [r3, #8]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001ca0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	6899      	ldr	r1, [r3, #8]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001cae:	025a      	lsls	r2, r3, #9
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	430a      	orrs	r2, r1
 8001cb6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	689a      	ldr	r2, [r3, #8]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001cc6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	6899      	ldr	r1, [r3, #8]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	695b      	ldr	r3, [r3, #20]
 8001cd2:	029a      	lsls	r2, r3, #10
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	430a      	orrs	r2, r1
 8001cda:	609a      	str	r2, [r3, #8]
}
 8001cdc:	bf00      	nop
 8001cde:	3714      	adds	r7, #20
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr
 8001ce8:	40012300 	.word	0x40012300
 8001cec:	0f000001 	.word	0x0f000001

08001cf0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f003 0307 	and.w	r3, r3, #7
 8001cfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d00:	4b0c      	ldr	r3, [pc, #48]	; (8001d34 <__NVIC_SetPriorityGrouping+0x44>)
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d06:	68ba      	ldr	r2, [r7, #8]
 8001d08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d22:	4a04      	ldr	r2, [pc, #16]	; (8001d34 <__NVIC_SetPriorityGrouping+0x44>)
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	60d3      	str	r3, [r2, #12]
}
 8001d28:	bf00      	nop
 8001d2a:	3714      	adds	r7, #20
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr
 8001d34:	e000ed00 	.word	0xe000ed00

08001d38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d3c:	4b04      	ldr	r3, [pc, #16]	; (8001d50 <__NVIC_GetPriorityGrouping+0x18>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	0a1b      	lsrs	r3, r3, #8
 8001d42:	f003 0307 	and.w	r3, r3, #7
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr
 8001d50:	e000ed00 	.word	0xe000ed00

08001d54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	db0b      	blt.n	8001d7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d66:	79fb      	ldrb	r3, [r7, #7]
 8001d68:	f003 021f 	and.w	r2, r3, #31
 8001d6c:	4907      	ldr	r1, [pc, #28]	; (8001d8c <__NVIC_EnableIRQ+0x38>)
 8001d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d72:	095b      	lsrs	r3, r3, #5
 8001d74:	2001      	movs	r0, #1
 8001d76:	fa00 f202 	lsl.w	r2, r0, r2
 8001d7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d7e:	bf00      	nop
 8001d80:	370c      	adds	r7, #12
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	e000e100 	.word	0xe000e100

08001d90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	4603      	mov	r3, r0
 8001d98:	6039      	str	r1, [r7, #0]
 8001d9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	db0a      	blt.n	8001dba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	b2da      	uxtb	r2, r3
 8001da8:	490c      	ldr	r1, [pc, #48]	; (8001ddc <__NVIC_SetPriority+0x4c>)
 8001daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dae:	0112      	lsls	r2, r2, #4
 8001db0:	b2d2      	uxtb	r2, r2
 8001db2:	440b      	add	r3, r1
 8001db4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001db8:	e00a      	b.n	8001dd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	b2da      	uxtb	r2, r3
 8001dbe:	4908      	ldr	r1, [pc, #32]	; (8001de0 <__NVIC_SetPriority+0x50>)
 8001dc0:	79fb      	ldrb	r3, [r7, #7]
 8001dc2:	f003 030f 	and.w	r3, r3, #15
 8001dc6:	3b04      	subs	r3, #4
 8001dc8:	0112      	lsls	r2, r2, #4
 8001dca:	b2d2      	uxtb	r2, r2
 8001dcc:	440b      	add	r3, r1
 8001dce:	761a      	strb	r2, [r3, #24]
}
 8001dd0:	bf00      	nop
 8001dd2:	370c      	adds	r7, #12
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr
 8001ddc:	e000e100 	.word	0xe000e100
 8001de0:	e000ed00 	.word	0xe000ed00

08001de4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b089      	sub	sp, #36	; 0x24
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	60f8      	str	r0, [r7, #12]
 8001dec:	60b9      	str	r1, [r7, #8]
 8001dee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	f003 0307 	and.w	r3, r3, #7
 8001df6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	f1c3 0307 	rsb	r3, r3, #7
 8001dfe:	2b04      	cmp	r3, #4
 8001e00:	bf28      	it	cs
 8001e02:	2304      	movcs	r3, #4
 8001e04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e06:	69fb      	ldr	r3, [r7, #28]
 8001e08:	3304      	adds	r3, #4
 8001e0a:	2b06      	cmp	r3, #6
 8001e0c:	d902      	bls.n	8001e14 <NVIC_EncodePriority+0x30>
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	3b03      	subs	r3, #3
 8001e12:	e000      	b.n	8001e16 <NVIC_EncodePriority+0x32>
 8001e14:	2300      	movs	r3, #0
 8001e16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e18:	f04f 32ff 	mov.w	r2, #4294967295
 8001e1c:	69bb      	ldr	r3, [r7, #24]
 8001e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e22:	43da      	mvns	r2, r3
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	401a      	ands	r2, r3
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	fa01 f303 	lsl.w	r3, r1, r3
 8001e36:	43d9      	mvns	r1, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e3c:	4313      	orrs	r3, r2
         );
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3724      	adds	r7, #36	; 0x24
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr
	...

08001e4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b082      	sub	sp, #8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	3b01      	subs	r3, #1
 8001e58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e5c:	d301      	bcc.n	8001e62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e00f      	b.n	8001e82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e62:	4a0a      	ldr	r2, [pc, #40]	; (8001e8c <SysTick_Config+0x40>)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	3b01      	subs	r3, #1
 8001e68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e6a:	210f      	movs	r1, #15
 8001e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e70:	f7ff ff8e 	bl	8001d90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e74:	4b05      	ldr	r3, [pc, #20]	; (8001e8c <SysTick_Config+0x40>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e7a:	4b04      	ldr	r3, [pc, #16]	; (8001e8c <SysTick_Config+0x40>)
 8001e7c:	2207      	movs	r2, #7
 8001e7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e80:	2300      	movs	r3, #0
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3708      	adds	r7, #8
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	e000e010 	.word	0xe000e010

08001e90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	f7ff ff29 	bl	8001cf0 <__NVIC_SetPriorityGrouping>
}
 8001e9e:	bf00      	nop
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}

08001ea6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	b086      	sub	sp, #24
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	4603      	mov	r3, r0
 8001eae:	60b9      	str	r1, [r7, #8]
 8001eb0:	607a      	str	r2, [r7, #4]
 8001eb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001eb8:	f7ff ff3e 	bl	8001d38 <__NVIC_GetPriorityGrouping>
 8001ebc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	68b9      	ldr	r1, [r7, #8]
 8001ec2:	6978      	ldr	r0, [r7, #20]
 8001ec4:	f7ff ff8e 	bl	8001de4 <NVIC_EncodePriority>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ece:	4611      	mov	r1, r2
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7ff ff5d 	bl	8001d90 <__NVIC_SetPriority>
}
 8001ed6:	bf00      	nop
 8001ed8:	3718      	adds	r7, #24
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}

08001ede <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b082      	sub	sp, #8
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7ff ff31 	bl	8001d54 <__NVIC_EnableIRQ>
}
 8001ef2:	bf00      	nop
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001efa:	b580      	push	{r7, lr}
 8001efc:	b082      	sub	sp, #8
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f7ff ffa2 	bl	8001e4c <SysTick_Config>
 8001f08:	4603      	mov	r3, r0
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3708      	adds	r7, #8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b084      	sub	sp, #16
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f1e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001f20:	f7ff faa6 	bl	8001470 <HAL_GetTick>
 8001f24:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d008      	beq.n	8001f44 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2280      	movs	r2, #128	; 0x80
 8001f36:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	e052      	b.n	8001fea <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f022 0216 	bic.w	r2, r2, #22
 8001f52:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	695a      	ldr	r2, [r3, #20]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f62:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d103      	bne.n	8001f74 <HAL_DMA_Abort+0x62>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d007      	beq.n	8001f84 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f022 0208 	bic.w	r2, r2, #8
 8001f82:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f022 0201 	bic.w	r2, r2, #1
 8001f92:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f94:	e013      	b.n	8001fbe <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f96:	f7ff fa6b 	bl	8001470 <HAL_GetTick>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	2b05      	cmp	r3, #5
 8001fa2:	d90c      	bls.n	8001fbe <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2220      	movs	r2, #32
 8001fa8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2203      	movs	r2, #3
 8001fae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e015      	b.n	8001fea <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f003 0301 	and.w	r3, r3, #1
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d1e4      	bne.n	8001f96 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fd0:	223f      	movs	r2, #63	; 0x3f
 8001fd2:	409a      	lsls	r2, r3
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2201      	movs	r2, #1
 8001fdc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001fe8:	2300      	movs	r3, #0
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3710      	adds	r7, #16
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ff2:	b480      	push	{r7}
 8001ff4:	b083      	sub	sp, #12
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002000:	b2db      	uxtb	r3, r3
 8002002:	2b02      	cmp	r3, #2
 8002004:	d004      	beq.n	8002010 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2280      	movs	r2, #128	; 0x80
 800200a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e00c      	b.n	800202a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2205      	movs	r2, #5
 8002014:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f022 0201 	bic.w	r2, r2, #1
 8002026:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002028:	2300      	movs	r3, #0
}
 800202a:	4618      	mov	r0, r3
 800202c:	370c      	adds	r7, #12
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
	...

08002038 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002038:	b480      	push	{r7}
 800203a:	b089      	sub	sp, #36	; 0x24
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002042:	2300      	movs	r3, #0
 8002044:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002046:	2300      	movs	r3, #0
 8002048:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800204a:	2300      	movs	r3, #0
 800204c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800204e:	2300      	movs	r3, #0
 8002050:	61fb      	str	r3, [r7, #28]
 8002052:	e177      	b.n	8002344 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002054:	2201      	movs	r2, #1
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	fa02 f303 	lsl.w	r3, r2, r3
 800205c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	697a      	ldr	r2, [r7, #20]
 8002064:	4013      	ands	r3, r2
 8002066:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002068:	693a      	ldr	r2, [r7, #16]
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	429a      	cmp	r2, r3
 800206e:	f040 8166 	bne.w	800233e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f003 0303 	and.w	r3, r3, #3
 800207a:	2b01      	cmp	r3, #1
 800207c:	d005      	beq.n	800208a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002086:	2b02      	cmp	r3, #2
 8002088:	d130      	bne.n	80020ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	2203      	movs	r2, #3
 8002096:	fa02 f303 	lsl.w	r3, r2, r3
 800209a:	43db      	mvns	r3, r3
 800209c:	69ba      	ldr	r2, [r7, #24]
 800209e:	4013      	ands	r3, r2
 80020a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	68da      	ldr	r2, [r3, #12]
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	005b      	lsls	r3, r3, #1
 80020aa:	fa02 f303 	lsl.w	r3, r2, r3
 80020ae:	69ba      	ldr	r2, [r7, #24]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	69ba      	ldr	r2, [r7, #24]
 80020b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020c0:	2201      	movs	r2, #1
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	fa02 f303 	lsl.w	r3, r2, r3
 80020c8:	43db      	mvns	r3, r3
 80020ca:	69ba      	ldr	r2, [r7, #24]
 80020cc:	4013      	ands	r3, r2
 80020ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	091b      	lsrs	r3, r3, #4
 80020d6:	f003 0201 	and.w	r2, r3, #1
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	fa02 f303 	lsl.w	r3, r2, r3
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	4313      	orrs	r3, r2
 80020e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	69ba      	ldr	r2, [r7, #24]
 80020ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f003 0303 	and.w	r3, r3, #3
 80020f4:	2b03      	cmp	r3, #3
 80020f6:	d017      	beq.n	8002128 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	2203      	movs	r2, #3
 8002104:	fa02 f303 	lsl.w	r3, r2, r3
 8002108:	43db      	mvns	r3, r3
 800210a:	69ba      	ldr	r2, [r7, #24]
 800210c:	4013      	ands	r3, r2
 800210e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	689a      	ldr	r2, [r3, #8]
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	fa02 f303 	lsl.w	r3, r2, r3
 800211c:	69ba      	ldr	r2, [r7, #24]
 800211e:	4313      	orrs	r3, r2
 8002120:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	69ba      	ldr	r2, [r7, #24]
 8002126:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f003 0303 	and.w	r3, r3, #3
 8002130:	2b02      	cmp	r3, #2
 8002132:	d123      	bne.n	800217c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	08da      	lsrs	r2, r3, #3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	3208      	adds	r2, #8
 800213c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002140:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	f003 0307 	and.w	r3, r3, #7
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	220f      	movs	r2, #15
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	43db      	mvns	r3, r3
 8002152:	69ba      	ldr	r2, [r7, #24]
 8002154:	4013      	ands	r3, r2
 8002156:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	691a      	ldr	r2, [r3, #16]
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	f003 0307 	and.w	r3, r3, #7
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	fa02 f303 	lsl.w	r3, r2, r3
 8002168:	69ba      	ldr	r2, [r7, #24]
 800216a:	4313      	orrs	r3, r2
 800216c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	08da      	lsrs	r2, r3, #3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	3208      	adds	r2, #8
 8002176:	69b9      	ldr	r1, [r7, #24]
 8002178:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	2203      	movs	r2, #3
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	43db      	mvns	r3, r3
 800218e:	69ba      	ldr	r2, [r7, #24]
 8002190:	4013      	ands	r3, r2
 8002192:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f003 0203 	and.w	r2, r3, #3
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	005b      	lsls	r3, r3, #1
 80021a0:	fa02 f303 	lsl.w	r3, r2, r3
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	69ba      	ldr	r2, [r7, #24]
 80021ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	f000 80c0 	beq.w	800233e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	60fb      	str	r3, [r7, #12]
 80021c2:	4b66      	ldr	r3, [pc, #408]	; (800235c <HAL_GPIO_Init+0x324>)
 80021c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021c6:	4a65      	ldr	r2, [pc, #404]	; (800235c <HAL_GPIO_Init+0x324>)
 80021c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021cc:	6453      	str	r3, [r2, #68]	; 0x44
 80021ce:	4b63      	ldr	r3, [pc, #396]	; (800235c <HAL_GPIO_Init+0x324>)
 80021d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021d6:	60fb      	str	r3, [r7, #12]
 80021d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021da:	4a61      	ldr	r2, [pc, #388]	; (8002360 <HAL_GPIO_Init+0x328>)
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	089b      	lsrs	r3, r3, #2
 80021e0:	3302      	adds	r3, #2
 80021e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	f003 0303 	and.w	r3, r3, #3
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	220f      	movs	r2, #15
 80021f2:	fa02 f303 	lsl.w	r3, r2, r3
 80021f6:	43db      	mvns	r3, r3
 80021f8:	69ba      	ldr	r2, [r7, #24]
 80021fa:	4013      	ands	r3, r2
 80021fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a58      	ldr	r2, [pc, #352]	; (8002364 <HAL_GPIO_Init+0x32c>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d037      	beq.n	8002276 <HAL_GPIO_Init+0x23e>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a57      	ldr	r2, [pc, #348]	; (8002368 <HAL_GPIO_Init+0x330>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d031      	beq.n	8002272 <HAL_GPIO_Init+0x23a>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a56      	ldr	r2, [pc, #344]	; (800236c <HAL_GPIO_Init+0x334>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d02b      	beq.n	800226e <HAL_GPIO_Init+0x236>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a55      	ldr	r2, [pc, #340]	; (8002370 <HAL_GPIO_Init+0x338>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d025      	beq.n	800226a <HAL_GPIO_Init+0x232>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a54      	ldr	r2, [pc, #336]	; (8002374 <HAL_GPIO_Init+0x33c>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d01f      	beq.n	8002266 <HAL_GPIO_Init+0x22e>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a53      	ldr	r2, [pc, #332]	; (8002378 <HAL_GPIO_Init+0x340>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d019      	beq.n	8002262 <HAL_GPIO_Init+0x22a>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a52      	ldr	r2, [pc, #328]	; (800237c <HAL_GPIO_Init+0x344>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d013      	beq.n	800225e <HAL_GPIO_Init+0x226>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a51      	ldr	r2, [pc, #324]	; (8002380 <HAL_GPIO_Init+0x348>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d00d      	beq.n	800225a <HAL_GPIO_Init+0x222>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a50      	ldr	r2, [pc, #320]	; (8002384 <HAL_GPIO_Init+0x34c>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d007      	beq.n	8002256 <HAL_GPIO_Init+0x21e>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a4f      	ldr	r2, [pc, #316]	; (8002388 <HAL_GPIO_Init+0x350>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d101      	bne.n	8002252 <HAL_GPIO_Init+0x21a>
 800224e:	2309      	movs	r3, #9
 8002250:	e012      	b.n	8002278 <HAL_GPIO_Init+0x240>
 8002252:	230a      	movs	r3, #10
 8002254:	e010      	b.n	8002278 <HAL_GPIO_Init+0x240>
 8002256:	2308      	movs	r3, #8
 8002258:	e00e      	b.n	8002278 <HAL_GPIO_Init+0x240>
 800225a:	2307      	movs	r3, #7
 800225c:	e00c      	b.n	8002278 <HAL_GPIO_Init+0x240>
 800225e:	2306      	movs	r3, #6
 8002260:	e00a      	b.n	8002278 <HAL_GPIO_Init+0x240>
 8002262:	2305      	movs	r3, #5
 8002264:	e008      	b.n	8002278 <HAL_GPIO_Init+0x240>
 8002266:	2304      	movs	r3, #4
 8002268:	e006      	b.n	8002278 <HAL_GPIO_Init+0x240>
 800226a:	2303      	movs	r3, #3
 800226c:	e004      	b.n	8002278 <HAL_GPIO_Init+0x240>
 800226e:	2302      	movs	r3, #2
 8002270:	e002      	b.n	8002278 <HAL_GPIO_Init+0x240>
 8002272:	2301      	movs	r3, #1
 8002274:	e000      	b.n	8002278 <HAL_GPIO_Init+0x240>
 8002276:	2300      	movs	r3, #0
 8002278:	69fa      	ldr	r2, [r7, #28]
 800227a:	f002 0203 	and.w	r2, r2, #3
 800227e:	0092      	lsls	r2, r2, #2
 8002280:	4093      	lsls	r3, r2
 8002282:	69ba      	ldr	r2, [r7, #24]
 8002284:	4313      	orrs	r3, r2
 8002286:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002288:	4935      	ldr	r1, [pc, #212]	; (8002360 <HAL_GPIO_Init+0x328>)
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	089b      	lsrs	r3, r3, #2
 800228e:	3302      	adds	r3, #2
 8002290:	69ba      	ldr	r2, [r7, #24]
 8002292:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002296:	4b3d      	ldr	r3, [pc, #244]	; (800238c <HAL_GPIO_Init+0x354>)
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	43db      	mvns	r3, r3
 80022a0:	69ba      	ldr	r2, [r7, #24]
 80022a2:	4013      	ands	r3, r2
 80022a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d003      	beq.n	80022ba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80022b2:	69ba      	ldr	r2, [r7, #24]
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022ba:	4a34      	ldr	r2, [pc, #208]	; (800238c <HAL_GPIO_Init+0x354>)
 80022bc:	69bb      	ldr	r3, [r7, #24]
 80022be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022c0:	4b32      	ldr	r3, [pc, #200]	; (800238c <HAL_GPIO_Init+0x354>)
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	43db      	mvns	r3, r3
 80022ca:	69ba      	ldr	r2, [r7, #24]
 80022cc:	4013      	ands	r3, r2
 80022ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d003      	beq.n	80022e4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022e4:	4a29      	ldr	r2, [pc, #164]	; (800238c <HAL_GPIO_Init+0x354>)
 80022e6:	69bb      	ldr	r3, [r7, #24]
 80022e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022ea:	4b28      	ldr	r3, [pc, #160]	; (800238c <HAL_GPIO_Init+0x354>)
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	43db      	mvns	r3, r3
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	4013      	ands	r3, r2
 80022f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002302:	2b00      	cmp	r3, #0
 8002304:	d003      	beq.n	800230e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002306:	69ba      	ldr	r2, [r7, #24]
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	4313      	orrs	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800230e:	4a1f      	ldr	r2, [pc, #124]	; (800238c <HAL_GPIO_Init+0x354>)
 8002310:	69bb      	ldr	r3, [r7, #24]
 8002312:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002314:	4b1d      	ldr	r3, [pc, #116]	; (800238c <HAL_GPIO_Init+0x354>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	43db      	mvns	r3, r3
 800231e:	69ba      	ldr	r2, [r7, #24]
 8002320:	4013      	ands	r3, r2
 8002322:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d003      	beq.n	8002338 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002330:	69ba      	ldr	r2, [r7, #24]
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	4313      	orrs	r3, r2
 8002336:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002338:	4a14      	ldr	r2, [pc, #80]	; (800238c <HAL_GPIO_Init+0x354>)
 800233a:	69bb      	ldr	r3, [r7, #24]
 800233c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	3301      	adds	r3, #1
 8002342:	61fb      	str	r3, [r7, #28]
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	2b0f      	cmp	r3, #15
 8002348:	f67f ae84 	bls.w	8002054 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800234c:	bf00      	nop
 800234e:	bf00      	nop
 8002350:	3724      	adds	r7, #36	; 0x24
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	40023800 	.word	0x40023800
 8002360:	40013800 	.word	0x40013800
 8002364:	40020000 	.word	0x40020000
 8002368:	40020400 	.word	0x40020400
 800236c:	40020800 	.word	0x40020800
 8002370:	40020c00 	.word	0x40020c00
 8002374:	40021000 	.word	0x40021000
 8002378:	40021400 	.word	0x40021400
 800237c:	40021800 	.word	0x40021800
 8002380:	40021c00 	.word	0x40021c00
 8002384:	40022000 	.word	0x40022000
 8002388:	40022400 	.word	0x40022400
 800238c:	40013c00 	.word	0x40013c00

08002390 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d101      	bne.n	80023a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e12b      	b.n	80025fa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d106      	bne.n	80023bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2200      	movs	r2, #0
 80023b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f7fe fa22 	bl	8000800 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2224      	movs	r2, #36	; 0x24
 80023c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f022 0201 	bic.w	r2, r2, #1
 80023d2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80023e2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80023f2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80023f4:	f001 fa40 	bl	8003878 <HAL_RCC_GetPCLK1Freq>
 80023f8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	4a81      	ldr	r2, [pc, #516]	; (8002604 <HAL_I2C_Init+0x274>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d807      	bhi.n	8002414 <HAL_I2C_Init+0x84>
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	4a80      	ldr	r2, [pc, #512]	; (8002608 <HAL_I2C_Init+0x278>)
 8002408:	4293      	cmp	r3, r2
 800240a:	bf94      	ite	ls
 800240c:	2301      	movls	r3, #1
 800240e:	2300      	movhi	r3, #0
 8002410:	b2db      	uxtb	r3, r3
 8002412:	e006      	b.n	8002422 <HAL_I2C_Init+0x92>
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	4a7d      	ldr	r2, [pc, #500]	; (800260c <HAL_I2C_Init+0x27c>)
 8002418:	4293      	cmp	r3, r2
 800241a:	bf94      	ite	ls
 800241c:	2301      	movls	r3, #1
 800241e:	2300      	movhi	r3, #0
 8002420:	b2db      	uxtb	r3, r3
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e0e7      	b.n	80025fa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	4a78      	ldr	r2, [pc, #480]	; (8002610 <HAL_I2C_Init+0x280>)
 800242e:	fba2 2303 	umull	r2, r3, r2, r3
 8002432:	0c9b      	lsrs	r3, r3, #18
 8002434:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	68ba      	ldr	r2, [r7, #8]
 8002446:	430a      	orrs	r2, r1
 8002448:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	6a1b      	ldr	r3, [r3, #32]
 8002450:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	4a6a      	ldr	r2, [pc, #424]	; (8002604 <HAL_I2C_Init+0x274>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d802      	bhi.n	8002464 <HAL_I2C_Init+0xd4>
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	3301      	adds	r3, #1
 8002462:	e009      	b.n	8002478 <HAL_I2C_Init+0xe8>
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800246a:	fb02 f303 	mul.w	r3, r2, r3
 800246e:	4a69      	ldr	r2, [pc, #420]	; (8002614 <HAL_I2C_Init+0x284>)
 8002470:	fba2 2303 	umull	r2, r3, r2, r3
 8002474:	099b      	lsrs	r3, r3, #6
 8002476:	3301      	adds	r3, #1
 8002478:	687a      	ldr	r2, [r7, #4]
 800247a:	6812      	ldr	r2, [r2, #0]
 800247c:	430b      	orrs	r3, r1
 800247e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	69db      	ldr	r3, [r3, #28]
 8002486:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800248a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	495c      	ldr	r1, [pc, #368]	; (8002604 <HAL_I2C_Init+0x274>)
 8002494:	428b      	cmp	r3, r1
 8002496:	d819      	bhi.n	80024cc <HAL_I2C_Init+0x13c>
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	1e59      	subs	r1, r3, #1
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80024a6:	1c59      	adds	r1, r3, #1
 80024a8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80024ac:	400b      	ands	r3, r1
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d00a      	beq.n	80024c8 <HAL_I2C_Init+0x138>
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	1e59      	subs	r1, r3, #1
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80024c0:	3301      	adds	r3, #1
 80024c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024c6:	e051      	b.n	800256c <HAL_I2C_Init+0x1dc>
 80024c8:	2304      	movs	r3, #4
 80024ca:	e04f      	b.n	800256c <HAL_I2C_Init+0x1dc>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d111      	bne.n	80024f8 <HAL_I2C_Init+0x168>
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	1e58      	subs	r0, r3, #1
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6859      	ldr	r1, [r3, #4]
 80024dc:	460b      	mov	r3, r1
 80024de:	005b      	lsls	r3, r3, #1
 80024e0:	440b      	add	r3, r1
 80024e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80024e6:	3301      	adds	r3, #1
 80024e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	bf0c      	ite	eq
 80024f0:	2301      	moveq	r3, #1
 80024f2:	2300      	movne	r3, #0
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	e012      	b.n	800251e <HAL_I2C_Init+0x18e>
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	1e58      	subs	r0, r3, #1
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6859      	ldr	r1, [r3, #4]
 8002500:	460b      	mov	r3, r1
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	440b      	add	r3, r1
 8002506:	0099      	lsls	r1, r3, #2
 8002508:	440b      	add	r3, r1
 800250a:	fbb0 f3f3 	udiv	r3, r0, r3
 800250e:	3301      	adds	r3, #1
 8002510:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002514:	2b00      	cmp	r3, #0
 8002516:	bf0c      	ite	eq
 8002518:	2301      	moveq	r3, #1
 800251a:	2300      	movne	r3, #0
 800251c:	b2db      	uxtb	r3, r3
 800251e:	2b00      	cmp	r3, #0
 8002520:	d001      	beq.n	8002526 <HAL_I2C_Init+0x196>
 8002522:	2301      	movs	r3, #1
 8002524:	e022      	b.n	800256c <HAL_I2C_Init+0x1dc>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d10e      	bne.n	800254c <HAL_I2C_Init+0x1bc>
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	1e58      	subs	r0, r3, #1
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6859      	ldr	r1, [r3, #4]
 8002536:	460b      	mov	r3, r1
 8002538:	005b      	lsls	r3, r3, #1
 800253a:	440b      	add	r3, r1
 800253c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002540:	3301      	adds	r3, #1
 8002542:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002546:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800254a:	e00f      	b.n	800256c <HAL_I2C_Init+0x1dc>
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	1e58      	subs	r0, r3, #1
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6859      	ldr	r1, [r3, #4]
 8002554:	460b      	mov	r3, r1
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	440b      	add	r3, r1
 800255a:	0099      	lsls	r1, r3, #2
 800255c:	440b      	add	r3, r1
 800255e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002562:	3301      	adds	r3, #1
 8002564:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002568:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800256c:	6879      	ldr	r1, [r7, #4]
 800256e:	6809      	ldr	r1, [r1, #0]
 8002570:	4313      	orrs	r3, r2
 8002572:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	69da      	ldr	r2, [r3, #28]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6a1b      	ldr	r3, [r3, #32]
 8002586:	431a      	orrs	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	430a      	orrs	r2, r1
 800258e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800259a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800259e:	687a      	ldr	r2, [r7, #4]
 80025a0:	6911      	ldr	r1, [r2, #16]
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	68d2      	ldr	r2, [r2, #12]
 80025a6:	4311      	orrs	r1, r2
 80025a8:	687a      	ldr	r2, [r7, #4]
 80025aa:	6812      	ldr	r2, [r2, #0]
 80025ac:	430b      	orrs	r3, r1
 80025ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	68db      	ldr	r3, [r3, #12]
 80025b6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	695a      	ldr	r2, [r3, #20]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	699b      	ldr	r3, [r3, #24]
 80025c2:	431a      	orrs	r2, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	430a      	orrs	r2, r1
 80025ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f042 0201 	orr.w	r2, r2, #1
 80025da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2200      	movs	r2, #0
 80025e0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2220      	movs	r2, #32
 80025e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2200      	movs	r2, #0
 80025f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80025f8:	2300      	movs	r3, #0
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3710      	adds	r7, #16
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	000186a0 	.word	0x000186a0
 8002608:	001e847f 	.word	0x001e847f
 800260c:	003d08ff 	.word	0x003d08ff
 8002610:	431bde83 	.word	0x431bde83
 8002614:	10624dd3 	.word	0x10624dd3

08002618 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b088      	sub	sp, #32
 800261c:	af02      	add	r7, sp, #8
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	607a      	str	r2, [r7, #4]
 8002622:	461a      	mov	r2, r3
 8002624:	460b      	mov	r3, r1
 8002626:	817b      	strh	r3, [r7, #10]
 8002628:	4613      	mov	r3, r2
 800262a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800262c:	f7fe ff20 	bl	8001470 <HAL_GetTick>
 8002630:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002638:	b2db      	uxtb	r3, r3
 800263a:	2b20      	cmp	r3, #32
 800263c:	f040 80e0 	bne.w	8002800 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	9300      	str	r3, [sp, #0]
 8002644:	2319      	movs	r3, #25
 8002646:	2201      	movs	r2, #1
 8002648:	4970      	ldr	r1, [pc, #448]	; (800280c <HAL_I2C_Master_Transmit+0x1f4>)
 800264a:	68f8      	ldr	r0, [r7, #12]
 800264c:	f000 fa92 	bl	8002b74 <I2C_WaitOnFlagUntilTimeout>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d001      	beq.n	800265a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002656:	2302      	movs	r3, #2
 8002658:	e0d3      	b.n	8002802 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002660:	2b01      	cmp	r3, #1
 8002662:	d101      	bne.n	8002668 <HAL_I2C_Master_Transmit+0x50>
 8002664:	2302      	movs	r3, #2
 8002666:	e0cc      	b.n	8002802 <HAL_I2C_Master_Transmit+0x1ea>
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	2201      	movs	r2, #1
 800266c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 0301 	and.w	r3, r3, #1
 800267a:	2b01      	cmp	r3, #1
 800267c:	d007      	beq.n	800268e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f042 0201 	orr.w	r2, r2, #1
 800268c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800269c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2221      	movs	r2, #33	; 0x21
 80026a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2210      	movs	r2, #16
 80026aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2200      	movs	r2, #0
 80026b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	893a      	ldrh	r2, [r7, #8]
 80026be:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026c4:	b29a      	uxth	r2, r3
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	4a50      	ldr	r2, [pc, #320]	; (8002810 <HAL_I2C_Master_Transmit+0x1f8>)
 80026ce:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80026d0:	8979      	ldrh	r1, [r7, #10]
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	6a3a      	ldr	r2, [r7, #32]
 80026d6:	68f8      	ldr	r0, [r7, #12]
 80026d8:	f000 f9ca 	bl	8002a70 <I2C_MasterRequestWrite>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d001      	beq.n	80026e6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e08d      	b.n	8002802 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026e6:	2300      	movs	r3, #0
 80026e8:	613b      	str	r3, [r7, #16]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	695b      	ldr	r3, [r3, #20]
 80026f0:	613b      	str	r3, [r7, #16]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	699b      	ldr	r3, [r3, #24]
 80026f8:	613b      	str	r3, [r7, #16]
 80026fa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80026fc:	e066      	b.n	80027cc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026fe:	697a      	ldr	r2, [r7, #20]
 8002700:	6a39      	ldr	r1, [r7, #32]
 8002702:	68f8      	ldr	r0, [r7, #12]
 8002704:	f000 fb0c 	bl	8002d20 <I2C_WaitOnTXEFlagUntilTimeout>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d00d      	beq.n	800272a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002712:	2b04      	cmp	r3, #4
 8002714:	d107      	bne.n	8002726 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002724:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e06b      	b.n	8002802 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800272e:	781a      	ldrb	r2, [r3, #0]
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800273a:	1c5a      	adds	r2, r3, #1
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002744:	b29b      	uxth	r3, r3
 8002746:	3b01      	subs	r3, #1
 8002748:	b29a      	uxth	r2, r3
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002752:	3b01      	subs	r3, #1
 8002754:	b29a      	uxth	r2, r3
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	695b      	ldr	r3, [r3, #20]
 8002760:	f003 0304 	and.w	r3, r3, #4
 8002764:	2b04      	cmp	r3, #4
 8002766:	d11b      	bne.n	80027a0 <HAL_I2C_Master_Transmit+0x188>
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800276c:	2b00      	cmp	r3, #0
 800276e:	d017      	beq.n	80027a0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002774:	781a      	ldrb	r2, [r3, #0]
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002780:	1c5a      	adds	r2, r3, #1
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800278a:	b29b      	uxth	r3, r3
 800278c:	3b01      	subs	r3, #1
 800278e:	b29a      	uxth	r2, r3
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002798:	3b01      	subs	r3, #1
 800279a:	b29a      	uxth	r2, r3
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027a0:	697a      	ldr	r2, [r7, #20]
 80027a2:	6a39      	ldr	r1, [r7, #32]
 80027a4:	68f8      	ldr	r0, [r7, #12]
 80027a6:	f000 fafc 	bl	8002da2 <I2C_WaitOnBTFFlagUntilTimeout>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d00d      	beq.n	80027cc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b4:	2b04      	cmp	r3, #4
 80027b6:	d107      	bne.n	80027c8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027c6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e01a      	b.n	8002802 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d194      	bne.n	80026fe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	2220      	movs	r2, #32
 80027e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2200      	movs	r2, #0
 80027f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2200      	movs	r2, #0
 80027f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80027fc:	2300      	movs	r3, #0
 80027fe:	e000      	b.n	8002802 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002800:	2302      	movs	r3, #2
  }
}
 8002802:	4618      	mov	r0, r3
 8002804:	3718      	adds	r7, #24
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	00100002 	.word	0x00100002
 8002810:	ffff0000 	.word	0xffff0000

08002814 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b08a      	sub	sp, #40	; 0x28
 8002818:	af02      	add	r7, sp, #8
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	607a      	str	r2, [r7, #4]
 800281e:	603b      	str	r3, [r7, #0]
 8002820:	460b      	mov	r3, r1
 8002822:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002824:	f7fe fe24 	bl	8001470 <HAL_GetTick>
 8002828:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800282a:	2300      	movs	r3, #0
 800282c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002834:	b2db      	uxtb	r3, r3
 8002836:	2b20      	cmp	r3, #32
 8002838:	f040 8111 	bne.w	8002a5e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	9300      	str	r3, [sp, #0]
 8002840:	2319      	movs	r3, #25
 8002842:	2201      	movs	r2, #1
 8002844:	4988      	ldr	r1, [pc, #544]	; (8002a68 <HAL_I2C_IsDeviceReady+0x254>)
 8002846:	68f8      	ldr	r0, [r7, #12]
 8002848:	f000 f994 	bl	8002b74 <I2C_WaitOnFlagUntilTimeout>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d001      	beq.n	8002856 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002852:	2302      	movs	r3, #2
 8002854:	e104      	b.n	8002a60 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800285c:	2b01      	cmp	r3, #1
 800285e:	d101      	bne.n	8002864 <HAL_I2C_IsDeviceReady+0x50>
 8002860:	2302      	movs	r3, #2
 8002862:	e0fd      	b.n	8002a60 <HAL_I2C_IsDeviceReady+0x24c>
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2201      	movs	r2, #1
 8002868:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	2b01      	cmp	r3, #1
 8002878:	d007      	beq.n	800288a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f042 0201 	orr.w	r2, r2, #1
 8002888:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002898:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2224      	movs	r2, #36	; 0x24
 800289e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2200      	movs	r2, #0
 80028a6:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	4a70      	ldr	r2, [pc, #448]	; (8002a6c <HAL_I2C_IsDeviceReady+0x258>)
 80028ac:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028bc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	2200      	movs	r2, #0
 80028c6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80028ca:	68f8      	ldr	r0, [r7, #12]
 80028cc:	f000 f952 	bl	8002b74 <I2C_WaitOnFlagUntilTimeout>
 80028d0:	4603      	mov	r3, r0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d00d      	beq.n	80028f2 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028e4:	d103      	bne.n	80028ee <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028ec:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	e0b6      	b.n	8002a60 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80028f2:	897b      	ldrh	r3, [r7, #10]
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	461a      	mov	r2, r3
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002900:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002902:	f7fe fdb5 	bl	8001470 <HAL_GetTick>
 8002906:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	695b      	ldr	r3, [r3, #20]
 800290e:	f003 0302 	and.w	r3, r3, #2
 8002912:	2b02      	cmp	r3, #2
 8002914:	bf0c      	ite	eq
 8002916:	2301      	moveq	r3, #1
 8002918:	2300      	movne	r3, #0
 800291a:	b2db      	uxtb	r3, r3
 800291c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	695b      	ldr	r3, [r3, #20]
 8002924:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002928:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800292c:	bf0c      	ite	eq
 800292e:	2301      	moveq	r3, #1
 8002930:	2300      	movne	r3, #0
 8002932:	b2db      	uxtb	r3, r3
 8002934:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002936:	e025      	b.n	8002984 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002938:	f7fe fd9a 	bl	8001470 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	683a      	ldr	r2, [r7, #0]
 8002944:	429a      	cmp	r2, r3
 8002946:	d302      	bcc.n	800294e <HAL_I2C_IsDeviceReady+0x13a>
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d103      	bne.n	8002956 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	22a0      	movs	r2, #160	; 0xa0
 8002952:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	695b      	ldr	r3, [r3, #20]
 800295c:	f003 0302 	and.w	r3, r3, #2
 8002960:	2b02      	cmp	r3, #2
 8002962:	bf0c      	ite	eq
 8002964:	2301      	moveq	r3, #1
 8002966:	2300      	movne	r3, #0
 8002968:	b2db      	uxtb	r3, r3
 800296a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	695b      	ldr	r3, [r3, #20]
 8002972:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002976:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800297a:	bf0c      	ite	eq
 800297c:	2301      	moveq	r3, #1
 800297e:	2300      	movne	r3, #0
 8002980:	b2db      	uxtb	r3, r3
 8002982:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800298a:	b2db      	uxtb	r3, r3
 800298c:	2ba0      	cmp	r3, #160	; 0xa0
 800298e:	d005      	beq.n	800299c <HAL_I2C_IsDeviceReady+0x188>
 8002990:	7dfb      	ldrb	r3, [r7, #23]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d102      	bne.n	800299c <HAL_I2C_IsDeviceReady+0x188>
 8002996:	7dbb      	ldrb	r3, [r7, #22]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d0cd      	beq.n	8002938 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2220      	movs	r2, #32
 80029a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	695b      	ldr	r3, [r3, #20]
 80029aa:	f003 0302 	and.w	r3, r3, #2
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d129      	bne.n	8002a06 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029c0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029c2:	2300      	movs	r3, #0
 80029c4:	613b      	str	r3, [r7, #16]
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	695b      	ldr	r3, [r3, #20]
 80029cc:	613b      	str	r3, [r7, #16]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	699b      	ldr	r3, [r3, #24]
 80029d4:	613b      	str	r3, [r7, #16]
 80029d6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	9300      	str	r3, [sp, #0]
 80029dc:	2319      	movs	r3, #25
 80029de:	2201      	movs	r2, #1
 80029e0:	4921      	ldr	r1, [pc, #132]	; (8002a68 <HAL_I2C_IsDeviceReady+0x254>)
 80029e2:	68f8      	ldr	r0, [r7, #12]
 80029e4:	f000 f8c6 	bl	8002b74 <I2C_WaitOnFlagUntilTimeout>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d001      	beq.n	80029f2 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e036      	b.n	8002a60 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2220      	movs	r2, #32
 80029f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002a02:	2300      	movs	r3, #0
 8002a04:	e02c      	b.n	8002a60 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a14:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002a1e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	9300      	str	r3, [sp, #0]
 8002a24:	2319      	movs	r3, #25
 8002a26:	2201      	movs	r2, #1
 8002a28:	490f      	ldr	r1, [pc, #60]	; (8002a68 <HAL_I2C_IsDeviceReady+0x254>)
 8002a2a:	68f8      	ldr	r0, [r7, #12]
 8002a2c:	f000 f8a2 	bl	8002b74 <I2C_WaitOnFlagUntilTimeout>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e012      	b.n	8002a60 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002a3a:	69bb      	ldr	r3, [r7, #24]
 8002a3c:	3301      	adds	r3, #1
 8002a3e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002a40:	69ba      	ldr	r2, [r7, #24]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	429a      	cmp	r2, r3
 8002a46:	f4ff af32 	bcc.w	80028ae <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2220      	movs	r2, #32
 8002a4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e000      	b.n	8002a60 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002a5e:	2302      	movs	r3, #2
  }
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	3720      	adds	r7, #32
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	00100002 	.word	0x00100002
 8002a6c:	ffff0000 	.word	0xffff0000

08002a70 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b088      	sub	sp, #32
 8002a74:	af02      	add	r7, sp, #8
 8002a76:	60f8      	str	r0, [r7, #12]
 8002a78:	607a      	str	r2, [r7, #4]
 8002a7a:	603b      	str	r3, [r7, #0]
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a84:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	2b08      	cmp	r3, #8
 8002a8a:	d006      	beq.n	8002a9a <I2C_MasterRequestWrite+0x2a>
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	2b01      	cmp	r3, #1
 8002a90:	d003      	beq.n	8002a9a <I2C_MasterRequestWrite+0x2a>
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002a98:	d108      	bne.n	8002aac <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002aa8:	601a      	str	r2, [r3, #0]
 8002aaa:	e00b      	b.n	8002ac4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab0:	2b12      	cmp	r3, #18
 8002ab2:	d107      	bne.n	8002ac4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ac2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	9300      	str	r3, [sp, #0]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2200      	movs	r2, #0
 8002acc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002ad0:	68f8      	ldr	r0, [r7, #12]
 8002ad2:	f000 f84f 	bl	8002b74 <I2C_WaitOnFlagUntilTimeout>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d00d      	beq.n	8002af8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ae6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002aea:	d103      	bne.n	8002af4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002af2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
 8002af6:	e035      	b.n	8002b64 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	691b      	ldr	r3, [r3, #16]
 8002afc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b00:	d108      	bne.n	8002b14 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002b02:	897b      	ldrh	r3, [r7, #10]
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	461a      	mov	r2, r3
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002b10:	611a      	str	r2, [r3, #16]
 8002b12:	e01b      	b.n	8002b4c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002b14:	897b      	ldrh	r3, [r7, #10]
 8002b16:	11db      	asrs	r3, r3, #7
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	f003 0306 	and.w	r3, r3, #6
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	f063 030f 	orn	r3, r3, #15
 8002b24:	b2da      	uxtb	r2, r3
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	490e      	ldr	r1, [pc, #56]	; (8002b6c <I2C_MasterRequestWrite+0xfc>)
 8002b32:	68f8      	ldr	r0, [r7, #12]
 8002b34:	f000 f875 	bl	8002c22 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d001      	beq.n	8002b42 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e010      	b.n	8002b64 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002b42:	897b      	ldrh	r3, [r7, #10]
 8002b44:	b2da      	uxtb	r2, r3
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	687a      	ldr	r2, [r7, #4]
 8002b50:	4907      	ldr	r1, [pc, #28]	; (8002b70 <I2C_MasterRequestWrite+0x100>)
 8002b52:	68f8      	ldr	r0, [r7, #12]
 8002b54:	f000 f865 	bl	8002c22 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d001      	beq.n	8002b62 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e000      	b.n	8002b64 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002b62:	2300      	movs	r3, #0
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	3718      	adds	r7, #24
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	00010008 	.word	0x00010008
 8002b70:	00010002 	.word	0x00010002

08002b74 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	603b      	str	r3, [r7, #0]
 8002b80:	4613      	mov	r3, r2
 8002b82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b84:	e025      	b.n	8002bd2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b8c:	d021      	beq.n	8002bd2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b8e:	f7fe fc6f 	bl	8001470 <HAL_GetTick>
 8002b92:	4602      	mov	r2, r0
 8002b94:	69bb      	ldr	r3, [r7, #24]
 8002b96:	1ad3      	subs	r3, r2, r3
 8002b98:	683a      	ldr	r2, [r7, #0]
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d302      	bcc.n	8002ba4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d116      	bne.n	8002bd2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2220      	movs	r2, #32
 8002bae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbe:	f043 0220 	orr.w	r2, r3, #32
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e023      	b.n	8002c1a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	0c1b      	lsrs	r3, r3, #16
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d10d      	bne.n	8002bf8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	695b      	ldr	r3, [r3, #20]
 8002be2:	43da      	mvns	r2, r3
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	4013      	ands	r3, r2
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	bf0c      	ite	eq
 8002bee:	2301      	moveq	r3, #1
 8002bf0:	2300      	movne	r3, #0
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	e00c      	b.n	8002c12 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	699b      	ldr	r3, [r3, #24]
 8002bfe:	43da      	mvns	r2, r3
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	4013      	ands	r3, r2
 8002c04:	b29b      	uxth	r3, r3
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	bf0c      	ite	eq
 8002c0a:	2301      	moveq	r3, #1
 8002c0c:	2300      	movne	r3, #0
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	461a      	mov	r2, r3
 8002c12:	79fb      	ldrb	r3, [r7, #7]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d0b6      	beq.n	8002b86 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c18:	2300      	movs	r3, #0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3710      	adds	r7, #16
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}

08002c22 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002c22:	b580      	push	{r7, lr}
 8002c24:	b084      	sub	sp, #16
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	60f8      	str	r0, [r7, #12]
 8002c2a:	60b9      	str	r1, [r7, #8]
 8002c2c:	607a      	str	r2, [r7, #4]
 8002c2e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c30:	e051      	b.n	8002cd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	695b      	ldr	r3, [r3, #20]
 8002c38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c40:	d123      	bne.n	8002c8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c50:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c5a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2220      	movs	r2, #32
 8002c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c76:	f043 0204 	orr.w	r2, r3, #4
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	2200      	movs	r2, #0
 8002c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e046      	b.n	8002d18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c90:	d021      	beq.n	8002cd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c92:	f7fe fbed 	bl	8001470 <HAL_GetTick>
 8002c96:	4602      	mov	r2, r0
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d302      	bcc.n	8002ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d116      	bne.n	8002cd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2200      	movs	r2, #0
 8002cac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	2220      	movs	r2, #32
 8002cb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc2:	f043 0220 	orr.w	r2, r3, #32
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e020      	b.n	8002d18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	0c1b      	lsrs	r3, r3, #16
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d10c      	bne.n	8002cfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	695b      	ldr	r3, [r3, #20]
 8002ce6:	43da      	mvns	r2, r3
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	4013      	ands	r3, r2
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	bf14      	ite	ne
 8002cf2:	2301      	movne	r3, #1
 8002cf4:	2300      	moveq	r3, #0
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	e00b      	b.n	8002d12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	699b      	ldr	r3, [r3, #24]
 8002d00:	43da      	mvns	r2, r3
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	4013      	ands	r3, r2
 8002d06:	b29b      	uxth	r3, r3
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	bf14      	ite	ne
 8002d0c:	2301      	movne	r3, #1
 8002d0e:	2300      	moveq	r3, #0
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d18d      	bne.n	8002c32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002d16:	2300      	movs	r3, #0
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3710      	adds	r7, #16
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}

08002d20 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	60f8      	str	r0, [r7, #12]
 8002d28:	60b9      	str	r1, [r7, #8]
 8002d2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d2c:	e02d      	b.n	8002d8a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d2e:	68f8      	ldr	r0, [r7, #12]
 8002d30:	f000 f878 	bl	8002e24 <I2C_IsAcknowledgeFailed>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e02d      	b.n	8002d9a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d44:	d021      	beq.n	8002d8a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d46:	f7fe fb93 	bl	8001470 <HAL_GetTick>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	68ba      	ldr	r2, [r7, #8]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d302      	bcc.n	8002d5c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d116      	bne.n	8002d8a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2220      	movs	r2, #32
 8002d66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d76:	f043 0220 	orr.w	r2, r3, #32
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e007      	b.n	8002d9a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	695b      	ldr	r3, [r3, #20]
 8002d90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d94:	2b80      	cmp	r3, #128	; 0x80
 8002d96:	d1ca      	bne.n	8002d2e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d98:	2300      	movs	r3, #0
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3710      	adds	r7, #16
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}

08002da2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002da2:	b580      	push	{r7, lr}
 8002da4:	b084      	sub	sp, #16
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	60f8      	str	r0, [r7, #12]
 8002daa:	60b9      	str	r1, [r7, #8]
 8002dac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002dae:	e02d      	b.n	8002e0c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002db0:	68f8      	ldr	r0, [r7, #12]
 8002db2:	f000 f837 	bl	8002e24 <I2C_IsAcknowledgeFailed>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d001      	beq.n	8002dc0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e02d      	b.n	8002e1c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dc6:	d021      	beq.n	8002e0c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dc8:	f7fe fb52 	bl	8001470 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	68ba      	ldr	r2, [r7, #8]
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d302      	bcc.n	8002dde <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d116      	bne.n	8002e0c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2200      	movs	r2, #0
 8002de2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2220      	movs	r2, #32
 8002de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df8:	f043 0220 	orr.w	r2, r3, #32
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2200      	movs	r2, #0
 8002e04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e007      	b.n	8002e1c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	695b      	ldr	r3, [r3, #20]
 8002e12:	f003 0304 	and.w	r3, r3, #4
 8002e16:	2b04      	cmp	r3, #4
 8002e18:	d1ca      	bne.n	8002db0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002e1a:	2300      	movs	r3, #0
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3710      	adds	r7, #16
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	695b      	ldr	r3, [r3, #20]
 8002e32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e3a:	d11b      	bne.n	8002e74 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002e44:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2220      	movs	r2, #32
 8002e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2200      	movs	r2, #0
 8002e58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e60:	f043 0204 	orr.w	r2, r3, #4
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e000      	b.n	8002e76 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	370c      	adds	r7, #12
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr

08002e82 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002e82:	b480      	push	{r7}
 8002e84:	b083      	sub	sp, #12
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	6078      	str	r0, [r7, #4]
 8002e8a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	2b20      	cmp	r3, #32
 8002e96:	d129      	bne.n	8002eec <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2224      	movs	r2, #36	; 0x24
 8002e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f022 0201 	bic.w	r2, r2, #1
 8002eae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f022 0210 	bic.w	r2, r2, #16
 8002ebe:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	683a      	ldr	r2, [r7, #0]
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f042 0201 	orr.w	r2, r2, #1
 8002ede:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2220      	movs	r2, #32
 8002ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	e000      	b.n	8002eee <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8002eec:	2302      	movs	r3, #2
  }
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	370c      	adds	r7, #12
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr

08002efa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002efa:	b480      	push	{r7}
 8002efc:	b085      	sub	sp, #20
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	6078      	str	r0, [r7, #4]
 8002f02:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8002f04:	2300      	movs	r3, #0
 8002f06:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	2b20      	cmp	r3, #32
 8002f12:	d12a      	bne.n	8002f6a <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2224      	movs	r2, #36	; 0x24
 8002f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f022 0201 	bic.w	r2, r2, #1
 8002f2a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f32:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8002f34:	89fb      	ldrh	r3, [r7, #14]
 8002f36:	f023 030f 	bic.w	r3, r3, #15
 8002f3a:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	b29a      	uxth	r2, r3
 8002f40:	89fb      	ldrh	r3, [r7, #14]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	89fa      	ldrh	r2, [r7, #14]
 8002f4c:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f042 0201 	orr.w	r2, r2, #1
 8002f5c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2220      	movs	r2, #32
 8002f62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002f66:	2300      	movs	r3, #0
 8002f68:	e000      	b.n	8002f6c <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8002f6a:	2302      	movs	r3, #2
  }
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3714      	adds	r7, #20
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr

08002f78 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002f82:	2300      	movs	r3, #0
 8002f84:	603b      	str	r3, [r7, #0]
 8002f86:	4b20      	ldr	r3, [pc, #128]	; (8003008 <HAL_PWREx_EnableOverDrive+0x90>)
 8002f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8a:	4a1f      	ldr	r2, [pc, #124]	; (8003008 <HAL_PWREx_EnableOverDrive+0x90>)
 8002f8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f90:	6413      	str	r3, [r2, #64]	; 0x40
 8002f92:	4b1d      	ldr	r3, [pc, #116]	; (8003008 <HAL_PWREx_EnableOverDrive+0x90>)
 8002f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f9a:	603b      	str	r3, [r7, #0]
 8002f9c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002f9e:	4b1b      	ldr	r3, [pc, #108]	; (800300c <HAL_PWREx_EnableOverDrive+0x94>)
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002fa4:	f7fe fa64 	bl	8001470 <HAL_GetTick>
 8002fa8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002faa:	e009      	b.n	8002fc0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002fac:	f7fe fa60 	bl	8001470 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002fba:	d901      	bls.n	8002fc0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	e01f      	b.n	8003000 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002fc0:	4b13      	ldr	r3, [pc, #76]	; (8003010 <HAL_PWREx_EnableOverDrive+0x98>)
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fcc:	d1ee      	bne.n	8002fac <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002fce:	4b11      	ldr	r3, [pc, #68]	; (8003014 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002fd4:	f7fe fa4c 	bl	8001470 <HAL_GetTick>
 8002fd8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002fda:	e009      	b.n	8002ff0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002fdc:	f7fe fa48 	bl	8001470 <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002fea:	d901      	bls.n	8002ff0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002fec:	2303      	movs	r3, #3
 8002fee:	e007      	b.n	8003000 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002ff0:	4b07      	ldr	r3, [pc, #28]	; (8003010 <HAL_PWREx_EnableOverDrive+0x98>)
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ff8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002ffc:	d1ee      	bne.n	8002fdc <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002ffe:	2300      	movs	r3, #0
}
 8003000:	4618      	mov	r0, r3
 8003002:	3708      	adds	r7, #8
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	40023800 	.word	0x40023800
 800300c:	420e0040 	.word	0x420e0040
 8003010:	40007000 	.word	0x40007000
 8003014:	420e0044 	.word	0x420e0044

08003018 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b086      	sub	sp, #24
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d101      	bne.n	800302a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e267      	b.n	80034fa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0301 	and.w	r3, r3, #1
 8003032:	2b00      	cmp	r3, #0
 8003034:	d075      	beq.n	8003122 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003036:	4b88      	ldr	r3, [pc, #544]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	f003 030c 	and.w	r3, r3, #12
 800303e:	2b04      	cmp	r3, #4
 8003040:	d00c      	beq.n	800305c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003042:	4b85      	ldr	r3, [pc, #532]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800304a:	2b08      	cmp	r3, #8
 800304c:	d112      	bne.n	8003074 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800304e:	4b82      	ldr	r3, [pc, #520]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003056:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800305a:	d10b      	bne.n	8003074 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800305c:	4b7e      	ldr	r3, [pc, #504]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003064:	2b00      	cmp	r3, #0
 8003066:	d05b      	beq.n	8003120 <HAL_RCC_OscConfig+0x108>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d157      	bne.n	8003120 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e242      	b.n	80034fa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800307c:	d106      	bne.n	800308c <HAL_RCC_OscConfig+0x74>
 800307e:	4b76      	ldr	r3, [pc, #472]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a75      	ldr	r2, [pc, #468]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 8003084:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003088:	6013      	str	r3, [r2, #0]
 800308a:	e01d      	b.n	80030c8 <HAL_RCC_OscConfig+0xb0>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003094:	d10c      	bne.n	80030b0 <HAL_RCC_OscConfig+0x98>
 8003096:	4b70      	ldr	r3, [pc, #448]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a6f      	ldr	r2, [pc, #444]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 800309c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030a0:	6013      	str	r3, [r2, #0]
 80030a2:	4b6d      	ldr	r3, [pc, #436]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a6c      	ldr	r2, [pc, #432]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 80030a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030ac:	6013      	str	r3, [r2, #0]
 80030ae:	e00b      	b.n	80030c8 <HAL_RCC_OscConfig+0xb0>
 80030b0:	4b69      	ldr	r3, [pc, #420]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a68      	ldr	r2, [pc, #416]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 80030b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030ba:	6013      	str	r3, [r2, #0]
 80030bc:	4b66      	ldr	r3, [pc, #408]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a65      	ldr	r2, [pc, #404]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 80030c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d013      	beq.n	80030f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030d0:	f7fe f9ce 	bl	8001470 <HAL_GetTick>
 80030d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030d6:	e008      	b.n	80030ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030d8:	f7fe f9ca 	bl	8001470 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	2b64      	cmp	r3, #100	; 0x64
 80030e4:	d901      	bls.n	80030ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e207      	b.n	80034fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030ea:	4b5b      	ldr	r3, [pc, #364]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d0f0      	beq.n	80030d8 <HAL_RCC_OscConfig+0xc0>
 80030f6:	e014      	b.n	8003122 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030f8:	f7fe f9ba 	bl	8001470 <HAL_GetTick>
 80030fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030fe:	e008      	b.n	8003112 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003100:	f7fe f9b6 	bl	8001470 <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	2b64      	cmp	r3, #100	; 0x64
 800310c:	d901      	bls.n	8003112 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e1f3      	b.n	80034fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003112:	4b51      	ldr	r3, [pc, #324]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d1f0      	bne.n	8003100 <HAL_RCC_OscConfig+0xe8>
 800311e:	e000      	b.n	8003122 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003120:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 0302 	and.w	r3, r3, #2
 800312a:	2b00      	cmp	r3, #0
 800312c:	d063      	beq.n	80031f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800312e:	4b4a      	ldr	r3, [pc, #296]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	f003 030c 	and.w	r3, r3, #12
 8003136:	2b00      	cmp	r3, #0
 8003138:	d00b      	beq.n	8003152 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800313a:	4b47      	ldr	r3, [pc, #284]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003142:	2b08      	cmp	r3, #8
 8003144:	d11c      	bne.n	8003180 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003146:	4b44      	ldr	r3, [pc, #272]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d116      	bne.n	8003180 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003152:	4b41      	ldr	r3, [pc, #260]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0302 	and.w	r3, r3, #2
 800315a:	2b00      	cmp	r3, #0
 800315c:	d005      	beq.n	800316a <HAL_RCC_OscConfig+0x152>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	2b01      	cmp	r3, #1
 8003164:	d001      	beq.n	800316a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e1c7      	b.n	80034fa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800316a:	4b3b      	ldr	r3, [pc, #236]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	691b      	ldr	r3, [r3, #16]
 8003176:	00db      	lsls	r3, r3, #3
 8003178:	4937      	ldr	r1, [pc, #220]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 800317a:	4313      	orrs	r3, r2
 800317c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800317e:	e03a      	b.n	80031f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d020      	beq.n	80031ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003188:	4b34      	ldr	r3, [pc, #208]	; (800325c <HAL_RCC_OscConfig+0x244>)
 800318a:	2201      	movs	r2, #1
 800318c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800318e:	f7fe f96f 	bl	8001470 <HAL_GetTick>
 8003192:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003194:	e008      	b.n	80031a8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003196:	f7fe f96b 	bl	8001470 <HAL_GetTick>
 800319a:	4602      	mov	r2, r0
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d901      	bls.n	80031a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80031a4:	2303      	movs	r3, #3
 80031a6:	e1a8      	b.n	80034fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031a8:	4b2b      	ldr	r3, [pc, #172]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0302 	and.w	r3, r3, #2
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d0f0      	beq.n	8003196 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031b4:	4b28      	ldr	r3, [pc, #160]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	691b      	ldr	r3, [r3, #16]
 80031c0:	00db      	lsls	r3, r3, #3
 80031c2:	4925      	ldr	r1, [pc, #148]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 80031c4:	4313      	orrs	r3, r2
 80031c6:	600b      	str	r3, [r1, #0]
 80031c8:	e015      	b.n	80031f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031ca:	4b24      	ldr	r3, [pc, #144]	; (800325c <HAL_RCC_OscConfig+0x244>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031d0:	f7fe f94e 	bl	8001470 <HAL_GetTick>
 80031d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031d6:	e008      	b.n	80031ea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031d8:	f7fe f94a 	bl	8001470 <HAL_GetTick>
 80031dc:	4602      	mov	r2, r0
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	2b02      	cmp	r3, #2
 80031e4:	d901      	bls.n	80031ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80031e6:	2303      	movs	r3, #3
 80031e8:	e187      	b.n	80034fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031ea:	4b1b      	ldr	r3, [pc, #108]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d1f0      	bne.n	80031d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0308 	and.w	r3, r3, #8
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d036      	beq.n	8003270 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	695b      	ldr	r3, [r3, #20]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d016      	beq.n	8003238 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800320a:	4b15      	ldr	r3, [pc, #84]	; (8003260 <HAL_RCC_OscConfig+0x248>)
 800320c:	2201      	movs	r2, #1
 800320e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003210:	f7fe f92e 	bl	8001470 <HAL_GetTick>
 8003214:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003216:	e008      	b.n	800322a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003218:	f7fe f92a 	bl	8001470 <HAL_GetTick>
 800321c:	4602      	mov	r2, r0
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	2b02      	cmp	r3, #2
 8003224:	d901      	bls.n	800322a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003226:	2303      	movs	r3, #3
 8003228:	e167      	b.n	80034fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800322a:	4b0b      	ldr	r3, [pc, #44]	; (8003258 <HAL_RCC_OscConfig+0x240>)
 800322c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800322e:	f003 0302 	and.w	r3, r3, #2
 8003232:	2b00      	cmp	r3, #0
 8003234:	d0f0      	beq.n	8003218 <HAL_RCC_OscConfig+0x200>
 8003236:	e01b      	b.n	8003270 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003238:	4b09      	ldr	r3, [pc, #36]	; (8003260 <HAL_RCC_OscConfig+0x248>)
 800323a:	2200      	movs	r2, #0
 800323c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800323e:	f7fe f917 	bl	8001470 <HAL_GetTick>
 8003242:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003244:	e00e      	b.n	8003264 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003246:	f7fe f913 	bl	8001470 <HAL_GetTick>
 800324a:	4602      	mov	r2, r0
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	2b02      	cmp	r3, #2
 8003252:	d907      	bls.n	8003264 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003254:	2303      	movs	r3, #3
 8003256:	e150      	b.n	80034fa <HAL_RCC_OscConfig+0x4e2>
 8003258:	40023800 	.word	0x40023800
 800325c:	42470000 	.word	0x42470000
 8003260:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003264:	4b88      	ldr	r3, [pc, #544]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 8003266:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003268:	f003 0302 	and.w	r3, r3, #2
 800326c:	2b00      	cmp	r3, #0
 800326e:	d1ea      	bne.n	8003246 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0304 	and.w	r3, r3, #4
 8003278:	2b00      	cmp	r3, #0
 800327a:	f000 8097 	beq.w	80033ac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800327e:	2300      	movs	r3, #0
 8003280:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003282:	4b81      	ldr	r3, [pc, #516]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 8003284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003286:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d10f      	bne.n	80032ae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800328e:	2300      	movs	r3, #0
 8003290:	60bb      	str	r3, [r7, #8]
 8003292:	4b7d      	ldr	r3, [pc, #500]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 8003294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003296:	4a7c      	ldr	r2, [pc, #496]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 8003298:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800329c:	6413      	str	r3, [r2, #64]	; 0x40
 800329e:	4b7a      	ldr	r3, [pc, #488]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 80032a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032a6:	60bb      	str	r3, [r7, #8]
 80032a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032aa:	2301      	movs	r3, #1
 80032ac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032ae:	4b77      	ldr	r3, [pc, #476]	; (800348c <HAL_RCC_OscConfig+0x474>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d118      	bne.n	80032ec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032ba:	4b74      	ldr	r3, [pc, #464]	; (800348c <HAL_RCC_OscConfig+0x474>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a73      	ldr	r2, [pc, #460]	; (800348c <HAL_RCC_OscConfig+0x474>)
 80032c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032c6:	f7fe f8d3 	bl	8001470 <HAL_GetTick>
 80032ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032cc:	e008      	b.n	80032e0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032ce:	f7fe f8cf 	bl	8001470 <HAL_GetTick>
 80032d2:	4602      	mov	r2, r0
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	1ad3      	subs	r3, r2, r3
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d901      	bls.n	80032e0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80032dc:	2303      	movs	r3, #3
 80032de:	e10c      	b.n	80034fa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032e0:	4b6a      	ldr	r3, [pc, #424]	; (800348c <HAL_RCC_OscConfig+0x474>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d0f0      	beq.n	80032ce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d106      	bne.n	8003302 <HAL_RCC_OscConfig+0x2ea>
 80032f4:	4b64      	ldr	r3, [pc, #400]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 80032f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032f8:	4a63      	ldr	r2, [pc, #396]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 80032fa:	f043 0301 	orr.w	r3, r3, #1
 80032fe:	6713      	str	r3, [r2, #112]	; 0x70
 8003300:	e01c      	b.n	800333c <HAL_RCC_OscConfig+0x324>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	2b05      	cmp	r3, #5
 8003308:	d10c      	bne.n	8003324 <HAL_RCC_OscConfig+0x30c>
 800330a:	4b5f      	ldr	r3, [pc, #380]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 800330c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800330e:	4a5e      	ldr	r2, [pc, #376]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 8003310:	f043 0304 	orr.w	r3, r3, #4
 8003314:	6713      	str	r3, [r2, #112]	; 0x70
 8003316:	4b5c      	ldr	r3, [pc, #368]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 8003318:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800331a:	4a5b      	ldr	r2, [pc, #364]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 800331c:	f043 0301 	orr.w	r3, r3, #1
 8003320:	6713      	str	r3, [r2, #112]	; 0x70
 8003322:	e00b      	b.n	800333c <HAL_RCC_OscConfig+0x324>
 8003324:	4b58      	ldr	r3, [pc, #352]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 8003326:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003328:	4a57      	ldr	r2, [pc, #348]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 800332a:	f023 0301 	bic.w	r3, r3, #1
 800332e:	6713      	str	r3, [r2, #112]	; 0x70
 8003330:	4b55      	ldr	r3, [pc, #340]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 8003332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003334:	4a54      	ldr	r2, [pc, #336]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 8003336:	f023 0304 	bic.w	r3, r3, #4
 800333a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d015      	beq.n	8003370 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003344:	f7fe f894 	bl	8001470 <HAL_GetTick>
 8003348:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800334a:	e00a      	b.n	8003362 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800334c:	f7fe f890 	bl	8001470 <HAL_GetTick>
 8003350:	4602      	mov	r2, r0
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	1ad3      	subs	r3, r2, r3
 8003356:	f241 3288 	movw	r2, #5000	; 0x1388
 800335a:	4293      	cmp	r3, r2
 800335c:	d901      	bls.n	8003362 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e0cb      	b.n	80034fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003362:	4b49      	ldr	r3, [pc, #292]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 8003364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003366:	f003 0302 	and.w	r3, r3, #2
 800336a:	2b00      	cmp	r3, #0
 800336c:	d0ee      	beq.n	800334c <HAL_RCC_OscConfig+0x334>
 800336e:	e014      	b.n	800339a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003370:	f7fe f87e 	bl	8001470 <HAL_GetTick>
 8003374:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003376:	e00a      	b.n	800338e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003378:	f7fe f87a 	bl	8001470 <HAL_GetTick>
 800337c:	4602      	mov	r2, r0
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	f241 3288 	movw	r2, #5000	; 0x1388
 8003386:	4293      	cmp	r3, r2
 8003388:	d901      	bls.n	800338e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e0b5      	b.n	80034fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800338e:	4b3e      	ldr	r3, [pc, #248]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 8003390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d1ee      	bne.n	8003378 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800339a:	7dfb      	ldrb	r3, [r7, #23]
 800339c:	2b01      	cmp	r3, #1
 800339e:	d105      	bne.n	80033ac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033a0:	4b39      	ldr	r3, [pc, #228]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 80033a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a4:	4a38      	ldr	r2, [pc, #224]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 80033a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033aa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	699b      	ldr	r3, [r3, #24]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	f000 80a1 	beq.w	80034f8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80033b6:	4b34      	ldr	r3, [pc, #208]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	f003 030c 	and.w	r3, r3, #12
 80033be:	2b08      	cmp	r3, #8
 80033c0:	d05c      	beq.n	800347c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	699b      	ldr	r3, [r3, #24]
 80033c6:	2b02      	cmp	r3, #2
 80033c8:	d141      	bne.n	800344e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033ca:	4b31      	ldr	r3, [pc, #196]	; (8003490 <HAL_RCC_OscConfig+0x478>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033d0:	f7fe f84e 	bl	8001470 <HAL_GetTick>
 80033d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033d6:	e008      	b.n	80033ea <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033d8:	f7fe f84a 	bl	8001470 <HAL_GetTick>
 80033dc:	4602      	mov	r2, r0
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	2b02      	cmp	r3, #2
 80033e4:	d901      	bls.n	80033ea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80033e6:	2303      	movs	r3, #3
 80033e8:	e087      	b.n	80034fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033ea:	4b27      	ldr	r3, [pc, #156]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d1f0      	bne.n	80033d8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	69da      	ldr	r2, [r3, #28]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a1b      	ldr	r3, [r3, #32]
 80033fe:	431a      	orrs	r2, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003404:	019b      	lsls	r3, r3, #6
 8003406:	431a      	orrs	r2, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800340c:	085b      	lsrs	r3, r3, #1
 800340e:	3b01      	subs	r3, #1
 8003410:	041b      	lsls	r3, r3, #16
 8003412:	431a      	orrs	r2, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003418:	061b      	lsls	r3, r3, #24
 800341a:	491b      	ldr	r1, [pc, #108]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 800341c:	4313      	orrs	r3, r2
 800341e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003420:	4b1b      	ldr	r3, [pc, #108]	; (8003490 <HAL_RCC_OscConfig+0x478>)
 8003422:	2201      	movs	r2, #1
 8003424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003426:	f7fe f823 	bl	8001470 <HAL_GetTick>
 800342a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800342c:	e008      	b.n	8003440 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800342e:	f7fe f81f 	bl	8001470 <HAL_GetTick>
 8003432:	4602      	mov	r2, r0
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	1ad3      	subs	r3, r2, r3
 8003438:	2b02      	cmp	r3, #2
 800343a:	d901      	bls.n	8003440 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800343c:	2303      	movs	r3, #3
 800343e:	e05c      	b.n	80034fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003440:	4b11      	ldr	r3, [pc, #68]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d0f0      	beq.n	800342e <HAL_RCC_OscConfig+0x416>
 800344c:	e054      	b.n	80034f8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800344e:	4b10      	ldr	r3, [pc, #64]	; (8003490 <HAL_RCC_OscConfig+0x478>)
 8003450:	2200      	movs	r2, #0
 8003452:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003454:	f7fe f80c 	bl	8001470 <HAL_GetTick>
 8003458:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800345a:	e008      	b.n	800346e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800345c:	f7fe f808 	bl	8001470 <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	2b02      	cmp	r3, #2
 8003468:	d901      	bls.n	800346e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800346a:	2303      	movs	r3, #3
 800346c:	e045      	b.n	80034fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800346e:	4b06      	ldr	r3, [pc, #24]	; (8003488 <HAL_RCC_OscConfig+0x470>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d1f0      	bne.n	800345c <HAL_RCC_OscConfig+0x444>
 800347a:	e03d      	b.n	80034f8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	699b      	ldr	r3, [r3, #24]
 8003480:	2b01      	cmp	r3, #1
 8003482:	d107      	bne.n	8003494 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e038      	b.n	80034fa <HAL_RCC_OscConfig+0x4e2>
 8003488:	40023800 	.word	0x40023800
 800348c:	40007000 	.word	0x40007000
 8003490:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003494:	4b1b      	ldr	r3, [pc, #108]	; (8003504 <HAL_RCC_OscConfig+0x4ec>)
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	699b      	ldr	r3, [r3, #24]
 800349e:	2b01      	cmp	r3, #1
 80034a0:	d028      	beq.n	80034f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d121      	bne.n	80034f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d11a      	bne.n	80034f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80034be:	68fa      	ldr	r2, [r7, #12]
 80034c0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80034c4:	4013      	ands	r3, r2
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80034ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d111      	bne.n	80034f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034da:	085b      	lsrs	r3, r3, #1
 80034dc:	3b01      	subs	r3, #1
 80034de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d107      	bne.n	80034f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d001      	beq.n	80034f8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e000      	b.n	80034fa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80034f8:	2300      	movs	r3, #0
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3718      	adds	r7, #24
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	40023800 	.word	0x40023800

08003508 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d101      	bne.n	800351c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e0cc      	b.n	80036b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800351c:	4b68      	ldr	r3, [pc, #416]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 030f 	and.w	r3, r3, #15
 8003524:	683a      	ldr	r2, [r7, #0]
 8003526:	429a      	cmp	r2, r3
 8003528:	d90c      	bls.n	8003544 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800352a:	4b65      	ldr	r3, [pc, #404]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 800352c:	683a      	ldr	r2, [r7, #0]
 800352e:	b2d2      	uxtb	r2, r2
 8003530:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003532:	4b63      	ldr	r3, [pc, #396]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 030f 	and.w	r3, r3, #15
 800353a:	683a      	ldr	r2, [r7, #0]
 800353c:	429a      	cmp	r2, r3
 800353e:	d001      	beq.n	8003544 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e0b8      	b.n	80036b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0302 	and.w	r3, r3, #2
 800354c:	2b00      	cmp	r3, #0
 800354e:	d020      	beq.n	8003592 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0304 	and.w	r3, r3, #4
 8003558:	2b00      	cmp	r3, #0
 800355a:	d005      	beq.n	8003568 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800355c:	4b59      	ldr	r3, [pc, #356]	; (80036c4 <HAL_RCC_ClockConfig+0x1bc>)
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	4a58      	ldr	r2, [pc, #352]	; (80036c4 <HAL_RCC_ClockConfig+0x1bc>)
 8003562:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003566:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0308 	and.w	r3, r3, #8
 8003570:	2b00      	cmp	r3, #0
 8003572:	d005      	beq.n	8003580 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003574:	4b53      	ldr	r3, [pc, #332]	; (80036c4 <HAL_RCC_ClockConfig+0x1bc>)
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	4a52      	ldr	r2, [pc, #328]	; (80036c4 <HAL_RCC_ClockConfig+0x1bc>)
 800357a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800357e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003580:	4b50      	ldr	r3, [pc, #320]	; (80036c4 <HAL_RCC_ClockConfig+0x1bc>)
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	494d      	ldr	r1, [pc, #308]	; (80036c4 <HAL_RCC_ClockConfig+0x1bc>)
 800358e:	4313      	orrs	r3, r2
 8003590:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 0301 	and.w	r3, r3, #1
 800359a:	2b00      	cmp	r3, #0
 800359c:	d044      	beq.n	8003628 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d107      	bne.n	80035b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035a6:	4b47      	ldr	r3, [pc, #284]	; (80036c4 <HAL_RCC_ClockConfig+0x1bc>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d119      	bne.n	80035e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e07f      	b.n	80036b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d003      	beq.n	80035c6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035c2:	2b03      	cmp	r3, #3
 80035c4:	d107      	bne.n	80035d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035c6:	4b3f      	ldr	r3, [pc, #252]	; (80036c4 <HAL_RCC_ClockConfig+0x1bc>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d109      	bne.n	80035e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e06f      	b.n	80036b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035d6:	4b3b      	ldr	r3, [pc, #236]	; (80036c4 <HAL_RCC_ClockConfig+0x1bc>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 0302 	and.w	r3, r3, #2
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d101      	bne.n	80035e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e067      	b.n	80036b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035e6:	4b37      	ldr	r3, [pc, #220]	; (80036c4 <HAL_RCC_ClockConfig+0x1bc>)
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	f023 0203 	bic.w	r2, r3, #3
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	4934      	ldr	r1, [pc, #208]	; (80036c4 <HAL_RCC_ClockConfig+0x1bc>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035f8:	f7fd ff3a 	bl	8001470 <HAL_GetTick>
 80035fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035fe:	e00a      	b.n	8003616 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003600:	f7fd ff36 	bl	8001470 <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	f241 3288 	movw	r2, #5000	; 0x1388
 800360e:	4293      	cmp	r3, r2
 8003610:	d901      	bls.n	8003616 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e04f      	b.n	80036b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003616:	4b2b      	ldr	r3, [pc, #172]	; (80036c4 <HAL_RCC_ClockConfig+0x1bc>)
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f003 020c 	and.w	r2, r3, #12
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	009b      	lsls	r3, r3, #2
 8003624:	429a      	cmp	r2, r3
 8003626:	d1eb      	bne.n	8003600 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003628:	4b25      	ldr	r3, [pc, #148]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 030f 	and.w	r3, r3, #15
 8003630:	683a      	ldr	r2, [r7, #0]
 8003632:	429a      	cmp	r2, r3
 8003634:	d20c      	bcs.n	8003650 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003636:	4b22      	ldr	r3, [pc, #136]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 8003638:	683a      	ldr	r2, [r7, #0]
 800363a:	b2d2      	uxtb	r2, r2
 800363c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800363e:	4b20      	ldr	r3, [pc, #128]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 030f 	and.w	r3, r3, #15
 8003646:	683a      	ldr	r2, [r7, #0]
 8003648:	429a      	cmp	r2, r3
 800364a:	d001      	beq.n	8003650 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e032      	b.n	80036b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0304 	and.w	r3, r3, #4
 8003658:	2b00      	cmp	r3, #0
 800365a:	d008      	beq.n	800366e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800365c:	4b19      	ldr	r3, [pc, #100]	; (80036c4 <HAL_RCC_ClockConfig+0x1bc>)
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	4916      	ldr	r1, [pc, #88]	; (80036c4 <HAL_RCC_ClockConfig+0x1bc>)
 800366a:	4313      	orrs	r3, r2
 800366c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0308 	and.w	r3, r3, #8
 8003676:	2b00      	cmp	r3, #0
 8003678:	d009      	beq.n	800368e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800367a:	4b12      	ldr	r3, [pc, #72]	; (80036c4 <HAL_RCC_ClockConfig+0x1bc>)
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	00db      	lsls	r3, r3, #3
 8003688:	490e      	ldr	r1, [pc, #56]	; (80036c4 <HAL_RCC_ClockConfig+0x1bc>)
 800368a:	4313      	orrs	r3, r2
 800368c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800368e:	f000 f821 	bl	80036d4 <HAL_RCC_GetSysClockFreq>
 8003692:	4602      	mov	r2, r0
 8003694:	4b0b      	ldr	r3, [pc, #44]	; (80036c4 <HAL_RCC_ClockConfig+0x1bc>)
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	091b      	lsrs	r3, r3, #4
 800369a:	f003 030f 	and.w	r3, r3, #15
 800369e:	490a      	ldr	r1, [pc, #40]	; (80036c8 <HAL_RCC_ClockConfig+0x1c0>)
 80036a0:	5ccb      	ldrb	r3, [r1, r3]
 80036a2:	fa22 f303 	lsr.w	r3, r2, r3
 80036a6:	4a09      	ldr	r2, [pc, #36]	; (80036cc <HAL_RCC_ClockConfig+0x1c4>)
 80036a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80036aa:	4b09      	ldr	r3, [pc, #36]	; (80036d0 <HAL_RCC_ClockConfig+0x1c8>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4618      	mov	r0, r3
 80036b0:	f7fd fe9a 	bl	80013e8 <HAL_InitTick>

  return HAL_OK;
 80036b4:	2300      	movs	r3, #0
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3710      	adds	r7, #16
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	40023c00 	.word	0x40023c00
 80036c4:	40023800 	.word	0x40023800
 80036c8:	08006844 	.word	0x08006844
 80036cc:	20000008 	.word	0x20000008
 80036d0:	2000000c 	.word	0x2000000c

080036d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80036d8:	b090      	sub	sp, #64	; 0x40
 80036da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80036dc:	2300      	movs	r3, #0
 80036de:	637b      	str	r3, [r7, #52]	; 0x34
 80036e0:	2300      	movs	r3, #0
 80036e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036e4:	2300      	movs	r3, #0
 80036e6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80036e8:	2300      	movs	r3, #0
 80036ea:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80036ec:	4b59      	ldr	r3, [pc, #356]	; (8003854 <HAL_RCC_GetSysClockFreq+0x180>)
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f003 030c 	and.w	r3, r3, #12
 80036f4:	2b08      	cmp	r3, #8
 80036f6:	d00d      	beq.n	8003714 <HAL_RCC_GetSysClockFreq+0x40>
 80036f8:	2b08      	cmp	r3, #8
 80036fa:	f200 80a1 	bhi.w	8003840 <HAL_RCC_GetSysClockFreq+0x16c>
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d002      	beq.n	8003708 <HAL_RCC_GetSysClockFreq+0x34>
 8003702:	2b04      	cmp	r3, #4
 8003704:	d003      	beq.n	800370e <HAL_RCC_GetSysClockFreq+0x3a>
 8003706:	e09b      	b.n	8003840 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003708:	4b53      	ldr	r3, [pc, #332]	; (8003858 <HAL_RCC_GetSysClockFreq+0x184>)
 800370a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800370c:	e09b      	b.n	8003846 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800370e:	4b53      	ldr	r3, [pc, #332]	; (800385c <HAL_RCC_GetSysClockFreq+0x188>)
 8003710:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003712:	e098      	b.n	8003846 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003714:	4b4f      	ldr	r3, [pc, #316]	; (8003854 <HAL_RCC_GetSysClockFreq+0x180>)
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800371c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800371e:	4b4d      	ldr	r3, [pc, #308]	; (8003854 <HAL_RCC_GetSysClockFreq+0x180>)
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d028      	beq.n	800377c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800372a:	4b4a      	ldr	r3, [pc, #296]	; (8003854 <HAL_RCC_GetSysClockFreq+0x180>)
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	099b      	lsrs	r3, r3, #6
 8003730:	2200      	movs	r2, #0
 8003732:	623b      	str	r3, [r7, #32]
 8003734:	627a      	str	r2, [r7, #36]	; 0x24
 8003736:	6a3b      	ldr	r3, [r7, #32]
 8003738:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800373c:	2100      	movs	r1, #0
 800373e:	4b47      	ldr	r3, [pc, #284]	; (800385c <HAL_RCC_GetSysClockFreq+0x188>)
 8003740:	fb03 f201 	mul.w	r2, r3, r1
 8003744:	2300      	movs	r3, #0
 8003746:	fb00 f303 	mul.w	r3, r0, r3
 800374a:	4413      	add	r3, r2
 800374c:	4a43      	ldr	r2, [pc, #268]	; (800385c <HAL_RCC_GetSysClockFreq+0x188>)
 800374e:	fba0 1202 	umull	r1, r2, r0, r2
 8003752:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003754:	460a      	mov	r2, r1
 8003756:	62ba      	str	r2, [r7, #40]	; 0x28
 8003758:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800375a:	4413      	add	r3, r2
 800375c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800375e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003760:	2200      	movs	r2, #0
 8003762:	61bb      	str	r3, [r7, #24]
 8003764:	61fa      	str	r2, [r7, #28]
 8003766:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800376a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800376e:	f7fc fd97 	bl	80002a0 <__aeabi_uldivmod>
 8003772:	4602      	mov	r2, r0
 8003774:	460b      	mov	r3, r1
 8003776:	4613      	mov	r3, r2
 8003778:	63fb      	str	r3, [r7, #60]	; 0x3c
 800377a:	e053      	b.n	8003824 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800377c:	4b35      	ldr	r3, [pc, #212]	; (8003854 <HAL_RCC_GetSysClockFreq+0x180>)
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	099b      	lsrs	r3, r3, #6
 8003782:	2200      	movs	r2, #0
 8003784:	613b      	str	r3, [r7, #16]
 8003786:	617a      	str	r2, [r7, #20]
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800378e:	f04f 0b00 	mov.w	fp, #0
 8003792:	4652      	mov	r2, sl
 8003794:	465b      	mov	r3, fp
 8003796:	f04f 0000 	mov.w	r0, #0
 800379a:	f04f 0100 	mov.w	r1, #0
 800379e:	0159      	lsls	r1, r3, #5
 80037a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037a4:	0150      	lsls	r0, r2, #5
 80037a6:	4602      	mov	r2, r0
 80037a8:	460b      	mov	r3, r1
 80037aa:	ebb2 080a 	subs.w	r8, r2, sl
 80037ae:	eb63 090b 	sbc.w	r9, r3, fp
 80037b2:	f04f 0200 	mov.w	r2, #0
 80037b6:	f04f 0300 	mov.w	r3, #0
 80037ba:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80037be:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80037c2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80037c6:	ebb2 0408 	subs.w	r4, r2, r8
 80037ca:	eb63 0509 	sbc.w	r5, r3, r9
 80037ce:	f04f 0200 	mov.w	r2, #0
 80037d2:	f04f 0300 	mov.w	r3, #0
 80037d6:	00eb      	lsls	r3, r5, #3
 80037d8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037dc:	00e2      	lsls	r2, r4, #3
 80037de:	4614      	mov	r4, r2
 80037e0:	461d      	mov	r5, r3
 80037e2:	eb14 030a 	adds.w	r3, r4, sl
 80037e6:	603b      	str	r3, [r7, #0]
 80037e8:	eb45 030b 	adc.w	r3, r5, fp
 80037ec:	607b      	str	r3, [r7, #4]
 80037ee:	f04f 0200 	mov.w	r2, #0
 80037f2:	f04f 0300 	mov.w	r3, #0
 80037f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80037fa:	4629      	mov	r1, r5
 80037fc:	028b      	lsls	r3, r1, #10
 80037fe:	4621      	mov	r1, r4
 8003800:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003804:	4621      	mov	r1, r4
 8003806:	028a      	lsls	r2, r1, #10
 8003808:	4610      	mov	r0, r2
 800380a:	4619      	mov	r1, r3
 800380c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800380e:	2200      	movs	r2, #0
 8003810:	60bb      	str	r3, [r7, #8]
 8003812:	60fa      	str	r2, [r7, #12]
 8003814:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003818:	f7fc fd42 	bl	80002a0 <__aeabi_uldivmod>
 800381c:	4602      	mov	r2, r0
 800381e:	460b      	mov	r3, r1
 8003820:	4613      	mov	r3, r2
 8003822:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003824:	4b0b      	ldr	r3, [pc, #44]	; (8003854 <HAL_RCC_GetSysClockFreq+0x180>)
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	0c1b      	lsrs	r3, r3, #16
 800382a:	f003 0303 	and.w	r3, r3, #3
 800382e:	3301      	adds	r3, #1
 8003830:	005b      	lsls	r3, r3, #1
 8003832:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003834:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003838:	fbb2 f3f3 	udiv	r3, r2, r3
 800383c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800383e:	e002      	b.n	8003846 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003840:	4b05      	ldr	r3, [pc, #20]	; (8003858 <HAL_RCC_GetSysClockFreq+0x184>)
 8003842:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003844:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003848:	4618      	mov	r0, r3
 800384a:	3740      	adds	r7, #64	; 0x40
 800384c:	46bd      	mov	sp, r7
 800384e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003852:	bf00      	nop
 8003854:	40023800 	.word	0x40023800
 8003858:	00f42400 	.word	0x00f42400
 800385c:	017d7840 	.word	0x017d7840

08003860 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003860:	b480      	push	{r7}
 8003862:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003864:	4b03      	ldr	r3, [pc, #12]	; (8003874 <HAL_RCC_GetHCLKFreq+0x14>)
 8003866:	681b      	ldr	r3, [r3, #0]
}
 8003868:	4618      	mov	r0, r3
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr
 8003872:	bf00      	nop
 8003874:	20000008 	.word	0x20000008

08003878 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800387c:	f7ff fff0 	bl	8003860 <HAL_RCC_GetHCLKFreq>
 8003880:	4602      	mov	r2, r0
 8003882:	4b05      	ldr	r3, [pc, #20]	; (8003898 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	0a9b      	lsrs	r3, r3, #10
 8003888:	f003 0307 	and.w	r3, r3, #7
 800388c:	4903      	ldr	r1, [pc, #12]	; (800389c <HAL_RCC_GetPCLK1Freq+0x24>)
 800388e:	5ccb      	ldrb	r3, [r1, r3]
 8003890:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003894:	4618      	mov	r0, r3
 8003896:	bd80      	pop	{r7, pc}
 8003898:	40023800 	.word	0x40023800
 800389c:	08006854 	.word	0x08006854

080038a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80038a4:	f7ff ffdc 	bl	8003860 <HAL_RCC_GetHCLKFreq>
 80038a8:	4602      	mov	r2, r0
 80038aa:	4b05      	ldr	r3, [pc, #20]	; (80038c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	0b5b      	lsrs	r3, r3, #13
 80038b0:	f003 0307 	and.w	r3, r3, #7
 80038b4:	4903      	ldr	r1, [pc, #12]	; (80038c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038b6:	5ccb      	ldrb	r3, [r1, r3]
 80038b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038bc:	4618      	mov	r0, r3
 80038be:	bd80      	pop	{r7, pc}
 80038c0:	40023800 	.word	0x40023800
 80038c4:	08006854 	.word	0x08006854

080038c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b086      	sub	sp, #24
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80038d0:	2300      	movs	r3, #0
 80038d2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80038d4:	2300      	movs	r3, #0
 80038d6:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0301 	and.w	r3, r3, #1
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d10b      	bne.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d105      	bne.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d075      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80038fc:	4b91      	ldr	r3, [pc, #580]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80038fe:	2200      	movs	r2, #0
 8003900:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003902:	f7fd fdb5 	bl	8001470 <HAL_GetTick>
 8003906:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003908:	e008      	b.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800390a:	f7fd fdb1 	bl	8001470 <HAL_GetTick>
 800390e:	4602      	mov	r2, r0
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	2b02      	cmp	r3, #2
 8003916:	d901      	bls.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	e189      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800391c:	4b8a      	ldr	r3, [pc, #552]	; (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003924:	2b00      	cmp	r3, #0
 8003926:	d1f0      	bne.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 0301 	and.w	r3, r3, #1
 8003930:	2b00      	cmp	r3, #0
 8003932:	d009      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	019a      	lsls	r2, r3, #6
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	071b      	lsls	r3, r3, #28
 8003940:	4981      	ldr	r1, [pc, #516]	; (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003942:	4313      	orrs	r3, r2
 8003944:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 0302 	and.w	r3, r3, #2
 8003950:	2b00      	cmp	r3, #0
 8003952:	d01f      	beq.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003954:	4b7c      	ldr	r3, [pc, #496]	; (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003956:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800395a:	0f1b      	lsrs	r3, r3, #28
 800395c:	f003 0307 	and.w	r3, r3, #7
 8003960:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	019a      	lsls	r2, r3, #6
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	061b      	lsls	r3, r3, #24
 800396e:	431a      	orrs	r2, r3
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	071b      	lsls	r3, r3, #28
 8003974:	4974      	ldr	r1, [pc, #464]	; (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003976:	4313      	orrs	r3, r2
 8003978:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800397c:	4b72      	ldr	r3, [pc, #456]	; (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800397e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003982:	f023 021f 	bic.w	r2, r3, #31
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	69db      	ldr	r3, [r3, #28]
 800398a:	3b01      	subs	r3, #1
 800398c:	496e      	ldr	r1, [pc, #440]	; (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800398e:	4313      	orrs	r3, r2
 8003990:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800399c:	2b00      	cmp	r3, #0
 800399e:	d00d      	beq.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	019a      	lsls	r2, r3, #6
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	061b      	lsls	r3, r3, #24
 80039ac:	431a      	orrs	r2, r3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	071b      	lsls	r3, r3, #28
 80039b4:	4964      	ldr	r1, [pc, #400]	; (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80039b6:	4313      	orrs	r3, r2
 80039b8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80039bc:	4b61      	ldr	r3, [pc, #388]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80039be:	2201      	movs	r2, #1
 80039c0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80039c2:	f7fd fd55 	bl	8001470 <HAL_GetTick>
 80039c6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80039c8:	e008      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80039ca:	f7fd fd51 	bl	8001470 <HAL_GetTick>
 80039ce:	4602      	mov	r2, r0
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	2b02      	cmp	r3, #2
 80039d6:	d901      	bls.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	e129      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80039dc:	4b5a      	ldr	r3, [pc, #360]	; (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d0f0      	beq.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0304 	and.w	r3, r3, #4
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d105      	bne.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d079      	beq.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003a00:	4b52      	ldr	r3, [pc, #328]	; (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003a02:	2200      	movs	r2, #0
 8003a04:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003a06:	f7fd fd33 	bl	8001470 <HAL_GetTick>
 8003a0a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a0c:	e008      	b.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003a0e:	f7fd fd2f 	bl	8001470 <HAL_GetTick>
 8003a12:	4602      	mov	r2, r0
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	1ad3      	subs	r3, r2, r3
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d901      	bls.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	e107      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a20:	4b49      	ldr	r3, [pc, #292]	; (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a2c:	d0ef      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0304 	and.w	r3, r3, #4
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d020      	beq.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003a3a:	4b43      	ldr	r3, [pc, #268]	; (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a40:	0f1b      	lsrs	r3, r3, #28
 8003a42:	f003 0307 	and.w	r3, r3, #7
 8003a46:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	691b      	ldr	r3, [r3, #16]
 8003a4c:	019a      	lsls	r2, r3, #6
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	695b      	ldr	r3, [r3, #20]
 8003a52:	061b      	lsls	r3, r3, #24
 8003a54:	431a      	orrs	r2, r3
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	071b      	lsls	r3, r3, #28
 8003a5a:	493b      	ldr	r1, [pc, #236]	; (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003a62:	4b39      	ldr	r3, [pc, #228]	; (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a68:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6a1b      	ldr	r3, [r3, #32]
 8003a70:	3b01      	subs	r3, #1
 8003a72:	021b      	lsls	r3, r3, #8
 8003a74:	4934      	ldr	r1, [pc, #208]	; (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a76:	4313      	orrs	r3, r2
 8003a78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 0308 	and.w	r3, r3, #8
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d01e      	beq.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003a88:	4b2f      	ldr	r3, [pc, #188]	; (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a8e:	0e1b      	lsrs	r3, r3, #24
 8003a90:	f003 030f 	and.w	r3, r3, #15
 8003a94:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	691b      	ldr	r3, [r3, #16]
 8003a9a:	019a      	lsls	r2, r3, #6
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	061b      	lsls	r3, r3, #24
 8003aa0:	431a      	orrs	r2, r3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	699b      	ldr	r3, [r3, #24]
 8003aa6:	071b      	lsls	r3, r3, #28
 8003aa8:	4927      	ldr	r1, [pc, #156]	; (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003ab0:	4b25      	ldr	r3, [pc, #148]	; (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ab2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ab6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003abe:	4922      	ldr	r1, [pc, #136]	; (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003ac6:	4b21      	ldr	r3, [pc, #132]	; (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003ac8:	2201      	movs	r2, #1
 8003aca:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003acc:	f7fd fcd0 	bl	8001470 <HAL_GetTick>
 8003ad0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003ad2:	e008      	b.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003ad4:	f7fd fccc 	bl	8001470 <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d901      	bls.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e0a4      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003ae6:	4b18      	ldr	r3, [pc, #96]	; (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003aee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003af2:	d1ef      	bne.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 0320 	and.w	r3, r3, #32
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	f000 808b 	beq.w	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b02:	2300      	movs	r3, #0
 8003b04:	60fb      	str	r3, [r7, #12]
 8003b06:	4b10      	ldr	r3, [pc, #64]	; (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b0a:	4a0f      	ldr	r2, [pc, #60]	; (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b10:	6413      	str	r3, [r2, #64]	; 0x40
 8003b12:	4b0d      	ldr	r3, [pc, #52]	; (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b1a:	60fb      	str	r3, [r7, #12]
 8003b1c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003b1e:	4b0c      	ldr	r3, [pc, #48]	; (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a0b      	ldr	r2, [pc, #44]	; (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003b24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b28:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003b2a:	f7fd fca1 	bl	8001470 <HAL_GetTick>
 8003b2e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003b30:	e010      	b.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003b32:	f7fd fc9d 	bl	8001470 <HAL_GetTick>
 8003b36:	4602      	mov	r2, r0
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	1ad3      	subs	r3, r2, r3
 8003b3c:	2b02      	cmp	r3, #2
 8003b3e:	d909      	bls.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8003b40:	2303      	movs	r3, #3
 8003b42:	e075      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8003b44:	42470068 	.word	0x42470068
 8003b48:	40023800 	.word	0x40023800
 8003b4c:	42470070 	.word	0x42470070
 8003b50:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003b54:	4b38      	ldr	r3, [pc, #224]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d0e8      	beq.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b60:	4b36      	ldr	r3, [pc, #216]	; (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003b62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b64:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b68:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d02f      	beq.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b78:	693a      	ldr	r2, [r7, #16]
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d028      	beq.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b7e:	4b2f      	ldr	r3, [pc, #188]	; (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b86:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b88:	4b2d      	ldr	r3, [pc, #180]	; (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b8e:	4b2c      	ldr	r3, [pc, #176]	; (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8003b90:	2200      	movs	r2, #0
 8003b92:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003b94:	4a29      	ldr	r2, [pc, #164]	; (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003b9a:	4b28      	ldr	r3, [pc, #160]	; (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003b9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b9e:	f003 0301 	and.w	r3, r3, #1
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d114      	bne.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003ba6:	f7fd fc63 	bl	8001470 <HAL_GetTick>
 8003baa:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bac:	e00a      	b.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bae:	f7fd fc5f 	bl	8001470 <HAL_GetTick>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d901      	bls.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8003bc0:	2303      	movs	r3, #3
 8003bc2:	e035      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bc4:	4b1d      	ldr	r3, [pc, #116]	; (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003bc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d0ee      	beq.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bd8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003bdc:	d10d      	bne.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x332>
 8003bde:	4b17      	ldr	r3, [pc, #92]	; (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bea:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003bee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bf2:	4912      	ldr	r1, [pc, #72]	; (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	608b      	str	r3, [r1, #8]
 8003bf8:	e005      	b.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8003bfa:	4b10      	ldr	r3, [pc, #64]	; (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	4a0f      	ldr	r2, [pc, #60]	; (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003c00:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003c04:	6093      	str	r3, [r2, #8]
 8003c06:	4b0d      	ldr	r3, [pc, #52]	; (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003c08:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c12:	490a      	ldr	r1, [pc, #40]	; (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003c14:	4313      	orrs	r3, r2
 8003c16:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0310 	and.w	r3, r3, #16
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d004      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8003c2a:	4b06      	ldr	r3, [pc, #24]	; (8003c44 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8003c2c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8003c2e:	2300      	movs	r3, #0
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3718      	adds	r7, #24
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	40007000 	.word	0x40007000
 8003c3c:	40023800 	.word	0x40023800
 8003c40:	42470e40 	.word	0x42470e40
 8003c44:	424711e0 	.word	0x424711e0

08003c48 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d101      	bne.n	8003c5e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e066      	b.n	8003d2c <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	7f5b      	ldrb	r3, [r3, #29]
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d105      	bne.n	8003c74 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f7fd f9c0 	bl	8000ff4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2202      	movs	r2, #2
 8003c78:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	22ca      	movs	r2, #202	; 0xca
 8003c80:	625a      	str	r2, [r3, #36]	; 0x24
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2253      	movs	r2, #83	; 0x53
 8003c88:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f000 fa45 	bl	800411a <RTC_EnterInitMode>
 8003c90:	4603      	mov	r3, r0
 8003c92:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8003c94:	7bfb      	ldrb	r3, [r7, #15]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d12c      	bne.n	8003cf4 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	6812      	ldr	r2, [r2, #0]
 8003ca4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003ca8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003cac:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	6899      	ldr	r1, [r3, #8]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	685a      	ldr	r2, [r3, #4]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	691b      	ldr	r3, [r3, #16]
 8003cbc:	431a      	orrs	r2, r3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	431a      	orrs	r2, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	430a      	orrs	r2, r1
 8003cca:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	687a      	ldr	r2, [r7, #4]
 8003cd2:	68d2      	ldr	r2, [r2, #12]
 8003cd4:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	6919      	ldr	r1, [r3, #16]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	041a      	lsls	r2, r3, #16
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	430a      	orrs	r2, r1
 8003ce8:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f000 fa4c 	bl	8004188 <RTC_ExitInitMode>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8003cf4:	7bfb      	ldrb	r3, [r7, #15]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d113      	bne.n	8003d22 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003d08:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	699a      	ldr	r2, [r3, #24]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	430a      	orrs	r2, r1
 8003d1a:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	22ff      	movs	r2, #255	; 0xff
 8003d28:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8003d2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	3710      	adds	r7, #16
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}

08003d34 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003d34:	b590      	push	{r4, r7, lr}
 8003d36:	b087      	sub	sp, #28
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	60b9      	str	r1, [r7, #8]
 8003d3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003d40:	2300      	movs	r3, #0
 8003d42:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	7f1b      	ldrb	r3, [r3, #28]
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d101      	bne.n	8003d50 <HAL_RTC_SetTime+0x1c>
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	e087      	b.n	8003e60 <HAL_RTC_SetTime+0x12c>
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2201      	movs	r2, #1
 8003d54:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2202      	movs	r2, #2
 8003d5a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d126      	bne.n	8003db0 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d102      	bne.n	8003d76 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	2200      	movs	r2, #0
 8003d74:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	781b      	ldrb	r3, [r3, #0]
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f000 fa29 	bl	80041d2 <RTC_ByteToBcd2>
 8003d80:	4603      	mov	r3, r0
 8003d82:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	785b      	ldrb	r3, [r3, #1]
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f000 fa22 	bl	80041d2 <RTC_ByteToBcd2>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003d92:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	789b      	ldrb	r3, [r3, #2]
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f000 fa1a 	bl	80041d2 <RTC_ByteToBcd2>
 8003d9e:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003da0:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	78db      	ldrb	r3, [r3, #3]
 8003da8:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003daa:	4313      	orrs	r3, r2
 8003dac:	617b      	str	r3, [r7, #20]
 8003dae:	e018      	b.n	8003de2 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d102      	bne.n	8003dc4 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	785b      	ldrb	r3, [r3, #1]
 8003dce:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003dd0:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8003dd2:	68ba      	ldr	r2, [r7, #8]
 8003dd4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003dd6:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	78db      	ldrb	r3, [r3, #3]
 8003ddc:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003dde:	4313      	orrs	r3, r2
 8003de0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	22ca      	movs	r2, #202	; 0xca
 8003de8:	625a      	str	r2, [r3, #36]	; 0x24
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2253      	movs	r2, #83	; 0x53
 8003df0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003df2:	68f8      	ldr	r0, [r7, #12]
 8003df4:	f000 f991 	bl	800411a <RTC_EnterInitMode>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003dfc:	7cfb      	ldrb	r3, [r7, #19]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d120      	bne.n	8003e44 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003e0c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003e10:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	689a      	ldr	r2, [r3, #8]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003e20:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	6899      	ldr	r1, [r3, #8]
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	68da      	ldr	r2, [r3, #12]
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	691b      	ldr	r3, [r3, #16]
 8003e30:	431a      	orrs	r2, r3
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	430a      	orrs	r2, r1
 8003e38:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003e3a:	68f8      	ldr	r0, [r7, #12]
 8003e3c:	f000 f9a4 	bl	8004188 <RTC_ExitInitMode>
 8003e40:	4603      	mov	r3, r0
 8003e42:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003e44:	7cfb      	ldrb	r3, [r7, #19]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d102      	bne.n	8003e50 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	22ff      	movs	r2, #255	; 0xff
 8003e56:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	771a      	strb	r2, [r3, #28]

  return status;
 8003e5e:	7cfb      	ldrb	r3, [r7, #19]
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	371c      	adds	r7, #28
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd90      	pop	{r4, r7, pc}

08003e68 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b086      	sub	sp, #24
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	60f8      	str	r0, [r7, #12]
 8003e70:	60b9      	str	r1, [r7, #8]
 8003e72:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003e74:	2300      	movs	r3, #0
 8003e76:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	691b      	ldr	r3, [r3, #16]
 8003e88:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003e9a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003e9e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	0c1b      	lsrs	r3, r3, #16
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003eaa:	b2da      	uxtb	r2, r3
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	0a1b      	lsrs	r3, r3, #8
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003eba:	b2da      	uxtb	r2, r3
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	b2db      	uxtb	r3, r3
 8003ec4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ec8:	b2da      	uxtb	r2, r3
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	0d9b      	lsrs	r3, r3, #22
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	f003 0301 	and.w	r3, r3, #1
 8003ed8:	b2da      	uxtb	r2, r3
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d11a      	bne.n	8003f1a <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	4618      	mov	r0, r3
 8003eea:	f000 f98f 	bl	800420c <RTC_Bcd2ToByte>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	785b      	ldrb	r3, [r3, #1]
 8003efa:	4618      	mov	r0, r3
 8003efc:	f000 f986 	bl	800420c <RTC_Bcd2ToByte>
 8003f00:	4603      	mov	r3, r0
 8003f02:	461a      	mov	r2, r3
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	789b      	ldrb	r3, [r3, #2]
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f000 f97d 	bl	800420c <RTC_Bcd2ToByte>
 8003f12:	4603      	mov	r3, r0
 8003f14:	461a      	mov	r2, r3
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003f1a:	2300      	movs	r3, #0
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	3718      	adds	r7, #24
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}

08003f24 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003f24:	b590      	push	{r4, r7, lr}
 8003f26:	b087      	sub	sp, #28
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	60f8      	str	r0, [r7, #12]
 8003f2c:	60b9      	str	r1, [r7, #8]
 8003f2e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003f30:	2300      	movs	r3, #0
 8003f32:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	7f1b      	ldrb	r3, [r3, #28]
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d101      	bne.n	8003f40 <HAL_RTC_SetDate+0x1c>
 8003f3c:	2302      	movs	r3, #2
 8003f3e:	e071      	b.n	8004024 <HAL_RTC_SetDate+0x100>
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2201      	movs	r2, #1
 8003f44:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2202      	movs	r2, #2
 8003f4a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d10e      	bne.n	8003f70 <HAL_RTC_SetDate+0x4c>
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	785b      	ldrb	r3, [r3, #1]
 8003f56:	f003 0310 	and.w	r3, r3, #16
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d008      	beq.n	8003f70 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	785b      	ldrb	r3, [r3, #1]
 8003f62:	f023 0310 	bic.w	r3, r3, #16
 8003f66:	b2db      	uxtb	r3, r3
 8003f68:	330a      	adds	r3, #10
 8003f6a:	b2da      	uxtb	r2, r3
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d11c      	bne.n	8003fb0 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	78db      	ldrb	r3, [r3, #3]
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f000 f929 	bl	80041d2 <RTC_ByteToBcd2>
 8003f80:	4603      	mov	r3, r0
 8003f82:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	785b      	ldrb	r3, [r3, #1]
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f000 f922 	bl	80041d2 <RTC_ByteToBcd2>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003f92:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	789b      	ldrb	r3, [r3, #2]
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f000 f91a 	bl	80041d2 <RTC_ByteToBcd2>
 8003f9e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003fa0:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	781b      	ldrb	r3, [r3, #0]
 8003fa8:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003faa:	4313      	orrs	r3, r2
 8003fac:	617b      	str	r3, [r7, #20]
 8003fae:	e00e      	b.n	8003fce <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	78db      	ldrb	r3, [r3, #3]
 8003fb4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	785b      	ldrb	r3, [r3, #1]
 8003fba:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003fbc:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8003fbe:	68ba      	ldr	r2, [r7, #8]
 8003fc0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003fc2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	22ca      	movs	r2, #202	; 0xca
 8003fd4:	625a      	str	r2, [r3, #36]	; 0x24
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	2253      	movs	r2, #83	; 0x53
 8003fdc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003fde:	68f8      	ldr	r0, [r7, #12]
 8003fe0:	f000 f89b 	bl	800411a <RTC_EnterInitMode>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003fe8:	7cfb      	ldrb	r3, [r7, #19]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d10c      	bne.n	8004008 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003ff8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003ffc:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003ffe:	68f8      	ldr	r0, [r7, #12]
 8004000:	f000 f8c2 	bl	8004188 <RTC_ExitInitMode>
 8004004:	4603      	mov	r3, r0
 8004006:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004008:	7cfb      	ldrb	r3, [r7, #19]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d102      	bne.n	8004014 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2201      	movs	r2, #1
 8004012:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	22ff      	movs	r2, #255	; 0xff
 800401a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2200      	movs	r2, #0
 8004020:	771a      	strb	r2, [r3, #28]

  return status;
 8004022:	7cfb      	ldrb	r3, [r7, #19]
}
 8004024:	4618      	mov	r0, r3
 8004026:	371c      	adds	r7, #28
 8004028:	46bd      	mov	sp, r7
 800402a:	bd90      	pop	{r4, r7, pc}

0800402c <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b086      	sub	sp, #24
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004038:	2300      	movs	r3, #0
 800403a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004046:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800404a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	0c1b      	lsrs	r3, r3, #16
 8004050:	b2da      	uxtb	r2, r3
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	0a1b      	lsrs	r3, r3, #8
 800405a:	b2db      	uxtb	r3, r3
 800405c:	f003 031f 	and.w	r3, r3, #31
 8004060:	b2da      	uxtb	r2, r3
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	b2db      	uxtb	r3, r3
 800406a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800406e:	b2da      	uxtb	r2, r3
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	0b5b      	lsrs	r3, r3, #13
 8004078:	b2db      	uxtb	r3, r3
 800407a:	f003 0307 	and.w	r3, r3, #7
 800407e:	b2da      	uxtb	r2, r3
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d11a      	bne.n	80040c0 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	78db      	ldrb	r3, [r3, #3]
 800408e:	4618      	mov	r0, r3
 8004090:	f000 f8bc 	bl	800420c <RTC_Bcd2ToByte>
 8004094:	4603      	mov	r3, r0
 8004096:	461a      	mov	r2, r3
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	785b      	ldrb	r3, [r3, #1]
 80040a0:	4618      	mov	r0, r3
 80040a2:	f000 f8b3 	bl	800420c <RTC_Bcd2ToByte>
 80040a6:	4603      	mov	r3, r0
 80040a8:	461a      	mov	r2, r3
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	789b      	ldrb	r3, [r3, #2]
 80040b2:	4618      	mov	r0, r3
 80040b4:	f000 f8aa 	bl	800420c <RTC_Bcd2ToByte>
 80040b8:	4603      	mov	r3, r0
 80040ba:	461a      	mov	r2, r3
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80040c0:	2300      	movs	r3, #0
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3718      	adds	r7, #24
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}

080040ca <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80040ca:	b580      	push	{r7, lr}
 80040cc:	b084      	sub	sp, #16
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80040d2:	2300      	movs	r3, #0
 80040d4:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	68da      	ldr	r2, [r3, #12]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80040e4:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80040e6:	f7fd f9c3 	bl	8001470 <HAL_GetTick>
 80040ea:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80040ec:	e009      	b.n	8004102 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80040ee:	f7fd f9bf 	bl	8001470 <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040fc:	d901      	bls.n	8004102 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e007      	b.n	8004112 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	f003 0320 	and.w	r3, r3, #32
 800410c:	2b00      	cmp	r3, #0
 800410e:	d0ee      	beq.n	80040ee <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8004110:	2300      	movs	r3, #0
}
 8004112:	4618      	mov	r0, r3
 8004114:	3710      	adds	r7, #16
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}

0800411a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800411a:	b580      	push	{r7, lr}
 800411c:	b084      	sub	sp, #16
 800411e:	af00      	add	r7, sp, #0
 8004120:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004122:	2300      	movs	r3, #0
 8004124:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004126:	2300      	movs	r3, #0
 8004128:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004134:	2b00      	cmp	r3, #0
 8004136:	d122      	bne.n	800417e <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	68da      	ldr	r2, [r3, #12]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004146:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004148:	f7fd f992 	bl	8001470 <HAL_GetTick>
 800414c:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800414e:	e00c      	b.n	800416a <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004150:	f7fd f98e 	bl	8001470 <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800415e:	d904      	bls.n	800416a <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2204      	movs	r2, #4
 8004164:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004174:	2b00      	cmp	r3, #0
 8004176:	d102      	bne.n	800417e <RTC_EnterInitMode+0x64>
 8004178:	7bfb      	ldrb	r3, [r7, #15]
 800417a:	2b01      	cmp	r3, #1
 800417c:	d1e8      	bne.n	8004150 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800417e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004180:	4618      	mov	r0, r3
 8004182:	3710      	adds	r7, #16
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}

08004188 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004190:	2300      	movs	r3, #0
 8004192:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	68da      	ldr	r2, [r3, #12]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80041a2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f003 0320 	and.w	r3, r3, #32
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d10a      	bne.n	80041c8 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f7ff ff89 	bl	80040ca <HAL_RTC_WaitForSynchro>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d004      	beq.n	80041c8 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2204      	movs	r2, #4
 80041c2:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80041c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3710      	adds	r7, #16
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}

080041d2 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80041d2:	b480      	push	{r7}
 80041d4:	b085      	sub	sp, #20
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	4603      	mov	r3, r0
 80041da:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 80041dc:	2300      	movs	r3, #0
 80041de:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 80041e0:	e005      	b.n	80041ee <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80041e2:	7bfb      	ldrb	r3, [r7, #15]
 80041e4:	3301      	adds	r3, #1
 80041e6:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 80041e8:	79fb      	ldrb	r3, [r7, #7]
 80041ea:	3b0a      	subs	r3, #10
 80041ec:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80041ee:	79fb      	ldrb	r3, [r7, #7]
 80041f0:	2b09      	cmp	r3, #9
 80041f2:	d8f6      	bhi.n	80041e2 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80041f4:	7bfb      	ldrb	r3, [r7, #15]
 80041f6:	011b      	lsls	r3, r3, #4
 80041f8:	b2da      	uxtb	r2, r3
 80041fa:	79fb      	ldrb	r3, [r7, #7]
 80041fc:	4313      	orrs	r3, r2
 80041fe:	b2db      	uxtb	r3, r3
}
 8004200:	4618      	mov	r0, r3
 8004202:	3714      	adds	r7, #20
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr

0800420c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800420c:	b480      	push	{r7}
 800420e:	b085      	sub	sp, #20
 8004210:	af00      	add	r7, sp, #0
 8004212:	4603      	mov	r3, r0
 8004214:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8004216:	2300      	movs	r3, #0
 8004218:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800421a:	79fb      	ldrb	r3, [r7, #7]
 800421c:	091b      	lsrs	r3, r3, #4
 800421e:	b2db      	uxtb	r3, r3
 8004220:	461a      	mov	r2, r3
 8004222:	0092      	lsls	r2, r2, #2
 8004224:	4413      	add	r3, r2
 8004226:	005b      	lsls	r3, r3, #1
 8004228:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 800422a:	79fb      	ldrb	r3, [r7, #7]
 800422c:	f003 030f 	and.w	r3, r3, #15
 8004230:	b2da      	uxtb	r2, r3
 8004232:	7bfb      	ldrb	r3, [r7, #15]
 8004234:	4413      	add	r3, r2
 8004236:	b2db      	uxtb	r3, r3
}
 8004238:	4618      	mov	r0, r3
 800423a:	3714      	adds	r7, #20
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr

08004244 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d101      	bne.n	8004256 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e03f      	b.n	80042d6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800425c:	b2db      	uxtb	r3, r3
 800425e:	2b00      	cmp	r3, #0
 8004260:	d106      	bne.n	8004270 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2200      	movs	r2, #0
 8004266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f7fd f828 	bl	80012c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2224      	movs	r2, #36	; 0x24
 8004274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68da      	ldr	r2, [r3, #12]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004286:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f000 fdbf 	bl	8004e0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	691a      	ldr	r2, [r3, #16]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800429c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	695a      	ldr	r2, [r3, #20]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80042ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	68da      	ldr	r2, [r3, #12]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80042bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2220      	movs	r2, #32
 80042c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2220      	movs	r2, #32
 80042d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80042d4:	2300      	movs	r3, #0
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	3708      	adds	r7, #8
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}

080042de <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042de:	b580      	push	{r7, lr}
 80042e0:	b08a      	sub	sp, #40	; 0x28
 80042e2:	af02      	add	r7, sp, #8
 80042e4:	60f8      	str	r0, [r7, #12]
 80042e6:	60b9      	str	r1, [r7, #8]
 80042e8:	603b      	str	r3, [r7, #0]
 80042ea:	4613      	mov	r3, r2
 80042ec:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80042ee:	2300      	movs	r3, #0
 80042f0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	2b20      	cmp	r3, #32
 80042fc:	d17c      	bne.n	80043f8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d002      	beq.n	800430a <HAL_UART_Transmit+0x2c>
 8004304:	88fb      	ldrh	r3, [r7, #6]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d101      	bne.n	800430e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e075      	b.n	80043fa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004314:	2b01      	cmp	r3, #1
 8004316:	d101      	bne.n	800431c <HAL_UART_Transmit+0x3e>
 8004318:	2302      	movs	r3, #2
 800431a:	e06e      	b.n	80043fa <HAL_UART_Transmit+0x11c>
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2200      	movs	r2, #0
 8004328:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2221      	movs	r2, #33	; 0x21
 800432e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004332:	f7fd f89d 	bl	8001470 <HAL_GetTick>
 8004336:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	88fa      	ldrh	r2, [r7, #6]
 800433c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	88fa      	ldrh	r2, [r7, #6]
 8004342:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800434c:	d108      	bne.n	8004360 <HAL_UART_Transmit+0x82>
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	691b      	ldr	r3, [r3, #16]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d104      	bne.n	8004360 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004356:	2300      	movs	r3, #0
 8004358:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	61bb      	str	r3, [r7, #24]
 800435e:	e003      	b.n	8004368 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004364:	2300      	movs	r3, #0
 8004366:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004370:	e02a      	b.n	80043c8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	9300      	str	r3, [sp, #0]
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	2200      	movs	r2, #0
 800437a:	2180      	movs	r1, #128	; 0x80
 800437c:	68f8      	ldr	r0, [r7, #12]
 800437e:	f000 fb3d 	bl	80049fc <UART_WaitOnFlagUntilTimeout>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d001      	beq.n	800438c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004388:	2303      	movs	r3, #3
 800438a:	e036      	b.n	80043fa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800438c:	69fb      	ldr	r3, [r7, #28]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d10b      	bne.n	80043aa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	881b      	ldrh	r3, [r3, #0]
 8004396:	461a      	mov	r2, r3
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80043a2:	69bb      	ldr	r3, [r7, #24]
 80043a4:	3302      	adds	r3, #2
 80043a6:	61bb      	str	r3, [r7, #24]
 80043a8:	e007      	b.n	80043ba <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80043aa:	69fb      	ldr	r3, [r7, #28]
 80043ac:	781a      	ldrb	r2, [r3, #0]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80043b4:	69fb      	ldr	r3, [r7, #28]
 80043b6:	3301      	adds	r3, #1
 80043b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80043be:	b29b      	uxth	r3, r3
 80043c0:	3b01      	subs	r3, #1
 80043c2:	b29a      	uxth	r2, r3
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80043cc:	b29b      	uxth	r3, r3
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d1cf      	bne.n	8004372 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	9300      	str	r3, [sp, #0]
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	2200      	movs	r2, #0
 80043da:	2140      	movs	r1, #64	; 0x40
 80043dc:	68f8      	ldr	r0, [r7, #12]
 80043de:	f000 fb0d 	bl	80049fc <UART_WaitOnFlagUntilTimeout>
 80043e2:	4603      	mov	r3, r0
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d001      	beq.n	80043ec <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80043e8:	2303      	movs	r3, #3
 80043ea:	e006      	b.n	80043fa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2220      	movs	r2, #32
 80043f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80043f4:	2300      	movs	r3, #0
 80043f6:	e000      	b.n	80043fa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80043f8:	2302      	movs	r3, #2
  }
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	3720      	adds	r7, #32
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}

08004402 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004402:	b480      	push	{r7}
 8004404:	b085      	sub	sp, #20
 8004406:	af00      	add	r7, sp, #0
 8004408:	60f8      	str	r0, [r7, #12]
 800440a:	60b9      	str	r1, [r7, #8]
 800440c:	4613      	mov	r3, r2
 800440e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004416:	b2db      	uxtb	r3, r3
 8004418:	2b20      	cmp	r3, #32
 800441a:	d130      	bne.n	800447e <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d002      	beq.n	8004428 <HAL_UART_Transmit_IT+0x26>
 8004422:	88fb      	ldrh	r3, [r7, #6]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d101      	bne.n	800442c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e029      	b.n	8004480 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004432:	2b01      	cmp	r3, #1
 8004434:	d101      	bne.n	800443a <HAL_UART_Transmit_IT+0x38>
 8004436:	2302      	movs	r3, #2
 8004438:	e022      	b.n	8004480 <HAL_UART_Transmit_IT+0x7e>
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2201      	movs	r2, #1
 800443e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	68ba      	ldr	r2, [r7, #8]
 8004446:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	88fa      	ldrh	r2, [r7, #6]
 800444c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	88fa      	ldrh	r2, [r7, #6]
 8004452:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2200      	movs	r2, #0
 8004458:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2221      	movs	r2, #33	; 0x21
 800445e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	68da      	ldr	r2, [r3, #12]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004478:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800447a:	2300      	movs	r3, #0
 800447c:	e000      	b.n	8004480 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800447e:	2302      	movs	r3, #2
  }
}
 8004480:	4618      	mov	r0, r3
 8004482:	3714      	adds	r7, #20
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b0ba      	sub	sp, #232	; 0xe8
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80044b2:	2300      	movs	r3, #0
 80044b4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80044b8:	2300      	movs	r3, #0
 80044ba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80044be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044c2:	f003 030f 	and.w	r3, r3, #15
 80044c6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80044ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d10f      	bne.n	80044f2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80044d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044d6:	f003 0320 	and.w	r3, r3, #32
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d009      	beq.n	80044f2 <HAL_UART_IRQHandler+0x66>
 80044de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80044e2:	f003 0320 	and.w	r3, r3, #32
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d003      	beq.n	80044f2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f000 fbd3 	bl	8004c96 <UART_Receive_IT>
      return;
 80044f0:	e256      	b.n	80049a0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80044f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	f000 80de 	beq.w	80046b8 <HAL_UART_IRQHandler+0x22c>
 80044fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004500:	f003 0301 	and.w	r3, r3, #1
 8004504:	2b00      	cmp	r3, #0
 8004506:	d106      	bne.n	8004516 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004508:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800450c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004510:	2b00      	cmp	r3, #0
 8004512:	f000 80d1 	beq.w	80046b8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004516:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800451a:	f003 0301 	and.w	r3, r3, #1
 800451e:	2b00      	cmp	r3, #0
 8004520:	d00b      	beq.n	800453a <HAL_UART_IRQHandler+0xae>
 8004522:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004526:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800452a:	2b00      	cmp	r3, #0
 800452c:	d005      	beq.n	800453a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004532:	f043 0201 	orr.w	r2, r3, #1
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800453a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800453e:	f003 0304 	and.w	r3, r3, #4
 8004542:	2b00      	cmp	r3, #0
 8004544:	d00b      	beq.n	800455e <HAL_UART_IRQHandler+0xd2>
 8004546:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800454a:	f003 0301 	and.w	r3, r3, #1
 800454e:	2b00      	cmp	r3, #0
 8004550:	d005      	beq.n	800455e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004556:	f043 0202 	orr.w	r2, r3, #2
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800455e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004562:	f003 0302 	and.w	r3, r3, #2
 8004566:	2b00      	cmp	r3, #0
 8004568:	d00b      	beq.n	8004582 <HAL_UART_IRQHandler+0xf6>
 800456a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800456e:	f003 0301 	and.w	r3, r3, #1
 8004572:	2b00      	cmp	r3, #0
 8004574:	d005      	beq.n	8004582 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800457a:	f043 0204 	orr.w	r2, r3, #4
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004582:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004586:	f003 0308 	and.w	r3, r3, #8
 800458a:	2b00      	cmp	r3, #0
 800458c:	d011      	beq.n	80045b2 <HAL_UART_IRQHandler+0x126>
 800458e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004592:	f003 0320 	and.w	r3, r3, #32
 8004596:	2b00      	cmp	r3, #0
 8004598:	d105      	bne.n	80045a6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800459a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800459e:	f003 0301 	and.w	r3, r3, #1
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d005      	beq.n	80045b2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045aa:	f043 0208 	orr.w	r2, r3, #8
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	f000 81ed 	beq.w	8004996 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80045bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045c0:	f003 0320 	and.w	r3, r3, #32
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d008      	beq.n	80045da <HAL_UART_IRQHandler+0x14e>
 80045c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045cc:	f003 0320 	and.w	r3, r3, #32
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d002      	beq.n	80045da <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f000 fb5e 	bl	8004c96 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	695b      	ldr	r3, [r3, #20]
 80045e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045e4:	2b40      	cmp	r3, #64	; 0x40
 80045e6:	bf0c      	ite	eq
 80045e8:	2301      	moveq	r3, #1
 80045ea:	2300      	movne	r3, #0
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f6:	f003 0308 	and.w	r3, r3, #8
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d103      	bne.n	8004606 <HAL_UART_IRQHandler+0x17a>
 80045fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004602:	2b00      	cmp	r3, #0
 8004604:	d04f      	beq.n	80046a6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f000 fa66 	bl	8004ad8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	695b      	ldr	r3, [r3, #20]
 8004612:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004616:	2b40      	cmp	r3, #64	; 0x40
 8004618:	d141      	bne.n	800469e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	3314      	adds	r3, #20
 8004620:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004624:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004628:	e853 3f00 	ldrex	r3, [r3]
 800462c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004630:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004634:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004638:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	3314      	adds	r3, #20
 8004642:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004646:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800464a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800464e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004652:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004656:	e841 2300 	strex	r3, r2, [r1]
 800465a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800465e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004662:	2b00      	cmp	r3, #0
 8004664:	d1d9      	bne.n	800461a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800466a:	2b00      	cmp	r3, #0
 800466c:	d013      	beq.n	8004696 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004672:	4a7d      	ldr	r2, [pc, #500]	; (8004868 <HAL_UART_IRQHandler+0x3dc>)
 8004674:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800467a:	4618      	mov	r0, r3
 800467c:	f7fd fcb9 	bl	8001ff2 <HAL_DMA_Abort_IT>
 8004680:	4603      	mov	r3, r0
 8004682:	2b00      	cmp	r3, #0
 8004684:	d016      	beq.n	80046b4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800468a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800468c:	687a      	ldr	r2, [r7, #4]
 800468e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004690:	4610      	mov	r0, r2
 8004692:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004694:	e00e      	b.n	80046b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f000 f99a 	bl	80049d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800469c:	e00a      	b.n	80046b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 f996 	bl	80049d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046a4:	e006      	b.n	80046b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f000 f992 	bl	80049d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80046b2:	e170      	b.n	8004996 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046b4:	bf00      	nop
    return;
 80046b6:	e16e      	b.n	8004996 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046bc:	2b01      	cmp	r3, #1
 80046be:	f040 814a 	bne.w	8004956 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80046c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046c6:	f003 0310 	and.w	r3, r3, #16
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	f000 8143 	beq.w	8004956 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80046d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046d4:	f003 0310 	and.w	r3, r3, #16
 80046d8:	2b00      	cmp	r3, #0
 80046da:	f000 813c 	beq.w	8004956 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80046de:	2300      	movs	r3, #0
 80046e0:	60bb      	str	r3, [r7, #8]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	60bb      	str	r3, [r7, #8]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	60bb      	str	r3, [r7, #8]
 80046f2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	695b      	ldr	r3, [r3, #20]
 80046fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046fe:	2b40      	cmp	r3, #64	; 0x40
 8004700:	f040 80b4 	bne.w	800486c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004710:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004714:	2b00      	cmp	r3, #0
 8004716:	f000 8140 	beq.w	800499a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800471e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004722:	429a      	cmp	r2, r3
 8004724:	f080 8139 	bcs.w	800499a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800472e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004734:	69db      	ldr	r3, [r3, #28]
 8004736:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800473a:	f000 8088 	beq.w	800484e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	330c      	adds	r3, #12
 8004744:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004748:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800474c:	e853 3f00 	ldrex	r3, [r3]
 8004750:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004754:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004758:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800475c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	330c      	adds	r3, #12
 8004766:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800476a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800476e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004772:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004776:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800477a:	e841 2300 	strex	r3, r2, [r1]
 800477e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004782:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004786:	2b00      	cmp	r3, #0
 8004788:	d1d9      	bne.n	800473e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	3314      	adds	r3, #20
 8004790:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004792:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004794:	e853 3f00 	ldrex	r3, [r3]
 8004798:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800479a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800479c:	f023 0301 	bic.w	r3, r3, #1
 80047a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	3314      	adds	r3, #20
 80047aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80047ae:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80047b2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047b4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80047b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80047ba:	e841 2300 	strex	r3, r2, [r1]
 80047be:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80047c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d1e1      	bne.n	800478a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	3314      	adds	r3, #20
 80047cc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80047d0:	e853 3f00 	ldrex	r3, [r3]
 80047d4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80047d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80047d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80047dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	3314      	adds	r3, #20
 80047e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80047ea:	66fa      	str	r2, [r7, #108]	; 0x6c
 80047ec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ee:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80047f0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80047f2:	e841 2300 	strex	r3, r2, [r1]
 80047f6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80047f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d1e3      	bne.n	80047c6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2220      	movs	r2, #32
 8004802:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	330c      	adds	r3, #12
 8004812:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004814:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004816:	e853 3f00 	ldrex	r3, [r3]
 800481a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800481c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800481e:	f023 0310 	bic.w	r3, r3, #16
 8004822:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	330c      	adds	r3, #12
 800482c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004830:	65ba      	str	r2, [r7, #88]	; 0x58
 8004832:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004834:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004836:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004838:	e841 2300 	strex	r3, r2, [r1]
 800483c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800483e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004840:	2b00      	cmp	r3, #0
 8004842:	d1e3      	bne.n	800480c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004848:	4618      	mov	r0, r3
 800484a:	f7fd fb62 	bl	8001f12 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004856:	b29b      	uxth	r3, r3
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	b29b      	uxth	r3, r3
 800485c:	4619      	mov	r1, r3
 800485e:	6878      	ldr	r0, [r7, #4]
 8004860:	f000 f8c0 	bl	80049e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004864:	e099      	b.n	800499a <HAL_UART_IRQHandler+0x50e>
 8004866:	bf00      	nop
 8004868:	08004b9f 	.word	0x08004b9f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004874:	b29b      	uxth	r3, r3
 8004876:	1ad3      	subs	r3, r2, r3
 8004878:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004880:	b29b      	uxth	r3, r3
 8004882:	2b00      	cmp	r3, #0
 8004884:	f000 808b 	beq.w	800499e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004888:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800488c:	2b00      	cmp	r3, #0
 800488e:	f000 8086 	beq.w	800499e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	330c      	adds	r3, #12
 8004898:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800489a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800489c:	e853 3f00 	ldrex	r3, [r3]
 80048a0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80048a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048a4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80048a8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	330c      	adds	r3, #12
 80048b2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80048b6:	647a      	str	r2, [r7, #68]	; 0x44
 80048b8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048ba:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80048bc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80048be:	e841 2300 	strex	r3, r2, [r1]
 80048c2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80048c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d1e3      	bne.n	8004892 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	3314      	adds	r3, #20
 80048d0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d4:	e853 3f00 	ldrex	r3, [r3]
 80048d8:	623b      	str	r3, [r7, #32]
   return(result);
 80048da:	6a3b      	ldr	r3, [r7, #32]
 80048dc:	f023 0301 	bic.w	r3, r3, #1
 80048e0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	3314      	adds	r3, #20
 80048ea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80048ee:	633a      	str	r2, [r7, #48]	; 0x30
 80048f0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80048f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80048f6:	e841 2300 	strex	r3, r2, [r1]
 80048fa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80048fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d1e3      	bne.n	80048ca <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2220      	movs	r2, #32
 8004906:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2200      	movs	r2, #0
 800490e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	330c      	adds	r3, #12
 8004916:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	e853 3f00 	ldrex	r3, [r3]
 800491e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f023 0310 	bic.w	r3, r3, #16
 8004926:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	330c      	adds	r3, #12
 8004930:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004934:	61fa      	str	r2, [r7, #28]
 8004936:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004938:	69b9      	ldr	r1, [r7, #24]
 800493a:	69fa      	ldr	r2, [r7, #28]
 800493c:	e841 2300 	strex	r3, r2, [r1]
 8004940:	617b      	str	r3, [r7, #20]
   return(result);
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d1e3      	bne.n	8004910 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004948:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800494c:	4619      	mov	r1, r3
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f000 f848 	bl	80049e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004954:	e023      	b.n	800499e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004956:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800495a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800495e:	2b00      	cmp	r3, #0
 8004960:	d009      	beq.n	8004976 <HAL_UART_IRQHandler+0x4ea>
 8004962:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800496a:	2b00      	cmp	r3, #0
 800496c:	d003      	beq.n	8004976 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f000 f929 	bl	8004bc6 <UART_Transmit_IT>
    return;
 8004974:	e014      	b.n	80049a0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004976:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800497a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800497e:	2b00      	cmp	r3, #0
 8004980:	d00e      	beq.n	80049a0 <HAL_UART_IRQHandler+0x514>
 8004982:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004986:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800498a:	2b00      	cmp	r3, #0
 800498c:	d008      	beq.n	80049a0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f000 f969 	bl	8004c66 <UART_EndTransmit_IT>
    return;
 8004994:	e004      	b.n	80049a0 <HAL_UART_IRQHandler+0x514>
    return;
 8004996:	bf00      	nop
 8004998:	e002      	b.n	80049a0 <HAL_UART_IRQHandler+0x514>
      return;
 800499a:	bf00      	nop
 800499c:	e000      	b.n	80049a0 <HAL_UART_IRQHandler+0x514>
      return;
 800499e:	bf00      	nop
  }
}
 80049a0:	37e8      	adds	r7, #232	; 0xe8
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}
 80049a6:	bf00      	nop

080049a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80049b0:	bf00      	nop
 80049b2:	370c      	adds	r7, #12
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr

080049bc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80049c4:	bf00      	nop
 80049c6:	370c      	adds	r7, #12
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr

080049d0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80049d8:	bf00      	nop
 80049da:	370c      	adds	r7, #12
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr

080049e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b083      	sub	sp, #12
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	460b      	mov	r3, r1
 80049ee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80049f0:	bf00      	nop
 80049f2:	370c      	adds	r7, #12
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b090      	sub	sp, #64	; 0x40
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	60f8      	str	r0, [r7, #12]
 8004a04:	60b9      	str	r1, [r7, #8]
 8004a06:	603b      	str	r3, [r7, #0]
 8004a08:	4613      	mov	r3, r2
 8004a0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a0c:	e050      	b.n	8004ab0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a14:	d04c      	beq.n	8004ab0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004a16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d007      	beq.n	8004a2c <UART_WaitOnFlagUntilTimeout+0x30>
 8004a1c:	f7fc fd28 	bl	8001470 <HAL_GetTick>
 8004a20:	4602      	mov	r2, r0
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	1ad3      	subs	r3, r2, r3
 8004a26:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d241      	bcs.n	8004ab0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	330c      	adds	r3, #12
 8004a32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a36:	e853 3f00 	ldrex	r3, [r3]
 8004a3a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a3e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004a42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	330c      	adds	r3, #12
 8004a4a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004a4c:	637a      	str	r2, [r7, #52]	; 0x34
 8004a4e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a50:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004a52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a54:	e841 2300 	strex	r3, r2, [r1]
 8004a58:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d1e5      	bne.n	8004a2c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	3314      	adds	r3, #20
 8004a66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	e853 3f00 	ldrex	r3, [r3]
 8004a6e:	613b      	str	r3, [r7, #16]
   return(result);
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	f023 0301 	bic.w	r3, r3, #1
 8004a76:	63bb      	str	r3, [r7, #56]	; 0x38
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	3314      	adds	r3, #20
 8004a7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a80:	623a      	str	r2, [r7, #32]
 8004a82:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a84:	69f9      	ldr	r1, [r7, #28]
 8004a86:	6a3a      	ldr	r2, [r7, #32]
 8004a88:	e841 2300 	strex	r3, r2, [r1]
 8004a8c:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a8e:	69bb      	ldr	r3, [r7, #24]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d1e5      	bne.n	8004a60 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2220      	movs	r2, #32
 8004a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2220      	movs	r2, #32
 8004aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004aac:	2303      	movs	r3, #3
 8004aae:	e00f      	b.n	8004ad0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	4013      	ands	r3, r2
 8004aba:	68ba      	ldr	r2, [r7, #8]
 8004abc:	429a      	cmp	r2, r3
 8004abe:	bf0c      	ite	eq
 8004ac0:	2301      	moveq	r3, #1
 8004ac2:	2300      	movne	r3, #0
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	79fb      	ldrb	r3, [r7, #7]
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d09f      	beq.n	8004a0e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004ace:	2300      	movs	r3, #0
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3740      	adds	r7, #64	; 0x40
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}

08004ad8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b095      	sub	sp, #84	; 0x54
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	330c      	adds	r3, #12
 8004ae6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004aea:	e853 3f00 	ldrex	r3, [r3]
 8004aee:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004af6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	330c      	adds	r3, #12
 8004afe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b00:	643a      	str	r2, [r7, #64]	; 0x40
 8004b02:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b04:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004b06:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004b08:	e841 2300 	strex	r3, r2, [r1]
 8004b0c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d1e5      	bne.n	8004ae0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	3314      	adds	r3, #20
 8004b1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b1c:	6a3b      	ldr	r3, [r7, #32]
 8004b1e:	e853 3f00 	ldrex	r3, [r3]
 8004b22:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b24:	69fb      	ldr	r3, [r7, #28]
 8004b26:	f023 0301 	bic.w	r3, r3, #1
 8004b2a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	3314      	adds	r3, #20
 8004b32:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b34:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004b36:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b38:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b3c:	e841 2300 	strex	r3, r2, [r1]
 8004b40:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d1e5      	bne.n	8004b14 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d119      	bne.n	8004b84 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	330c      	adds	r3, #12
 8004b56:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	e853 3f00 	ldrex	r3, [r3]
 8004b5e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	f023 0310 	bic.w	r3, r3, #16
 8004b66:	647b      	str	r3, [r7, #68]	; 0x44
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	330c      	adds	r3, #12
 8004b6e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004b70:	61ba      	str	r2, [r7, #24]
 8004b72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b74:	6979      	ldr	r1, [r7, #20]
 8004b76:	69ba      	ldr	r2, [r7, #24]
 8004b78:	e841 2300 	strex	r3, r2, [r1]
 8004b7c:	613b      	str	r3, [r7, #16]
   return(result);
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d1e5      	bne.n	8004b50 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2220      	movs	r2, #32
 8004b88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004b92:	bf00      	nop
 8004b94:	3754      	adds	r7, #84	; 0x54
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr

08004b9e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b9e:	b580      	push	{r7, lr}
 8004ba0:	b084      	sub	sp, #16
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004baa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004bb8:	68f8      	ldr	r0, [r7, #12]
 8004bba:	f7ff ff09 	bl	80049d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004bbe:	bf00      	nop
 8004bc0:	3710      	adds	r7, #16
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004bc6:	b480      	push	{r7}
 8004bc8:	b085      	sub	sp, #20
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	2b21      	cmp	r3, #33	; 0x21
 8004bd8:	d13e      	bne.n	8004c58 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004be2:	d114      	bne.n	8004c0e <UART_Transmit_IT+0x48>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	691b      	ldr	r3, [r3, #16]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d110      	bne.n	8004c0e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6a1b      	ldr	r3, [r3, #32]
 8004bf0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	881b      	ldrh	r3, [r3, #0]
 8004bf6:	461a      	mov	r2, r3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c00:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a1b      	ldr	r3, [r3, #32]
 8004c06:	1c9a      	adds	r2, r3, #2
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	621a      	str	r2, [r3, #32]
 8004c0c:	e008      	b.n	8004c20 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6a1b      	ldr	r3, [r3, #32]
 8004c12:	1c59      	adds	r1, r3, #1
 8004c14:	687a      	ldr	r2, [r7, #4]
 8004c16:	6211      	str	r1, [r2, #32]
 8004c18:	781a      	ldrb	r2, [r3, #0]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004c24:	b29b      	uxth	r3, r3
 8004c26:	3b01      	subs	r3, #1
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	4619      	mov	r1, r3
 8004c2e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d10f      	bne.n	8004c54 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	68da      	ldr	r2, [r3, #12]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c42:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	68da      	ldr	r2, [r3, #12]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c52:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004c54:	2300      	movs	r3, #0
 8004c56:	e000      	b.n	8004c5a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004c58:	2302      	movs	r3, #2
  }
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3714      	adds	r7, #20
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c64:	4770      	bx	lr

08004c66 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004c66:	b580      	push	{r7, lr}
 8004c68:	b082      	sub	sp, #8
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	68da      	ldr	r2, [r3, #12]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c7c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2220      	movs	r2, #32
 8004c82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f7ff fe8e 	bl	80049a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004c8c:	2300      	movs	r3, #0
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3708      	adds	r7, #8
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}

08004c96 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004c96:	b580      	push	{r7, lr}
 8004c98:	b08c      	sub	sp, #48	; 0x30
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	2b22      	cmp	r3, #34	; 0x22
 8004ca8:	f040 80ab 	bne.w	8004e02 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cb4:	d117      	bne.n	8004ce6 <UART_Receive_IT+0x50>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	691b      	ldr	r3, [r3, #16]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d113      	bne.n	8004ce6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cc6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	b29b      	uxth	r3, r3
 8004cd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cd4:	b29a      	uxth	r2, r3
 8004cd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cd8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cde:	1c9a      	adds	r2, r3, #2
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	629a      	str	r2, [r3, #40]	; 0x28
 8004ce4:	e026      	b.n	8004d34 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cea:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004cec:	2300      	movs	r3, #0
 8004cee:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cf8:	d007      	beq.n	8004d0a <UART_Receive_IT+0x74>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d10a      	bne.n	8004d18 <UART_Receive_IT+0x82>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	691b      	ldr	r3, [r3, #16]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d106      	bne.n	8004d18 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	b2da      	uxtb	r2, r3
 8004d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d14:	701a      	strb	r2, [r3, #0]
 8004d16:	e008      	b.n	8004d2a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	b2db      	uxtb	r3, r3
 8004d20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d24:	b2da      	uxtb	r2, r3
 8004d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d28:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d2e:	1c5a      	adds	r2, r3, #1
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	3b01      	subs	r3, #1
 8004d3c:	b29b      	uxth	r3, r3
 8004d3e:	687a      	ldr	r2, [r7, #4]
 8004d40:	4619      	mov	r1, r3
 8004d42:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d15a      	bne.n	8004dfe <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	68da      	ldr	r2, [r3, #12]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f022 0220 	bic.w	r2, r2, #32
 8004d56:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	68da      	ldr	r2, [r3, #12]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d66:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	695a      	ldr	r2, [r3, #20]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f022 0201 	bic.w	r2, r2, #1
 8004d76:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2220      	movs	r2, #32
 8004d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d84:	2b01      	cmp	r3, #1
 8004d86:	d135      	bne.n	8004df4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	330c      	adds	r3, #12
 8004d94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	e853 3f00 	ldrex	r3, [r3]
 8004d9c:	613b      	str	r3, [r7, #16]
   return(result);
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	f023 0310 	bic.w	r3, r3, #16
 8004da4:	627b      	str	r3, [r7, #36]	; 0x24
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	330c      	adds	r3, #12
 8004dac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dae:	623a      	str	r2, [r7, #32]
 8004db0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004db2:	69f9      	ldr	r1, [r7, #28]
 8004db4:	6a3a      	ldr	r2, [r7, #32]
 8004db6:	e841 2300 	strex	r3, r2, [r1]
 8004dba:	61bb      	str	r3, [r7, #24]
   return(result);
 8004dbc:	69bb      	ldr	r3, [r7, #24]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d1e5      	bne.n	8004d8e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 0310 	and.w	r3, r3, #16
 8004dcc:	2b10      	cmp	r3, #16
 8004dce:	d10a      	bne.n	8004de6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	60fb      	str	r3, [r7, #12]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	60fb      	str	r3, [r7, #12]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	60fb      	str	r3, [r7, #12]
 8004de4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004dea:	4619      	mov	r1, r3
 8004dec:	6878      	ldr	r0, [r7, #4]
 8004dee:	f7ff fdf9 	bl	80049e4 <HAL_UARTEx_RxEventCallback>
 8004df2:	e002      	b.n	8004dfa <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004df4:	6878      	ldr	r0, [r7, #4]
 8004df6:	f7ff fde1 	bl	80049bc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	e002      	b.n	8004e04 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	e000      	b.n	8004e04 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004e02:	2302      	movs	r3, #2
  }
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3730      	adds	r7, #48	; 0x30
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e10:	b0c0      	sub	sp, #256	; 0x100
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	691b      	ldr	r3, [r3, #16]
 8004e20:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e28:	68d9      	ldr	r1, [r3, #12]
 8004e2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	ea40 0301 	orr.w	r3, r0, r1
 8004e34:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004e36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e3a:	689a      	ldr	r2, [r3, #8]
 8004e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e40:	691b      	ldr	r3, [r3, #16]
 8004e42:	431a      	orrs	r2, r3
 8004e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e48:	695b      	ldr	r3, [r3, #20]
 8004e4a:	431a      	orrs	r2, r3
 8004e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e50:	69db      	ldr	r3, [r3, #28]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	68db      	ldr	r3, [r3, #12]
 8004e60:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004e64:	f021 010c 	bic.w	r1, r1, #12
 8004e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004e72:	430b      	orrs	r3, r1
 8004e74:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	695b      	ldr	r3, [r3, #20]
 8004e7e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004e82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e86:	6999      	ldr	r1, [r3, #24]
 8004e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	ea40 0301 	orr.w	r3, r0, r1
 8004e92:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	4b8f      	ldr	r3, [pc, #572]	; (80050d8 <UART_SetConfig+0x2cc>)
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d005      	beq.n	8004eac <UART_SetConfig+0xa0>
 8004ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	4b8d      	ldr	r3, [pc, #564]	; (80050dc <UART_SetConfig+0x2d0>)
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d104      	bne.n	8004eb6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004eac:	f7fe fcf8 	bl	80038a0 <HAL_RCC_GetPCLK2Freq>
 8004eb0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004eb4:	e003      	b.n	8004ebe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004eb6:	f7fe fcdf 	bl	8003878 <HAL_RCC_GetPCLK1Freq>
 8004eba:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ec2:	69db      	ldr	r3, [r3, #28]
 8004ec4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ec8:	f040 810c 	bne.w	80050e4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004ecc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004ed6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004eda:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004ede:	4622      	mov	r2, r4
 8004ee0:	462b      	mov	r3, r5
 8004ee2:	1891      	adds	r1, r2, r2
 8004ee4:	65b9      	str	r1, [r7, #88]	; 0x58
 8004ee6:	415b      	adcs	r3, r3
 8004ee8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004eea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004eee:	4621      	mov	r1, r4
 8004ef0:	eb12 0801 	adds.w	r8, r2, r1
 8004ef4:	4629      	mov	r1, r5
 8004ef6:	eb43 0901 	adc.w	r9, r3, r1
 8004efa:	f04f 0200 	mov.w	r2, #0
 8004efe:	f04f 0300 	mov.w	r3, #0
 8004f02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f0e:	4690      	mov	r8, r2
 8004f10:	4699      	mov	r9, r3
 8004f12:	4623      	mov	r3, r4
 8004f14:	eb18 0303 	adds.w	r3, r8, r3
 8004f18:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004f1c:	462b      	mov	r3, r5
 8004f1e:	eb49 0303 	adc.w	r3, r9, r3
 8004f22:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004f26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004f32:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004f36:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004f3a:	460b      	mov	r3, r1
 8004f3c:	18db      	adds	r3, r3, r3
 8004f3e:	653b      	str	r3, [r7, #80]	; 0x50
 8004f40:	4613      	mov	r3, r2
 8004f42:	eb42 0303 	adc.w	r3, r2, r3
 8004f46:	657b      	str	r3, [r7, #84]	; 0x54
 8004f48:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004f4c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004f50:	f7fb f9a6 	bl	80002a0 <__aeabi_uldivmod>
 8004f54:	4602      	mov	r2, r0
 8004f56:	460b      	mov	r3, r1
 8004f58:	4b61      	ldr	r3, [pc, #388]	; (80050e0 <UART_SetConfig+0x2d4>)
 8004f5a:	fba3 2302 	umull	r2, r3, r3, r2
 8004f5e:	095b      	lsrs	r3, r3, #5
 8004f60:	011c      	lsls	r4, r3, #4
 8004f62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f66:	2200      	movs	r2, #0
 8004f68:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004f6c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004f70:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004f74:	4642      	mov	r2, r8
 8004f76:	464b      	mov	r3, r9
 8004f78:	1891      	adds	r1, r2, r2
 8004f7a:	64b9      	str	r1, [r7, #72]	; 0x48
 8004f7c:	415b      	adcs	r3, r3
 8004f7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f80:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004f84:	4641      	mov	r1, r8
 8004f86:	eb12 0a01 	adds.w	sl, r2, r1
 8004f8a:	4649      	mov	r1, r9
 8004f8c:	eb43 0b01 	adc.w	fp, r3, r1
 8004f90:	f04f 0200 	mov.w	r2, #0
 8004f94:	f04f 0300 	mov.w	r3, #0
 8004f98:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004f9c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004fa0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004fa4:	4692      	mov	sl, r2
 8004fa6:	469b      	mov	fp, r3
 8004fa8:	4643      	mov	r3, r8
 8004faa:	eb1a 0303 	adds.w	r3, sl, r3
 8004fae:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004fb2:	464b      	mov	r3, r9
 8004fb4:	eb4b 0303 	adc.w	r3, fp, r3
 8004fb8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004fc8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004fcc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004fd0:	460b      	mov	r3, r1
 8004fd2:	18db      	adds	r3, r3, r3
 8004fd4:	643b      	str	r3, [r7, #64]	; 0x40
 8004fd6:	4613      	mov	r3, r2
 8004fd8:	eb42 0303 	adc.w	r3, r2, r3
 8004fdc:	647b      	str	r3, [r7, #68]	; 0x44
 8004fde:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004fe2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004fe6:	f7fb f95b 	bl	80002a0 <__aeabi_uldivmod>
 8004fea:	4602      	mov	r2, r0
 8004fec:	460b      	mov	r3, r1
 8004fee:	4611      	mov	r1, r2
 8004ff0:	4b3b      	ldr	r3, [pc, #236]	; (80050e0 <UART_SetConfig+0x2d4>)
 8004ff2:	fba3 2301 	umull	r2, r3, r3, r1
 8004ff6:	095b      	lsrs	r3, r3, #5
 8004ff8:	2264      	movs	r2, #100	; 0x64
 8004ffa:	fb02 f303 	mul.w	r3, r2, r3
 8004ffe:	1acb      	subs	r3, r1, r3
 8005000:	00db      	lsls	r3, r3, #3
 8005002:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005006:	4b36      	ldr	r3, [pc, #216]	; (80050e0 <UART_SetConfig+0x2d4>)
 8005008:	fba3 2302 	umull	r2, r3, r3, r2
 800500c:	095b      	lsrs	r3, r3, #5
 800500e:	005b      	lsls	r3, r3, #1
 8005010:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005014:	441c      	add	r4, r3
 8005016:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800501a:	2200      	movs	r2, #0
 800501c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005020:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005024:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005028:	4642      	mov	r2, r8
 800502a:	464b      	mov	r3, r9
 800502c:	1891      	adds	r1, r2, r2
 800502e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005030:	415b      	adcs	r3, r3
 8005032:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005034:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005038:	4641      	mov	r1, r8
 800503a:	1851      	adds	r1, r2, r1
 800503c:	6339      	str	r1, [r7, #48]	; 0x30
 800503e:	4649      	mov	r1, r9
 8005040:	414b      	adcs	r3, r1
 8005042:	637b      	str	r3, [r7, #52]	; 0x34
 8005044:	f04f 0200 	mov.w	r2, #0
 8005048:	f04f 0300 	mov.w	r3, #0
 800504c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005050:	4659      	mov	r1, fp
 8005052:	00cb      	lsls	r3, r1, #3
 8005054:	4651      	mov	r1, sl
 8005056:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800505a:	4651      	mov	r1, sl
 800505c:	00ca      	lsls	r2, r1, #3
 800505e:	4610      	mov	r0, r2
 8005060:	4619      	mov	r1, r3
 8005062:	4603      	mov	r3, r0
 8005064:	4642      	mov	r2, r8
 8005066:	189b      	adds	r3, r3, r2
 8005068:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800506c:	464b      	mov	r3, r9
 800506e:	460a      	mov	r2, r1
 8005070:	eb42 0303 	adc.w	r3, r2, r3
 8005074:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005084:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005088:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800508c:	460b      	mov	r3, r1
 800508e:	18db      	adds	r3, r3, r3
 8005090:	62bb      	str	r3, [r7, #40]	; 0x28
 8005092:	4613      	mov	r3, r2
 8005094:	eb42 0303 	adc.w	r3, r2, r3
 8005098:	62fb      	str	r3, [r7, #44]	; 0x2c
 800509a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800509e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80050a2:	f7fb f8fd 	bl	80002a0 <__aeabi_uldivmod>
 80050a6:	4602      	mov	r2, r0
 80050a8:	460b      	mov	r3, r1
 80050aa:	4b0d      	ldr	r3, [pc, #52]	; (80050e0 <UART_SetConfig+0x2d4>)
 80050ac:	fba3 1302 	umull	r1, r3, r3, r2
 80050b0:	095b      	lsrs	r3, r3, #5
 80050b2:	2164      	movs	r1, #100	; 0x64
 80050b4:	fb01 f303 	mul.w	r3, r1, r3
 80050b8:	1ad3      	subs	r3, r2, r3
 80050ba:	00db      	lsls	r3, r3, #3
 80050bc:	3332      	adds	r3, #50	; 0x32
 80050be:	4a08      	ldr	r2, [pc, #32]	; (80050e0 <UART_SetConfig+0x2d4>)
 80050c0:	fba2 2303 	umull	r2, r3, r2, r3
 80050c4:	095b      	lsrs	r3, r3, #5
 80050c6:	f003 0207 	and.w	r2, r3, #7
 80050ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4422      	add	r2, r4
 80050d2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80050d4:	e105      	b.n	80052e2 <UART_SetConfig+0x4d6>
 80050d6:	bf00      	nop
 80050d8:	40011000 	.word	0x40011000
 80050dc:	40011400 	.word	0x40011400
 80050e0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050e8:	2200      	movs	r2, #0
 80050ea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80050ee:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80050f2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80050f6:	4642      	mov	r2, r8
 80050f8:	464b      	mov	r3, r9
 80050fa:	1891      	adds	r1, r2, r2
 80050fc:	6239      	str	r1, [r7, #32]
 80050fe:	415b      	adcs	r3, r3
 8005100:	627b      	str	r3, [r7, #36]	; 0x24
 8005102:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005106:	4641      	mov	r1, r8
 8005108:	1854      	adds	r4, r2, r1
 800510a:	4649      	mov	r1, r9
 800510c:	eb43 0501 	adc.w	r5, r3, r1
 8005110:	f04f 0200 	mov.w	r2, #0
 8005114:	f04f 0300 	mov.w	r3, #0
 8005118:	00eb      	lsls	r3, r5, #3
 800511a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800511e:	00e2      	lsls	r2, r4, #3
 8005120:	4614      	mov	r4, r2
 8005122:	461d      	mov	r5, r3
 8005124:	4643      	mov	r3, r8
 8005126:	18e3      	adds	r3, r4, r3
 8005128:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800512c:	464b      	mov	r3, r9
 800512e:	eb45 0303 	adc.w	r3, r5, r3
 8005132:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005136:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	2200      	movs	r2, #0
 800513e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005142:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005146:	f04f 0200 	mov.w	r2, #0
 800514a:	f04f 0300 	mov.w	r3, #0
 800514e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005152:	4629      	mov	r1, r5
 8005154:	008b      	lsls	r3, r1, #2
 8005156:	4621      	mov	r1, r4
 8005158:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800515c:	4621      	mov	r1, r4
 800515e:	008a      	lsls	r2, r1, #2
 8005160:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005164:	f7fb f89c 	bl	80002a0 <__aeabi_uldivmod>
 8005168:	4602      	mov	r2, r0
 800516a:	460b      	mov	r3, r1
 800516c:	4b60      	ldr	r3, [pc, #384]	; (80052f0 <UART_SetConfig+0x4e4>)
 800516e:	fba3 2302 	umull	r2, r3, r3, r2
 8005172:	095b      	lsrs	r3, r3, #5
 8005174:	011c      	lsls	r4, r3, #4
 8005176:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800517a:	2200      	movs	r2, #0
 800517c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005180:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005184:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005188:	4642      	mov	r2, r8
 800518a:	464b      	mov	r3, r9
 800518c:	1891      	adds	r1, r2, r2
 800518e:	61b9      	str	r1, [r7, #24]
 8005190:	415b      	adcs	r3, r3
 8005192:	61fb      	str	r3, [r7, #28]
 8005194:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005198:	4641      	mov	r1, r8
 800519a:	1851      	adds	r1, r2, r1
 800519c:	6139      	str	r1, [r7, #16]
 800519e:	4649      	mov	r1, r9
 80051a0:	414b      	adcs	r3, r1
 80051a2:	617b      	str	r3, [r7, #20]
 80051a4:	f04f 0200 	mov.w	r2, #0
 80051a8:	f04f 0300 	mov.w	r3, #0
 80051ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80051b0:	4659      	mov	r1, fp
 80051b2:	00cb      	lsls	r3, r1, #3
 80051b4:	4651      	mov	r1, sl
 80051b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051ba:	4651      	mov	r1, sl
 80051bc:	00ca      	lsls	r2, r1, #3
 80051be:	4610      	mov	r0, r2
 80051c0:	4619      	mov	r1, r3
 80051c2:	4603      	mov	r3, r0
 80051c4:	4642      	mov	r2, r8
 80051c6:	189b      	adds	r3, r3, r2
 80051c8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80051cc:	464b      	mov	r3, r9
 80051ce:	460a      	mov	r2, r1
 80051d0:	eb42 0303 	adc.w	r3, r2, r3
 80051d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80051d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	2200      	movs	r2, #0
 80051e0:	67bb      	str	r3, [r7, #120]	; 0x78
 80051e2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80051e4:	f04f 0200 	mov.w	r2, #0
 80051e8:	f04f 0300 	mov.w	r3, #0
 80051ec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80051f0:	4649      	mov	r1, r9
 80051f2:	008b      	lsls	r3, r1, #2
 80051f4:	4641      	mov	r1, r8
 80051f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80051fa:	4641      	mov	r1, r8
 80051fc:	008a      	lsls	r2, r1, #2
 80051fe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005202:	f7fb f84d 	bl	80002a0 <__aeabi_uldivmod>
 8005206:	4602      	mov	r2, r0
 8005208:	460b      	mov	r3, r1
 800520a:	4b39      	ldr	r3, [pc, #228]	; (80052f0 <UART_SetConfig+0x4e4>)
 800520c:	fba3 1302 	umull	r1, r3, r3, r2
 8005210:	095b      	lsrs	r3, r3, #5
 8005212:	2164      	movs	r1, #100	; 0x64
 8005214:	fb01 f303 	mul.w	r3, r1, r3
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	011b      	lsls	r3, r3, #4
 800521c:	3332      	adds	r3, #50	; 0x32
 800521e:	4a34      	ldr	r2, [pc, #208]	; (80052f0 <UART_SetConfig+0x4e4>)
 8005220:	fba2 2303 	umull	r2, r3, r2, r3
 8005224:	095b      	lsrs	r3, r3, #5
 8005226:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800522a:	441c      	add	r4, r3
 800522c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005230:	2200      	movs	r2, #0
 8005232:	673b      	str	r3, [r7, #112]	; 0x70
 8005234:	677a      	str	r2, [r7, #116]	; 0x74
 8005236:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800523a:	4642      	mov	r2, r8
 800523c:	464b      	mov	r3, r9
 800523e:	1891      	adds	r1, r2, r2
 8005240:	60b9      	str	r1, [r7, #8]
 8005242:	415b      	adcs	r3, r3
 8005244:	60fb      	str	r3, [r7, #12]
 8005246:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800524a:	4641      	mov	r1, r8
 800524c:	1851      	adds	r1, r2, r1
 800524e:	6039      	str	r1, [r7, #0]
 8005250:	4649      	mov	r1, r9
 8005252:	414b      	adcs	r3, r1
 8005254:	607b      	str	r3, [r7, #4]
 8005256:	f04f 0200 	mov.w	r2, #0
 800525a:	f04f 0300 	mov.w	r3, #0
 800525e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005262:	4659      	mov	r1, fp
 8005264:	00cb      	lsls	r3, r1, #3
 8005266:	4651      	mov	r1, sl
 8005268:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800526c:	4651      	mov	r1, sl
 800526e:	00ca      	lsls	r2, r1, #3
 8005270:	4610      	mov	r0, r2
 8005272:	4619      	mov	r1, r3
 8005274:	4603      	mov	r3, r0
 8005276:	4642      	mov	r2, r8
 8005278:	189b      	adds	r3, r3, r2
 800527a:	66bb      	str	r3, [r7, #104]	; 0x68
 800527c:	464b      	mov	r3, r9
 800527e:	460a      	mov	r2, r1
 8005280:	eb42 0303 	adc.w	r3, r2, r3
 8005284:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	2200      	movs	r2, #0
 800528e:	663b      	str	r3, [r7, #96]	; 0x60
 8005290:	667a      	str	r2, [r7, #100]	; 0x64
 8005292:	f04f 0200 	mov.w	r2, #0
 8005296:	f04f 0300 	mov.w	r3, #0
 800529a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800529e:	4649      	mov	r1, r9
 80052a0:	008b      	lsls	r3, r1, #2
 80052a2:	4641      	mov	r1, r8
 80052a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052a8:	4641      	mov	r1, r8
 80052aa:	008a      	lsls	r2, r1, #2
 80052ac:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80052b0:	f7fa fff6 	bl	80002a0 <__aeabi_uldivmod>
 80052b4:	4602      	mov	r2, r0
 80052b6:	460b      	mov	r3, r1
 80052b8:	4b0d      	ldr	r3, [pc, #52]	; (80052f0 <UART_SetConfig+0x4e4>)
 80052ba:	fba3 1302 	umull	r1, r3, r3, r2
 80052be:	095b      	lsrs	r3, r3, #5
 80052c0:	2164      	movs	r1, #100	; 0x64
 80052c2:	fb01 f303 	mul.w	r3, r1, r3
 80052c6:	1ad3      	subs	r3, r2, r3
 80052c8:	011b      	lsls	r3, r3, #4
 80052ca:	3332      	adds	r3, #50	; 0x32
 80052cc:	4a08      	ldr	r2, [pc, #32]	; (80052f0 <UART_SetConfig+0x4e4>)
 80052ce:	fba2 2303 	umull	r2, r3, r2, r3
 80052d2:	095b      	lsrs	r3, r3, #5
 80052d4:	f003 020f 	and.w	r2, r3, #15
 80052d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4422      	add	r2, r4
 80052e0:	609a      	str	r2, [r3, #8]
}
 80052e2:	bf00      	nop
 80052e4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80052e8:	46bd      	mov	sp, r7
 80052ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052ee:	bf00      	nop
 80052f0:	51eb851f 	.word	0x51eb851f

080052f4 <__errno>:
 80052f4:	4b01      	ldr	r3, [pc, #4]	; (80052fc <__errno+0x8>)
 80052f6:	6818      	ldr	r0, [r3, #0]
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	20000014 	.word	0x20000014

08005300 <__libc_init_array>:
 8005300:	b570      	push	{r4, r5, r6, lr}
 8005302:	4d0d      	ldr	r5, [pc, #52]	; (8005338 <__libc_init_array+0x38>)
 8005304:	4c0d      	ldr	r4, [pc, #52]	; (800533c <__libc_init_array+0x3c>)
 8005306:	1b64      	subs	r4, r4, r5
 8005308:	10a4      	asrs	r4, r4, #2
 800530a:	2600      	movs	r6, #0
 800530c:	42a6      	cmp	r6, r4
 800530e:	d109      	bne.n	8005324 <__libc_init_array+0x24>
 8005310:	4d0b      	ldr	r5, [pc, #44]	; (8005340 <__libc_init_array+0x40>)
 8005312:	4c0c      	ldr	r4, [pc, #48]	; (8005344 <__libc_init_array+0x44>)
 8005314:	f001 fa34 	bl	8006780 <_init>
 8005318:	1b64      	subs	r4, r4, r5
 800531a:	10a4      	asrs	r4, r4, #2
 800531c:	2600      	movs	r6, #0
 800531e:	42a6      	cmp	r6, r4
 8005320:	d105      	bne.n	800532e <__libc_init_array+0x2e>
 8005322:	bd70      	pop	{r4, r5, r6, pc}
 8005324:	f855 3b04 	ldr.w	r3, [r5], #4
 8005328:	4798      	blx	r3
 800532a:	3601      	adds	r6, #1
 800532c:	e7ee      	b.n	800530c <__libc_init_array+0xc>
 800532e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005332:	4798      	blx	r3
 8005334:	3601      	adds	r6, #1
 8005336:	e7f2      	b.n	800531e <__libc_init_array+0x1e>
 8005338:	080068fc 	.word	0x080068fc
 800533c:	080068fc 	.word	0x080068fc
 8005340:	080068fc 	.word	0x080068fc
 8005344:	08006900 	.word	0x08006900

08005348 <memset>:
 8005348:	4402      	add	r2, r0
 800534a:	4603      	mov	r3, r0
 800534c:	4293      	cmp	r3, r2
 800534e:	d100      	bne.n	8005352 <memset+0xa>
 8005350:	4770      	bx	lr
 8005352:	f803 1b01 	strb.w	r1, [r3], #1
 8005356:	e7f9      	b.n	800534c <memset+0x4>

08005358 <iprintf>:
 8005358:	b40f      	push	{r0, r1, r2, r3}
 800535a:	4b0a      	ldr	r3, [pc, #40]	; (8005384 <iprintf+0x2c>)
 800535c:	b513      	push	{r0, r1, r4, lr}
 800535e:	681c      	ldr	r4, [r3, #0]
 8005360:	b124      	cbz	r4, 800536c <iprintf+0x14>
 8005362:	69a3      	ldr	r3, [r4, #24]
 8005364:	b913      	cbnz	r3, 800536c <iprintf+0x14>
 8005366:	4620      	mov	r0, r4
 8005368:	f000 fab2 	bl	80058d0 <__sinit>
 800536c:	ab05      	add	r3, sp, #20
 800536e:	9a04      	ldr	r2, [sp, #16]
 8005370:	68a1      	ldr	r1, [r4, #8]
 8005372:	9301      	str	r3, [sp, #4]
 8005374:	4620      	mov	r0, r4
 8005376:	f000 fe17 	bl	8005fa8 <_vfiprintf_r>
 800537a:	b002      	add	sp, #8
 800537c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005380:	b004      	add	sp, #16
 8005382:	4770      	bx	lr
 8005384:	20000014 	.word	0x20000014

08005388 <_puts_r>:
 8005388:	b570      	push	{r4, r5, r6, lr}
 800538a:	460e      	mov	r6, r1
 800538c:	4605      	mov	r5, r0
 800538e:	b118      	cbz	r0, 8005398 <_puts_r+0x10>
 8005390:	6983      	ldr	r3, [r0, #24]
 8005392:	b90b      	cbnz	r3, 8005398 <_puts_r+0x10>
 8005394:	f000 fa9c 	bl	80058d0 <__sinit>
 8005398:	69ab      	ldr	r3, [r5, #24]
 800539a:	68ac      	ldr	r4, [r5, #8]
 800539c:	b913      	cbnz	r3, 80053a4 <_puts_r+0x1c>
 800539e:	4628      	mov	r0, r5
 80053a0:	f000 fa96 	bl	80058d0 <__sinit>
 80053a4:	4b2c      	ldr	r3, [pc, #176]	; (8005458 <_puts_r+0xd0>)
 80053a6:	429c      	cmp	r4, r3
 80053a8:	d120      	bne.n	80053ec <_puts_r+0x64>
 80053aa:	686c      	ldr	r4, [r5, #4]
 80053ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80053ae:	07db      	lsls	r3, r3, #31
 80053b0:	d405      	bmi.n	80053be <_puts_r+0x36>
 80053b2:	89a3      	ldrh	r3, [r4, #12]
 80053b4:	0598      	lsls	r0, r3, #22
 80053b6:	d402      	bmi.n	80053be <_puts_r+0x36>
 80053b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80053ba:	f000 fb27 	bl	8005a0c <__retarget_lock_acquire_recursive>
 80053be:	89a3      	ldrh	r3, [r4, #12]
 80053c0:	0719      	lsls	r1, r3, #28
 80053c2:	d51d      	bpl.n	8005400 <_puts_r+0x78>
 80053c4:	6923      	ldr	r3, [r4, #16]
 80053c6:	b1db      	cbz	r3, 8005400 <_puts_r+0x78>
 80053c8:	3e01      	subs	r6, #1
 80053ca:	68a3      	ldr	r3, [r4, #8]
 80053cc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80053d0:	3b01      	subs	r3, #1
 80053d2:	60a3      	str	r3, [r4, #8]
 80053d4:	bb39      	cbnz	r1, 8005426 <_puts_r+0x9e>
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	da38      	bge.n	800544c <_puts_r+0xc4>
 80053da:	4622      	mov	r2, r4
 80053dc:	210a      	movs	r1, #10
 80053de:	4628      	mov	r0, r5
 80053e0:	f000 f89c 	bl	800551c <__swbuf_r>
 80053e4:	3001      	adds	r0, #1
 80053e6:	d011      	beq.n	800540c <_puts_r+0x84>
 80053e8:	250a      	movs	r5, #10
 80053ea:	e011      	b.n	8005410 <_puts_r+0x88>
 80053ec:	4b1b      	ldr	r3, [pc, #108]	; (800545c <_puts_r+0xd4>)
 80053ee:	429c      	cmp	r4, r3
 80053f0:	d101      	bne.n	80053f6 <_puts_r+0x6e>
 80053f2:	68ac      	ldr	r4, [r5, #8]
 80053f4:	e7da      	b.n	80053ac <_puts_r+0x24>
 80053f6:	4b1a      	ldr	r3, [pc, #104]	; (8005460 <_puts_r+0xd8>)
 80053f8:	429c      	cmp	r4, r3
 80053fa:	bf08      	it	eq
 80053fc:	68ec      	ldreq	r4, [r5, #12]
 80053fe:	e7d5      	b.n	80053ac <_puts_r+0x24>
 8005400:	4621      	mov	r1, r4
 8005402:	4628      	mov	r0, r5
 8005404:	f000 f8dc 	bl	80055c0 <__swsetup_r>
 8005408:	2800      	cmp	r0, #0
 800540a:	d0dd      	beq.n	80053c8 <_puts_r+0x40>
 800540c:	f04f 35ff 	mov.w	r5, #4294967295
 8005410:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005412:	07da      	lsls	r2, r3, #31
 8005414:	d405      	bmi.n	8005422 <_puts_r+0x9a>
 8005416:	89a3      	ldrh	r3, [r4, #12]
 8005418:	059b      	lsls	r3, r3, #22
 800541a:	d402      	bmi.n	8005422 <_puts_r+0x9a>
 800541c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800541e:	f000 faf6 	bl	8005a0e <__retarget_lock_release_recursive>
 8005422:	4628      	mov	r0, r5
 8005424:	bd70      	pop	{r4, r5, r6, pc}
 8005426:	2b00      	cmp	r3, #0
 8005428:	da04      	bge.n	8005434 <_puts_r+0xac>
 800542a:	69a2      	ldr	r2, [r4, #24]
 800542c:	429a      	cmp	r2, r3
 800542e:	dc06      	bgt.n	800543e <_puts_r+0xb6>
 8005430:	290a      	cmp	r1, #10
 8005432:	d004      	beq.n	800543e <_puts_r+0xb6>
 8005434:	6823      	ldr	r3, [r4, #0]
 8005436:	1c5a      	adds	r2, r3, #1
 8005438:	6022      	str	r2, [r4, #0]
 800543a:	7019      	strb	r1, [r3, #0]
 800543c:	e7c5      	b.n	80053ca <_puts_r+0x42>
 800543e:	4622      	mov	r2, r4
 8005440:	4628      	mov	r0, r5
 8005442:	f000 f86b 	bl	800551c <__swbuf_r>
 8005446:	3001      	adds	r0, #1
 8005448:	d1bf      	bne.n	80053ca <_puts_r+0x42>
 800544a:	e7df      	b.n	800540c <_puts_r+0x84>
 800544c:	6823      	ldr	r3, [r4, #0]
 800544e:	250a      	movs	r5, #10
 8005450:	1c5a      	adds	r2, r3, #1
 8005452:	6022      	str	r2, [r4, #0]
 8005454:	701d      	strb	r5, [r3, #0]
 8005456:	e7db      	b.n	8005410 <_puts_r+0x88>
 8005458:	08006880 	.word	0x08006880
 800545c:	080068a0 	.word	0x080068a0
 8005460:	08006860 	.word	0x08006860

08005464 <puts>:
 8005464:	4b02      	ldr	r3, [pc, #8]	; (8005470 <puts+0xc>)
 8005466:	4601      	mov	r1, r0
 8005468:	6818      	ldr	r0, [r3, #0]
 800546a:	f7ff bf8d 	b.w	8005388 <_puts_r>
 800546e:	bf00      	nop
 8005470:	20000014 	.word	0x20000014

08005474 <sniprintf>:
 8005474:	b40c      	push	{r2, r3}
 8005476:	b530      	push	{r4, r5, lr}
 8005478:	4b17      	ldr	r3, [pc, #92]	; (80054d8 <sniprintf+0x64>)
 800547a:	1e0c      	subs	r4, r1, #0
 800547c:	681d      	ldr	r5, [r3, #0]
 800547e:	b09d      	sub	sp, #116	; 0x74
 8005480:	da08      	bge.n	8005494 <sniprintf+0x20>
 8005482:	238b      	movs	r3, #139	; 0x8b
 8005484:	602b      	str	r3, [r5, #0]
 8005486:	f04f 30ff 	mov.w	r0, #4294967295
 800548a:	b01d      	add	sp, #116	; 0x74
 800548c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005490:	b002      	add	sp, #8
 8005492:	4770      	bx	lr
 8005494:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005498:	f8ad 3014 	strh.w	r3, [sp, #20]
 800549c:	bf14      	ite	ne
 800549e:	f104 33ff 	addne.w	r3, r4, #4294967295
 80054a2:	4623      	moveq	r3, r4
 80054a4:	9304      	str	r3, [sp, #16]
 80054a6:	9307      	str	r3, [sp, #28]
 80054a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80054ac:	9002      	str	r0, [sp, #8]
 80054ae:	9006      	str	r0, [sp, #24]
 80054b0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80054b4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80054b6:	ab21      	add	r3, sp, #132	; 0x84
 80054b8:	a902      	add	r1, sp, #8
 80054ba:	4628      	mov	r0, r5
 80054bc:	9301      	str	r3, [sp, #4]
 80054be:	f000 fc49 	bl	8005d54 <_svfiprintf_r>
 80054c2:	1c43      	adds	r3, r0, #1
 80054c4:	bfbc      	itt	lt
 80054c6:	238b      	movlt	r3, #139	; 0x8b
 80054c8:	602b      	strlt	r3, [r5, #0]
 80054ca:	2c00      	cmp	r4, #0
 80054cc:	d0dd      	beq.n	800548a <sniprintf+0x16>
 80054ce:	9b02      	ldr	r3, [sp, #8]
 80054d0:	2200      	movs	r2, #0
 80054d2:	701a      	strb	r2, [r3, #0]
 80054d4:	e7d9      	b.n	800548a <sniprintf+0x16>
 80054d6:	bf00      	nop
 80054d8:	20000014 	.word	0x20000014

080054dc <siprintf>:
 80054dc:	b40e      	push	{r1, r2, r3}
 80054de:	b500      	push	{lr}
 80054e0:	b09c      	sub	sp, #112	; 0x70
 80054e2:	ab1d      	add	r3, sp, #116	; 0x74
 80054e4:	9002      	str	r0, [sp, #8]
 80054e6:	9006      	str	r0, [sp, #24]
 80054e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80054ec:	4809      	ldr	r0, [pc, #36]	; (8005514 <siprintf+0x38>)
 80054ee:	9107      	str	r1, [sp, #28]
 80054f0:	9104      	str	r1, [sp, #16]
 80054f2:	4909      	ldr	r1, [pc, #36]	; (8005518 <siprintf+0x3c>)
 80054f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80054f8:	9105      	str	r1, [sp, #20]
 80054fa:	6800      	ldr	r0, [r0, #0]
 80054fc:	9301      	str	r3, [sp, #4]
 80054fe:	a902      	add	r1, sp, #8
 8005500:	f000 fc28 	bl	8005d54 <_svfiprintf_r>
 8005504:	9b02      	ldr	r3, [sp, #8]
 8005506:	2200      	movs	r2, #0
 8005508:	701a      	strb	r2, [r3, #0]
 800550a:	b01c      	add	sp, #112	; 0x70
 800550c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005510:	b003      	add	sp, #12
 8005512:	4770      	bx	lr
 8005514:	20000014 	.word	0x20000014
 8005518:	ffff0208 	.word	0xffff0208

0800551c <__swbuf_r>:
 800551c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800551e:	460e      	mov	r6, r1
 8005520:	4614      	mov	r4, r2
 8005522:	4605      	mov	r5, r0
 8005524:	b118      	cbz	r0, 800552e <__swbuf_r+0x12>
 8005526:	6983      	ldr	r3, [r0, #24]
 8005528:	b90b      	cbnz	r3, 800552e <__swbuf_r+0x12>
 800552a:	f000 f9d1 	bl	80058d0 <__sinit>
 800552e:	4b21      	ldr	r3, [pc, #132]	; (80055b4 <__swbuf_r+0x98>)
 8005530:	429c      	cmp	r4, r3
 8005532:	d12b      	bne.n	800558c <__swbuf_r+0x70>
 8005534:	686c      	ldr	r4, [r5, #4]
 8005536:	69a3      	ldr	r3, [r4, #24]
 8005538:	60a3      	str	r3, [r4, #8]
 800553a:	89a3      	ldrh	r3, [r4, #12]
 800553c:	071a      	lsls	r2, r3, #28
 800553e:	d52f      	bpl.n	80055a0 <__swbuf_r+0x84>
 8005540:	6923      	ldr	r3, [r4, #16]
 8005542:	b36b      	cbz	r3, 80055a0 <__swbuf_r+0x84>
 8005544:	6923      	ldr	r3, [r4, #16]
 8005546:	6820      	ldr	r0, [r4, #0]
 8005548:	1ac0      	subs	r0, r0, r3
 800554a:	6963      	ldr	r3, [r4, #20]
 800554c:	b2f6      	uxtb	r6, r6
 800554e:	4283      	cmp	r3, r0
 8005550:	4637      	mov	r7, r6
 8005552:	dc04      	bgt.n	800555e <__swbuf_r+0x42>
 8005554:	4621      	mov	r1, r4
 8005556:	4628      	mov	r0, r5
 8005558:	f000 f926 	bl	80057a8 <_fflush_r>
 800555c:	bb30      	cbnz	r0, 80055ac <__swbuf_r+0x90>
 800555e:	68a3      	ldr	r3, [r4, #8]
 8005560:	3b01      	subs	r3, #1
 8005562:	60a3      	str	r3, [r4, #8]
 8005564:	6823      	ldr	r3, [r4, #0]
 8005566:	1c5a      	adds	r2, r3, #1
 8005568:	6022      	str	r2, [r4, #0]
 800556a:	701e      	strb	r6, [r3, #0]
 800556c:	6963      	ldr	r3, [r4, #20]
 800556e:	3001      	adds	r0, #1
 8005570:	4283      	cmp	r3, r0
 8005572:	d004      	beq.n	800557e <__swbuf_r+0x62>
 8005574:	89a3      	ldrh	r3, [r4, #12]
 8005576:	07db      	lsls	r3, r3, #31
 8005578:	d506      	bpl.n	8005588 <__swbuf_r+0x6c>
 800557a:	2e0a      	cmp	r6, #10
 800557c:	d104      	bne.n	8005588 <__swbuf_r+0x6c>
 800557e:	4621      	mov	r1, r4
 8005580:	4628      	mov	r0, r5
 8005582:	f000 f911 	bl	80057a8 <_fflush_r>
 8005586:	b988      	cbnz	r0, 80055ac <__swbuf_r+0x90>
 8005588:	4638      	mov	r0, r7
 800558a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800558c:	4b0a      	ldr	r3, [pc, #40]	; (80055b8 <__swbuf_r+0x9c>)
 800558e:	429c      	cmp	r4, r3
 8005590:	d101      	bne.n	8005596 <__swbuf_r+0x7a>
 8005592:	68ac      	ldr	r4, [r5, #8]
 8005594:	e7cf      	b.n	8005536 <__swbuf_r+0x1a>
 8005596:	4b09      	ldr	r3, [pc, #36]	; (80055bc <__swbuf_r+0xa0>)
 8005598:	429c      	cmp	r4, r3
 800559a:	bf08      	it	eq
 800559c:	68ec      	ldreq	r4, [r5, #12]
 800559e:	e7ca      	b.n	8005536 <__swbuf_r+0x1a>
 80055a0:	4621      	mov	r1, r4
 80055a2:	4628      	mov	r0, r5
 80055a4:	f000 f80c 	bl	80055c0 <__swsetup_r>
 80055a8:	2800      	cmp	r0, #0
 80055aa:	d0cb      	beq.n	8005544 <__swbuf_r+0x28>
 80055ac:	f04f 37ff 	mov.w	r7, #4294967295
 80055b0:	e7ea      	b.n	8005588 <__swbuf_r+0x6c>
 80055b2:	bf00      	nop
 80055b4:	08006880 	.word	0x08006880
 80055b8:	080068a0 	.word	0x080068a0
 80055bc:	08006860 	.word	0x08006860

080055c0 <__swsetup_r>:
 80055c0:	4b32      	ldr	r3, [pc, #200]	; (800568c <__swsetup_r+0xcc>)
 80055c2:	b570      	push	{r4, r5, r6, lr}
 80055c4:	681d      	ldr	r5, [r3, #0]
 80055c6:	4606      	mov	r6, r0
 80055c8:	460c      	mov	r4, r1
 80055ca:	b125      	cbz	r5, 80055d6 <__swsetup_r+0x16>
 80055cc:	69ab      	ldr	r3, [r5, #24]
 80055ce:	b913      	cbnz	r3, 80055d6 <__swsetup_r+0x16>
 80055d0:	4628      	mov	r0, r5
 80055d2:	f000 f97d 	bl	80058d0 <__sinit>
 80055d6:	4b2e      	ldr	r3, [pc, #184]	; (8005690 <__swsetup_r+0xd0>)
 80055d8:	429c      	cmp	r4, r3
 80055da:	d10f      	bne.n	80055fc <__swsetup_r+0x3c>
 80055dc:	686c      	ldr	r4, [r5, #4]
 80055de:	89a3      	ldrh	r3, [r4, #12]
 80055e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80055e4:	0719      	lsls	r1, r3, #28
 80055e6:	d42c      	bmi.n	8005642 <__swsetup_r+0x82>
 80055e8:	06dd      	lsls	r5, r3, #27
 80055ea:	d411      	bmi.n	8005610 <__swsetup_r+0x50>
 80055ec:	2309      	movs	r3, #9
 80055ee:	6033      	str	r3, [r6, #0]
 80055f0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80055f4:	81a3      	strh	r3, [r4, #12]
 80055f6:	f04f 30ff 	mov.w	r0, #4294967295
 80055fa:	e03e      	b.n	800567a <__swsetup_r+0xba>
 80055fc:	4b25      	ldr	r3, [pc, #148]	; (8005694 <__swsetup_r+0xd4>)
 80055fe:	429c      	cmp	r4, r3
 8005600:	d101      	bne.n	8005606 <__swsetup_r+0x46>
 8005602:	68ac      	ldr	r4, [r5, #8]
 8005604:	e7eb      	b.n	80055de <__swsetup_r+0x1e>
 8005606:	4b24      	ldr	r3, [pc, #144]	; (8005698 <__swsetup_r+0xd8>)
 8005608:	429c      	cmp	r4, r3
 800560a:	bf08      	it	eq
 800560c:	68ec      	ldreq	r4, [r5, #12]
 800560e:	e7e6      	b.n	80055de <__swsetup_r+0x1e>
 8005610:	0758      	lsls	r0, r3, #29
 8005612:	d512      	bpl.n	800563a <__swsetup_r+0x7a>
 8005614:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005616:	b141      	cbz	r1, 800562a <__swsetup_r+0x6a>
 8005618:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800561c:	4299      	cmp	r1, r3
 800561e:	d002      	beq.n	8005626 <__swsetup_r+0x66>
 8005620:	4630      	mov	r0, r6
 8005622:	f000 fa5b 	bl	8005adc <_free_r>
 8005626:	2300      	movs	r3, #0
 8005628:	6363      	str	r3, [r4, #52]	; 0x34
 800562a:	89a3      	ldrh	r3, [r4, #12]
 800562c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005630:	81a3      	strh	r3, [r4, #12]
 8005632:	2300      	movs	r3, #0
 8005634:	6063      	str	r3, [r4, #4]
 8005636:	6923      	ldr	r3, [r4, #16]
 8005638:	6023      	str	r3, [r4, #0]
 800563a:	89a3      	ldrh	r3, [r4, #12]
 800563c:	f043 0308 	orr.w	r3, r3, #8
 8005640:	81a3      	strh	r3, [r4, #12]
 8005642:	6923      	ldr	r3, [r4, #16]
 8005644:	b94b      	cbnz	r3, 800565a <__swsetup_r+0x9a>
 8005646:	89a3      	ldrh	r3, [r4, #12]
 8005648:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800564c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005650:	d003      	beq.n	800565a <__swsetup_r+0x9a>
 8005652:	4621      	mov	r1, r4
 8005654:	4630      	mov	r0, r6
 8005656:	f000 fa01 	bl	8005a5c <__smakebuf_r>
 800565a:	89a0      	ldrh	r0, [r4, #12]
 800565c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005660:	f010 0301 	ands.w	r3, r0, #1
 8005664:	d00a      	beq.n	800567c <__swsetup_r+0xbc>
 8005666:	2300      	movs	r3, #0
 8005668:	60a3      	str	r3, [r4, #8]
 800566a:	6963      	ldr	r3, [r4, #20]
 800566c:	425b      	negs	r3, r3
 800566e:	61a3      	str	r3, [r4, #24]
 8005670:	6923      	ldr	r3, [r4, #16]
 8005672:	b943      	cbnz	r3, 8005686 <__swsetup_r+0xc6>
 8005674:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005678:	d1ba      	bne.n	80055f0 <__swsetup_r+0x30>
 800567a:	bd70      	pop	{r4, r5, r6, pc}
 800567c:	0781      	lsls	r1, r0, #30
 800567e:	bf58      	it	pl
 8005680:	6963      	ldrpl	r3, [r4, #20]
 8005682:	60a3      	str	r3, [r4, #8]
 8005684:	e7f4      	b.n	8005670 <__swsetup_r+0xb0>
 8005686:	2000      	movs	r0, #0
 8005688:	e7f7      	b.n	800567a <__swsetup_r+0xba>
 800568a:	bf00      	nop
 800568c:	20000014 	.word	0x20000014
 8005690:	08006880 	.word	0x08006880
 8005694:	080068a0 	.word	0x080068a0
 8005698:	08006860 	.word	0x08006860

0800569c <__sflush_r>:
 800569c:	898a      	ldrh	r2, [r1, #12]
 800569e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056a2:	4605      	mov	r5, r0
 80056a4:	0710      	lsls	r0, r2, #28
 80056a6:	460c      	mov	r4, r1
 80056a8:	d458      	bmi.n	800575c <__sflush_r+0xc0>
 80056aa:	684b      	ldr	r3, [r1, #4]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	dc05      	bgt.n	80056bc <__sflush_r+0x20>
 80056b0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	dc02      	bgt.n	80056bc <__sflush_r+0x20>
 80056b6:	2000      	movs	r0, #0
 80056b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80056be:	2e00      	cmp	r6, #0
 80056c0:	d0f9      	beq.n	80056b6 <__sflush_r+0x1a>
 80056c2:	2300      	movs	r3, #0
 80056c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80056c8:	682f      	ldr	r7, [r5, #0]
 80056ca:	602b      	str	r3, [r5, #0]
 80056cc:	d032      	beq.n	8005734 <__sflush_r+0x98>
 80056ce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80056d0:	89a3      	ldrh	r3, [r4, #12]
 80056d2:	075a      	lsls	r2, r3, #29
 80056d4:	d505      	bpl.n	80056e2 <__sflush_r+0x46>
 80056d6:	6863      	ldr	r3, [r4, #4]
 80056d8:	1ac0      	subs	r0, r0, r3
 80056da:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80056dc:	b10b      	cbz	r3, 80056e2 <__sflush_r+0x46>
 80056de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80056e0:	1ac0      	subs	r0, r0, r3
 80056e2:	2300      	movs	r3, #0
 80056e4:	4602      	mov	r2, r0
 80056e6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80056e8:	6a21      	ldr	r1, [r4, #32]
 80056ea:	4628      	mov	r0, r5
 80056ec:	47b0      	blx	r6
 80056ee:	1c43      	adds	r3, r0, #1
 80056f0:	89a3      	ldrh	r3, [r4, #12]
 80056f2:	d106      	bne.n	8005702 <__sflush_r+0x66>
 80056f4:	6829      	ldr	r1, [r5, #0]
 80056f6:	291d      	cmp	r1, #29
 80056f8:	d82c      	bhi.n	8005754 <__sflush_r+0xb8>
 80056fa:	4a2a      	ldr	r2, [pc, #168]	; (80057a4 <__sflush_r+0x108>)
 80056fc:	40ca      	lsrs	r2, r1
 80056fe:	07d6      	lsls	r6, r2, #31
 8005700:	d528      	bpl.n	8005754 <__sflush_r+0xb8>
 8005702:	2200      	movs	r2, #0
 8005704:	6062      	str	r2, [r4, #4]
 8005706:	04d9      	lsls	r1, r3, #19
 8005708:	6922      	ldr	r2, [r4, #16]
 800570a:	6022      	str	r2, [r4, #0]
 800570c:	d504      	bpl.n	8005718 <__sflush_r+0x7c>
 800570e:	1c42      	adds	r2, r0, #1
 8005710:	d101      	bne.n	8005716 <__sflush_r+0x7a>
 8005712:	682b      	ldr	r3, [r5, #0]
 8005714:	b903      	cbnz	r3, 8005718 <__sflush_r+0x7c>
 8005716:	6560      	str	r0, [r4, #84]	; 0x54
 8005718:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800571a:	602f      	str	r7, [r5, #0]
 800571c:	2900      	cmp	r1, #0
 800571e:	d0ca      	beq.n	80056b6 <__sflush_r+0x1a>
 8005720:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005724:	4299      	cmp	r1, r3
 8005726:	d002      	beq.n	800572e <__sflush_r+0x92>
 8005728:	4628      	mov	r0, r5
 800572a:	f000 f9d7 	bl	8005adc <_free_r>
 800572e:	2000      	movs	r0, #0
 8005730:	6360      	str	r0, [r4, #52]	; 0x34
 8005732:	e7c1      	b.n	80056b8 <__sflush_r+0x1c>
 8005734:	6a21      	ldr	r1, [r4, #32]
 8005736:	2301      	movs	r3, #1
 8005738:	4628      	mov	r0, r5
 800573a:	47b0      	blx	r6
 800573c:	1c41      	adds	r1, r0, #1
 800573e:	d1c7      	bne.n	80056d0 <__sflush_r+0x34>
 8005740:	682b      	ldr	r3, [r5, #0]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d0c4      	beq.n	80056d0 <__sflush_r+0x34>
 8005746:	2b1d      	cmp	r3, #29
 8005748:	d001      	beq.n	800574e <__sflush_r+0xb2>
 800574a:	2b16      	cmp	r3, #22
 800574c:	d101      	bne.n	8005752 <__sflush_r+0xb6>
 800574e:	602f      	str	r7, [r5, #0]
 8005750:	e7b1      	b.n	80056b6 <__sflush_r+0x1a>
 8005752:	89a3      	ldrh	r3, [r4, #12]
 8005754:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005758:	81a3      	strh	r3, [r4, #12]
 800575a:	e7ad      	b.n	80056b8 <__sflush_r+0x1c>
 800575c:	690f      	ldr	r7, [r1, #16]
 800575e:	2f00      	cmp	r7, #0
 8005760:	d0a9      	beq.n	80056b6 <__sflush_r+0x1a>
 8005762:	0793      	lsls	r3, r2, #30
 8005764:	680e      	ldr	r6, [r1, #0]
 8005766:	bf08      	it	eq
 8005768:	694b      	ldreq	r3, [r1, #20]
 800576a:	600f      	str	r7, [r1, #0]
 800576c:	bf18      	it	ne
 800576e:	2300      	movne	r3, #0
 8005770:	eba6 0807 	sub.w	r8, r6, r7
 8005774:	608b      	str	r3, [r1, #8]
 8005776:	f1b8 0f00 	cmp.w	r8, #0
 800577a:	dd9c      	ble.n	80056b6 <__sflush_r+0x1a>
 800577c:	6a21      	ldr	r1, [r4, #32]
 800577e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005780:	4643      	mov	r3, r8
 8005782:	463a      	mov	r2, r7
 8005784:	4628      	mov	r0, r5
 8005786:	47b0      	blx	r6
 8005788:	2800      	cmp	r0, #0
 800578a:	dc06      	bgt.n	800579a <__sflush_r+0xfe>
 800578c:	89a3      	ldrh	r3, [r4, #12]
 800578e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005792:	81a3      	strh	r3, [r4, #12]
 8005794:	f04f 30ff 	mov.w	r0, #4294967295
 8005798:	e78e      	b.n	80056b8 <__sflush_r+0x1c>
 800579a:	4407      	add	r7, r0
 800579c:	eba8 0800 	sub.w	r8, r8, r0
 80057a0:	e7e9      	b.n	8005776 <__sflush_r+0xda>
 80057a2:	bf00      	nop
 80057a4:	20400001 	.word	0x20400001

080057a8 <_fflush_r>:
 80057a8:	b538      	push	{r3, r4, r5, lr}
 80057aa:	690b      	ldr	r3, [r1, #16]
 80057ac:	4605      	mov	r5, r0
 80057ae:	460c      	mov	r4, r1
 80057b0:	b913      	cbnz	r3, 80057b8 <_fflush_r+0x10>
 80057b2:	2500      	movs	r5, #0
 80057b4:	4628      	mov	r0, r5
 80057b6:	bd38      	pop	{r3, r4, r5, pc}
 80057b8:	b118      	cbz	r0, 80057c2 <_fflush_r+0x1a>
 80057ba:	6983      	ldr	r3, [r0, #24]
 80057bc:	b90b      	cbnz	r3, 80057c2 <_fflush_r+0x1a>
 80057be:	f000 f887 	bl	80058d0 <__sinit>
 80057c2:	4b14      	ldr	r3, [pc, #80]	; (8005814 <_fflush_r+0x6c>)
 80057c4:	429c      	cmp	r4, r3
 80057c6:	d11b      	bne.n	8005800 <_fflush_r+0x58>
 80057c8:	686c      	ldr	r4, [r5, #4]
 80057ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d0ef      	beq.n	80057b2 <_fflush_r+0xa>
 80057d2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80057d4:	07d0      	lsls	r0, r2, #31
 80057d6:	d404      	bmi.n	80057e2 <_fflush_r+0x3a>
 80057d8:	0599      	lsls	r1, r3, #22
 80057da:	d402      	bmi.n	80057e2 <_fflush_r+0x3a>
 80057dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80057de:	f000 f915 	bl	8005a0c <__retarget_lock_acquire_recursive>
 80057e2:	4628      	mov	r0, r5
 80057e4:	4621      	mov	r1, r4
 80057e6:	f7ff ff59 	bl	800569c <__sflush_r>
 80057ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80057ec:	07da      	lsls	r2, r3, #31
 80057ee:	4605      	mov	r5, r0
 80057f0:	d4e0      	bmi.n	80057b4 <_fflush_r+0xc>
 80057f2:	89a3      	ldrh	r3, [r4, #12]
 80057f4:	059b      	lsls	r3, r3, #22
 80057f6:	d4dd      	bmi.n	80057b4 <_fflush_r+0xc>
 80057f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80057fa:	f000 f908 	bl	8005a0e <__retarget_lock_release_recursive>
 80057fe:	e7d9      	b.n	80057b4 <_fflush_r+0xc>
 8005800:	4b05      	ldr	r3, [pc, #20]	; (8005818 <_fflush_r+0x70>)
 8005802:	429c      	cmp	r4, r3
 8005804:	d101      	bne.n	800580a <_fflush_r+0x62>
 8005806:	68ac      	ldr	r4, [r5, #8]
 8005808:	e7df      	b.n	80057ca <_fflush_r+0x22>
 800580a:	4b04      	ldr	r3, [pc, #16]	; (800581c <_fflush_r+0x74>)
 800580c:	429c      	cmp	r4, r3
 800580e:	bf08      	it	eq
 8005810:	68ec      	ldreq	r4, [r5, #12]
 8005812:	e7da      	b.n	80057ca <_fflush_r+0x22>
 8005814:	08006880 	.word	0x08006880
 8005818:	080068a0 	.word	0x080068a0
 800581c:	08006860 	.word	0x08006860

08005820 <std>:
 8005820:	2300      	movs	r3, #0
 8005822:	b510      	push	{r4, lr}
 8005824:	4604      	mov	r4, r0
 8005826:	e9c0 3300 	strd	r3, r3, [r0]
 800582a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800582e:	6083      	str	r3, [r0, #8]
 8005830:	8181      	strh	r1, [r0, #12]
 8005832:	6643      	str	r3, [r0, #100]	; 0x64
 8005834:	81c2      	strh	r2, [r0, #14]
 8005836:	6183      	str	r3, [r0, #24]
 8005838:	4619      	mov	r1, r3
 800583a:	2208      	movs	r2, #8
 800583c:	305c      	adds	r0, #92	; 0x5c
 800583e:	f7ff fd83 	bl	8005348 <memset>
 8005842:	4b05      	ldr	r3, [pc, #20]	; (8005858 <std+0x38>)
 8005844:	6263      	str	r3, [r4, #36]	; 0x24
 8005846:	4b05      	ldr	r3, [pc, #20]	; (800585c <std+0x3c>)
 8005848:	62a3      	str	r3, [r4, #40]	; 0x28
 800584a:	4b05      	ldr	r3, [pc, #20]	; (8005860 <std+0x40>)
 800584c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800584e:	4b05      	ldr	r3, [pc, #20]	; (8005864 <std+0x44>)
 8005850:	6224      	str	r4, [r4, #32]
 8005852:	6323      	str	r3, [r4, #48]	; 0x30
 8005854:	bd10      	pop	{r4, pc}
 8005856:	bf00      	nop
 8005858:	08006551 	.word	0x08006551
 800585c:	08006573 	.word	0x08006573
 8005860:	080065ab 	.word	0x080065ab
 8005864:	080065cf 	.word	0x080065cf

08005868 <_cleanup_r>:
 8005868:	4901      	ldr	r1, [pc, #4]	; (8005870 <_cleanup_r+0x8>)
 800586a:	f000 b8af 	b.w	80059cc <_fwalk_reent>
 800586e:	bf00      	nop
 8005870:	080057a9 	.word	0x080057a9

08005874 <__sfmoreglue>:
 8005874:	b570      	push	{r4, r5, r6, lr}
 8005876:	2268      	movs	r2, #104	; 0x68
 8005878:	1e4d      	subs	r5, r1, #1
 800587a:	4355      	muls	r5, r2
 800587c:	460e      	mov	r6, r1
 800587e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005882:	f000 f997 	bl	8005bb4 <_malloc_r>
 8005886:	4604      	mov	r4, r0
 8005888:	b140      	cbz	r0, 800589c <__sfmoreglue+0x28>
 800588a:	2100      	movs	r1, #0
 800588c:	e9c0 1600 	strd	r1, r6, [r0]
 8005890:	300c      	adds	r0, #12
 8005892:	60a0      	str	r0, [r4, #8]
 8005894:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005898:	f7ff fd56 	bl	8005348 <memset>
 800589c:	4620      	mov	r0, r4
 800589e:	bd70      	pop	{r4, r5, r6, pc}

080058a0 <__sfp_lock_acquire>:
 80058a0:	4801      	ldr	r0, [pc, #4]	; (80058a8 <__sfp_lock_acquire+0x8>)
 80058a2:	f000 b8b3 	b.w	8005a0c <__retarget_lock_acquire_recursive>
 80058a6:	bf00      	nop
 80058a8:	20000271 	.word	0x20000271

080058ac <__sfp_lock_release>:
 80058ac:	4801      	ldr	r0, [pc, #4]	; (80058b4 <__sfp_lock_release+0x8>)
 80058ae:	f000 b8ae 	b.w	8005a0e <__retarget_lock_release_recursive>
 80058b2:	bf00      	nop
 80058b4:	20000271 	.word	0x20000271

080058b8 <__sinit_lock_acquire>:
 80058b8:	4801      	ldr	r0, [pc, #4]	; (80058c0 <__sinit_lock_acquire+0x8>)
 80058ba:	f000 b8a7 	b.w	8005a0c <__retarget_lock_acquire_recursive>
 80058be:	bf00      	nop
 80058c0:	20000272 	.word	0x20000272

080058c4 <__sinit_lock_release>:
 80058c4:	4801      	ldr	r0, [pc, #4]	; (80058cc <__sinit_lock_release+0x8>)
 80058c6:	f000 b8a2 	b.w	8005a0e <__retarget_lock_release_recursive>
 80058ca:	bf00      	nop
 80058cc:	20000272 	.word	0x20000272

080058d0 <__sinit>:
 80058d0:	b510      	push	{r4, lr}
 80058d2:	4604      	mov	r4, r0
 80058d4:	f7ff fff0 	bl	80058b8 <__sinit_lock_acquire>
 80058d8:	69a3      	ldr	r3, [r4, #24]
 80058da:	b11b      	cbz	r3, 80058e4 <__sinit+0x14>
 80058dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058e0:	f7ff bff0 	b.w	80058c4 <__sinit_lock_release>
 80058e4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80058e8:	6523      	str	r3, [r4, #80]	; 0x50
 80058ea:	4b13      	ldr	r3, [pc, #76]	; (8005938 <__sinit+0x68>)
 80058ec:	4a13      	ldr	r2, [pc, #76]	; (800593c <__sinit+0x6c>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	62a2      	str	r2, [r4, #40]	; 0x28
 80058f2:	42a3      	cmp	r3, r4
 80058f4:	bf04      	itt	eq
 80058f6:	2301      	moveq	r3, #1
 80058f8:	61a3      	streq	r3, [r4, #24]
 80058fa:	4620      	mov	r0, r4
 80058fc:	f000 f820 	bl	8005940 <__sfp>
 8005900:	6060      	str	r0, [r4, #4]
 8005902:	4620      	mov	r0, r4
 8005904:	f000 f81c 	bl	8005940 <__sfp>
 8005908:	60a0      	str	r0, [r4, #8]
 800590a:	4620      	mov	r0, r4
 800590c:	f000 f818 	bl	8005940 <__sfp>
 8005910:	2200      	movs	r2, #0
 8005912:	60e0      	str	r0, [r4, #12]
 8005914:	2104      	movs	r1, #4
 8005916:	6860      	ldr	r0, [r4, #4]
 8005918:	f7ff ff82 	bl	8005820 <std>
 800591c:	68a0      	ldr	r0, [r4, #8]
 800591e:	2201      	movs	r2, #1
 8005920:	2109      	movs	r1, #9
 8005922:	f7ff ff7d 	bl	8005820 <std>
 8005926:	68e0      	ldr	r0, [r4, #12]
 8005928:	2202      	movs	r2, #2
 800592a:	2112      	movs	r1, #18
 800592c:	f7ff ff78 	bl	8005820 <std>
 8005930:	2301      	movs	r3, #1
 8005932:	61a3      	str	r3, [r4, #24]
 8005934:	e7d2      	b.n	80058dc <__sinit+0xc>
 8005936:	bf00      	nop
 8005938:	0800685c 	.word	0x0800685c
 800593c:	08005869 	.word	0x08005869

08005940 <__sfp>:
 8005940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005942:	4607      	mov	r7, r0
 8005944:	f7ff ffac 	bl	80058a0 <__sfp_lock_acquire>
 8005948:	4b1e      	ldr	r3, [pc, #120]	; (80059c4 <__sfp+0x84>)
 800594a:	681e      	ldr	r6, [r3, #0]
 800594c:	69b3      	ldr	r3, [r6, #24]
 800594e:	b913      	cbnz	r3, 8005956 <__sfp+0x16>
 8005950:	4630      	mov	r0, r6
 8005952:	f7ff ffbd 	bl	80058d0 <__sinit>
 8005956:	3648      	adds	r6, #72	; 0x48
 8005958:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800595c:	3b01      	subs	r3, #1
 800595e:	d503      	bpl.n	8005968 <__sfp+0x28>
 8005960:	6833      	ldr	r3, [r6, #0]
 8005962:	b30b      	cbz	r3, 80059a8 <__sfp+0x68>
 8005964:	6836      	ldr	r6, [r6, #0]
 8005966:	e7f7      	b.n	8005958 <__sfp+0x18>
 8005968:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800596c:	b9d5      	cbnz	r5, 80059a4 <__sfp+0x64>
 800596e:	4b16      	ldr	r3, [pc, #88]	; (80059c8 <__sfp+0x88>)
 8005970:	60e3      	str	r3, [r4, #12]
 8005972:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005976:	6665      	str	r5, [r4, #100]	; 0x64
 8005978:	f000 f847 	bl	8005a0a <__retarget_lock_init_recursive>
 800597c:	f7ff ff96 	bl	80058ac <__sfp_lock_release>
 8005980:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005984:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005988:	6025      	str	r5, [r4, #0]
 800598a:	61a5      	str	r5, [r4, #24]
 800598c:	2208      	movs	r2, #8
 800598e:	4629      	mov	r1, r5
 8005990:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005994:	f7ff fcd8 	bl	8005348 <memset>
 8005998:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800599c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80059a0:	4620      	mov	r0, r4
 80059a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059a4:	3468      	adds	r4, #104	; 0x68
 80059a6:	e7d9      	b.n	800595c <__sfp+0x1c>
 80059a8:	2104      	movs	r1, #4
 80059aa:	4638      	mov	r0, r7
 80059ac:	f7ff ff62 	bl	8005874 <__sfmoreglue>
 80059b0:	4604      	mov	r4, r0
 80059b2:	6030      	str	r0, [r6, #0]
 80059b4:	2800      	cmp	r0, #0
 80059b6:	d1d5      	bne.n	8005964 <__sfp+0x24>
 80059b8:	f7ff ff78 	bl	80058ac <__sfp_lock_release>
 80059bc:	230c      	movs	r3, #12
 80059be:	603b      	str	r3, [r7, #0]
 80059c0:	e7ee      	b.n	80059a0 <__sfp+0x60>
 80059c2:	bf00      	nop
 80059c4:	0800685c 	.word	0x0800685c
 80059c8:	ffff0001 	.word	0xffff0001

080059cc <_fwalk_reent>:
 80059cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059d0:	4606      	mov	r6, r0
 80059d2:	4688      	mov	r8, r1
 80059d4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80059d8:	2700      	movs	r7, #0
 80059da:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80059de:	f1b9 0901 	subs.w	r9, r9, #1
 80059e2:	d505      	bpl.n	80059f0 <_fwalk_reent+0x24>
 80059e4:	6824      	ldr	r4, [r4, #0]
 80059e6:	2c00      	cmp	r4, #0
 80059e8:	d1f7      	bne.n	80059da <_fwalk_reent+0xe>
 80059ea:	4638      	mov	r0, r7
 80059ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059f0:	89ab      	ldrh	r3, [r5, #12]
 80059f2:	2b01      	cmp	r3, #1
 80059f4:	d907      	bls.n	8005a06 <_fwalk_reent+0x3a>
 80059f6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80059fa:	3301      	adds	r3, #1
 80059fc:	d003      	beq.n	8005a06 <_fwalk_reent+0x3a>
 80059fe:	4629      	mov	r1, r5
 8005a00:	4630      	mov	r0, r6
 8005a02:	47c0      	blx	r8
 8005a04:	4307      	orrs	r7, r0
 8005a06:	3568      	adds	r5, #104	; 0x68
 8005a08:	e7e9      	b.n	80059de <_fwalk_reent+0x12>

08005a0a <__retarget_lock_init_recursive>:
 8005a0a:	4770      	bx	lr

08005a0c <__retarget_lock_acquire_recursive>:
 8005a0c:	4770      	bx	lr

08005a0e <__retarget_lock_release_recursive>:
 8005a0e:	4770      	bx	lr

08005a10 <__swhatbuf_r>:
 8005a10:	b570      	push	{r4, r5, r6, lr}
 8005a12:	460e      	mov	r6, r1
 8005a14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a18:	2900      	cmp	r1, #0
 8005a1a:	b096      	sub	sp, #88	; 0x58
 8005a1c:	4614      	mov	r4, r2
 8005a1e:	461d      	mov	r5, r3
 8005a20:	da08      	bge.n	8005a34 <__swhatbuf_r+0x24>
 8005a22:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005a26:	2200      	movs	r2, #0
 8005a28:	602a      	str	r2, [r5, #0]
 8005a2a:	061a      	lsls	r2, r3, #24
 8005a2c:	d410      	bmi.n	8005a50 <__swhatbuf_r+0x40>
 8005a2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005a32:	e00e      	b.n	8005a52 <__swhatbuf_r+0x42>
 8005a34:	466a      	mov	r2, sp
 8005a36:	f000 fdf1 	bl	800661c <_fstat_r>
 8005a3a:	2800      	cmp	r0, #0
 8005a3c:	dbf1      	blt.n	8005a22 <__swhatbuf_r+0x12>
 8005a3e:	9a01      	ldr	r2, [sp, #4]
 8005a40:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005a44:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005a48:	425a      	negs	r2, r3
 8005a4a:	415a      	adcs	r2, r3
 8005a4c:	602a      	str	r2, [r5, #0]
 8005a4e:	e7ee      	b.n	8005a2e <__swhatbuf_r+0x1e>
 8005a50:	2340      	movs	r3, #64	; 0x40
 8005a52:	2000      	movs	r0, #0
 8005a54:	6023      	str	r3, [r4, #0]
 8005a56:	b016      	add	sp, #88	; 0x58
 8005a58:	bd70      	pop	{r4, r5, r6, pc}
	...

08005a5c <__smakebuf_r>:
 8005a5c:	898b      	ldrh	r3, [r1, #12]
 8005a5e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005a60:	079d      	lsls	r5, r3, #30
 8005a62:	4606      	mov	r6, r0
 8005a64:	460c      	mov	r4, r1
 8005a66:	d507      	bpl.n	8005a78 <__smakebuf_r+0x1c>
 8005a68:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005a6c:	6023      	str	r3, [r4, #0]
 8005a6e:	6123      	str	r3, [r4, #16]
 8005a70:	2301      	movs	r3, #1
 8005a72:	6163      	str	r3, [r4, #20]
 8005a74:	b002      	add	sp, #8
 8005a76:	bd70      	pop	{r4, r5, r6, pc}
 8005a78:	ab01      	add	r3, sp, #4
 8005a7a:	466a      	mov	r2, sp
 8005a7c:	f7ff ffc8 	bl	8005a10 <__swhatbuf_r>
 8005a80:	9900      	ldr	r1, [sp, #0]
 8005a82:	4605      	mov	r5, r0
 8005a84:	4630      	mov	r0, r6
 8005a86:	f000 f895 	bl	8005bb4 <_malloc_r>
 8005a8a:	b948      	cbnz	r0, 8005aa0 <__smakebuf_r+0x44>
 8005a8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a90:	059a      	lsls	r2, r3, #22
 8005a92:	d4ef      	bmi.n	8005a74 <__smakebuf_r+0x18>
 8005a94:	f023 0303 	bic.w	r3, r3, #3
 8005a98:	f043 0302 	orr.w	r3, r3, #2
 8005a9c:	81a3      	strh	r3, [r4, #12]
 8005a9e:	e7e3      	b.n	8005a68 <__smakebuf_r+0xc>
 8005aa0:	4b0d      	ldr	r3, [pc, #52]	; (8005ad8 <__smakebuf_r+0x7c>)
 8005aa2:	62b3      	str	r3, [r6, #40]	; 0x28
 8005aa4:	89a3      	ldrh	r3, [r4, #12]
 8005aa6:	6020      	str	r0, [r4, #0]
 8005aa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005aac:	81a3      	strh	r3, [r4, #12]
 8005aae:	9b00      	ldr	r3, [sp, #0]
 8005ab0:	6163      	str	r3, [r4, #20]
 8005ab2:	9b01      	ldr	r3, [sp, #4]
 8005ab4:	6120      	str	r0, [r4, #16]
 8005ab6:	b15b      	cbz	r3, 8005ad0 <__smakebuf_r+0x74>
 8005ab8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005abc:	4630      	mov	r0, r6
 8005abe:	f000 fdbf 	bl	8006640 <_isatty_r>
 8005ac2:	b128      	cbz	r0, 8005ad0 <__smakebuf_r+0x74>
 8005ac4:	89a3      	ldrh	r3, [r4, #12]
 8005ac6:	f023 0303 	bic.w	r3, r3, #3
 8005aca:	f043 0301 	orr.w	r3, r3, #1
 8005ace:	81a3      	strh	r3, [r4, #12]
 8005ad0:	89a0      	ldrh	r0, [r4, #12]
 8005ad2:	4305      	orrs	r5, r0
 8005ad4:	81a5      	strh	r5, [r4, #12]
 8005ad6:	e7cd      	b.n	8005a74 <__smakebuf_r+0x18>
 8005ad8:	08005869 	.word	0x08005869

08005adc <_free_r>:
 8005adc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005ade:	2900      	cmp	r1, #0
 8005ae0:	d044      	beq.n	8005b6c <_free_r+0x90>
 8005ae2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ae6:	9001      	str	r0, [sp, #4]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	f1a1 0404 	sub.w	r4, r1, #4
 8005aee:	bfb8      	it	lt
 8005af0:	18e4      	addlt	r4, r4, r3
 8005af2:	f000 fdef 	bl	80066d4 <__malloc_lock>
 8005af6:	4a1e      	ldr	r2, [pc, #120]	; (8005b70 <_free_r+0x94>)
 8005af8:	9801      	ldr	r0, [sp, #4]
 8005afa:	6813      	ldr	r3, [r2, #0]
 8005afc:	b933      	cbnz	r3, 8005b0c <_free_r+0x30>
 8005afe:	6063      	str	r3, [r4, #4]
 8005b00:	6014      	str	r4, [r2, #0]
 8005b02:	b003      	add	sp, #12
 8005b04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005b08:	f000 bdea 	b.w	80066e0 <__malloc_unlock>
 8005b0c:	42a3      	cmp	r3, r4
 8005b0e:	d908      	bls.n	8005b22 <_free_r+0x46>
 8005b10:	6825      	ldr	r5, [r4, #0]
 8005b12:	1961      	adds	r1, r4, r5
 8005b14:	428b      	cmp	r3, r1
 8005b16:	bf01      	itttt	eq
 8005b18:	6819      	ldreq	r1, [r3, #0]
 8005b1a:	685b      	ldreq	r3, [r3, #4]
 8005b1c:	1949      	addeq	r1, r1, r5
 8005b1e:	6021      	streq	r1, [r4, #0]
 8005b20:	e7ed      	b.n	8005afe <_free_r+0x22>
 8005b22:	461a      	mov	r2, r3
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	b10b      	cbz	r3, 8005b2c <_free_r+0x50>
 8005b28:	42a3      	cmp	r3, r4
 8005b2a:	d9fa      	bls.n	8005b22 <_free_r+0x46>
 8005b2c:	6811      	ldr	r1, [r2, #0]
 8005b2e:	1855      	adds	r5, r2, r1
 8005b30:	42a5      	cmp	r5, r4
 8005b32:	d10b      	bne.n	8005b4c <_free_r+0x70>
 8005b34:	6824      	ldr	r4, [r4, #0]
 8005b36:	4421      	add	r1, r4
 8005b38:	1854      	adds	r4, r2, r1
 8005b3a:	42a3      	cmp	r3, r4
 8005b3c:	6011      	str	r1, [r2, #0]
 8005b3e:	d1e0      	bne.n	8005b02 <_free_r+0x26>
 8005b40:	681c      	ldr	r4, [r3, #0]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	6053      	str	r3, [r2, #4]
 8005b46:	4421      	add	r1, r4
 8005b48:	6011      	str	r1, [r2, #0]
 8005b4a:	e7da      	b.n	8005b02 <_free_r+0x26>
 8005b4c:	d902      	bls.n	8005b54 <_free_r+0x78>
 8005b4e:	230c      	movs	r3, #12
 8005b50:	6003      	str	r3, [r0, #0]
 8005b52:	e7d6      	b.n	8005b02 <_free_r+0x26>
 8005b54:	6825      	ldr	r5, [r4, #0]
 8005b56:	1961      	adds	r1, r4, r5
 8005b58:	428b      	cmp	r3, r1
 8005b5a:	bf04      	itt	eq
 8005b5c:	6819      	ldreq	r1, [r3, #0]
 8005b5e:	685b      	ldreq	r3, [r3, #4]
 8005b60:	6063      	str	r3, [r4, #4]
 8005b62:	bf04      	itt	eq
 8005b64:	1949      	addeq	r1, r1, r5
 8005b66:	6021      	streq	r1, [r4, #0]
 8005b68:	6054      	str	r4, [r2, #4]
 8005b6a:	e7ca      	b.n	8005b02 <_free_r+0x26>
 8005b6c:	b003      	add	sp, #12
 8005b6e:	bd30      	pop	{r4, r5, pc}
 8005b70:	20000274 	.word	0x20000274

08005b74 <sbrk_aligned>:
 8005b74:	b570      	push	{r4, r5, r6, lr}
 8005b76:	4e0e      	ldr	r6, [pc, #56]	; (8005bb0 <sbrk_aligned+0x3c>)
 8005b78:	460c      	mov	r4, r1
 8005b7a:	6831      	ldr	r1, [r6, #0]
 8005b7c:	4605      	mov	r5, r0
 8005b7e:	b911      	cbnz	r1, 8005b86 <sbrk_aligned+0x12>
 8005b80:	f000 fcd6 	bl	8006530 <_sbrk_r>
 8005b84:	6030      	str	r0, [r6, #0]
 8005b86:	4621      	mov	r1, r4
 8005b88:	4628      	mov	r0, r5
 8005b8a:	f000 fcd1 	bl	8006530 <_sbrk_r>
 8005b8e:	1c43      	adds	r3, r0, #1
 8005b90:	d00a      	beq.n	8005ba8 <sbrk_aligned+0x34>
 8005b92:	1cc4      	adds	r4, r0, #3
 8005b94:	f024 0403 	bic.w	r4, r4, #3
 8005b98:	42a0      	cmp	r0, r4
 8005b9a:	d007      	beq.n	8005bac <sbrk_aligned+0x38>
 8005b9c:	1a21      	subs	r1, r4, r0
 8005b9e:	4628      	mov	r0, r5
 8005ba0:	f000 fcc6 	bl	8006530 <_sbrk_r>
 8005ba4:	3001      	adds	r0, #1
 8005ba6:	d101      	bne.n	8005bac <sbrk_aligned+0x38>
 8005ba8:	f04f 34ff 	mov.w	r4, #4294967295
 8005bac:	4620      	mov	r0, r4
 8005bae:	bd70      	pop	{r4, r5, r6, pc}
 8005bb0:	20000278 	.word	0x20000278

08005bb4 <_malloc_r>:
 8005bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bb8:	1ccd      	adds	r5, r1, #3
 8005bba:	f025 0503 	bic.w	r5, r5, #3
 8005bbe:	3508      	adds	r5, #8
 8005bc0:	2d0c      	cmp	r5, #12
 8005bc2:	bf38      	it	cc
 8005bc4:	250c      	movcc	r5, #12
 8005bc6:	2d00      	cmp	r5, #0
 8005bc8:	4607      	mov	r7, r0
 8005bca:	db01      	blt.n	8005bd0 <_malloc_r+0x1c>
 8005bcc:	42a9      	cmp	r1, r5
 8005bce:	d905      	bls.n	8005bdc <_malloc_r+0x28>
 8005bd0:	230c      	movs	r3, #12
 8005bd2:	603b      	str	r3, [r7, #0]
 8005bd4:	2600      	movs	r6, #0
 8005bd6:	4630      	mov	r0, r6
 8005bd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bdc:	4e2e      	ldr	r6, [pc, #184]	; (8005c98 <_malloc_r+0xe4>)
 8005bde:	f000 fd79 	bl	80066d4 <__malloc_lock>
 8005be2:	6833      	ldr	r3, [r6, #0]
 8005be4:	461c      	mov	r4, r3
 8005be6:	bb34      	cbnz	r4, 8005c36 <_malloc_r+0x82>
 8005be8:	4629      	mov	r1, r5
 8005bea:	4638      	mov	r0, r7
 8005bec:	f7ff ffc2 	bl	8005b74 <sbrk_aligned>
 8005bf0:	1c43      	adds	r3, r0, #1
 8005bf2:	4604      	mov	r4, r0
 8005bf4:	d14d      	bne.n	8005c92 <_malloc_r+0xde>
 8005bf6:	6834      	ldr	r4, [r6, #0]
 8005bf8:	4626      	mov	r6, r4
 8005bfa:	2e00      	cmp	r6, #0
 8005bfc:	d140      	bne.n	8005c80 <_malloc_r+0xcc>
 8005bfe:	6823      	ldr	r3, [r4, #0]
 8005c00:	4631      	mov	r1, r6
 8005c02:	4638      	mov	r0, r7
 8005c04:	eb04 0803 	add.w	r8, r4, r3
 8005c08:	f000 fc92 	bl	8006530 <_sbrk_r>
 8005c0c:	4580      	cmp	r8, r0
 8005c0e:	d13a      	bne.n	8005c86 <_malloc_r+0xd2>
 8005c10:	6821      	ldr	r1, [r4, #0]
 8005c12:	3503      	adds	r5, #3
 8005c14:	1a6d      	subs	r5, r5, r1
 8005c16:	f025 0503 	bic.w	r5, r5, #3
 8005c1a:	3508      	adds	r5, #8
 8005c1c:	2d0c      	cmp	r5, #12
 8005c1e:	bf38      	it	cc
 8005c20:	250c      	movcc	r5, #12
 8005c22:	4629      	mov	r1, r5
 8005c24:	4638      	mov	r0, r7
 8005c26:	f7ff ffa5 	bl	8005b74 <sbrk_aligned>
 8005c2a:	3001      	adds	r0, #1
 8005c2c:	d02b      	beq.n	8005c86 <_malloc_r+0xd2>
 8005c2e:	6823      	ldr	r3, [r4, #0]
 8005c30:	442b      	add	r3, r5
 8005c32:	6023      	str	r3, [r4, #0]
 8005c34:	e00e      	b.n	8005c54 <_malloc_r+0xa0>
 8005c36:	6822      	ldr	r2, [r4, #0]
 8005c38:	1b52      	subs	r2, r2, r5
 8005c3a:	d41e      	bmi.n	8005c7a <_malloc_r+0xc6>
 8005c3c:	2a0b      	cmp	r2, #11
 8005c3e:	d916      	bls.n	8005c6e <_malloc_r+0xba>
 8005c40:	1961      	adds	r1, r4, r5
 8005c42:	42a3      	cmp	r3, r4
 8005c44:	6025      	str	r5, [r4, #0]
 8005c46:	bf18      	it	ne
 8005c48:	6059      	strne	r1, [r3, #4]
 8005c4a:	6863      	ldr	r3, [r4, #4]
 8005c4c:	bf08      	it	eq
 8005c4e:	6031      	streq	r1, [r6, #0]
 8005c50:	5162      	str	r2, [r4, r5]
 8005c52:	604b      	str	r3, [r1, #4]
 8005c54:	4638      	mov	r0, r7
 8005c56:	f104 060b 	add.w	r6, r4, #11
 8005c5a:	f000 fd41 	bl	80066e0 <__malloc_unlock>
 8005c5e:	f026 0607 	bic.w	r6, r6, #7
 8005c62:	1d23      	adds	r3, r4, #4
 8005c64:	1af2      	subs	r2, r6, r3
 8005c66:	d0b6      	beq.n	8005bd6 <_malloc_r+0x22>
 8005c68:	1b9b      	subs	r3, r3, r6
 8005c6a:	50a3      	str	r3, [r4, r2]
 8005c6c:	e7b3      	b.n	8005bd6 <_malloc_r+0x22>
 8005c6e:	6862      	ldr	r2, [r4, #4]
 8005c70:	42a3      	cmp	r3, r4
 8005c72:	bf0c      	ite	eq
 8005c74:	6032      	streq	r2, [r6, #0]
 8005c76:	605a      	strne	r2, [r3, #4]
 8005c78:	e7ec      	b.n	8005c54 <_malloc_r+0xa0>
 8005c7a:	4623      	mov	r3, r4
 8005c7c:	6864      	ldr	r4, [r4, #4]
 8005c7e:	e7b2      	b.n	8005be6 <_malloc_r+0x32>
 8005c80:	4634      	mov	r4, r6
 8005c82:	6876      	ldr	r6, [r6, #4]
 8005c84:	e7b9      	b.n	8005bfa <_malloc_r+0x46>
 8005c86:	230c      	movs	r3, #12
 8005c88:	603b      	str	r3, [r7, #0]
 8005c8a:	4638      	mov	r0, r7
 8005c8c:	f000 fd28 	bl	80066e0 <__malloc_unlock>
 8005c90:	e7a1      	b.n	8005bd6 <_malloc_r+0x22>
 8005c92:	6025      	str	r5, [r4, #0]
 8005c94:	e7de      	b.n	8005c54 <_malloc_r+0xa0>
 8005c96:	bf00      	nop
 8005c98:	20000274 	.word	0x20000274

08005c9c <__ssputs_r>:
 8005c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ca0:	688e      	ldr	r6, [r1, #8]
 8005ca2:	429e      	cmp	r6, r3
 8005ca4:	4682      	mov	sl, r0
 8005ca6:	460c      	mov	r4, r1
 8005ca8:	4690      	mov	r8, r2
 8005caa:	461f      	mov	r7, r3
 8005cac:	d838      	bhi.n	8005d20 <__ssputs_r+0x84>
 8005cae:	898a      	ldrh	r2, [r1, #12]
 8005cb0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005cb4:	d032      	beq.n	8005d1c <__ssputs_r+0x80>
 8005cb6:	6825      	ldr	r5, [r4, #0]
 8005cb8:	6909      	ldr	r1, [r1, #16]
 8005cba:	eba5 0901 	sub.w	r9, r5, r1
 8005cbe:	6965      	ldr	r5, [r4, #20]
 8005cc0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005cc4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005cc8:	3301      	adds	r3, #1
 8005cca:	444b      	add	r3, r9
 8005ccc:	106d      	asrs	r5, r5, #1
 8005cce:	429d      	cmp	r5, r3
 8005cd0:	bf38      	it	cc
 8005cd2:	461d      	movcc	r5, r3
 8005cd4:	0553      	lsls	r3, r2, #21
 8005cd6:	d531      	bpl.n	8005d3c <__ssputs_r+0xa0>
 8005cd8:	4629      	mov	r1, r5
 8005cda:	f7ff ff6b 	bl	8005bb4 <_malloc_r>
 8005cde:	4606      	mov	r6, r0
 8005ce0:	b950      	cbnz	r0, 8005cf8 <__ssputs_r+0x5c>
 8005ce2:	230c      	movs	r3, #12
 8005ce4:	f8ca 3000 	str.w	r3, [sl]
 8005ce8:	89a3      	ldrh	r3, [r4, #12]
 8005cea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005cee:	81a3      	strh	r3, [r4, #12]
 8005cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8005cf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cf8:	6921      	ldr	r1, [r4, #16]
 8005cfa:	464a      	mov	r2, r9
 8005cfc:	f000 fcc2 	bl	8006684 <memcpy>
 8005d00:	89a3      	ldrh	r3, [r4, #12]
 8005d02:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005d06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d0a:	81a3      	strh	r3, [r4, #12]
 8005d0c:	6126      	str	r6, [r4, #16]
 8005d0e:	6165      	str	r5, [r4, #20]
 8005d10:	444e      	add	r6, r9
 8005d12:	eba5 0509 	sub.w	r5, r5, r9
 8005d16:	6026      	str	r6, [r4, #0]
 8005d18:	60a5      	str	r5, [r4, #8]
 8005d1a:	463e      	mov	r6, r7
 8005d1c:	42be      	cmp	r6, r7
 8005d1e:	d900      	bls.n	8005d22 <__ssputs_r+0x86>
 8005d20:	463e      	mov	r6, r7
 8005d22:	6820      	ldr	r0, [r4, #0]
 8005d24:	4632      	mov	r2, r6
 8005d26:	4641      	mov	r1, r8
 8005d28:	f000 fcba 	bl	80066a0 <memmove>
 8005d2c:	68a3      	ldr	r3, [r4, #8]
 8005d2e:	1b9b      	subs	r3, r3, r6
 8005d30:	60a3      	str	r3, [r4, #8]
 8005d32:	6823      	ldr	r3, [r4, #0]
 8005d34:	4433      	add	r3, r6
 8005d36:	6023      	str	r3, [r4, #0]
 8005d38:	2000      	movs	r0, #0
 8005d3a:	e7db      	b.n	8005cf4 <__ssputs_r+0x58>
 8005d3c:	462a      	mov	r2, r5
 8005d3e:	f000 fcd5 	bl	80066ec <_realloc_r>
 8005d42:	4606      	mov	r6, r0
 8005d44:	2800      	cmp	r0, #0
 8005d46:	d1e1      	bne.n	8005d0c <__ssputs_r+0x70>
 8005d48:	6921      	ldr	r1, [r4, #16]
 8005d4a:	4650      	mov	r0, sl
 8005d4c:	f7ff fec6 	bl	8005adc <_free_r>
 8005d50:	e7c7      	b.n	8005ce2 <__ssputs_r+0x46>
	...

08005d54 <_svfiprintf_r>:
 8005d54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d58:	4698      	mov	r8, r3
 8005d5a:	898b      	ldrh	r3, [r1, #12]
 8005d5c:	061b      	lsls	r3, r3, #24
 8005d5e:	b09d      	sub	sp, #116	; 0x74
 8005d60:	4607      	mov	r7, r0
 8005d62:	460d      	mov	r5, r1
 8005d64:	4614      	mov	r4, r2
 8005d66:	d50e      	bpl.n	8005d86 <_svfiprintf_r+0x32>
 8005d68:	690b      	ldr	r3, [r1, #16]
 8005d6a:	b963      	cbnz	r3, 8005d86 <_svfiprintf_r+0x32>
 8005d6c:	2140      	movs	r1, #64	; 0x40
 8005d6e:	f7ff ff21 	bl	8005bb4 <_malloc_r>
 8005d72:	6028      	str	r0, [r5, #0]
 8005d74:	6128      	str	r0, [r5, #16]
 8005d76:	b920      	cbnz	r0, 8005d82 <_svfiprintf_r+0x2e>
 8005d78:	230c      	movs	r3, #12
 8005d7a:	603b      	str	r3, [r7, #0]
 8005d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d80:	e0d1      	b.n	8005f26 <_svfiprintf_r+0x1d2>
 8005d82:	2340      	movs	r3, #64	; 0x40
 8005d84:	616b      	str	r3, [r5, #20]
 8005d86:	2300      	movs	r3, #0
 8005d88:	9309      	str	r3, [sp, #36]	; 0x24
 8005d8a:	2320      	movs	r3, #32
 8005d8c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005d90:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d94:	2330      	movs	r3, #48	; 0x30
 8005d96:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005f40 <_svfiprintf_r+0x1ec>
 8005d9a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005d9e:	f04f 0901 	mov.w	r9, #1
 8005da2:	4623      	mov	r3, r4
 8005da4:	469a      	mov	sl, r3
 8005da6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005daa:	b10a      	cbz	r2, 8005db0 <_svfiprintf_r+0x5c>
 8005dac:	2a25      	cmp	r2, #37	; 0x25
 8005dae:	d1f9      	bne.n	8005da4 <_svfiprintf_r+0x50>
 8005db0:	ebba 0b04 	subs.w	fp, sl, r4
 8005db4:	d00b      	beq.n	8005dce <_svfiprintf_r+0x7a>
 8005db6:	465b      	mov	r3, fp
 8005db8:	4622      	mov	r2, r4
 8005dba:	4629      	mov	r1, r5
 8005dbc:	4638      	mov	r0, r7
 8005dbe:	f7ff ff6d 	bl	8005c9c <__ssputs_r>
 8005dc2:	3001      	adds	r0, #1
 8005dc4:	f000 80aa 	beq.w	8005f1c <_svfiprintf_r+0x1c8>
 8005dc8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005dca:	445a      	add	r2, fp
 8005dcc:	9209      	str	r2, [sp, #36]	; 0x24
 8005dce:	f89a 3000 	ldrb.w	r3, [sl]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	f000 80a2 	beq.w	8005f1c <_svfiprintf_r+0x1c8>
 8005dd8:	2300      	movs	r3, #0
 8005dda:	f04f 32ff 	mov.w	r2, #4294967295
 8005dde:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005de2:	f10a 0a01 	add.w	sl, sl, #1
 8005de6:	9304      	str	r3, [sp, #16]
 8005de8:	9307      	str	r3, [sp, #28]
 8005dea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005dee:	931a      	str	r3, [sp, #104]	; 0x68
 8005df0:	4654      	mov	r4, sl
 8005df2:	2205      	movs	r2, #5
 8005df4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005df8:	4851      	ldr	r0, [pc, #324]	; (8005f40 <_svfiprintf_r+0x1ec>)
 8005dfa:	f7fa fa01 	bl	8000200 <memchr>
 8005dfe:	9a04      	ldr	r2, [sp, #16]
 8005e00:	b9d8      	cbnz	r0, 8005e3a <_svfiprintf_r+0xe6>
 8005e02:	06d0      	lsls	r0, r2, #27
 8005e04:	bf44      	itt	mi
 8005e06:	2320      	movmi	r3, #32
 8005e08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005e0c:	0711      	lsls	r1, r2, #28
 8005e0e:	bf44      	itt	mi
 8005e10:	232b      	movmi	r3, #43	; 0x2b
 8005e12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005e16:	f89a 3000 	ldrb.w	r3, [sl]
 8005e1a:	2b2a      	cmp	r3, #42	; 0x2a
 8005e1c:	d015      	beq.n	8005e4a <_svfiprintf_r+0xf6>
 8005e1e:	9a07      	ldr	r2, [sp, #28]
 8005e20:	4654      	mov	r4, sl
 8005e22:	2000      	movs	r0, #0
 8005e24:	f04f 0c0a 	mov.w	ip, #10
 8005e28:	4621      	mov	r1, r4
 8005e2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e2e:	3b30      	subs	r3, #48	; 0x30
 8005e30:	2b09      	cmp	r3, #9
 8005e32:	d94e      	bls.n	8005ed2 <_svfiprintf_r+0x17e>
 8005e34:	b1b0      	cbz	r0, 8005e64 <_svfiprintf_r+0x110>
 8005e36:	9207      	str	r2, [sp, #28]
 8005e38:	e014      	b.n	8005e64 <_svfiprintf_r+0x110>
 8005e3a:	eba0 0308 	sub.w	r3, r0, r8
 8005e3e:	fa09 f303 	lsl.w	r3, r9, r3
 8005e42:	4313      	orrs	r3, r2
 8005e44:	9304      	str	r3, [sp, #16]
 8005e46:	46a2      	mov	sl, r4
 8005e48:	e7d2      	b.n	8005df0 <_svfiprintf_r+0x9c>
 8005e4a:	9b03      	ldr	r3, [sp, #12]
 8005e4c:	1d19      	adds	r1, r3, #4
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	9103      	str	r1, [sp, #12]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	bfbb      	ittet	lt
 8005e56:	425b      	neglt	r3, r3
 8005e58:	f042 0202 	orrlt.w	r2, r2, #2
 8005e5c:	9307      	strge	r3, [sp, #28]
 8005e5e:	9307      	strlt	r3, [sp, #28]
 8005e60:	bfb8      	it	lt
 8005e62:	9204      	strlt	r2, [sp, #16]
 8005e64:	7823      	ldrb	r3, [r4, #0]
 8005e66:	2b2e      	cmp	r3, #46	; 0x2e
 8005e68:	d10c      	bne.n	8005e84 <_svfiprintf_r+0x130>
 8005e6a:	7863      	ldrb	r3, [r4, #1]
 8005e6c:	2b2a      	cmp	r3, #42	; 0x2a
 8005e6e:	d135      	bne.n	8005edc <_svfiprintf_r+0x188>
 8005e70:	9b03      	ldr	r3, [sp, #12]
 8005e72:	1d1a      	adds	r2, r3, #4
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	9203      	str	r2, [sp, #12]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	bfb8      	it	lt
 8005e7c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005e80:	3402      	adds	r4, #2
 8005e82:	9305      	str	r3, [sp, #20]
 8005e84:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005f50 <_svfiprintf_r+0x1fc>
 8005e88:	7821      	ldrb	r1, [r4, #0]
 8005e8a:	2203      	movs	r2, #3
 8005e8c:	4650      	mov	r0, sl
 8005e8e:	f7fa f9b7 	bl	8000200 <memchr>
 8005e92:	b140      	cbz	r0, 8005ea6 <_svfiprintf_r+0x152>
 8005e94:	2340      	movs	r3, #64	; 0x40
 8005e96:	eba0 000a 	sub.w	r0, r0, sl
 8005e9a:	fa03 f000 	lsl.w	r0, r3, r0
 8005e9e:	9b04      	ldr	r3, [sp, #16]
 8005ea0:	4303      	orrs	r3, r0
 8005ea2:	3401      	adds	r4, #1
 8005ea4:	9304      	str	r3, [sp, #16]
 8005ea6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005eaa:	4826      	ldr	r0, [pc, #152]	; (8005f44 <_svfiprintf_r+0x1f0>)
 8005eac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005eb0:	2206      	movs	r2, #6
 8005eb2:	f7fa f9a5 	bl	8000200 <memchr>
 8005eb6:	2800      	cmp	r0, #0
 8005eb8:	d038      	beq.n	8005f2c <_svfiprintf_r+0x1d8>
 8005eba:	4b23      	ldr	r3, [pc, #140]	; (8005f48 <_svfiprintf_r+0x1f4>)
 8005ebc:	bb1b      	cbnz	r3, 8005f06 <_svfiprintf_r+0x1b2>
 8005ebe:	9b03      	ldr	r3, [sp, #12]
 8005ec0:	3307      	adds	r3, #7
 8005ec2:	f023 0307 	bic.w	r3, r3, #7
 8005ec6:	3308      	adds	r3, #8
 8005ec8:	9303      	str	r3, [sp, #12]
 8005eca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ecc:	4433      	add	r3, r6
 8005ece:	9309      	str	r3, [sp, #36]	; 0x24
 8005ed0:	e767      	b.n	8005da2 <_svfiprintf_r+0x4e>
 8005ed2:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ed6:	460c      	mov	r4, r1
 8005ed8:	2001      	movs	r0, #1
 8005eda:	e7a5      	b.n	8005e28 <_svfiprintf_r+0xd4>
 8005edc:	2300      	movs	r3, #0
 8005ede:	3401      	adds	r4, #1
 8005ee0:	9305      	str	r3, [sp, #20]
 8005ee2:	4619      	mov	r1, r3
 8005ee4:	f04f 0c0a 	mov.w	ip, #10
 8005ee8:	4620      	mov	r0, r4
 8005eea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005eee:	3a30      	subs	r2, #48	; 0x30
 8005ef0:	2a09      	cmp	r2, #9
 8005ef2:	d903      	bls.n	8005efc <_svfiprintf_r+0x1a8>
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d0c5      	beq.n	8005e84 <_svfiprintf_r+0x130>
 8005ef8:	9105      	str	r1, [sp, #20]
 8005efa:	e7c3      	b.n	8005e84 <_svfiprintf_r+0x130>
 8005efc:	fb0c 2101 	mla	r1, ip, r1, r2
 8005f00:	4604      	mov	r4, r0
 8005f02:	2301      	movs	r3, #1
 8005f04:	e7f0      	b.n	8005ee8 <_svfiprintf_r+0x194>
 8005f06:	ab03      	add	r3, sp, #12
 8005f08:	9300      	str	r3, [sp, #0]
 8005f0a:	462a      	mov	r2, r5
 8005f0c:	4b0f      	ldr	r3, [pc, #60]	; (8005f4c <_svfiprintf_r+0x1f8>)
 8005f0e:	a904      	add	r1, sp, #16
 8005f10:	4638      	mov	r0, r7
 8005f12:	f3af 8000 	nop.w
 8005f16:	1c42      	adds	r2, r0, #1
 8005f18:	4606      	mov	r6, r0
 8005f1a:	d1d6      	bne.n	8005eca <_svfiprintf_r+0x176>
 8005f1c:	89ab      	ldrh	r3, [r5, #12]
 8005f1e:	065b      	lsls	r3, r3, #25
 8005f20:	f53f af2c 	bmi.w	8005d7c <_svfiprintf_r+0x28>
 8005f24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005f26:	b01d      	add	sp, #116	; 0x74
 8005f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f2c:	ab03      	add	r3, sp, #12
 8005f2e:	9300      	str	r3, [sp, #0]
 8005f30:	462a      	mov	r2, r5
 8005f32:	4b06      	ldr	r3, [pc, #24]	; (8005f4c <_svfiprintf_r+0x1f8>)
 8005f34:	a904      	add	r1, sp, #16
 8005f36:	4638      	mov	r0, r7
 8005f38:	f000 f9d4 	bl	80062e4 <_printf_i>
 8005f3c:	e7eb      	b.n	8005f16 <_svfiprintf_r+0x1c2>
 8005f3e:	bf00      	nop
 8005f40:	080068c0 	.word	0x080068c0
 8005f44:	080068ca 	.word	0x080068ca
 8005f48:	00000000 	.word	0x00000000
 8005f4c:	08005c9d 	.word	0x08005c9d
 8005f50:	080068c6 	.word	0x080068c6

08005f54 <__sfputc_r>:
 8005f54:	6893      	ldr	r3, [r2, #8]
 8005f56:	3b01      	subs	r3, #1
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	b410      	push	{r4}
 8005f5c:	6093      	str	r3, [r2, #8]
 8005f5e:	da08      	bge.n	8005f72 <__sfputc_r+0x1e>
 8005f60:	6994      	ldr	r4, [r2, #24]
 8005f62:	42a3      	cmp	r3, r4
 8005f64:	db01      	blt.n	8005f6a <__sfputc_r+0x16>
 8005f66:	290a      	cmp	r1, #10
 8005f68:	d103      	bne.n	8005f72 <__sfputc_r+0x1e>
 8005f6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f6e:	f7ff bad5 	b.w	800551c <__swbuf_r>
 8005f72:	6813      	ldr	r3, [r2, #0]
 8005f74:	1c58      	adds	r0, r3, #1
 8005f76:	6010      	str	r0, [r2, #0]
 8005f78:	7019      	strb	r1, [r3, #0]
 8005f7a:	4608      	mov	r0, r1
 8005f7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f80:	4770      	bx	lr

08005f82 <__sfputs_r>:
 8005f82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f84:	4606      	mov	r6, r0
 8005f86:	460f      	mov	r7, r1
 8005f88:	4614      	mov	r4, r2
 8005f8a:	18d5      	adds	r5, r2, r3
 8005f8c:	42ac      	cmp	r4, r5
 8005f8e:	d101      	bne.n	8005f94 <__sfputs_r+0x12>
 8005f90:	2000      	movs	r0, #0
 8005f92:	e007      	b.n	8005fa4 <__sfputs_r+0x22>
 8005f94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f98:	463a      	mov	r2, r7
 8005f9a:	4630      	mov	r0, r6
 8005f9c:	f7ff ffda 	bl	8005f54 <__sfputc_r>
 8005fa0:	1c43      	adds	r3, r0, #1
 8005fa2:	d1f3      	bne.n	8005f8c <__sfputs_r+0xa>
 8005fa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005fa8 <_vfiprintf_r>:
 8005fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fac:	460d      	mov	r5, r1
 8005fae:	b09d      	sub	sp, #116	; 0x74
 8005fb0:	4614      	mov	r4, r2
 8005fb2:	4698      	mov	r8, r3
 8005fb4:	4606      	mov	r6, r0
 8005fb6:	b118      	cbz	r0, 8005fc0 <_vfiprintf_r+0x18>
 8005fb8:	6983      	ldr	r3, [r0, #24]
 8005fba:	b90b      	cbnz	r3, 8005fc0 <_vfiprintf_r+0x18>
 8005fbc:	f7ff fc88 	bl	80058d0 <__sinit>
 8005fc0:	4b89      	ldr	r3, [pc, #548]	; (80061e8 <_vfiprintf_r+0x240>)
 8005fc2:	429d      	cmp	r5, r3
 8005fc4:	d11b      	bne.n	8005ffe <_vfiprintf_r+0x56>
 8005fc6:	6875      	ldr	r5, [r6, #4]
 8005fc8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005fca:	07d9      	lsls	r1, r3, #31
 8005fcc:	d405      	bmi.n	8005fda <_vfiprintf_r+0x32>
 8005fce:	89ab      	ldrh	r3, [r5, #12]
 8005fd0:	059a      	lsls	r2, r3, #22
 8005fd2:	d402      	bmi.n	8005fda <_vfiprintf_r+0x32>
 8005fd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005fd6:	f7ff fd19 	bl	8005a0c <__retarget_lock_acquire_recursive>
 8005fda:	89ab      	ldrh	r3, [r5, #12]
 8005fdc:	071b      	lsls	r3, r3, #28
 8005fde:	d501      	bpl.n	8005fe4 <_vfiprintf_r+0x3c>
 8005fe0:	692b      	ldr	r3, [r5, #16]
 8005fe2:	b9eb      	cbnz	r3, 8006020 <_vfiprintf_r+0x78>
 8005fe4:	4629      	mov	r1, r5
 8005fe6:	4630      	mov	r0, r6
 8005fe8:	f7ff faea 	bl	80055c0 <__swsetup_r>
 8005fec:	b1c0      	cbz	r0, 8006020 <_vfiprintf_r+0x78>
 8005fee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005ff0:	07dc      	lsls	r4, r3, #31
 8005ff2:	d50e      	bpl.n	8006012 <_vfiprintf_r+0x6a>
 8005ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ff8:	b01d      	add	sp, #116	; 0x74
 8005ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ffe:	4b7b      	ldr	r3, [pc, #492]	; (80061ec <_vfiprintf_r+0x244>)
 8006000:	429d      	cmp	r5, r3
 8006002:	d101      	bne.n	8006008 <_vfiprintf_r+0x60>
 8006004:	68b5      	ldr	r5, [r6, #8]
 8006006:	e7df      	b.n	8005fc8 <_vfiprintf_r+0x20>
 8006008:	4b79      	ldr	r3, [pc, #484]	; (80061f0 <_vfiprintf_r+0x248>)
 800600a:	429d      	cmp	r5, r3
 800600c:	bf08      	it	eq
 800600e:	68f5      	ldreq	r5, [r6, #12]
 8006010:	e7da      	b.n	8005fc8 <_vfiprintf_r+0x20>
 8006012:	89ab      	ldrh	r3, [r5, #12]
 8006014:	0598      	lsls	r0, r3, #22
 8006016:	d4ed      	bmi.n	8005ff4 <_vfiprintf_r+0x4c>
 8006018:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800601a:	f7ff fcf8 	bl	8005a0e <__retarget_lock_release_recursive>
 800601e:	e7e9      	b.n	8005ff4 <_vfiprintf_r+0x4c>
 8006020:	2300      	movs	r3, #0
 8006022:	9309      	str	r3, [sp, #36]	; 0x24
 8006024:	2320      	movs	r3, #32
 8006026:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800602a:	f8cd 800c 	str.w	r8, [sp, #12]
 800602e:	2330      	movs	r3, #48	; 0x30
 8006030:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80061f4 <_vfiprintf_r+0x24c>
 8006034:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006038:	f04f 0901 	mov.w	r9, #1
 800603c:	4623      	mov	r3, r4
 800603e:	469a      	mov	sl, r3
 8006040:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006044:	b10a      	cbz	r2, 800604a <_vfiprintf_r+0xa2>
 8006046:	2a25      	cmp	r2, #37	; 0x25
 8006048:	d1f9      	bne.n	800603e <_vfiprintf_r+0x96>
 800604a:	ebba 0b04 	subs.w	fp, sl, r4
 800604e:	d00b      	beq.n	8006068 <_vfiprintf_r+0xc0>
 8006050:	465b      	mov	r3, fp
 8006052:	4622      	mov	r2, r4
 8006054:	4629      	mov	r1, r5
 8006056:	4630      	mov	r0, r6
 8006058:	f7ff ff93 	bl	8005f82 <__sfputs_r>
 800605c:	3001      	adds	r0, #1
 800605e:	f000 80aa 	beq.w	80061b6 <_vfiprintf_r+0x20e>
 8006062:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006064:	445a      	add	r2, fp
 8006066:	9209      	str	r2, [sp, #36]	; 0x24
 8006068:	f89a 3000 	ldrb.w	r3, [sl]
 800606c:	2b00      	cmp	r3, #0
 800606e:	f000 80a2 	beq.w	80061b6 <_vfiprintf_r+0x20e>
 8006072:	2300      	movs	r3, #0
 8006074:	f04f 32ff 	mov.w	r2, #4294967295
 8006078:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800607c:	f10a 0a01 	add.w	sl, sl, #1
 8006080:	9304      	str	r3, [sp, #16]
 8006082:	9307      	str	r3, [sp, #28]
 8006084:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006088:	931a      	str	r3, [sp, #104]	; 0x68
 800608a:	4654      	mov	r4, sl
 800608c:	2205      	movs	r2, #5
 800608e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006092:	4858      	ldr	r0, [pc, #352]	; (80061f4 <_vfiprintf_r+0x24c>)
 8006094:	f7fa f8b4 	bl	8000200 <memchr>
 8006098:	9a04      	ldr	r2, [sp, #16]
 800609a:	b9d8      	cbnz	r0, 80060d4 <_vfiprintf_r+0x12c>
 800609c:	06d1      	lsls	r1, r2, #27
 800609e:	bf44      	itt	mi
 80060a0:	2320      	movmi	r3, #32
 80060a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060a6:	0713      	lsls	r3, r2, #28
 80060a8:	bf44      	itt	mi
 80060aa:	232b      	movmi	r3, #43	; 0x2b
 80060ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060b0:	f89a 3000 	ldrb.w	r3, [sl]
 80060b4:	2b2a      	cmp	r3, #42	; 0x2a
 80060b6:	d015      	beq.n	80060e4 <_vfiprintf_r+0x13c>
 80060b8:	9a07      	ldr	r2, [sp, #28]
 80060ba:	4654      	mov	r4, sl
 80060bc:	2000      	movs	r0, #0
 80060be:	f04f 0c0a 	mov.w	ip, #10
 80060c2:	4621      	mov	r1, r4
 80060c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060c8:	3b30      	subs	r3, #48	; 0x30
 80060ca:	2b09      	cmp	r3, #9
 80060cc:	d94e      	bls.n	800616c <_vfiprintf_r+0x1c4>
 80060ce:	b1b0      	cbz	r0, 80060fe <_vfiprintf_r+0x156>
 80060d0:	9207      	str	r2, [sp, #28]
 80060d2:	e014      	b.n	80060fe <_vfiprintf_r+0x156>
 80060d4:	eba0 0308 	sub.w	r3, r0, r8
 80060d8:	fa09 f303 	lsl.w	r3, r9, r3
 80060dc:	4313      	orrs	r3, r2
 80060de:	9304      	str	r3, [sp, #16]
 80060e0:	46a2      	mov	sl, r4
 80060e2:	e7d2      	b.n	800608a <_vfiprintf_r+0xe2>
 80060e4:	9b03      	ldr	r3, [sp, #12]
 80060e6:	1d19      	adds	r1, r3, #4
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	9103      	str	r1, [sp, #12]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	bfbb      	ittet	lt
 80060f0:	425b      	neglt	r3, r3
 80060f2:	f042 0202 	orrlt.w	r2, r2, #2
 80060f6:	9307      	strge	r3, [sp, #28]
 80060f8:	9307      	strlt	r3, [sp, #28]
 80060fa:	bfb8      	it	lt
 80060fc:	9204      	strlt	r2, [sp, #16]
 80060fe:	7823      	ldrb	r3, [r4, #0]
 8006100:	2b2e      	cmp	r3, #46	; 0x2e
 8006102:	d10c      	bne.n	800611e <_vfiprintf_r+0x176>
 8006104:	7863      	ldrb	r3, [r4, #1]
 8006106:	2b2a      	cmp	r3, #42	; 0x2a
 8006108:	d135      	bne.n	8006176 <_vfiprintf_r+0x1ce>
 800610a:	9b03      	ldr	r3, [sp, #12]
 800610c:	1d1a      	adds	r2, r3, #4
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	9203      	str	r2, [sp, #12]
 8006112:	2b00      	cmp	r3, #0
 8006114:	bfb8      	it	lt
 8006116:	f04f 33ff 	movlt.w	r3, #4294967295
 800611a:	3402      	adds	r4, #2
 800611c:	9305      	str	r3, [sp, #20]
 800611e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006204 <_vfiprintf_r+0x25c>
 8006122:	7821      	ldrb	r1, [r4, #0]
 8006124:	2203      	movs	r2, #3
 8006126:	4650      	mov	r0, sl
 8006128:	f7fa f86a 	bl	8000200 <memchr>
 800612c:	b140      	cbz	r0, 8006140 <_vfiprintf_r+0x198>
 800612e:	2340      	movs	r3, #64	; 0x40
 8006130:	eba0 000a 	sub.w	r0, r0, sl
 8006134:	fa03 f000 	lsl.w	r0, r3, r0
 8006138:	9b04      	ldr	r3, [sp, #16]
 800613a:	4303      	orrs	r3, r0
 800613c:	3401      	adds	r4, #1
 800613e:	9304      	str	r3, [sp, #16]
 8006140:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006144:	482c      	ldr	r0, [pc, #176]	; (80061f8 <_vfiprintf_r+0x250>)
 8006146:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800614a:	2206      	movs	r2, #6
 800614c:	f7fa f858 	bl	8000200 <memchr>
 8006150:	2800      	cmp	r0, #0
 8006152:	d03f      	beq.n	80061d4 <_vfiprintf_r+0x22c>
 8006154:	4b29      	ldr	r3, [pc, #164]	; (80061fc <_vfiprintf_r+0x254>)
 8006156:	bb1b      	cbnz	r3, 80061a0 <_vfiprintf_r+0x1f8>
 8006158:	9b03      	ldr	r3, [sp, #12]
 800615a:	3307      	adds	r3, #7
 800615c:	f023 0307 	bic.w	r3, r3, #7
 8006160:	3308      	adds	r3, #8
 8006162:	9303      	str	r3, [sp, #12]
 8006164:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006166:	443b      	add	r3, r7
 8006168:	9309      	str	r3, [sp, #36]	; 0x24
 800616a:	e767      	b.n	800603c <_vfiprintf_r+0x94>
 800616c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006170:	460c      	mov	r4, r1
 8006172:	2001      	movs	r0, #1
 8006174:	e7a5      	b.n	80060c2 <_vfiprintf_r+0x11a>
 8006176:	2300      	movs	r3, #0
 8006178:	3401      	adds	r4, #1
 800617a:	9305      	str	r3, [sp, #20]
 800617c:	4619      	mov	r1, r3
 800617e:	f04f 0c0a 	mov.w	ip, #10
 8006182:	4620      	mov	r0, r4
 8006184:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006188:	3a30      	subs	r2, #48	; 0x30
 800618a:	2a09      	cmp	r2, #9
 800618c:	d903      	bls.n	8006196 <_vfiprintf_r+0x1ee>
 800618e:	2b00      	cmp	r3, #0
 8006190:	d0c5      	beq.n	800611e <_vfiprintf_r+0x176>
 8006192:	9105      	str	r1, [sp, #20]
 8006194:	e7c3      	b.n	800611e <_vfiprintf_r+0x176>
 8006196:	fb0c 2101 	mla	r1, ip, r1, r2
 800619a:	4604      	mov	r4, r0
 800619c:	2301      	movs	r3, #1
 800619e:	e7f0      	b.n	8006182 <_vfiprintf_r+0x1da>
 80061a0:	ab03      	add	r3, sp, #12
 80061a2:	9300      	str	r3, [sp, #0]
 80061a4:	462a      	mov	r2, r5
 80061a6:	4b16      	ldr	r3, [pc, #88]	; (8006200 <_vfiprintf_r+0x258>)
 80061a8:	a904      	add	r1, sp, #16
 80061aa:	4630      	mov	r0, r6
 80061ac:	f3af 8000 	nop.w
 80061b0:	4607      	mov	r7, r0
 80061b2:	1c78      	adds	r0, r7, #1
 80061b4:	d1d6      	bne.n	8006164 <_vfiprintf_r+0x1bc>
 80061b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80061b8:	07d9      	lsls	r1, r3, #31
 80061ba:	d405      	bmi.n	80061c8 <_vfiprintf_r+0x220>
 80061bc:	89ab      	ldrh	r3, [r5, #12]
 80061be:	059a      	lsls	r2, r3, #22
 80061c0:	d402      	bmi.n	80061c8 <_vfiprintf_r+0x220>
 80061c2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80061c4:	f7ff fc23 	bl	8005a0e <__retarget_lock_release_recursive>
 80061c8:	89ab      	ldrh	r3, [r5, #12]
 80061ca:	065b      	lsls	r3, r3, #25
 80061cc:	f53f af12 	bmi.w	8005ff4 <_vfiprintf_r+0x4c>
 80061d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80061d2:	e711      	b.n	8005ff8 <_vfiprintf_r+0x50>
 80061d4:	ab03      	add	r3, sp, #12
 80061d6:	9300      	str	r3, [sp, #0]
 80061d8:	462a      	mov	r2, r5
 80061da:	4b09      	ldr	r3, [pc, #36]	; (8006200 <_vfiprintf_r+0x258>)
 80061dc:	a904      	add	r1, sp, #16
 80061de:	4630      	mov	r0, r6
 80061e0:	f000 f880 	bl	80062e4 <_printf_i>
 80061e4:	e7e4      	b.n	80061b0 <_vfiprintf_r+0x208>
 80061e6:	bf00      	nop
 80061e8:	08006880 	.word	0x08006880
 80061ec:	080068a0 	.word	0x080068a0
 80061f0:	08006860 	.word	0x08006860
 80061f4:	080068c0 	.word	0x080068c0
 80061f8:	080068ca 	.word	0x080068ca
 80061fc:	00000000 	.word	0x00000000
 8006200:	08005f83 	.word	0x08005f83
 8006204:	080068c6 	.word	0x080068c6

08006208 <_printf_common>:
 8006208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800620c:	4616      	mov	r6, r2
 800620e:	4699      	mov	r9, r3
 8006210:	688a      	ldr	r2, [r1, #8]
 8006212:	690b      	ldr	r3, [r1, #16]
 8006214:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006218:	4293      	cmp	r3, r2
 800621a:	bfb8      	it	lt
 800621c:	4613      	movlt	r3, r2
 800621e:	6033      	str	r3, [r6, #0]
 8006220:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006224:	4607      	mov	r7, r0
 8006226:	460c      	mov	r4, r1
 8006228:	b10a      	cbz	r2, 800622e <_printf_common+0x26>
 800622a:	3301      	adds	r3, #1
 800622c:	6033      	str	r3, [r6, #0]
 800622e:	6823      	ldr	r3, [r4, #0]
 8006230:	0699      	lsls	r1, r3, #26
 8006232:	bf42      	ittt	mi
 8006234:	6833      	ldrmi	r3, [r6, #0]
 8006236:	3302      	addmi	r3, #2
 8006238:	6033      	strmi	r3, [r6, #0]
 800623a:	6825      	ldr	r5, [r4, #0]
 800623c:	f015 0506 	ands.w	r5, r5, #6
 8006240:	d106      	bne.n	8006250 <_printf_common+0x48>
 8006242:	f104 0a19 	add.w	sl, r4, #25
 8006246:	68e3      	ldr	r3, [r4, #12]
 8006248:	6832      	ldr	r2, [r6, #0]
 800624a:	1a9b      	subs	r3, r3, r2
 800624c:	42ab      	cmp	r3, r5
 800624e:	dc26      	bgt.n	800629e <_printf_common+0x96>
 8006250:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006254:	1e13      	subs	r3, r2, #0
 8006256:	6822      	ldr	r2, [r4, #0]
 8006258:	bf18      	it	ne
 800625a:	2301      	movne	r3, #1
 800625c:	0692      	lsls	r2, r2, #26
 800625e:	d42b      	bmi.n	80062b8 <_printf_common+0xb0>
 8006260:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006264:	4649      	mov	r1, r9
 8006266:	4638      	mov	r0, r7
 8006268:	47c0      	blx	r8
 800626a:	3001      	adds	r0, #1
 800626c:	d01e      	beq.n	80062ac <_printf_common+0xa4>
 800626e:	6823      	ldr	r3, [r4, #0]
 8006270:	68e5      	ldr	r5, [r4, #12]
 8006272:	6832      	ldr	r2, [r6, #0]
 8006274:	f003 0306 	and.w	r3, r3, #6
 8006278:	2b04      	cmp	r3, #4
 800627a:	bf08      	it	eq
 800627c:	1aad      	subeq	r5, r5, r2
 800627e:	68a3      	ldr	r3, [r4, #8]
 8006280:	6922      	ldr	r2, [r4, #16]
 8006282:	bf0c      	ite	eq
 8006284:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006288:	2500      	movne	r5, #0
 800628a:	4293      	cmp	r3, r2
 800628c:	bfc4      	itt	gt
 800628e:	1a9b      	subgt	r3, r3, r2
 8006290:	18ed      	addgt	r5, r5, r3
 8006292:	2600      	movs	r6, #0
 8006294:	341a      	adds	r4, #26
 8006296:	42b5      	cmp	r5, r6
 8006298:	d11a      	bne.n	80062d0 <_printf_common+0xc8>
 800629a:	2000      	movs	r0, #0
 800629c:	e008      	b.n	80062b0 <_printf_common+0xa8>
 800629e:	2301      	movs	r3, #1
 80062a0:	4652      	mov	r2, sl
 80062a2:	4649      	mov	r1, r9
 80062a4:	4638      	mov	r0, r7
 80062a6:	47c0      	blx	r8
 80062a8:	3001      	adds	r0, #1
 80062aa:	d103      	bne.n	80062b4 <_printf_common+0xac>
 80062ac:	f04f 30ff 	mov.w	r0, #4294967295
 80062b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062b4:	3501      	adds	r5, #1
 80062b6:	e7c6      	b.n	8006246 <_printf_common+0x3e>
 80062b8:	18e1      	adds	r1, r4, r3
 80062ba:	1c5a      	adds	r2, r3, #1
 80062bc:	2030      	movs	r0, #48	; 0x30
 80062be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80062c2:	4422      	add	r2, r4
 80062c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80062c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80062cc:	3302      	adds	r3, #2
 80062ce:	e7c7      	b.n	8006260 <_printf_common+0x58>
 80062d0:	2301      	movs	r3, #1
 80062d2:	4622      	mov	r2, r4
 80062d4:	4649      	mov	r1, r9
 80062d6:	4638      	mov	r0, r7
 80062d8:	47c0      	blx	r8
 80062da:	3001      	adds	r0, #1
 80062dc:	d0e6      	beq.n	80062ac <_printf_common+0xa4>
 80062de:	3601      	adds	r6, #1
 80062e0:	e7d9      	b.n	8006296 <_printf_common+0x8e>
	...

080062e4 <_printf_i>:
 80062e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062e8:	7e0f      	ldrb	r7, [r1, #24]
 80062ea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80062ec:	2f78      	cmp	r7, #120	; 0x78
 80062ee:	4691      	mov	r9, r2
 80062f0:	4680      	mov	r8, r0
 80062f2:	460c      	mov	r4, r1
 80062f4:	469a      	mov	sl, r3
 80062f6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80062fa:	d807      	bhi.n	800630c <_printf_i+0x28>
 80062fc:	2f62      	cmp	r7, #98	; 0x62
 80062fe:	d80a      	bhi.n	8006316 <_printf_i+0x32>
 8006300:	2f00      	cmp	r7, #0
 8006302:	f000 80d8 	beq.w	80064b6 <_printf_i+0x1d2>
 8006306:	2f58      	cmp	r7, #88	; 0x58
 8006308:	f000 80a3 	beq.w	8006452 <_printf_i+0x16e>
 800630c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006310:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006314:	e03a      	b.n	800638c <_printf_i+0xa8>
 8006316:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800631a:	2b15      	cmp	r3, #21
 800631c:	d8f6      	bhi.n	800630c <_printf_i+0x28>
 800631e:	a101      	add	r1, pc, #4	; (adr r1, 8006324 <_printf_i+0x40>)
 8006320:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006324:	0800637d 	.word	0x0800637d
 8006328:	08006391 	.word	0x08006391
 800632c:	0800630d 	.word	0x0800630d
 8006330:	0800630d 	.word	0x0800630d
 8006334:	0800630d 	.word	0x0800630d
 8006338:	0800630d 	.word	0x0800630d
 800633c:	08006391 	.word	0x08006391
 8006340:	0800630d 	.word	0x0800630d
 8006344:	0800630d 	.word	0x0800630d
 8006348:	0800630d 	.word	0x0800630d
 800634c:	0800630d 	.word	0x0800630d
 8006350:	0800649d 	.word	0x0800649d
 8006354:	080063c1 	.word	0x080063c1
 8006358:	0800647f 	.word	0x0800647f
 800635c:	0800630d 	.word	0x0800630d
 8006360:	0800630d 	.word	0x0800630d
 8006364:	080064bf 	.word	0x080064bf
 8006368:	0800630d 	.word	0x0800630d
 800636c:	080063c1 	.word	0x080063c1
 8006370:	0800630d 	.word	0x0800630d
 8006374:	0800630d 	.word	0x0800630d
 8006378:	08006487 	.word	0x08006487
 800637c:	682b      	ldr	r3, [r5, #0]
 800637e:	1d1a      	adds	r2, r3, #4
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	602a      	str	r2, [r5, #0]
 8006384:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006388:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800638c:	2301      	movs	r3, #1
 800638e:	e0a3      	b.n	80064d8 <_printf_i+0x1f4>
 8006390:	6820      	ldr	r0, [r4, #0]
 8006392:	6829      	ldr	r1, [r5, #0]
 8006394:	0606      	lsls	r6, r0, #24
 8006396:	f101 0304 	add.w	r3, r1, #4
 800639a:	d50a      	bpl.n	80063b2 <_printf_i+0xce>
 800639c:	680e      	ldr	r6, [r1, #0]
 800639e:	602b      	str	r3, [r5, #0]
 80063a0:	2e00      	cmp	r6, #0
 80063a2:	da03      	bge.n	80063ac <_printf_i+0xc8>
 80063a4:	232d      	movs	r3, #45	; 0x2d
 80063a6:	4276      	negs	r6, r6
 80063a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063ac:	485e      	ldr	r0, [pc, #376]	; (8006528 <_printf_i+0x244>)
 80063ae:	230a      	movs	r3, #10
 80063b0:	e019      	b.n	80063e6 <_printf_i+0x102>
 80063b2:	680e      	ldr	r6, [r1, #0]
 80063b4:	602b      	str	r3, [r5, #0]
 80063b6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80063ba:	bf18      	it	ne
 80063bc:	b236      	sxthne	r6, r6
 80063be:	e7ef      	b.n	80063a0 <_printf_i+0xbc>
 80063c0:	682b      	ldr	r3, [r5, #0]
 80063c2:	6820      	ldr	r0, [r4, #0]
 80063c4:	1d19      	adds	r1, r3, #4
 80063c6:	6029      	str	r1, [r5, #0]
 80063c8:	0601      	lsls	r1, r0, #24
 80063ca:	d501      	bpl.n	80063d0 <_printf_i+0xec>
 80063cc:	681e      	ldr	r6, [r3, #0]
 80063ce:	e002      	b.n	80063d6 <_printf_i+0xf2>
 80063d0:	0646      	lsls	r6, r0, #25
 80063d2:	d5fb      	bpl.n	80063cc <_printf_i+0xe8>
 80063d4:	881e      	ldrh	r6, [r3, #0]
 80063d6:	4854      	ldr	r0, [pc, #336]	; (8006528 <_printf_i+0x244>)
 80063d8:	2f6f      	cmp	r7, #111	; 0x6f
 80063da:	bf0c      	ite	eq
 80063dc:	2308      	moveq	r3, #8
 80063de:	230a      	movne	r3, #10
 80063e0:	2100      	movs	r1, #0
 80063e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80063e6:	6865      	ldr	r5, [r4, #4]
 80063e8:	60a5      	str	r5, [r4, #8]
 80063ea:	2d00      	cmp	r5, #0
 80063ec:	bfa2      	ittt	ge
 80063ee:	6821      	ldrge	r1, [r4, #0]
 80063f0:	f021 0104 	bicge.w	r1, r1, #4
 80063f4:	6021      	strge	r1, [r4, #0]
 80063f6:	b90e      	cbnz	r6, 80063fc <_printf_i+0x118>
 80063f8:	2d00      	cmp	r5, #0
 80063fa:	d04d      	beq.n	8006498 <_printf_i+0x1b4>
 80063fc:	4615      	mov	r5, r2
 80063fe:	fbb6 f1f3 	udiv	r1, r6, r3
 8006402:	fb03 6711 	mls	r7, r3, r1, r6
 8006406:	5dc7      	ldrb	r7, [r0, r7]
 8006408:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800640c:	4637      	mov	r7, r6
 800640e:	42bb      	cmp	r3, r7
 8006410:	460e      	mov	r6, r1
 8006412:	d9f4      	bls.n	80063fe <_printf_i+0x11a>
 8006414:	2b08      	cmp	r3, #8
 8006416:	d10b      	bne.n	8006430 <_printf_i+0x14c>
 8006418:	6823      	ldr	r3, [r4, #0]
 800641a:	07de      	lsls	r6, r3, #31
 800641c:	d508      	bpl.n	8006430 <_printf_i+0x14c>
 800641e:	6923      	ldr	r3, [r4, #16]
 8006420:	6861      	ldr	r1, [r4, #4]
 8006422:	4299      	cmp	r1, r3
 8006424:	bfde      	ittt	le
 8006426:	2330      	movle	r3, #48	; 0x30
 8006428:	f805 3c01 	strble.w	r3, [r5, #-1]
 800642c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006430:	1b52      	subs	r2, r2, r5
 8006432:	6122      	str	r2, [r4, #16]
 8006434:	f8cd a000 	str.w	sl, [sp]
 8006438:	464b      	mov	r3, r9
 800643a:	aa03      	add	r2, sp, #12
 800643c:	4621      	mov	r1, r4
 800643e:	4640      	mov	r0, r8
 8006440:	f7ff fee2 	bl	8006208 <_printf_common>
 8006444:	3001      	adds	r0, #1
 8006446:	d14c      	bne.n	80064e2 <_printf_i+0x1fe>
 8006448:	f04f 30ff 	mov.w	r0, #4294967295
 800644c:	b004      	add	sp, #16
 800644e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006452:	4835      	ldr	r0, [pc, #212]	; (8006528 <_printf_i+0x244>)
 8006454:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006458:	6829      	ldr	r1, [r5, #0]
 800645a:	6823      	ldr	r3, [r4, #0]
 800645c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006460:	6029      	str	r1, [r5, #0]
 8006462:	061d      	lsls	r5, r3, #24
 8006464:	d514      	bpl.n	8006490 <_printf_i+0x1ac>
 8006466:	07df      	lsls	r7, r3, #31
 8006468:	bf44      	itt	mi
 800646a:	f043 0320 	orrmi.w	r3, r3, #32
 800646e:	6023      	strmi	r3, [r4, #0]
 8006470:	b91e      	cbnz	r6, 800647a <_printf_i+0x196>
 8006472:	6823      	ldr	r3, [r4, #0]
 8006474:	f023 0320 	bic.w	r3, r3, #32
 8006478:	6023      	str	r3, [r4, #0]
 800647a:	2310      	movs	r3, #16
 800647c:	e7b0      	b.n	80063e0 <_printf_i+0xfc>
 800647e:	6823      	ldr	r3, [r4, #0]
 8006480:	f043 0320 	orr.w	r3, r3, #32
 8006484:	6023      	str	r3, [r4, #0]
 8006486:	2378      	movs	r3, #120	; 0x78
 8006488:	4828      	ldr	r0, [pc, #160]	; (800652c <_printf_i+0x248>)
 800648a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800648e:	e7e3      	b.n	8006458 <_printf_i+0x174>
 8006490:	0659      	lsls	r1, r3, #25
 8006492:	bf48      	it	mi
 8006494:	b2b6      	uxthmi	r6, r6
 8006496:	e7e6      	b.n	8006466 <_printf_i+0x182>
 8006498:	4615      	mov	r5, r2
 800649a:	e7bb      	b.n	8006414 <_printf_i+0x130>
 800649c:	682b      	ldr	r3, [r5, #0]
 800649e:	6826      	ldr	r6, [r4, #0]
 80064a0:	6961      	ldr	r1, [r4, #20]
 80064a2:	1d18      	adds	r0, r3, #4
 80064a4:	6028      	str	r0, [r5, #0]
 80064a6:	0635      	lsls	r5, r6, #24
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	d501      	bpl.n	80064b0 <_printf_i+0x1cc>
 80064ac:	6019      	str	r1, [r3, #0]
 80064ae:	e002      	b.n	80064b6 <_printf_i+0x1d2>
 80064b0:	0670      	lsls	r0, r6, #25
 80064b2:	d5fb      	bpl.n	80064ac <_printf_i+0x1c8>
 80064b4:	8019      	strh	r1, [r3, #0]
 80064b6:	2300      	movs	r3, #0
 80064b8:	6123      	str	r3, [r4, #16]
 80064ba:	4615      	mov	r5, r2
 80064bc:	e7ba      	b.n	8006434 <_printf_i+0x150>
 80064be:	682b      	ldr	r3, [r5, #0]
 80064c0:	1d1a      	adds	r2, r3, #4
 80064c2:	602a      	str	r2, [r5, #0]
 80064c4:	681d      	ldr	r5, [r3, #0]
 80064c6:	6862      	ldr	r2, [r4, #4]
 80064c8:	2100      	movs	r1, #0
 80064ca:	4628      	mov	r0, r5
 80064cc:	f7f9 fe98 	bl	8000200 <memchr>
 80064d0:	b108      	cbz	r0, 80064d6 <_printf_i+0x1f2>
 80064d2:	1b40      	subs	r0, r0, r5
 80064d4:	6060      	str	r0, [r4, #4]
 80064d6:	6863      	ldr	r3, [r4, #4]
 80064d8:	6123      	str	r3, [r4, #16]
 80064da:	2300      	movs	r3, #0
 80064dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064e0:	e7a8      	b.n	8006434 <_printf_i+0x150>
 80064e2:	6923      	ldr	r3, [r4, #16]
 80064e4:	462a      	mov	r2, r5
 80064e6:	4649      	mov	r1, r9
 80064e8:	4640      	mov	r0, r8
 80064ea:	47d0      	blx	sl
 80064ec:	3001      	adds	r0, #1
 80064ee:	d0ab      	beq.n	8006448 <_printf_i+0x164>
 80064f0:	6823      	ldr	r3, [r4, #0]
 80064f2:	079b      	lsls	r3, r3, #30
 80064f4:	d413      	bmi.n	800651e <_printf_i+0x23a>
 80064f6:	68e0      	ldr	r0, [r4, #12]
 80064f8:	9b03      	ldr	r3, [sp, #12]
 80064fa:	4298      	cmp	r0, r3
 80064fc:	bfb8      	it	lt
 80064fe:	4618      	movlt	r0, r3
 8006500:	e7a4      	b.n	800644c <_printf_i+0x168>
 8006502:	2301      	movs	r3, #1
 8006504:	4632      	mov	r2, r6
 8006506:	4649      	mov	r1, r9
 8006508:	4640      	mov	r0, r8
 800650a:	47d0      	blx	sl
 800650c:	3001      	adds	r0, #1
 800650e:	d09b      	beq.n	8006448 <_printf_i+0x164>
 8006510:	3501      	adds	r5, #1
 8006512:	68e3      	ldr	r3, [r4, #12]
 8006514:	9903      	ldr	r1, [sp, #12]
 8006516:	1a5b      	subs	r3, r3, r1
 8006518:	42ab      	cmp	r3, r5
 800651a:	dcf2      	bgt.n	8006502 <_printf_i+0x21e>
 800651c:	e7eb      	b.n	80064f6 <_printf_i+0x212>
 800651e:	2500      	movs	r5, #0
 8006520:	f104 0619 	add.w	r6, r4, #25
 8006524:	e7f5      	b.n	8006512 <_printf_i+0x22e>
 8006526:	bf00      	nop
 8006528:	080068d1 	.word	0x080068d1
 800652c:	080068e2 	.word	0x080068e2

08006530 <_sbrk_r>:
 8006530:	b538      	push	{r3, r4, r5, lr}
 8006532:	4d06      	ldr	r5, [pc, #24]	; (800654c <_sbrk_r+0x1c>)
 8006534:	2300      	movs	r3, #0
 8006536:	4604      	mov	r4, r0
 8006538:	4608      	mov	r0, r1
 800653a:	602b      	str	r3, [r5, #0]
 800653c:	f7fa fe4e 	bl	80011dc <_sbrk>
 8006540:	1c43      	adds	r3, r0, #1
 8006542:	d102      	bne.n	800654a <_sbrk_r+0x1a>
 8006544:	682b      	ldr	r3, [r5, #0]
 8006546:	b103      	cbz	r3, 800654a <_sbrk_r+0x1a>
 8006548:	6023      	str	r3, [r4, #0]
 800654a:	bd38      	pop	{r3, r4, r5, pc}
 800654c:	2000027c 	.word	0x2000027c

08006550 <__sread>:
 8006550:	b510      	push	{r4, lr}
 8006552:	460c      	mov	r4, r1
 8006554:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006558:	f000 f8f8 	bl	800674c <_read_r>
 800655c:	2800      	cmp	r0, #0
 800655e:	bfab      	itete	ge
 8006560:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006562:	89a3      	ldrhlt	r3, [r4, #12]
 8006564:	181b      	addge	r3, r3, r0
 8006566:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800656a:	bfac      	ite	ge
 800656c:	6563      	strge	r3, [r4, #84]	; 0x54
 800656e:	81a3      	strhlt	r3, [r4, #12]
 8006570:	bd10      	pop	{r4, pc}

08006572 <__swrite>:
 8006572:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006576:	461f      	mov	r7, r3
 8006578:	898b      	ldrh	r3, [r1, #12]
 800657a:	05db      	lsls	r3, r3, #23
 800657c:	4605      	mov	r5, r0
 800657e:	460c      	mov	r4, r1
 8006580:	4616      	mov	r6, r2
 8006582:	d505      	bpl.n	8006590 <__swrite+0x1e>
 8006584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006588:	2302      	movs	r3, #2
 800658a:	2200      	movs	r2, #0
 800658c:	f000 f868 	bl	8006660 <_lseek_r>
 8006590:	89a3      	ldrh	r3, [r4, #12]
 8006592:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006596:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800659a:	81a3      	strh	r3, [r4, #12]
 800659c:	4632      	mov	r2, r6
 800659e:	463b      	mov	r3, r7
 80065a0:	4628      	mov	r0, r5
 80065a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065a6:	f000 b817 	b.w	80065d8 <_write_r>

080065aa <__sseek>:
 80065aa:	b510      	push	{r4, lr}
 80065ac:	460c      	mov	r4, r1
 80065ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065b2:	f000 f855 	bl	8006660 <_lseek_r>
 80065b6:	1c43      	adds	r3, r0, #1
 80065b8:	89a3      	ldrh	r3, [r4, #12]
 80065ba:	bf15      	itete	ne
 80065bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80065be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80065c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80065c6:	81a3      	strheq	r3, [r4, #12]
 80065c8:	bf18      	it	ne
 80065ca:	81a3      	strhne	r3, [r4, #12]
 80065cc:	bd10      	pop	{r4, pc}

080065ce <__sclose>:
 80065ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065d2:	f000 b813 	b.w	80065fc <_close_r>
	...

080065d8 <_write_r>:
 80065d8:	b538      	push	{r3, r4, r5, lr}
 80065da:	4d07      	ldr	r5, [pc, #28]	; (80065f8 <_write_r+0x20>)
 80065dc:	4604      	mov	r4, r0
 80065de:	4608      	mov	r0, r1
 80065e0:	4611      	mov	r1, r2
 80065e2:	2200      	movs	r2, #0
 80065e4:	602a      	str	r2, [r5, #0]
 80065e6:	461a      	mov	r2, r3
 80065e8:	f7fa fda7 	bl	800113a <_write>
 80065ec:	1c43      	adds	r3, r0, #1
 80065ee:	d102      	bne.n	80065f6 <_write_r+0x1e>
 80065f0:	682b      	ldr	r3, [r5, #0]
 80065f2:	b103      	cbz	r3, 80065f6 <_write_r+0x1e>
 80065f4:	6023      	str	r3, [r4, #0]
 80065f6:	bd38      	pop	{r3, r4, r5, pc}
 80065f8:	2000027c 	.word	0x2000027c

080065fc <_close_r>:
 80065fc:	b538      	push	{r3, r4, r5, lr}
 80065fe:	4d06      	ldr	r5, [pc, #24]	; (8006618 <_close_r+0x1c>)
 8006600:	2300      	movs	r3, #0
 8006602:	4604      	mov	r4, r0
 8006604:	4608      	mov	r0, r1
 8006606:	602b      	str	r3, [r5, #0]
 8006608:	f7fa fdb3 	bl	8001172 <_close>
 800660c:	1c43      	adds	r3, r0, #1
 800660e:	d102      	bne.n	8006616 <_close_r+0x1a>
 8006610:	682b      	ldr	r3, [r5, #0]
 8006612:	b103      	cbz	r3, 8006616 <_close_r+0x1a>
 8006614:	6023      	str	r3, [r4, #0]
 8006616:	bd38      	pop	{r3, r4, r5, pc}
 8006618:	2000027c 	.word	0x2000027c

0800661c <_fstat_r>:
 800661c:	b538      	push	{r3, r4, r5, lr}
 800661e:	4d07      	ldr	r5, [pc, #28]	; (800663c <_fstat_r+0x20>)
 8006620:	2300      	movs	r3, #0
 8006622:	4604      	mov	r4, r0
 8006624:	4608      	mov	r0, r1
 8006626:	4611      	mov	r1, r2
 8006628:	602b      	str	r3, [r5, #0]
 800662a:	f7fa fdae 	bl	800118a <_fstat>
 800662e:	1c43      	adds	r3, r0, #1
 8006630:	d102      	bne.n	8006638 <_fstat_r+0x1c>
 8006632:	682b      	ldr	r3, [r5, #0]
 8006634:	b103      	cbz	r3, 8006638 <_fstat_r+0x1c>
 8006636:	6023      	str	r3, [r4, #0]
 8006638:	bd38      	pop	{r3, r4, r5, pc}
 800663a:	bf00      	nop
 800663c:	2000027c 	.word	0x2000027c

08006640 <_isatty_r>:
 8006640:	b538      	push	{r3, r4, r5, lr}
 8006642:	4d06      	ldr	r5, [pc, #24]	; (800665c <_isatty_r+0x1c>)
 8006644:	2300      	movs	r3, #0
 8006646:	4604      	mov	r4, r0
 8006648:	4608      	mov	r0, r1
 800664a:	602b      	str	r3, [r5, #0]
 800664c:	f7fa fdad 	bl	80011aa <_isatty>
 8006650:	1c43      	adds	r3, r0, #1
 8006652:	d102      	bne.n	800665a <_isatty_r+0x1a>
 8006654:	682b      	ldr	r3, [r5, #0]
 8006656:	b103      	cbz	r3, 800665a <_isatty_r+0x1a>
 8006658:	6023      	str	r3, [r4, #0]
 800665a:	bd38      	pop	{r3, r4, r5, pc}
 800665c:	2000027c 	.word	0x2000027c

08006660 <_lseek_r>:
 8006660:	b538      	push	{r3, r4, r5, lr}
 8006662:	4d07      	ldr	r5, [pc, #28]	; (8006680 <_lseek_r+0x20>)
 8006664:	4604      	mov	r4, r0
 8006666:	4608      	mov	r0, r1
 8006668:	4611      	mov	r1, r2
 800666a:	2200      	movs	r2, #0
 800666c:	602a      	str	r2, [r5, #0]
 800666e:	461a      	mov	r2, r3
 8006670:	f7fa fda6 	bl	80011c0 <_lseek>
 8006674:	1c43      	adds	r3, r0, #1
 8006676:	d102      	bne.n	800667e <_lseek_r+0x1e>
 8006678:	682b      	ldr	r3, [r5, #0]
 800667a:	b103      	cbz	r3, 800667e <_lseek_r+0x1e>
 800667c:	6023      	str	r3, [r4, #0]
 800667e:	bd38      	pop	{r3, r4, r5, pc}
 8006680:	2000027c 	.word	0x2000027c

08006684 <memcpy>:
 8006684:	440a      	add	r2, r1
 8006686:	4291      	cmp	r1, r2
 8006688:	f100 33ff 	add.w	r3, r0, #4294967295
 800668c:	d100      	bne.n	8006690 <memcpy+0xc>
 800668e:	4770      	bx	lr
 8006690:	b510      	push	{r4, lr}
 8006692:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006696:	f803 4f01 	strb.w	r4, [r3, #1]!
 800669a:	4291      	cmp	r1, r2
 800669c:	d1f9      	bne.n	8006692 <memcpy+0xe>
 800669e:	bd10      	pop	{r4, pc}

080066a0 <memmove>:
 80066a0:	4288      	cmp	r0, r1
 80066a2:	b510      	push	{r4, lr}
 80066a4:	eb01 0402 	add.w	r4, r1, r2
 80066a8:	d902      	bls.n	80066b0 <memmove+0x10>
 80066aa:	4284      	cmp	r4, r0
 80066ac:	4623      	mov	r3, r4
 80066ae:	d807      	bhi.n	80066c0 <memmove+0x20>
 80066b0:	1e43      	subs	r3, r0, #1
 80066b2:	42a1      	cmp	r1, r4
 80066b4:	d008      	beq.n	80066c8 <memmove+0x28>
 80066b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80066ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 80066be:	e7f8      	b.n	80066b2 <memmove+0x12>
 80066c0:	4402      	add	r2, r0
 80066c2:	4601      	mov	r1, r0
 80066c4:	428a      	cmp	r2, r1
 80066c6:	d100      	bne.n	80066ca <memmove+0x2a>
 80066c8:	bd10      	pop	{r4, pc}
 80066ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80066ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80066d2:	e7f7      	b.n	80066c4 <memmove+0x24>

080066d4 <__malloc_lock>:
 80066d4:	4801      	ldr	r0, [pc, #4]	; (80066dc <__malloc_lock+0x8>)
 80066d6:	f7ff b999 	b.w	8005a0c <__retarget_lock_acquire_recursive>
 80066da:	bf00      	nop
 80066dc:	20000270 	.word	0x20000270

080066e0 <__malloc_unlock>:
 80066e0:	4801      	ldr	r0, [pc, #4]	; (80066e8 <__malloc_unlock+0x8>)
 80066e2:	f7ff b994 	b.w	8005a0e <__retarget_lock_release_recursive>
 80066e6:	bf00      	nop
 80066e8:	20000270 	.word	0x20000270

080066ec <_realloc_r>:
 80066ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066f0:	4680      	mov	r8, r0
 80066f2:	4614      	mov	r4, r2
 80066f4:	460e      	mov	r6, r1
 80066f6:	b921      	cbnz	r1, 8006702 <_realloc_r+0x16>
 80066f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066fc:	4611      	mov	r1, r2
 80066fe:	f7ff ba59 	b.w	8005bb4 <_malloc_r>
 8006702:	b92a      	cbnz	r2, 8006710 <_realloc_r+0x24>
 8006704:	f7ff f9ea 	bl	8005adc <_free_r>
 8006708:	4625      	mov	r5, r4
 800670a:	4628      	mov	r0, r5
 800670c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006710:	f000 f82e 	bl	8006770 <_malloc_usable_size_r>
 8006714:	4284      	cmp	r4, r0
 8006716:	4607      	mov	r7, r0
 8006718:	d802      	bhi.n	8006720 <_realloc_r+0x34>
 800671a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800671e:	d812      	bhi.n	8006746 <_realloc_r+0x5a>
 8006720:	4621      	mov	r1, r4
 8006722:	4640      	mov	r0, r8
 8006724:	f7ff fa46 	bl	8005bb4 <_malloc_r>
 8006728:	4605      	mov	r5, r0
 800672a:	2800      	cmp	r0, #0
 800672c:	d0ed      	beq.n	800670a <_realloc_r+0x1e>
 800672e:	42bc      	cmp	r4, r7
 8006730:	4622      	mov	r2, r4
 8006732:	4631      	mov	r1, r6
 8006734:	bf28      	it	cs
 8006736:	463a      	movcs	r2, r7
 8006738:	f7ff ffa4 	bl	8006684 <memcpy>
 800673c:	4631      	mov	r1, r6
 800673e:	4640      	mov	r0, r8
 8006740:	f7ff f9cc 	bl	8005adc <_free_r>
 8006744:	e7e1      	b.n	800670a <_realloc_r+0x1e>
 8006746:	4635      	mov	r5, r6
 8006748:	e7df      	b.n	800670a <_realloc_r+0x1e>
	...

0800674c <_read_r>:
 800674c:	b538      	push	{r3, r4, r5, lr}
 800674e:	4d07      	ldr	r5, [pc, #28]	; (800676c <_read_r+0x20>)
 8006750:	4604      	mov	r4, r0
 8006752:	4608      	mov	r0, r1
 8006754:	4611      	mov	r1, r2
 8006756:	2200      	movs	r2, #0
 8006758:	602a      	str	r2, [r5, #0]
 800675a:	461a      	mov	r2, r3
 800675c:	f7fa fcd0 	bl	8001100 <_read>
 8006760:	1c43      	adds	r3, r0, #1
 8006762:	d102      	bne.n	800676a <_read_r+0x1e>
 8006764:	682b      	ldr	r3, [r5, #0]
 8006766:	b103      	cbz	r3, 800676a <_read_r+0x1e>
 8006768:	6023      	str	r3, [r4, #0]
 800676a:	bd38      	pop	{r3, r4, r5, pc}
 800676c:	2000027c 	.word	0x2000027c

08006770 <_malloc_usable_size_r>:
 8006770:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006774:	1f18      	subs	r0, r3, #4
 8006776:	2b00      	cmp	r3, #0
 8006778:	bfbc      	itt	lt
 800677a:	580b      	ldrlt	r3, [r1, r0]
 800677c:	18c0      	addlt	r0, r0, r3
 800677e:	4770      	bx	lr

08006780 <_init>:
 8006780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006782:	bf00      	nop
 8006784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006786:	bc08      	pop	{r3}
 8006788:	469e      	mov	lr, r3
 800678a:	4770      	bx	lr

0800678c <_fini>:
 800678c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800678e:	bf00      	nop
 8006790:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006792:	bc08      	pop	{r3}
 8006794:	469e      	mov	lr, r3
 8006796:	4770      	bx	lr
