dist_mem_gen_10.v,verilog,xil_defaultlib,../../../../12.21test.srcs/sources_1/ip/dist_mem_gen_10_1/sim/dist_mem_gen_10.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
