[View]
Entity=glbl test
Architecture=
TopLevelType=6
[file:.\..\..\testPcmfm.v]
File Time Lo=43551008
File Time Hi=30005513
Enabled=1
State=Warning
[file:.\..\..\demod.v]
File Time Lo=-266848960
File Time Hi=30003986
Enabled=1
State=Compiled
[file:.\..\..\bitsync.v]
File Time Lo=-267149392
File Time Hi=30003986
Enabled=1
State=Warning
[file:.\..\..\carrierLoop.v]
File Time Lo=-267449824
File Time Hi=30003986
Enabled=1
State=Warning
[file:.\..\..\channelAgc.v]
File Time Lo=-1180313328
File Time Hi=30002619
Enabled=1
State=Warning
[file:.\..\..\ddc.v]
File Time Lo=-349943232
File Time Hi=30002988
Enabled=1
State=Warning
[file:.\..\..\demodRegs.v]
File Time Lo=-1180814048
File Time Hi=30002619
Enabled=1
State=Compiled
[file:.\..\..\fmDemod\fmDemod.v]
File Time Lo=43872144
File Time Hi=30003984
Enabled=1
State=Warning
[file:.\..\..\log2.v]
File Time Lo=-1178310448
File Time Hi=30002619
Enabled=1
State=Compiled
[file:.\..\..\lagGain.v]
Enabled=1
File Time Lo=-1178410592
File Time Hi=30002619
State=Compiled
[file:.\..\..\lead.v]
Enabled=1
File Time Lo=-1181014336
File Time Hi=30002619
State=Compiled
[file:.\..\..\interpolate.v]
Enabled=1
File Time Lo=-370160976
File Time Hi=30003001
State=Warning
[file:.\..\..\loopRegs.v]
Enabled=1
File Time Lo=-2055847104
File Time Hi=30003983
State=Compiled
[file:.\..\..\shift48To18.v]
Enabled=1
File Time Lo=-1178110160
File Time Hi=30002619
State=Compiled
[file:.\..\..\cmpy18.v]
Enabled=1
File Time Lo=-1181515056
File Time Hi=30002619
State=Compiled
[file:.\..\..\resampler\resampler.v]
Enabled=1
File Time Lo=-10214192
File Time Hi=30003982
State=Warning
[file:.\..\..\resampler\resampRegs.v]
Enabled=1
File Time Lo=510234176
File Time Hi=30003983
State=Compiled
[file:.\..\..\fmMod\fmMod.v]
Enabled=1
File Time Lo=1613508528
File Time Hi=30003004
State=Warning
[file:.\..\..\fmMod\shift34to18.v]
Enabled=1
File Time Lo=-1201844288
File Time Hi=30002619
State=Compiled
[file:.\..\..\fmMod\micro.v]
Enabled=1
File Time Lo=-1200742704
File Time Hi=30002619
State=Compiled
[file:.\..\..\coregen\shapingFir.v]
Enabled=1
File Time Lo=-1302889584
File Time Hi=30002619
State=Compiled
[file:.\..\..\ddcRegs.v]
Enabled=1
File Time Lo=-1185020096
File Time Hi=30002619
State=Compiled
[file:.\..\..\halfband\halfband.v]
Enabled=1
File Time Lo=-95340112
File Time Hi=30003004
State=Warning
[file:.\..\..\coregen\halfbandEven.v]
Enabled=1
File Time Lo=-1289770720
File Time Hi=30002619
State=Compiled
[file:.\..\..\coregen\dds.v]
Enabled=1
File Time Lo=-1282860784
File Time Hi=30002619
State=Compiled
[file:.\..\..\decoder\mrk_spc_decode.v]
Enabled=1
File Time Lo=-1620446208
File Time Hi=30002619
State=Compiled
[file:.\..\..\decoder\biphase_to_nrz.v]
Enabled=1
File Time Lo=-1619645056
File Time Hi=30002619
State=Compiled
[file:.\..\..\decoder\decoder.v]
Enabled=1
File Time Lo=-1738434016
File Time Hi=30005486
State=Compiled
[file:.\..\..\decoder\decoder_regs.v]
Enabled=1
File Time Lo=-441425680
File Time Hi=30003983
State=Compiled
[file:.\..\..\decoder\format_output.v]
Enabled=1
File Time Lo=-1619444768
File Time Hi=30002619
State=Compiled
[file:.\..\..\vm_cordic.v]
Enabled=1
File Time Lo=-1178010016
File Time Hi=30002619
State=Warning
[file:.\..\..\coregen\mpy18x18.v]
Enabled=1
File Time Lo=-1288769280
File Time Hi=30002619
State=Compiled
[file:.\..\..\interpRegs.v]
Enabled=1
File Time Lo=-1181414912
File Time Hi=30002619
State=Compiled
[file:.\..\..\cicComp.v]
Enabled=1
File Time Lo=512024672
File Time Hi=30003004
State=Warning
[file:.\..\..\loopFilter.v]
Enabled=1
File Time Lo=-1184619520
File Time Hi=30002619
State=Warning
[file:.\..\..\agcLoopFilter.v]
Enabled=1
File Time Lo=-1182716784
File Time Hi=30002619
State=Compiled
[file:.\..\..\agcLoopRegs.v]
Enabled=1
File Time Lo=-1180914192
File Time Hi=30002619
State=Compiled
[file:.\..\..\coregen\resamplerTap8.v]
Enabled=1
File Time Lo=-1305493328
File Time Hi=30002619
State=Compiled
[file:.\..\..\coregen\resamplerTap6.v]
Enabled=1
File Time Lo=-1288168416
File Time Hi=30002619
State=Compiled
[file:.\..\..\coregen\reciprocalLut.v]
Enabled=1
File Time Lo=-1304592032
File Time Hi=30002619
State=Compiled
[file:.\..\..\coregen\resamplerTap4.v]
Enabled=1
File Time Lo=-1305693616
File Time Hi=30002619
State=Compiled
[file:.\..\..\coregen\resamplerTap0.v]
Enabled=1
File Time Lo=-1306094192
File Time Hi=30002619
State=Compiled
[file:.\..\..\coregen\resamplerTap1.v]
Enabled=1
File Time Lo=-1301187136
File Time Hi=30002619
State=Compiled
[file:.\..\..\coregen\resamplerTap7.v]
Enabled=1
File Time Lo=-1281659056
File Time Hi=30002619
State=Compiled
[file:.\..\..\coregen\resamplerTap3.v]
Enabled=1
File Time Lo=-1282259920
File Time Hi=30002619
State=Compiled
[file:.\..\..\coregen\resamplerTap2.v]
Enabled=1
File Time Lo=-1288568992
File Time Hi=30002619
State=Compiled
[file:.\..\..\coregen\resamplerTap5.v]
Enabled=1
File Time Lo=-1300686416
File Time Hi=30002619
State=Compiled
[file:.\..\..\variableGain.v]
Enabled=1
File Time Lo=-582872400
File Time Hi=30005486
State=Compiled
[file:.\..\..\cicDecimator.v]
Enabled=1
File Time Lo=-2043349776
File Time Hi=30003003
State=Warning
[file:.\..\..\cicRegs.v]
Enabled=1
File Time Lo=-1180513616
File Time Hi=30002619
State=Compiled
[file:.\..\..\shifter18to48.v]
Enabled=1
File Time Lo=-1184118800
File Time Hi=30002619
State=Compiled
[file:.\..\..\cicInterpolate.v]
Enabled=1
File Time Lo=-58504272
File Time Hi=30003002
State=Warning
[file:.\..\..\trellis\acs.v]
Enabled=1
File Time Lo=-953596576
File Time Hi=30004383
State=Compiled
[file:.\..\..\trellis\comp4twosComp.v]
Enabled=1
File Time Lo=-429823808
File Time Hi=30004432
State=Compiled
[file:.\..\..\trellis\maxMetric.v]
Enabled=1
File Time Lo=242823792
File Time Hi=30004384
State=Compiled
[file:.\..\..\trellis\mfilter.v]
Enabled=1
File Time Lo=2090621888
File Time Hi=30004230
State=Compiled
[file:.\..\..\trellis\multiplier.v]
Enabled=1
File Time Lo=1853653840
File Time Hi=30003004
State=Compiled
[file:.\..\..\trellis\rotator.v]
Enabled=1
File Time Lo=2072796256
File Time Hi=30004230
State=Compiled
[file:.\..\..\trellis\traceBackTable.v]
Enabled=1
File Time Lo=-1606183840
File Time Hi=30004424
State=Compiled
[file:.\..\..\trellis\trellis.v]
Enabled=1
File Time Lo=2019901424
File Time Hi=30005514
State=Compiled
[file:.\..\..\trellis\trellisCarrierLoop.v]
Enabled=1
File Time Lo=1365378080
File Time Hi=30005452
State=Warning
[file:.\..\..\trellis\viteri_top.v]
Enabled=1
File Time Lo=1296198080
File Time Hi=30005495
State=Compiled
[file:.\..\..\coregen\multiplier_v10_0.v]
Enabled=1
File Time Lo=-1300085552
File Time Hi=30002619
State=Compiled
[file:.\..\..\trellis\rotMult.v]
Enabled=1
File Time Lo=2079305616
File Time Hi=30004230
State=Compiled
[file:.\..\..\coregen\mult10x10.v]
Enabled=1
File Time Lo=-1526512117
File Time Hi=30003816
State=Compiled
[file:.\src\phase error.asdb]
File Time Lo=-1997994176
File Time Hi=30004582
Enabled=1
State=Modified
[file:.\src\phase error.awc]
File Time Lo=-1624072912
File Time Hi=30005597
Enabled=1
State=Modified
[file:.\src\phase error real.awf]
File Time Lo=-1229405408
File Time Hi=30005597
Enabled=1
State=Modified
[file:.\src\trellis carrier loop.awf]
File Time Lo=-1071278032
File Time Hi=30005597
Enabled=1
State=Modified
[file:.\src\test.awf]
File Time Lo=-868586576
File Time Hi=30005597
Enabled=1
State=Modified
[file:.\src\trellis and more.awf]
File Time Lo=-464305248
File Time Hi=30005597
Enabled=1
State=Modified
[file:.\src\bitsync.awf]
File Time Lo=-299468224
File Time Hi=30005597
Enabled=1
State=Modified
