# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../design/KSA.sv" \
"../../../../../design/SBox.sv" \
"../../../../../simulation/testbench-ksa.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
