Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,1226
design__instance__area,10730.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,6
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,11
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0009162925998680294
power__switching__total,0.0006363280699588358
power__leakage__total,1.2059350851245654E-8
power__total,0.0015526327770203352
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.02203431943715244
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.02203431943715244
timing__hold__ws__corner:nom_tt_025C_1v80,0.4046224581026799
timing__setup__ws__corner:nom_tt_025C_1v80,11.696335786519205
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,49
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,11
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.03119860014195312
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.03119860014195312
timing__hold__ws__corner:nom_ss_100C_1v60,1.036913362300533
timing__setup__ws__corner:nom_ss_100C_1v60,7.294425714364698
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,11
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.01681968500973499
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.01681968500973499
timing__hold__ws__corner:nom_ff_n40C_1v95,0.16726687175447105
timing__setup__ws__corner:nom_ff_n40C_1v95,13.184460119066982
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,97
design__max_fanout_violation__count,11
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.014453660899464973
clock__skew__worst_setup,-0.03700939659487927
timing__hold__ws,0.15904639166959672
timing__setup__ws,6.930101133548843
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1226
design__instance__area__stdcell,10730.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.650584
design__instance__utilization__stdcell,0.650584
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,35573.5
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,165
antenna__violating__nets,7
antenna__violating__pins,7
route__antenna_violation__count,7
route__net,1005
route__net__special,2
route__drc_errors__iter:1,2481
route__wirelength__iter:1,46617
route__drc_errors__iter:2,1221
route__wirelength__iter:2,45949
route__drc_errors__iter:3,1417
route__wirelength__iter:3,45096
route__drc_errors__iter:4,1012
route__wirelength__iter:4,45122
route__drc_errors__iter:5,816
route__wirelength__iter:5,45262
route__drc_errors__iter:6,599
route__wirelength__iter:6,45235
route__drc_errors__iter:7,459
route__wirelength__iter:7,45192
route__drc_errors__iter:8,337
route__wirelength__iter:8,45164
route__drc_errors__iter:9,244
route__wirelength__iter:9,45145
route__drc_errors__iter:10,243
route__wirelength__iter:10,45144
route__drc_errors__iter:11,85
route__wirelength__iter:11,45218
route__drc_errors__iter:12,76
route__wirelength__iter:12,45186
route__drc_errors__iter:13,71
route__wirelength__iter:13,45184
route__drc_errors__iter:14,71
route__wirelength__iter:14,45202
route__drc_errors__iter:15,69
route__wirelength__iter:15,45241
route__drc_errors__iter:16,69
route__wirelength__iter:16,45241
route__drc_errors__iter:17,69
route__wirelength__iter:17,45241
route__drc_errors__iter:18,69
route__wirelength__iter:18,45241
route__drc_errors__iter:19,65
route__wirelength__iter:19,45240
route__drc_errors__iter:20,27
route__wirelength__iter:20,45252
route__drc_errors__iter:21,26
route__wirelength__iter:21,45252
route__drc_errors__iter:22,26
route__wirelength__iter:22,45252
route__drc_errors__iter:23,26
route__wirelength__iter:23,45252
route__drc_errors__iter:24,26
route__wirelength__iter:24,45252
route__drc_errors__iter:25,14
route__wirelength__iter:25,45301
route__drc_errors__iter:26,14
route__wirelength__iter:26,45301
route__drc_errors__iter:27,6
route__wirelength__iter:27,45398
route__drc_errors__iter:28,6
route__wirelength__iter:28,45398
route__drc_errors__iter:29,6
route__wirelength__iter:29,45398
route__drc_errors__iter:30,6
route__wirelength__iter:30,45398
route__drc_errors__iter:31,6
route__wirelength__iter:31,45398
route__drc_errors__iter:32,6
route__wirelength__iter:32,45398
route__drc_errors__iter:33,6
route__wirelength__iter:33,45398
route__drc_errors__iter:34,6
route__wirelength__iter:34,45398
route__drc_errors__iter:35,6
route__wirelength__iter:35,45398
route__drc_errors__iter:36,6
route__wirelength__iter:36,45398
route__drc_errors__iter:37,6
route__wirelength__iter:37,45398
route__drc_errors__iter:38,6
route__wirelength__iter:38,45398
route__drc_errors__iter:39,6
route__wirelength__iter:39,45398
route__drc_errors__iter:40,6
route__wirelength__iter:40,45398
route__drc_errors__iter:41,6
route__wirelength__iter:41,45398
route__drc_errors__iter:42,6
route__wirelength__iter:42,45398
route__drc_errors__iter:43,6
route__wirelength__iter:43,45398
route__drc_errors__iter:44,4
route__wirelength__iter:44,45408
route__drc_errors__iter:45,4
route__wirelength__iter:45,45408
route__drc_errors__iter:46,0
route__wirelength__iter:46,45411
route__drc_errors,0
route__wirelength,45411
route__vias,8673
route__vias__singlecut,8673
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,344.83
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,6
design__max_fanout_violation__count__corner:min_tt_025C_1v80,11
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.018878676933861457
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.018878676933861457
timing__hold__ws__corner:min_tt_025C_1v80,0.39081283759801466
timing__setup__ws__corner:min_tt_025C_1v80,11.91794252575079
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,36
design__max_fanout_violation__count__corner:min_ss_100C_1v60,11
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.02663142004523271
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.02663142004523271
timing__hold__ws__corner:min_ss_100C_1v60,1.0124992242316395
timing__setup__ws__corner:min_ss_100C_1v60,7.6617256929707
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,11
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.014453660899464973
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.014453660899464973
timing__hold__ws__corner:min_ff_n40C_1v95,0.15904639166959672
timing__setup__ws__corner:min_ff_n40C_1v95,13.324060454309937
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,10
design__max_fanout_violation__count__corner:max_tt_025C_1v80,11
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.026240677040664916
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.026240677040664916
timing__hold__ws__corner:max_tt_025C_1v80,0.41733873094177226
timing__setup__ws__corner:max_tt_025C_1v80,11.527545466687258
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,97
design__max_fanout_violation__count__corner:max_ss_100C_1v60,11
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.03700939659487927
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.03700939659487927
timing__hold__ws__corner:max_ss_100C_1v60,1.0605004952149941
timing__setup__ws__corner:max_ss_100C_1v60,6.930101133548843
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,11
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.020304813960477612
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.020304813960477612
timing__hold__ws__corner:max_ff_n40C_1v95,0.17428392555776773
timing__setup__ws__corner:max_ff_n40C_1v95,13.077340469551078
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000827125
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000954023
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000256788
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000954023
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002580000000000000031480894280289106745840399526059627532958984375
ir__drop__worst,0.00008270000000000000441036096532343435683287680149078369140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
