/* Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EPCS4) Path("C:/Users/yjhoo/VerilogHDL/3th/FPGA/week08/output_files/") File("uart_tx.pof") MfrSpec(OpMask(1) Child_OpMask(1 1));

ChainEnd;

AlteraBegin;
	ChainType(asc);
AlteraEnd;
