/*
 * Instance header file for PIC32CM5112GC00100
 *
 * Copyright (c) 2024 Microchip Technology Inc. and its subsidiaries.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2024-07-26T17:56:39Z */
#ifndef _PIC32CMGC00_OSC32KCTRL_INSTANCE_
#define _PIC32CMGC00_OSC32KCTRL_INSTANCE_


/* ========== Instance Parameter definitions for OSC32KCTRL peripheral ========== */
#define OSC32KCTRL_BRIDGE_ID                     (2)        /* H2PB Bridge ID */
#define OSC32KCTRL_INSTANCE_ID                   (7)        /* Instance index for OSC32KCTRL */
#define OSC32KCTRL_MCLK_ID_APB                   (7)        /* Index for OSC32KCTRL APB clock */
#define OSC32KCTRL_PAC_ID                        (7)        /* Index for OSC32KCTRL registers write protection */
#define OSC32KCTRL_PERIPH_ID                     (4)        /* H2PB Peripheral ID */

#endif /* _PIC32CMGC00_OSC32KCTRL_INSTANCE_ */
