ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"I2CM_I2C_INT.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.I2CM_I2C_ISR,"ax",%progbits
  18              		.align	2
  19              		.global	I2CM_I2C_ISR
  20              		.code	16
  21              		.thumb_func
  22              		.type	I2CM_I2C_ISR, %function
  23              	I2CM_I2C_ISR:
  24              	.LFB2:
  25              		.file 1 "Generated_Source\\PSoC4\\I2CM_I2C_INT.c"
   1:Generated_Source\PSoC4/I2CM_I2C_INT.c **** /***************************************************************************//**
   2:Generated_Source\PSoC4/I2CM_I2C_INT.c **** * \file I2CM_I2C_INT.c
   3:Generated_Source\PSoC4/I2CM_I2C_INT.c **** * \version 3.20
   4:Generated_Source\PSoC4/I2CM_I2C_INT.c **** *
   5:Generated_Source\PSoC4/I2CM_I2C_INT.c **** * \brief
   6:Generated_Source\PSoC4/I2CM_I2C_INT.c **** *  This file provides the source code to the Interrupt Service Routine for
   7:Generated_Source\PSoC4/I2CM_I2C_INT.c **** *  the SCB Component in I2C mode.
   8:Generated_Source\PSoC4/I2CM_I2C_INT.c **** *
   9:Generated_Source\PSoC4/I2CM_I2C_INT.c **** * Note:
  10:Generated_Source\PSoC4/I2CM_I2C_INT.c **** *
  11:Generated_Source\PSoC4/I2CM_I2C_INT.c **** ********************************************************************************
  12:Generated_Source\PSoC4/I2CM_I2C_INT.c **** * \copyright
  13:Generated_Source\PSoC4/I2CM_I2C_INT.c **** * Copyright 2013-2016, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC4/I2CM_I2C_INT.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC4/I2CM_I2C_INT.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC4/I2CM_I2C_INT.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC4/I2CM_I2C_INT.c **** *******************************************************************************/
  18:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
  19:Generated_Source\PSoC4/I2CM_I2C_INT.c **** #include "I2CM_PVT.h"
  20:Generated_Source\PSoC4/I2CM_I2C_INT.c **** #include "I2CM_I2C_PVT.h"
  21:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
  22:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
  23:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
  24:Generated_Source\PSoC4/I2CM_I2C_INT.c **** /*******************************************************************************
  25:Generated_Source\PSoC4/I2CM_I2C_INT.c **** * Function Name: I2CM_I2C_ISR
  26:Generated_Source\PSoC4/I2CM_I2C_INT.c **** ****************************************************************************//**
  27:Generated_Source\PSoC4/I2CM_I2C_INT.c **** *
  28:Generated_Source\PSoC4/I2CM_I2C_INT.c **** *  Handles the Interrupt Service Routine for the SCB I2C mode.
  29:Generated_Source\PSoC4/I2CM_I2C_INT.c **** *
  30:Generated_Source\PSoC4/I2CM_I2C_INT.c **** *******************************************************************************/
  31:Generated_Source\PSoC4/I2CM_I2C_INT.c **** CY_ISR(I2CM_I2C_ISR)
  32:Generated_Source\PSoC4/I2CM_I2C_INT.c **** {
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 2


  26              		.loc 1 32 0
  27              		.cfi_startproc
  28              	.LVL0:
  29 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  30              		.cfi_def_cfa_offset 20
  31              		.cfi_offset 4, -20
  32              		.cfi_offset 5, -16
  33              		.cfi_offset 6, -12
  34              		.cfi_offset 7, -8
  35              		.cfi_offset 14, -4
  36 0002 5F46     		mov	r7, fp
  37 0004 5646     		mov	r6, r10
  38 0006 4D46     		mov	r5, r9
  39 0008 4446     		mov	r4, r8
  40 000a F0B4     		push	{r4, r5, r6, r7}
  41              		.cfi_def_cfa_offset 36
  42              		.cfi_offset 8, -36
  43              		.cfi_offset 9, -32
  44              		.cfi_offset 10, -28
  45              		.cfi_offset 11, -24
  33:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     uint32 diffCount;
  34:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     uint32 endTransfer;
  35:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
  36:Generated_Source\PSoC4/I2CM_I2C_INT.c **** #ifdef I2CM_I2C_ISR_ENTRY_CALLBACK
  37:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     I2CM_I2C_ISR_EntryCallback();
  38:Generated_Source\PSoC4/I2CM_I2C_INT.c **** #endif /* I2CM_I2C_ISR_ENTRY_CALLBACK */
  39:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
  40:Generated_Source\PSoC4/I2CM_I2C_INT.c **** #if (I2CM_I2C_CUSTOM_ADDRESS_HANDLER_CONST)
  41:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     uint32 response;
  42:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
  43:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     response = I2CM_I2C_ACK_ADDR;
  44:Generated_Source\PSoC4/I2CM_I2C_INT.c **** #endif /* (I2CM_I2C_CUSTOM_ADDRESS_HANDLER_CONST) */
  45:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
  46:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     endTransfer = 0u; /* Continue active transfer */
  47:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
  48:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     /* Calls customer routine if registered */
  49:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     if(NULL != I2CM_customIntrHandler)
  46              		.loc 1 49 0
  47 000c CD4B     		ldr	r3, .L94
  32:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     uint32 diffCount;
  48              		.loc 1 32 0
  49 000e 83B0     		sub	sp, sp, #12
  50              		.cfi_def_cfa_offset 48
  51              		.loc 1 49 0
  52 0010 1B68     		ldr	r3, [r3]
  53 0012 002B     		cmp	r3, #0
  54 0014 00D0     		beq	.L2
  50:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     {
  51:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         I2CM_customIntrHandler();
  55              		.loc 1 51 0
  56 0016 9847     		blx	r3
  57              	.LVL1:
  58              	.L2:
  52:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     }
  53:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
  54:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     if(I2CM_CHECK_INTR_I2C_EC_MASKED(I2CM_INTR_I2C_EC_WAKE_UP))
  59              		.loc 1 54 0
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 3


  60 0018 CB4B     		ldr	r3, .L94+4
  61 001a 1B68     		ldr	r3, [r3]
  62 001c DB07     		lsl	r3, r3, #31
  63 001e 02D5     		bpl	.L3
  55:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     {
  56:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         /* Mask-off after wakeup */
  57:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         I2CM_SetI2CExtClkInterruptMode(I2CM_NO_INTR_SOURCES);
  64              		.loc 1 57 0
  65 0020 0022     		mov	r2, #0
  66 0022 CA4B     		ldr	r3, .L94+8
  67 0024 1A60     		str	r2, [r3]
  68              	.L3:
  58:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     }
  59:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
  60:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     /* Master and Slave error tracking:
  61:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     * Add the master state check to track only the master errors when the master is active or
  62:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     * track slave errors when the slave is active or idle.
  63:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     * A special MMS case: in the address phase with misplaced Start: the master sets the LOST_ARB a
  64:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     * slave BUS_ERR. The valid event is LOST_ARB comes from the master.
  65:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     */
  66:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     if(I2CM_CHECK_I2C_FSM_MASTER)
  69              		.loc 1 66 0
  70 0026 CA4B     		ldr	r3, .L94+12
  46:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
  71              		.loc 1 46 0
  72 0028 0021     		mov	r1, #0
  73              		.loc 1 66 0
  74 002a 1A78     		ldrb	r2, [r3]
  75 002c 9206     		lsl	r2, r2, #26
  76 002e 1ED5     		bpl	.L4
  67:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     {
  68:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         #if(I2CM_I2C_MASTER)
  69:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         {
  70:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             /* INTR_MASTER_I2C_BUS_ERROR:
  71:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * A misplaced Start or Stop condition occurred on the bus: complete the transaction.
  72:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * The interrupt is cleared in I2C_FSM_EXIT_IDLE.
  73:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             */
  74:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             if(I2CM_CHECK_INTR_MASTER_MASKED(I2CM_INTR_MASTER_I2C_BUS_ERROR))
  77              		.loc 1 74 0
  78 0030 C848     		ldr	r0, .L94+16
  79 0032 0268     		ldr	r2, [r0]
  80 0034 D205     		lsl	r2, r2, #23
  81 0036 00D4     		bmi	.LCB57
  82 0038 7DE0     		b	.L5	@long jump
  83              	.LCB57:
  75:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             {
  76:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_mstrStatus |= (uint16) (I2CM_I2C_MSTAT_ERR_XFER |
  84              		.loc 1 76 0
  85 003a C024     		mov	r4, #192
  86 003c C64A     		ldr	r2, .L94+20
  87 003e A400     		lsl	r4, r4, #2
  88 0040 1188     		ldrh	r1, [r2]
  89 0042 2143     		orr	r1, r4
  90 0044 1180     		strh	r1, [r2]
  91              	.LVL2:
  77:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                          I2CM_I2C_MSTAT_ERR_BUS_ERROR);
  78:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 4


  79:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 endTransfer = I2CM_I2C_CMPLT_ANY_TRANSFER;
  80:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             }
  81:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
  82:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             /* INTR_MASTER_I2C_ARB_LOST:
  83:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * The MultiMaster lost arbitrage during transaction.
  84:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * A Misplaced Start or Stop condition is treated as lost arbitration when the master dr
  85:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * The interrupt source is cleared in I2C_FSM_EXIT_IDLE.
  86:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             */
  87:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             if(I2CM_CHECK_INTR_MASTER_MASKED(I2CM_INTR_MASTER_I2C_ARB_LOST))
  92              		.loc 1 87 0
  93 0046 0168     		ldr	r1, [r0]
  94 0048 C907     		lsl	r1, r1, #31
  95 004a 04D5     		bpl	.L6
  88:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             {
  89:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_mstrStatus |= (uint16) (I2CM_I2C_MSTAT_ERR_XFER |
  96              		.loc 1 89 0
  97 004c 9020     		mov	r0, #144
  98 004e 1188     		ldrh	r1, [r2]
  99 0050 8000     		lsl	r0, r0, #2
 100 0052 0143     		orr	r1, r0
 101 0054 1180     		strh	r1, [r2]
 102              	.L6:
 103              	.LVL3:
  90:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                          I2CM_I2C_MSTAT_ERR_ARB_LOST);
  91:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
  92:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 endTransfer = I2CM_I2C_CMPLT_ANY_TRANSFER;
  93:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             }
  94:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
  95:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             #if(I2CM_I2C_MULTI_MASTER_SLAVE)
  96:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             {
  97:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 /* I2C_MASTER_CMD_M_START_ON_IDLE:
  98:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 * MultiMaster-Slave does not generate start, because Slave was addressed.
  99:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 * Pass control to slave.
 100:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 */
 101:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 if(I2CM_CHECK_I2C_MASTER_CMD(I2CM_I2C_MASTER_CMD_M_START_ON_IDLE))
 102:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 103:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_mstrStatus |= (uint16) (I2CM_I2C_MSTAT_ERR_XFER |
 104:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                              I2CM_I2C_MSTAT_ERR_ABORT_XFER);
 105:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 106:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     endTransfer = I2CM_I2C_CMPLT_ANY_TRANSFER;
 107:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
 108:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             }
 109:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             #endif
 110:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 111:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             /* The error handling common part:
 112:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * Sets a completion flag of the master transaction and passes control to:
 113:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             *  - I2C_FSM_EXIT_IDLE - to complete transaction in case of: ARB_LOST or BUS_ERR.
 114:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             *  - I2C_FSM_IDLE      - to take chance for the slave to process incoming transaction.
 115:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             */
 116:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             if(0u != endTransfer)
 117:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             {
 118:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 /* Set completion flags for master */
 119:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_mstrStatus |= (uint16) I2CM_GET_I2C_MSTAT_CMPLT;
 104              		.loc 1 119 0
 105 0056 0120     		mov	r0, #1
 106 0058 1978     		ldrb	r1, [r3]
 107 005a 0140     		and	r1, r0
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 5


 108 005c 0130     		add	r0, r0, #1
 109 005e 411A     		sub	r1, r0, r1
 110 0060 1088     		ldrh	r0, [r2]
 111 0062 0143     		orr	r1, r0
 112 0064 89B2     		uxth	r1, r1
 113 0066 1180     		strh	r1, [r2]
 120:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 121:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 #if(I2CM_I2C_MULTI_MASTER_SLAVE)
 122:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 123:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     if(I2CM_CHECK_I2C_FSM_ADDR)
 124:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     {
 125:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         /* Start generation is set after another master starts accessing Slave.
 126:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         * Clean-up master and turn to slave. Set state to IDLE.
 127:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         */
 128:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         if(I2CM_CHECK_I2C_MASTER_CMD(I2CM_I2C_MASTER_CMD_M_START_ON_IDLE))
 129:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 130:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_I2C_MASTER_CLEAR_START;
 131:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 132:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             endTransfer = I2CM_I2C_CMPLT_ANY_TRANSFER; /* Pass control to Slave */
 133:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         }
 134:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         /* Valid arbitration lost on the address phase happens only when: master LO
 135:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         * slave BUS_ERR is cleared. Only in that case set the state to IDLE without
 136:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         */
 137:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         else if((!I2CM_CHECK_INTR_SLAVE_MASKED(I2CM_INTR_SLAVE_I2C_BUS_ERROR))
 138:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                && I2CM_CHECK_INTR_MASTER_MASKED(I2CM_INTR_MASTER_I2C_ARB_LOST))
 139:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 140:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             endTransfer = I2CM_I2C_CMPLT_ANY_TRANSFER; /* Pass control to Slave */
 141:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         }
 142:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         else
 143:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 144:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             endTransfer = 0u; /* Causes I2C_FSM_EXIT_IDLE to be set below */
 145:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         }
 146:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 147:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         if(0u != endTransfer) /* Clean-up master to proceed with slave */
 148:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 149:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_CLEAR_TX_FIFO; /* Shifter keeps address, clear it */
 150:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 151:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_DISABLE_MASTER_AUTO_DATA_ACK; /* In case of reading disable autoAC
 152:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 153:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             /* Clean-up master interrupt sources */
 154:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_ClearMasterInterruptSource(I2CM_INTR_MASTER_ALL);
 155:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 156:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             /* Disable data processing interrupts: they have to be cleared before *
 157:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_SetRxInterruptMode(I2CM_NO_INTR_SOURCES);
 158:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_SetTxInterruptMode(I2CM_NO_INTR_SOURCES);
 159:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 160:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_state = I2CM_I2C_FSM_IDLE;
 161:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         }
 162:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         else
 163:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 164:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             /* Set I2C_FSM_EXIT_IDLE for BUS_ERR and ARB_LOST (that is really bus e
 165:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_state = I2CM_I2C_FSM_EXIT_IDLE;
 166:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         }
 167:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     }
 168:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     else
 169:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     {
 170:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         /* Set I2C_FSM_EXIT_IDLE if any other state than address */
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 6


 171:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         I2CM_state = I2CM_I2C_FSM_EXIT_IDLE;
 172:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     }
 173:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
 174:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 #else
 175:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 176:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* In case of LOST*/
 177:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_state = I2CM_I2C_FSM_EXIT_IDLE;
 114              		.loc 1 177 0
 115 0068 0022     		mov	r2, #0
 116 006a 0121     		mov	r1, #1
 117 006c 1A70     		strb	r2, [r3]
 118              	.L4:
 119              	.LVL4:
 178:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
 179:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 #endif
 180:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             }
 181:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         }
 182:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         #endif
 183:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     }
 184:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     else /* (I2CM_CHECK_I2C_FSM_SLAVE) */
 185:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     {
 186:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         #if(I2CM_I2C_SLAVE)
 187:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         {
 188:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             /* INTR_SLAVE_I2C_BUS_ERROR or I2CM_INTR_SLAVE_I2C_ARB_LOST:
 189:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * A Misplaced Start or Stop condition occurred on the bus: set a flag
 190:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * to notify an error condition.
 191:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             */
 192:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             if(I2CM_CHECK_INTR_SLAVE_MASKED(I2CM_INTR_SLAVE_I2C_BUS_ERROR |
 193:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                         I2CM_INTR_SLAVE_I2C_ARB_LOST))
 194:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             {
 195:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 if(I2CM_CHECK_I2C_FSM_RD)
 196:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 197:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* TX direction: master reads from slave */
 198:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_slStatus &= (uint8) ~I2CM_I2C_SSTAT_RD_BUSY;
 199:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_slStatus |= (uint8) (I2CM_I2C_SSTAT_RD_ERR |
 200:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                           I2CM_I2C_SSTAT_RD_CMPLT);
 201:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
 202:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 else
 203:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 204:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* RX direction: master writes into slave */
 205:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_slStatus &= (uint8) ~I2CM_I2C_SSTAT_WR_BUSY;
 206:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_slStatus |= (uint8) (I2CM_I2C_SSTAT_WR_ERR |
 207:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                           I2CM_I2C_SSTAT_WR_CMPLT);
 208:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
 209:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 210:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_state = I2CM_I2C_FSM_EXIT_IDLE;
 211:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             }
 212:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         }
 213:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         #endif
 214:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     }
 215:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 216:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     /* States description:
 217:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     * Any Master operation starts from: the ADDR_RD/WR state as the master generates traffic on the
 218:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     * Any Slave operation starts from: the IDLE state as the slave always waits for actions from th
 219:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     */
 220:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 221:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     /* FSM Master */
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 7


 222:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     if(I2CM_CHECK_I2C_FSM_MASTER)
 120              		.loc 1 222 0
 121 006e 1A78     		ldrb	r2, [r3]
 122 0070 9206     		lsl	r2, r2, #26
 123 0072 18D5     		bpl	.L8
 223:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     {
 224:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         #if(I2CM_I2C_MASTER)
 225:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         {
 226:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             /* INTR_MASTER_I2C_STOP:
 227:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * A Stop condition was generated by the master: the end of the transaction.
 228:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * Set completion flags to notify the API.
 229:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             */
 230:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             if(I2CM_CHECK_INTR_MASTER_MASKED(I2CM_INTR_MASTER_I2C_STOP))
 124              		.loc 1 230 0
 125 0074 1022     		mov	r2, #16
 126 0076 B748     		ldr	r0, .L94+16
 127 0078 0468     		ldr	r4, [r0]
 128 007a 2242     		tst	r2, r4
 129 007c 2CD0     		beq	.L9
 231:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             {
 232:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_ClearMasterInterruptSource(I2CM_INTR_MASTER_I2C_STOP);
 233:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 234:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_mstrStatus |= (uint16) I2CM_GET_I2C_MSTAT_CMPLT;
 130              		.loc 1 234 0
 131 007e 0120     		mov	r0, #1
 232:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 132              		.loc 1 232 0
 133 0080 B649     		ldr	r1, .L94+24
 134              	.LVL5:
 135              		.loc 1 234 0
 136 0082 B54C     		ldr	r4, .L94+20
 232:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 137              		.loc 1 232 0
 138 0084 0A60     		str	r2, [r1]
 139              		.loc 1 234 0
 140 0086 1978     		ldrb	r1, [r3]
 141 0088 0140     		and	r1, r0
 142 008a 0130     		add	r0, r0, #1
 143 008c 411A     		sub	r1, r0, r1
 144 008e 2088     		ldrh	r0, [r4]
 145 0090 0143     		orr	r1, r0
 146 0092 89B2     		uxth	r1, r1
 147 0094 2180     		strh	r1, [r4]
 235:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_state       = I2CM_I2C_FSM_IDLE;
 148              		.loc 1 235 0
 149 0096 1A70     		strb	r2, [r3]
 150              	.L1:
 236:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             }
 237:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             else
 238:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             {
 239:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 if(I2CM_CHECK_I2C_FSM_ADDR) /* Address stage */
 240:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 241:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* INTR_MASTER_I2C_NACK:
 242:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     * The master sent an address but it was NACKed by the slave. Complete transacti
 243:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     */
 244:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     if(I2CM_CHECK_INTR_MASTER_MASKED(I2CM_INTR_MASTER_I2C_NACK))
 245:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     {
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 8


 246:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         I2CM_ClearMasterInterruptSource(I2CM_INTR_MASTER_I2C_NACK);
 247:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 248:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         I2CM_mstrStatus |= (uint16) (I2CM_I2C_MSTAT_ERR_XFER |
 249:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                  I2CM_I2C_MSTAT_ERR_ADDR_NAK);
 250:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 251:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         endTransfer = I2CM_I2C_CMPLT_ANY_TRANSFER;
 252:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     }
 253:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* INTR_TX_UNDERFLOW. The master sent an address:
 254:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     *  - TX direction: the clock is stretched after the ACK phase, because the TX F
 255:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     *    EMPTY. The TX EMPTY cleans all the TX interrupt sources.
 256:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     *  - RX direction: the 1st byte is received, but there is no ACK permission,
 257:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     *    the clock is stretched after 1 byte is received.
 258:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     */
 259:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     else
 260:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     {
 261:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         if(I2CM_CHECK_I2C_FSM_RD) /* Reading */
 262:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 263:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_state = I2CM_I2C_FSM_MSTR_RD_DATA;
 264:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         }
 265:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         else /* Writing */
 266:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 267:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_state = I2CM_I2C_FSM_MSTR_WR_DATA;
 268:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             if(0u != I2CM_mstrWrBufSize)
 269:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 270:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 /* Enable INTR.TX_EMPTY if there is data to transmit */
 271:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_SetTxInterruptMode(I2CM_INTR_TX_EMPTY);
 272:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 273:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         }
 274:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     }
 275:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
 276:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 277:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 if(I2CM_CHECK_I2C_FSM_DATA) /* Data phase */
 278:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 279:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     if(I2CM_CHECK_I2C_FSM_RD) /* Reading */
 280:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     {
 281:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         /* INTR_RX_FULL:
 282:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         * RX direction: the master received 8 bytes.
 283:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         * Get data from RX FIFO and decide whether to ACK or  NACK the following by
 284:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         */
 285:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         if(I2CM_CHECK_INTR_RX_MASKED(I2CM_INTR_RX_FULL))
 286:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 287:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             /* Calculate difference */
 288:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             diffCount =  I2CM_mstrRdBufSize -
 289:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                         (I2CM_mstrRdBufIndex + I2CM_GET_RX_FIFO_ENTRIES);
 290:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 291:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             /* Proceed transaction or end it when RX FIFO becomes FULL again */
 292:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             if(diffCount > I2CM_I2C_FIFO_SIZE)
 293:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 294:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 diffCount = I2CM_I2C_FIFO_SIZE;
 295:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 296:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             else
 297:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 298:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 if(0u == diffCount)
 299:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 {
 300:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     I2CM_DISABLE_MASTER_AUTO_DATA_ACK;
 301:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 302:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     diffCount   = I2CM_I2C_FIFO_SIZE;
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 9


 303:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     endTransfer = I2CM_I2C_CMPLT_ANY_TRANSFER;
 304:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 }
 305:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 306:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 307:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             for(; (0u != diffCount); diffCount--)
 308:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_mstrRdBufPtr[I2CM_mstrRdBufIndex] = (uint8)
 310:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 311:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_mstrRdBufIndex++;
 312:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 313:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         }
 314:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         /* INTR_RX_NOT_EMPTY:
 315:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         * RX direction: the master received one data byte, ACK or NACK it.
 316:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         * The last byte is stored and NACKed by the master. The NACK and Stop is
 317:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         * generated by one command generate Stop.
 318:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         */
 319:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         else if(I2CM_CHECK_INTR_RX_MASKED(I2CM_INTR_RX_NOT_EMPTY))
 320:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 321:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             /* Put data in component buffer */
 322:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_mstrRdBufPtr[I2CM_mstrRdBufIndex] = (uint8) I2CM_RX_FIFO_RD_REG;
 323:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_mstrRdBufIndex++;
 324:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 325:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             if(I2CM_mstrRdBufIndex < I2CM_mstrRdBufSize)
 326:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 327:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_I2C_MASTER_GENERATE_ACK;
 328:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 329:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             else
 330:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 331:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                endTransfer = I2CM_I2C_CMPLT_ANY_TRANSFER;
 332:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 333:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         }
 334:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         else
 335:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 336:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             /* Do nothing */
 337:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         }
 338:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 339:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         I2CM_ClearRxInterruptSource(I2CM_INTR_RX_ALL);
 340:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     }
 341:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     else /* Writing */
 342:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     {
 343:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         /* INTR_MASTER_I2C_NACK :
 344:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         * The master writes data to the slave and NACK was received: not all the by
 345:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         * written to the slave from the TX FIFO. Revert the index if there is data 
 346:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         * the TX FIFO and pass control to a complete transfer.
 347:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         */
 348:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         if(I2CM_CHECK_INTR_MASTER_MASKED(I2CM_INTR_MASTER_I2C_NACK))
 349:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 350:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_ClearMasterInterruptSource(I2CM_INTR_MASTER_I2C_NACK);
 351:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 352:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             /* Rollback write buffer index: NACKed byte remains in shifter */
 353:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_mstrWrBufIndexTmp -= (I2CM_GET_TX_FIFO_ENTRIES +
 354:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                    I2CM_GET_TX_FIFO_SR_VALID);
 355:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 356:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             /* Update number of transferred bytes */
 357:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_mstrWrBufIndex = I2CM_mstrWrBufIndexTmp;
 358:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 359:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_mstrStatus |= (uint16) (I2CM_I2C_MSTAT_ERR_XFER |
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 10


 360:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                      I2CM_I2C_MSTAT_ERR_SHORT_XFER)
 361:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 362:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_CLEAR_TX_FIFO;
 363:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 364:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             endTransfer = I2CM_I2C_CMPLT_ANY_TRANSFER;
 365:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         }
 366:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         /* INTR_TX_EMPTY :
 367:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         * TX direction: the TX FIFO is EMPTY, the data from the buffer needs to be 
 368:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         * When there is no data in the component buffer, the underflow interrupt is
 369:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         * enabled to catch when all the data has been transferred.
 370:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         */
 371:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         else if(I2CM_CHECK_INTR_TX_MASKED(I2CM_INTR_TX_EMPTY))
 372:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 373:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             while(I2CM_I2C_FIFO_SIZE != I2CM_GET_TX_FIFO_ENTRIES)
 374:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 375:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 /* The temporary mstrWrBufIndexTmp is used because slave could NACK
 376:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 * roll-back required in this case. The mstrWrBufIndex is updated at
 377:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 */
 378:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 if(I2CM_mstrWrBufIndexTmp < I2CM_mstrWrBufSize)
 379:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 {
 380:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 #if(!I2CM_CY_SCBIP_V0)
 381:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                    /* Clear INTR_TX.UNDERFLOW before putting the last byte into TX 
 382:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     * a proper trigger at the end of transaction when INTR_TX.UNDER
 383:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     * event. Ticket ID# 156735.
 384:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     */
 385:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     if(I2CM_mstrWrBufIndexTmp == (I2CM_mstrWrBufSize - 1u))
 386:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     {
 387:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                         I2CM_ClearTxInterruptSource(I2CM_INTR_TX_UNDERFLOW);
 388:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                         I2CM_SetTxInterruptMode(I2CM_INTR_TX_UNDERFLOW);
 389:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     }
 390:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                  #endif /* (!I2CM_CY_SCBIP_V0) */
 391:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 392:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     /* Put data into TX FIFO */
 393:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     I2CM_TX_FIFO_WR_REG = (uint32) I2CM_mstrWrBufPtr[I2CM_mstrWrBuf
 394:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     I2CM_mstrWrBufIndexTmp++;
 395:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 }
 396:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 else
 397:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 {
 398:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     break; /* No more data to put */
 399:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 }
 400:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 401:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 402:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         #if(I2CM_CY_SCBIP_V0)
 403:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             if(I2CM_mstrWrBufIndexTmp == I2CM_mstrWrBufSize)
 404:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 405:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_SetTxInterruptMode(I2CM_INTR_TX_UNDERFLOW);
 406:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 407:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 408:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_ClearTxInterruptSource(I2CM_INTR_TX_ALL);
 409:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         #else
 410:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_ClearTxInterruptSource(I2CM_INTR_TX_EMPTY);
 411:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         #endif /* (I2CM_CY_SCBIP_V0) */
 412:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         }
 413:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         /* INTR_TX_UNDERFLOW:
 414:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         * TX direction: all data from the TX FIFO was transferred to the slave.
 415:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         * The transaction needs to be completed.
 416:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         */
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 11


 417:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         else if(I2CM_CHECK_INTR_TX_MASKED(I2CM_INTR_TX_UNDERFLOW))
 418:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 419:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             /* Update number of transferred bytes */
 420:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_mstrWrBufIndex = I2CM_mstrWrBufIndexTmp;
 421:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 422:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             endTransfer = I2CM_I2C_CMPLT_ANY_TRANSFER;
 423:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         }
 424:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         else
 425:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 426:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             /* Do nothing */
 427:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         }
 428:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     }
 429:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
 430:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 431:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 if(0u != endTransfer) /* Complete transfer */
 432:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 433:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* Clean-up master after reading: only in case of NACK */
 434:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_DISABLE_MASTER_AUTO_DATA_ACK;
 435:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 436:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* Disable data processing interrupts: they have to be cleared before */
 437:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_SetRxInterruptMode(I2CM_NO_INTR_SOURCES);
 438:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_SetTxInterruptMode(I2CM_NO_INTR_SOURCES);
 439:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 440:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     if(I2CM_CHECK_I2C_MODE_NO_STOP(I2CM_mstrControl))
 441:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     {
 442:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         /* On-going transaction is suspended: the ReStart is generated by the API r
 443:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         I2CM_mstrStatus |= (uint16) (I2CM_I2C_MSTAT_XFER_HALT |
 444:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                  I2CM_GET_I2C_MSTAT_CMPLT);
 445:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 446:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         I2CM_state = I2CM_I2C_FSM_MSTR_HALT;
 447:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     }
 448:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     else
 449:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     {
 450:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         /* Complete transaction: exclude the data processing state and generate Sto
 451:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         * The completion status will be set after Stop generation.
 452:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         * A special case is read: because NACK and Stop are generated by the comman
 453:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         * Lost arbitration can occur during NACK generation when
 454:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         * the other master is still reading from the slave.
 455:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         */
 456:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         I2CM_I2C_MASTER_GENERATE_STOP;
 457:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     }
 458:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
 459:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             }
 460:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 461:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         } /* (I2CM_I2C_MASTER) */
 462:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         #endif
 463:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 464:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     } /* (I2CM_CHECK_I2C_FSM_MASTER) */
 465:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 466:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 467:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     /* FSM Slave */
 468:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     else if(I2CM_CHECK_I2C_FSM_SLAVE)
 469:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     {
 470:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         #if(I2CM_I2C_SLAVE)
 471:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         {
 472:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             /* INTR_SLAVE_NACK:
 473:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * The master completes reading the slave: the appropriate flags have to be set.
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 12


 474:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * The TX FIFO is cleared after an overflow condition is set.
 475:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             */
 476:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             if(I2CM_CHECK_INTR_SLAVE_MASKED(I2CM_INTR_SLAVE_I2C_NACK))
 477:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             {
 478:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_ClearSlaveInterruptSource(I2CM_INTR_SLAVE_I2C_NACK);
 479:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 480:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 /* All entries that remain in TX FIFO are: FIFO Size + 1 (SHIFTER) */
 481:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 diffCount = (I2CM_GET_TX_FIFO_ENTRIES + I2CM_GET_TX_FIFO_SR_VALID);
 482:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 483:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 if(I2CM_slOverFlowCount > diffCount) /* Overflow */
 484:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 485:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_slStatus |= (uint8) I2CM_I2C_SSTAT_RD_OVFL;
 486:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
 487:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 else /* No Overflow */
 488:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 489:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* Roll-back temporary index */
 490:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_slRdBufIndexTmp -= (diffCount - I2CM_slOverFlowCount);
 491:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
 492:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 493:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 /* Update slave of transferred bytes */
 494:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_slRdBufIndex = I2CM_slRdBufIndexTmp;
 495:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 496:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 /* Clean-up TX FIFO */
 497:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_SetTxInterruptMode(I2CM_NO_INTR_SOURCES);
 498:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_slOverFlowCount = 0u;
 499:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_CLEAR_TX_FIFO;
 500:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 501:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 /* Complete master reading */
 502:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_slStatus &= (uint8) ~I2CM_I2C_SSTAT_RD_BUSY;
 503:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_slStatus |= (uint8)  I2CM_I2C_SSTAT_RD_CMPLT;
 504:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_state     =  I2CM_I2C_FSM_IDLE;
 505:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             }
 506:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 507:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 508:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             /* INTR_SLAVE_I2C_WRITE_STOP:
 509:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * The master completes writing to the slave: the appropriate flags have to be set.
 510:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * The RX FIFO contains 1-8 bytes from the previous transaction which needs to be read.
 511:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * There is a possibility that RX FIFO contains an address, it needs to leave it there.
 512:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             */
 513:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             if(I2CM_CHECK_INTR_SLAVE_MASKED(I2CM_INTR_SLAVE_I2C_WRITE_STOP))
 514:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             {
 515:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_ClearSlaveInterruptSource(I2CM_INTR_SLAVE_I2C_WRITE_STOP);
 516:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 517:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 /* Read bytes from RX FIFO when auto data ACK receive logic is enabled. Otherwise a
 518:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 * were already read from the RX FIFO except for address byte which has to stay here
 519:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 * I2C_ADDR_MATCH.
 520:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 */
 521:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 if (0u != (I2CM_I2C_CTRL_REG & I2CM_I2C_CTRL_S_READY_DATA_ACK))
 522:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 523:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     while(0u != I2CM_GET_RX_FIFO_ENTRIES)
 524:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     {
 525:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         #if(I2CM_CHECK_I2C_ACCEPT_ADDRESS)
 526:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 527:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             if((1u == I2CM_GET_RX_FIFO_ENTRIES) &&
 528:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                (I2CM_CHECK_INTR_SLAVE_MASKED(I2CM_INTR_SLAVE_I2C_ADDR_MATCH)))
 529:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 530:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 break; /* Leave address in RX FIFO */
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 13


 531:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 532:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         }
 533:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         #endif
 534:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 535:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         /* Put data in component buffer */
 536:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         I2CM_slWrBufPtr[I2CM_slWrBufIndex] = (uint8) I2CM_RX_FIFO_RD_REG;
 537:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         I2CM_slWrBufIndex++;
 538:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     }
 539:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 540:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_DISABLE_SLAVE_AUTO_DATA;
 541:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
 542:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 543:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 if(I2CM_CHECK_INTR_RX(I2CM_INTR_RX_OVERFLOW))
 544:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 545:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_slStatus |= (uint8) I2CM_I2C_SSTAT_WR_OVFL;
 546:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
 547:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 548:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 /* Clears RX interrupt sources triggered on data receiving */
 549:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_SetRxInterruptMode(I2CM_NO_INTR_SOURCES);
 550:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_ClearRxInterruptSource(I2CM_INTR_RX_ALL);
 551:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 552:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 /* Complete master writing */
 553:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_slStatus &= (uint8) ~I2CM_I2C_SSTAT_WR_BUSY;
 554:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_slStatus |= (uint8)  I2CM_I2C_SSTAT_WR_CMPLT;
 555:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_state     =  I2CM_I2C_FSM_IDLE;
 556:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             }
 557:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 558:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 559:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             /* INTR_SLAVE_I2C_ADDR_MATCH or INTR_SLAVE_I2C_GENERAL:
 560:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * The address match or general call address event starts the slave operation:
 561:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * after leaving the TX or RX direction has to be chosen.
 562:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * The wakeup interrupt must be cleared only after an address match is set.
 563:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             */
 564:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         #if (I2CM_I2C_CUSTOM_ADDRESS_HANDLER_CONST)
 565:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             if (I2CM_CHECK_INTR_SLAVE_MASKED(I2CM_INTR_SLAVE_I2C_ADDR_MATCH |
 566:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                          I2CM_INTR_SLAVE_I2C_GENERAL))
 567:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         #else
 568:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             if (I2CM_CHECK_INTR_SLAVE_MASKED(I2CM_INTR_SLAVE_I2C_ADDR_MATCH))
 569:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         #endif /* (I2CM_I2C_CUSTOM_ADDRESS_HANDLER_CONST) */
 570:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             {
 571:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 /* Clear externally clocked address match interrupt source when internally clocked 
 572:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_ClearI2CExtClkInterruptSource(I2CM_INTR_I2C_EC_WAKE_UP);
 573:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 574:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 #if (I2CM_I2C_CUSTOM_ADDRESS_HANDLER)
 575:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 576:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     if (NULL != I2CM_customAddressHandler)
 577:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     {
 578:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         /* Call custom address handler */
 579:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         response = I2CM_customAddressHandler();
 580:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     }
 581:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     else
 582:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     {
 583:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         /* Read address from the RX FIFO. If there is no address underflow triggers
 584:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         * component does not use that source. */
 585:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         (void) I2CM_RX_FIFO_RD_REG;
 586:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         response = I2CM_I2C_ACK_ADDR;
 587:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     }
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 14


 588:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 589:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* Clears RX sources after address was received in the RX FIFO */
 590:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_ClearRxInterruptSource(I2CM_INTR_RX_ALL);
 591:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
 592:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 #endif
 593:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 594:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             #if (I2CM_I2C_CUSTOM_ADDRESS_HANDLER_CONST)
 595:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 if (response == I2CM_I2C_NAK_ADDR)
 596:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 597:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 #if (!I2CM_CY_SCBIP_V0)
 598:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* Disable write stop interrupt source as it triggers after address was NACKed.
 599:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_DISABLE_INTR_SLAVE(I2CM_INTR_SLAVE_I2C_WRITE_STOP);
 600:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 #endif /* (!I2CM_CY_SCBIP_V0) */
 601:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 602:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* Clear address match and stop history */
 603:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_ClearSlaveInterruptSource(I2CM_INTR_SLAVE_ALL);
 604:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 605:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* ACK the address byte */
 606:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_I2C_SLAVE_GENERATE_NACK;
 607:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
 608:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 else
 609:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             #endif /* (I2CM_I2C_CUSTOM_ADDRESS_HANDLER_CONST) */
 610:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 611:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     if(I2CM_CHECK_I2C_STATUS(I2CM_I2C_STATUS_S_READ))
 612:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* TX direction: master reads from slave */
 613:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     {
 614:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         I2CM_SetTxInterruptMode(I2CM_INTR_TX_EMPTY);
 615:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 616:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         /* Set temporary index to address buffer clear from API */
 617:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         I2CM_slRdBufIndexTmp = I2CM_slRdBufIndex;
 618:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 619:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         /* Start master reading */
 620:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         I2CM_slStatus |= (uint8) I2CM_I2C_SSTAT_RD_BUSY;
 621:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         I2CM_state     = I2CM_I2C_FSM_SL_RD;
 622:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     }
 623:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     else
 624:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* RX direction: master writes into slave */
 625:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     {
 626:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         /* Calculate available buffer size */
 627:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         diffCount = (I2CM_slWrBufSize - I2CM_slWrBufIndex);
 628:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 629:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     #if (I2CM_CY_SCBIP_V0)
 630:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         if(diffCount < I2CM_I2C_FIFO_SIZE)
 631:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         /* Receive data: byte-by-byte */
 632:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 633:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_SetRxInterruptMode(I2CM_INTR_RX_NOT_EMPTY);
 634:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         }
 635:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         else
 636:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         /* Receive data: into RX FIFO */
 637:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 638:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             if(diffCount == I2CM_I2C_FIFO_SIZE)
 639:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 640:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 /* NACK when RX FIFO become FULL */
 641:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_ENABLE_SLAVE_AUTO_DATA;
 642:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 643:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             else
 644:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 15


 645:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 /* Stretch clock when RX FIFO becomes FULL */
 646:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_ENABLE_SLAVE_AUTO_DATA_ACK;
 647:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_SetRxInterruptMode(I2CM_INTR_RX_FULL);
 648:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 649:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         }
 650:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 651:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     #else
 652:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         #if(I2CM_CHECK_I2C_ACCEPT_ADDRESS)
 653:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 654:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             /* Enable RX.NOT_EMPTY interrupt source to receive byte by byte.
 655:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             * The byte by byte receive is always chosen for the case when an addres
 656:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             * in RX FIFO. Ticket ID#175559.
 657:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             */
 658:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_SetRxInterruptMode(I2CM_INTR_RX_NOT_EMPTY);
 659:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         }
 660:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         #else
 661:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 662:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             if(diffCount < I2CM_I2C_FIFO_SIZE)
 663:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             /* Receive data: byte-by-byte */
 664:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 665:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_SetRxInterruptMode(I2CM_INTR_RX_NOT_EMPTY);
 666:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 667:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             else
 668:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             /* Receive data: into RX FIFO */
 669:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 670:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 if(diffCount == I2CM_I2C_FIFO_SIZE)
 671:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 {
 672:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     /* NACK when RX FIFO become FULL */
 673:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     I2CM_ENABLE_SLAVE_AUTO_DATA;
 674:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 }
 675:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 else
 676:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 {
 677:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     /* Stretch clock when RX FIFO becomes FULL */
 678:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     I2CM_ENABLE_SLAVE_AUTO_DATA_ACK;
 679:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     I2CM_SetRxInterruptMode(I2CM_INTR_RX_FULL);
 680:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 }
 681:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 682:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         }
 683:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         #endif
 684:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     #endif /* (I2CM_CY_SCBIP_V0) */
 685:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 686:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         /* Start master reading */
 687:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         I2CM_slStatus |= (uint8) I2CM_I2C_SSTAT_WR_BUSY;
 688:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         I2CM_state     = I2CM_I2C_FSM_SL_WR;
 689:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     }
 690:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 691:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* Clear address match and stop history */
 692:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_ClearSlaveInterruptSource(I2CM_INTR_SLAVE_ALL);
 693:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 694:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 #if (!I2CM_CY_SCBIP_V0)
 695:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* Enable write stop interrupt source as it triggers after address was NACKed. 
 696:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_ENABLE_INTR_SLAVE(I2CM_INTR_SLAVE_I2C_WRITE_STOP);
 697:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 #endif /* (!I2CM_CY_SCBIP_V0) */
 698:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 699:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* ACK the address byte */
 700:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_I2C_SLAVE_GENERATE_ACK;
 701:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 16


 702:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             }
 703:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 704:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             /* I2CM_INTR_RX_FULL:
 705:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * Get data from the RX FIFO and decide whether to ACK or NACK the following bytes
 706:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             */
 707:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             if(I2CM_CHECK_INTR_RX_MASKED(I2CM_INTR_RX_FULL))
 708:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             {
 709:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 /* Calculate available buffer size to take into account that RX FIFO is FULL */
 710:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 diffCount =  I2CM_slWrBufSize -
 711:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             (I2CM_slWrBufIndex + I2CM_I2C_FIFO_SIZE);
 712:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 713:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 if(diffCount > I2CM_I2C_FIFO_SIZE) /* Proceed transaction */
 714:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 715:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     diffCount   = I2CM_I2C_FIFO_SIZE;
 716:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     endTransfer = 0u;  /* Continue active transfer */
 717:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
 718:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 else /* End when FIFO becomes FULL again */
 719:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 720:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     endTransfer = I2CM_I2C_CMPLT_ANY_TRANSFER;
 721:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
 722:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 723:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 for(; (0u != diffCount); diffCount--)
 724:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 725:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* Put data in component buffer */
 726:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_slWrBufPtr[I2CM_slWrBufIndex] = (uint8) I2CM_RX_FIFO_RD_REG;
 727:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_slWrBufIndex++;
 728:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
 729:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 730:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 if(0u != endTransfer) /* End transfer sending NACK */
 731:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 732:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_ENABLE_SLAVE_AUTO_DATA_NACK;
 733:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 734:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* INTR_RX_FULL triggers earlier than INTR_SLAVE_I2C_STOP:
 735:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     * disable all RX interrupt sources.
 736:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     */
 737:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_SetRxInterruptMode(I2CM_NO_INTR_SOURCES);
 738:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
 739:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 740:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_ClearRxInterruptSource(I2CM_INTR_RX_FULL);
 741:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             }
 742:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             /* I2CM_INTR_RX_NOT_EMPTY:
 743:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * The buffer size is less than 8: it requires processing in byte-by-byte mode.
 744:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             */
 745:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             else if(I2CM_CHECK_INTR_RX_MASKED(I2CM_INTR_RX_NOT_EMPTY))
 746:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             {
 747:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 diffCount = I2CM_RX_FIFO_RD_REG;
 748:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 749:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 if(I2CM_slWrBufIndex < I2CM_slWrBufSize)
 750:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 751:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_I2C_SLAVE_GENERATE_ACK;
 752:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 753:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* Put data into component buffer */
 754:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_slWrBufPtr[I2CM_slWrBufIndex] = (uint8) diffCount;
 755:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_slWrBufIndex++;
 756:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
 757:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 else /* Overflow: there is no space in write buffer */
 758:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 17


 759:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_I2C_SLAVE_GENERATE_NACK;
 760:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 761:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_slStatus |= (uint8) I2CM_I2C_SSTAT_WR_OVFL;
 762:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
 763:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 764:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_ClearRxInterruptSource(I2CM_INTR_RX_NOT_EMPTY);
 765:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             }
 766:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             else
 767:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             {
 768:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 /* Does nothing */
 769:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             }
 770:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 771:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 772:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             /* I2CM_INTR_TX_EMPTY:
 773:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * The master reads the slave: provide data to read or 0xFF in the case of the end of th
 774:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * The overflow condition must be captured, but not set until the end of transaction.
 775:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             * There is a possibility of a false overflow due to TX FIFO utilization.
 776:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             */
 777:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             if(I2CM_CHECK_INTR_TX_MASKED(I2CM_INTR_TX_EMPTY))
 778:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             {
 779:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 while(I2CM_I2C_FIFO_SIZE != I2CM_GET_TX_FIFO_ENTRIES)
 780:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 781:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* Temporary slRdBufIndexTmp is used because the master can NACK the byte and
 782:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     * index roll-back is required in this case. The slRdBufIndex is updated at the 
 783:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     * of the read transfer.
 784:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     */
 785:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     if(I2CM_slRdBufIndexTmp < I2CM_slRdBufSize)
 786:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* Data from buffer */
 787:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     {
 788:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         I2CM_TX_FIFO_WR_REG = (uint32) I2CM_slRdBufPtr[I2CM_slRdBufIndexTmp];
 789:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         I2CM_slRdBufIndexTmp++;
 790:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     }
 791:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     else
 792:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     /* Probably Overflow */
 793:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     {
 794:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         I2CM_TX_FIFO_WR_REG = I2CM_I2C_SLAVE_OVFL_RETURN;
 795:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 796:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         if(I2CM_slOverFlowCount <= I2CM_I2C_TX_OVERFLOW_COUNT)
 797:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 798:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             /* Get counter in range of overflow. */
 799:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_slOverFlowCount++;
 800:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         }
 801:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     }
 802:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 }
 803:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 804:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 I2CM_ClearTxInterruptSource(I2CM_INTR_TX_EMPTY);
 805:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             }
 806:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 807:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         }  /* (I2CM_I2C_SLAVE) */
 808:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         #endif
 809:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     }
 810:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 811:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 812:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     /* FSM EXIT:
 813:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     * Slave:  INTR_SLAVE_I2C_BUS_ERROR, INTR_SLAVE_I2C_ARB_LOST
 814:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     * Master: INTR_MASTER_I2C_BUS_ERROR, INTR_MASTER_I2C_ARB_LOST.
 815:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     */
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 18


 816:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     else
 817:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     {
 818:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         I2CM_CTRL_REG &= (uint32) ~I2CM_CTRL_ENABLED; /* Disable scb IP */
 819:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 820:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         I2CM_state = I2CM_I2C_FSM_IDLE;
 821:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 822:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         I2CM_DISABLE_SLAVE_AUTO_DATA;
 823:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         I2CM_DISABLE_MASTER_AUTO_DATA;
 824:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 825:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     #if(I2CM_CY_SCBIP_V0)
 826:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         I2CM_SetRxInterruptMode(I2CM_NO_INTR_SOURCES);
 827:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         I2CM_SetTxInterruptMode(I2CM_NO_INTR_SOURCES);
 828:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 829:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         /* Clear interrupt sources as they are not automatically cleared after SCB is disabled */
 830:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         I2CM_ClearTxInterruptSource(I2CM_INTR_RX_ALL);
 831:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         I2CM_ClearRxInterruptSource(I2CM_INTR_TX_ALL);
 832:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         I2CM_ClearSlaveInterruptSource(I2CM_INTR_SLAVE_ALL);
 833:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         I2CM_ClearMasterInterruptSource(I2CM_INTR_MASTER_ALL);
 834:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     #endif /* (I2CM_CY_SCBIP_V0) */
 835:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 836:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         I2CM_CTRL_REG |= (uint32) I2CM_CTRL_ENABLED;  /* Enable scb IP */
 837:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     }
 838:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 839:Generated_Source\PSoC4/I2CM_I2C_INT.c **** #ifdef I2CM_I2C_ISR_EXIT_CALLBACK
 840:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     I2CM_I2C_ISR_ExitCallback();
 841:Generated_Source\PSoC4/I2CM_I2C_INT.c **** #endif /* I2CM_I2C_ISR_EXIT_CALLBACK */
 842:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 843:Generated_Source\PSoC4/I2CM_I2C_INT.c **** }
 151              		.loc 1 843 0
 152 0098 03B0     		add	sp, sp, #12
 153              		@ sp needed
 154 009a 3CBC     		pop	{r2, r3, r4, r5}
 155 009c 9046     		mov	r8, r2
 156 009e 9946     		mov	r9, r3
 157 00a0 A246     		mov	r10, r4
 158 00a2 AB46     		mov	fp, r5
 159 00a4 F0BD     		pop	{r4, r5, r6, r7, pc}
 160              	.LVL6:
 161              	.L8:
 468:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     {
 162              		.loc 1 468 0
 163 00a6 1020     		mov	r0, #16
 164 00a8 1A78     		ldrb	r2, [r3]
 165 00aa 1042     		tst	r0, r2
 166 00ac F4D1     		bne	.L1
 818:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 167              		.loc 1 818 0
 168 00ae AC49     		ldr	r1, .L94+28
 169              	.LVL7:
 170 00b0 0A68     		ldr	r2, [r1]
 171 00b2 5200     		lsl	r2, r2, #1
 172 00b4 5208     		lsr	r2, r2, #1
 173 00b6 0A60     		str	r2, [r1]
 820:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 174              		.loc 1 820 0
 175 00b8 1870     		strb	r0, [r3]
 822:Generated_Source\PSoC4/I2CM_I2C_INT.c ****         I2CM_DISABLE_MASTER_AUTO_DATA;
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 19


 176              		.loc 1 822 0
 177 00ba AA4B     		ldr	r3, .L94+32
 178 00bc AA4A     		ldr	r2, .L94+36
 179 00be 1868     		ldr	r0, [r3]
 180 00c0 0240     		and	r2, r0
 181 00c2 1A60     		str	r2, [r3]
 823:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 182              		.loc 1 823 0
 183 00c4 1868     		ldr	r0, [r3]
 184 00c6 A94A     		ldr	r2, .L94+40
 185 00c8 0240     		and	r2, r0
 186 00ca 1A60     		str	r2, [r3]
 836:Generated_Source\PSoC4/I2CM_I2C_INT.c ****     }
 187              		.loc 1 836 0
 188 00cc 8022     		mov	r2, #128
 189 00ce 0B68     		ldr	r3, [r1]
 190 00d0 1206     		lsl	r2, r2, #24
 191 00d2 1343     		orr	r3, r2
 192 00d4 0B60     		str	r3, [r1]
 193 00d6 DFE7     		b	.L1
 194              	.LVL8:
 195              	.L9:
 239:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 196              		.loc 1 239 0
 197 00d8 1C78     		ldrb	r4, [r3]
 198 00da 2407     		lsl	r4, r4, #28
 199 00dc 41D5     		bpl	.L13
 244:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     {
 200              		.loc 1 244 0
 201 00de 0468     		ldr	r4, [r0]
 202 00e0 0220     		mov	r0, #2
 203 00e2 2042     		tst	r0, r4
 204 00e4 31D0     		beq	.L14
 246:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 205              		.loc 1 246 0
 206 00e6 9D4A     		ldr	r2, .L94+24
 248:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                  I2CM_I2C_MSTAT_ERR_ADDR_NAK);
 207              		.loc 1 248 0
 208 00e8 9B49     		ldr	r1, .L94+20
 209              	.LVL9:
 246:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 210              		.loc 1 246 0
 211 00ea 1060     		str	r0, [r2]
 248:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                  I2CM_I2C_MSTAT_ERR_ADDR_NAK);
 212              		.loc 1 248 0
 213 00ec 8820     		mov	r0, #136
 214 00ee 0A88     		ldrh	r2, [r1]
 215 00f0 8000     		lsl	r0, r0, #2
 216 00f2 0243     		orr	r2, r0
 217 00f4 0A80     		strh	r2, [r1]
 218              	.LVL10:
 277:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 219              		.loc 1 277 0
 220 00f6 1A78     		ldrb	r2, [r3]
 221 00f8 5207     		lsl	r2, r2, #29
 222 00fa 00D5     		bpl	.LCB216
 223 00fc 1CE1     		b	.L43	@long jump
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 20


 224              	.LCB216:
 225              	.LVL11:
 226              	.L16:
 434:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 227              		.loc 1 434 0
 228 00fe 9949     		ldr	r1, .L94+32
 229 0100 9B4A     		ldr	r2, .L94+44
 230 0102 0868     		ldr	r0, [r1]
 231 0104 0240     		and	r2, r0
 232 0106 0A60     		str	r2, [r1]
 437:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     I2CM_SetTxInterruptMode(I2CM_NO_INTR_SOURCES);
 233              		.loc 1 437 0
 234 0108 0022     		mov	r2, #0
 235 010a 9A49     		ldr	r1, .L94+48
 236 010c 0A60     		str	r2, [r1]
 438:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 237              		.loc 1 438 0
 238 010e 9A49     		ldr	r1, .L94+52
 239 0110 0A60     		str	r2, [r1]
 440:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     {
 240              		.loc 1 440 0
 241 0112 9A4A     		ldr	r2, .L94+56
 242 0114 1278     		ldrb	r2, [r2]
 243 0116 9207     		lsl	r2, r2, #30
 244 0118 00D4     		bmi	.LCB236
 245 011a C1E0     		b	.L34	@long jump
 246              	.LCB236:
 443:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                  I2CM_GET_I2C_MSTAT_CMPLT);
 247              		.loc 1 443 0
 248 011c 0121     		mov	r1, #1
 249 011e 0A20     		mov	r0, #10
 444:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 250              		.loc 1 444 0
 251 0120 1A78     		ldrb	r2, [r3]
 443:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                  I2CM_GET_I2C_MSTAT_CMPLT);
 252              		.loc 1 443 0
 253 0122 0A40     		and	r2, r1
 254 0124 811A     		sub	r1, r0, r2
 255 0126 8C48     		ldr	r0, .L94+20
 256 0128 0288     		ldrh	r2, [r0]
 257 012a 0A43     		orr	r2, r1
 258 012c 92B2     		uxth	r2, r2
 259 012e 0280     		strh	r2, [r0]
 446:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     }
 260              		.loc 1 446 0
 261 0130 6022     		mov	r2, #96
 262 0132 1A70     		strb	r2, [r3]
 263 0134 B0E7     		b	.L1
 264              	.LVL12:
 265              	.L5:
  87:Generated_Source\PSoC4/I2CM_I2C_INT.c ****             {
 266              		.loc 1 87 0
 267 0136 0268     		ldr	r2, [r0]
 268 0138 D207     		lsl	r2, r2, #31
 269 013a 98D5     		bpl	.L4
  89:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                          I2CM_I2C_MSTAT_ERR_ARB_LOST);
 270              		.loc 1 89 0
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 21


 271 013c 9020     		mov	r0, #144
 272 013e 864A     		ldr	r2, .L94+20
 273 0140 8000     		lsl	r0, r0, #2
 274 0142 1188     		ldrh	r1, [r2]
 275 0144 0143     		orr	r1, r0
 276 0146 1180     		strh	r1, [r2]
 277              	.LVL13:
 278 0148 85E7     		b	.L6
 279              	.LVL14:
 280              	.L14:
 261:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 281              		.loc 1 261 0
 282 014a 1878     		ldrb	r0, [r3]
 283 014c C007     		lsl	r0, r0, #31
 284 014e 00D5     		bpl	.LCB282
 285 0150 F4E0     		b	.L92	@long jump
 286              	.LCB282:
 267:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             if(0u != I2CM_mstrWrBufSize)
 287              		.loc 1 267 0
 288 0152 2420     		mov	r0, #36
 289 0154 1870     		strb	r0, [r3]
 268:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 290              		.loc 1 268 0
 291 0156 8A48     		ldr	r0, .L94+60
 292 0158 0068     		ldr	r0, [r0]
 293 015a 0028     		cmp	r0, #0
 294 015c 01D0     		beq	.L13
 271:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 295              		.loc 1 271 0
 296 015e 8648     		ldr	r0, .L94+52
 297 0160 0260     		str	r2, [r0]
 298              	.L13:
 277:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 299              		.loc 1 277 0
 300 0162 1A78     		ldrb	r2, [r3]
 301 0164 5207     		lsl	r2, r2, #29
 302 0166 00D4     		bmi	.LCB300
 303 0168 96E0     		b	.L19	@long jump
 304              	.LCB300:
 305              	.LVL15:
 306              	.L15:
 279:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     {
 307              		.loc 1 279 0
 308 016a 0120     		mov	r0, #1
 309 016c 1A78     		ldrb	r2, [r3]
 310 016e 1042     		tst	r0, r2
 311 0170 00D1     		bne	.LCB309
 312 0172 9EE0     		b	.L20	@long jump
 313              	.LCB309:
 285:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 314              		.loc 1 285 0
 315 0174 834A     		ldr	r2, .L94+64
 316 0176 1068     		ldr	r0, [r2]
 317 0178 0007     		lsl	r0, r0, #28
 318 017a 72D5     		bpl	.L21
 288:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                         (I2CM_mstrRdBufIndex + I2CM_GET_RX_FIFO_ENTRIES);
 319              		.loc 1 288 0
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 22


 320 017c 824A     		ldr	r2, .L94+68
 321 017e 1068     		ldr	r0, [r2]
 289:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 322              		.loc 1 289 0
 323 0180 824A     		ldr	r2, .L94+72
 324 0182 1468     		ldr	r4, [r2]
 325 0184 824A     		ldr	r2, .L94+76
 326 0186 1568     		ldr	r5, [r2]
 327 0188 451B     		sub	r5, r0, r5
 328 018a 1F20     		mov	r0, #31
 329 018c 2040     		and	r0, r4
 288:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                         (I2CM_mstrRdBufIndex + I2CM_GET_RX_FIFO_ENTRIES);
 330              		.loc 1 288 0
 331 018e 281A     		sub	r0, r5, r0
 332              	.LVL16:
 292:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 333              		.loc 1 292 0
 334 0190 0828     		cmp	r0, #8
 335 0192 08D8     		bhi	.L22
 298:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 {
 336              		.loc 1 298 0
 337 0194 0028     		cmp	r0, #0
 338 0196 00D0     		beq	.LCB330
 339 0198 45E1     		b	.L23	@long jump
 340              	.LCB330:
 300:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 341              		.loc 1 300 0
 342 019a 7248     		ldr	r0, .L94+32
 343              	.LVL17:
 344 019c 7449     		ldr	r1, .L94+44
 345 019e 0468     		ldr	r4, [r0]
 346              	.LVL18:
 347 01a0 2140     		and	r1, r4
 348 01a2 0160     		str	r1, [r0]
 349              	.LVL19:
 303:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 }
 350              		.loc 1 303 0
 351 01a4 0121     		mov	r1, #1
 352              	.LVL20:
 353              	.L22:
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 354              		.loc 1 309 0
 355 01a6 7B4C     		ldr	r4, .L94+80
 310:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_mstrRdBufIndex++;
 356              		.loc 1 310 0
 357 01a8 7B4E     		ldr	r6, .L94+84
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 358              		.loc 1 309 0
 359 01aa 2568     		ldr	r5, [r4]
 360 01ac 1068     		ldr	r0, [r2]
 361 01ae AC46     		mov	ip, r5
 310:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_mstrRdBufIndex++;
 362              		.loc 1 310 0
 363 01b0 3568     		ldr	r5, [r6]
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 364              		.loc 1 309 0
 365 01b2 6044     		add	r0, r0, ip
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 23


 366 01b4 EDB2     		uxtb	r5, r5
 367 01b6 0570     		strb	r5, [r0]
 368 01b8 2568     		ldr	r5, [r4]
 311:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 369              		.loc 1 311 0
 370 01ba 1068     		ldr	r0, [r2]
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 371              		.loc 1 309 0
 372 01bc AC46     		mov	ip, r5
 311:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 373              		.loc 1 311 0
 374 01be 0130     		add	r0, r0, #1
 375 01c0 1060     		str	r0, [r2]
 376              	.LVL21:
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 377              		.loc 1 309 0
 378 01c2 1068     		ldr	r0, [r2]
 310:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_mstrRdBufIndex++;
 379              		.loc 1 310 0
 380 01c4 3568     		ldr	r5, [r6]
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 381              		.loc 1 309 0
 382 01c6 6044     		add	r0, r0, ip
 383 01c8 EDB2     		uxtb	r5, r5
 384 01ca 0570     		strb	r5, [r0]
 311:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 385              		.loc 1 311 0
 386 01cc 1068     		ldr	r0, [r2]
 387 01ce 0130     		add	r0, r0, #1
 388 01d0 1060     		str	r0, [r2]
 307:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 389              		.loc 1 307 0
 390 01d2 0620     		mov	r0, #6
 391              	.LVL22:
 392              	.L39:
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 393              		.loc 1 309 0
 394 01d4 2568     		ldr	r5, [r4]
 395 01d6 1668     		ldr	r6, [r2]
 396 01d8 AC46     		mov	ip, r5
 310:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_mstrRdBufIndex++;
 397              		.loc 1 310 0
 398 01da 6F4D     		ldr	r5, .L94+84
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 399              		.loc 1 309 0
 400 01dc 6644     		add	r6, r6, ip
 310:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_mstrRdBufIndex++;
 401              		.loc 1 310 0
 402 01de 2F68     		ldr	r7, [r5]
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 403              		.loc 1 309 0
 404 01e0 FFB2     		uxtb	r7, r7
 405 01e2 3770     		strb	r7, [r6]
 311:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 406              		.loc 1 311 0
 407 01e4 1668     		ldr	r6, [r2]
 408 01e6 0136     		add	r6, r6, #1
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 24


 409 01e8 1660     		str	r6, [r2]
 410              	.LVL23:
 307:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 411              		.loc 1 307 0
 412 01ea 0128     		cmp	r0, #1
 413 01ec 51D0     		beq	.L24
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 414              		.loc 1 309 0
 415 01ee 2768     		ldr	r7, [r4]
 416 01f0 1668     		ldr	r6, [r2]
 417 01f2 BC46     		mov	ip, r7
 310:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_mstrRdBufIndex++;
 418              		.loc 1 310 0
 419 01f4 2F68     		ldr	r7, [r5]
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 420              		.loc 1 309 0
 421 01f6 6644     		add	r6, r6, ip
 422 01f8 FFB2     		uxtb	r7, r7
 423 01fa 3770     		strb	r7, [r6]
 311:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 424              		.loc 1 311 0
 425 01fc 1668     		ldr	r6, [r2]
 426 01fe 0136     		add	r6, r6, #1
 427 0200 1660     		str	r6, [r2]
 428              	.LVL24:
 307:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 429              		.loc 1 307 0
 430 0202 0228     		cmp	r0, #2
 431 0204 45D0     		beq	.L24
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 432              		.loc 1 309 0
 433 0206 2768     		ldr	r7, [r4]
 434 0208 1668     		ldr	r6, [r2]
 435 020a BC46     		mov	ip, r7
 310:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_mstrRdBufIndex++;
 436              		.loc 1 310 0
 437 020c 2F68     		ldr	r7, [r5]
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 438              		.loc 1 309 0
 439 020e 6644     		add	r6, r6, ip
 440 0210 FFB2     		uxtb	r7, r7
 441 0212 3770     		strb	r7, [r6]
 311:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 442              		.loc 1 311 0
 443 0214 1668     		ldr	r6, [r2]
 444 0216 0136     		add	r6, r6, #1
 445 0218 1660     		str	r6, [r2]
 446              	.LVL25:
 307:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 447              		.loc 1 307 0
 448 021a 0328     		cmp	r0, #3
 449 021c 39D0     		beq	.L24
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 450              		.loc 1 309 0
 451 021e 2768     		ldr	r7, [r4]
 452 0220 1668     		ldr	r6, [r2]
 453 0222 BC46     		mov	ip, r7
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 25


 310:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_mstrRdBufIndex++;
 454              		.loc 1 310 0
 455 0224 2F68     		ldr	r7, [r5]
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 456              		.loc 1 309 0
 457 0226 6644     		add	r6, r6, ip
 458 0228 FFB2     		uxtb	r7, r7
 459 022a 3770     		strb	r7, [r6]
 311:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 460              		.loc 1 311 0
 461 022c 1668     		ldr	r6, [r2]
 462 022e 0136     		add	r6, r6, #1
 463 0230 1660     		str	r6, [r2]
 464              	.LVL26:
 307:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 465              		.loc 1 307 0
 466 0232 0428     		cmp	r0, #4
 467 0234 2DD0     		beq	.L24
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 468              		.loc 1 309 0
 469 0236 2768     		ldr	r7, [r4]
 470 0238 1668     		ldr	r6, [r2]
 471 023a BC46     		mov	ip, r7
 310:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_mstrRdBufIndex++;
 472              		.loc 1 310 0
 473 023c 2F68     		ldr	r7, [r5]
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 474              		.loc 1 309 0
 475 023e 6644     		add	r6, r6, ip
 476 0240 FFB2     		uxtb	r7, r7
 477 0242 3770     		strb	r7, [r6]
 311:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 478              		.loc 1 311 0
 479 0244 1668     		ldr	r6, [r2]
 480 0246 0136     		add	r6, r6, #1
 481 0248 1660     		str	r6, [r2]
 482              	.LVL27:
 307:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 483              		.loc 1 307 0
 484 024a 0528     		cmp	r0, #5
 485 024c 21D0     		beq	.L24
 486              	.LVL28:
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 487              		.loc 1 309 0 discriminator 2
 488 024e 1068     		ldr	r0, [r2]
 489 0250 2468     		ldr	r4, [r4]
 490 0252 2018     		add	r0, r4, r0
 310:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_mstrRdBufIndex++;
 491              		.loc 1 310 0 discriminator 2
 492 0254 2C68     		ldr	r4, [r5]
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 493              		.loc 1 309 0 discriminator 2
 494 0256 E4B2     		uxtb	r4, r4
 495 0258 0470     		strb	r4, [r0]
 311:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 496              		.loc 1 311 0 discriminator 2
 497 025a 1068     		ldr	r0, [r2]
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 26


 498 025c 0130     		add	r0, r0, #1
 499 025e 1060     		str	r0, [r2]
 500              	.LVL29:
 501 0260 17E0     		b	.L24
 502              	.LVL30:
 503              	.L21:
 319:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 504              		.loc 1 319 0
 505 0262 0420     		mov	r0, #4
 506 0264 1268     		ldr	r2, [r2]
 507 0266 1042     		tst	r0, r2
 508 0268 13D0     		beq	.L24
 322:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             I2CM_mstrRdBufIndex++;
 509              		.loc 1 322 0
 510 026a 494A     		ldr	r2, .L94+76
 511 026c 494D     		ldr	r5, .L94+80
 512 026e 1468     		ldr	r4, [r2]
 513 0270 2D68     		ldr	r5, [r5]
 514 0272 2C19     		add	r4, r5, r4
 515 0274 484D     		ldr	r5, .L94+84
 516 0276 2D68     		ldr	r5, [r5]
 517 0278 EDB2     		uxtb	r5, r5
 518 027a 2570     		strb	r5, [r4]
 323:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 519              		.loc 1 323 0
 520 027c 1468     		ldr	r4, [r2]
 521 027e 0134     		add	r4, r4, #1
 522 0280 1460     		str	r4, [r2]
 325:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 523              		.loc 1 325 0
 524 0282 1468     		ldr	r4, [r2]
 525 0284 404A     		ldr	r2, .L94+68
 526 0286 1268     		ldr	r2, [r2]
 527 0288 9442     		cmp	r4, r2
 528 028a 00D3     		bcc	.LCB511
 529 028c C9E0     		b	.L44	@long jump
 530              	.LCB511:
 327:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 531              		.loc 1 327 0
 532 028e 434A     		ldr	r2, .L94+88
 533 0290 1060     		str	r0, [r2]
 534              	.L24:
 535              	.LVL31:
 339:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     }
 536              		.loc 1 339 0
 537 0292 4348     		ldr	r0, .L94+92
 538 0294 434A     		ldr	r2, .L94+96
 539 0296 1060     		str	r0, [r2]
 540              	.LVL32:
 541              	.L19:
 431:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                 {
 542              		.loc 1 431 0
 543 0298 0029     		cmp	r1, #0
 544 029a 00D0     		beq	.LCB525
 545 029c 2FE7     		b	.L16	@long jump
 546              	.LCB525:
 547 029e FBE6     		b	.L1
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 27


 548              	.LVL33:
 549              	.L34:
 456:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     }
 550              		.loc 1 456 0
 551 02a0 414B     		ldr	r3, .L94+100
 552 02a2 1A68     		ldr	r2, [r3]
 553 02a4 1823     		mov	r3, #24
 554 02a6 9206     		lsl	r2, r2, #26
 555 02a8 00D4     		bmi	.L36
 556 02aa 083B     		sub	r3, r3, #8
 557              	.L36:
 456:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     }
 558              		.loc 1 456 0 is_stmt 0 discriminator 4
 559 02ac 3B4A     		ldr	r2, .L94+88
 560 02ae 1360     		str	r3, [r2]
 561 02b0 F2E6     		b	.L1
 562              	.L20:
 348:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 563              		.loc 1 348 0 is_stmt 1
 564 02b2 284A     		ldr	r2, .L94+16
 565 02b4 1468     		ldr	r4, [r2]
 566 02b6 0222     		mov	r2, #2
 567 02b8 2242     		tst	r2, r4
 568 02ba 00D0     		beq	.LCB552
 569 02bc 82E0     		b	.L93	@long jump
 570              	.LCB552:
 371:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 571              		.loc 1 371 0
 572 02be 3B4A     		ldr	r2, .L94+104
 573 02c0 1068     		ldr	r0, [r2]
 574 02c2 C006     		lsl	r0, r0, #27
 575 02c4 00D4     		bmi	.LCB558
 576 02c6 A3E0     		b	.L27	@long jump
 577              	.LCB558:
 373:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 578              		.loc 1 373 0
 579 02c8 1F20     		mov	r0, #31
 580 02ca 394D     		ldr	r5, .L94+108
 581 02cc 2A68     		ldr	r2, [r5]
 582 02ce 0240     		and	r2, r0
 583 02d0 082A     		cmp	r2, #8
 584 02d2 00D1     		bne	.LCB564
 585 02d4 98E0     		b	.L29	@long jump
 586              	.LCB564:
 378:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 {
 587              		.loc 1 378 0
 588 02d6 374A     		ldr	r2, .L94+112
 589 02d8 294C     		ldr	r4, .L94+60
 590 02da 1068     		ldr	r0, [r2]
 591 02dc 2668     		ldr	r6, [r4]
 592 02de 8642     		cmp	r6, r0
 593 02e0 00D8     		bhi	.LCB570
 594 02e2 91E0     		b	.L29	@long jump
 595              	.LCB570:
 596 02e4 3448     		ldr	r0, .L94+116
 393:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     I2CM_mstrWrBufIndexTmp++;
 597              		.loc 1 393 0
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 28


 598 02e6 354F     		ldr	r7, .L94+120
 599 02e8 0068     		ldr	r0, [r0]
 373:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 600              		.loc 1 373 0
 601 02ea 0195     		str	r5, [sp, #4]
 602 02ec 8446     		mov	ip, r0
 387:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                         I2CM_SetTxInterruptMode(I2CM_INTR_TX_UNDERFLOW);
 603              		.loc 1 387 0
 604 02ee 3448     		ldr	r0, .L94+124
 373:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 605              		.loc 1 373 0
 606 02f0 1F26     		mov	r6, #31
 387:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                         I2CM_SetTxInterruptMode(I2CM_INTR_TX_UNDERFLOW);
 607              		.loc 1 387 0
 608 02f2 8246     		mov	r10, r0
 609 02f4 4020     		mov	r0, #64
 610 02f6 8046     		mov	r8, r0
 388:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     }
 611              		.loc 1 388 0
 612 02f8 1F48     		ldr	r0, .L94+52
 613 02fa 8146     		mov	r9, r0
 614 02fc 11E0     		b	.L30
 615              	.L31:
 393:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     I2CM_mstrWrBufIndexTmp++;
 616              		.loc 1 393 0
 617 02fe 1068     		ldr	r0, [r2]
 618 0300 6044     		add	r0, r0, ip
 619 0302 0078     		ldrb	r0, [r0]
 620 0304 C0B2     		uxtb	r0, r0
 621 0306 3860     		str	r0, [r7]
 394:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 }
 622              		.loc 1 394 0
 623 0308 1068     		ldr	r0, [r2]
 624 030a 0130     		add	r0, r0, #1
 625 030c 1060     		str	r0, [r2]
 373:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 626              		.loc 1 373 0
 627 030e 0198     		ldr	r0, [sp, #4]
 628 0310 0068     		ldr	r0, [r0]
 629 0312 3040     		and	r0, r6
 630 0314 0828     		cmp	r0, #8
 631 0316 77D0     		beq	.L29
 378:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 {
 632              		.loc 1 378 0
 633 0318 1068     		ldr	r0, [r2]
 634 031a 8346     		mov	fp, r0
 635 031c 2068     		ldr	r0, [r4]
 636 031e 8345     		cmp	fp, r0
 637 0320 72D2     		bcs	.L29
 638              	.L30:
 385:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     {
 639              		.loc 1 385 0
 640 0322 2068     		ldr	r0, [r4]
 641 0324 1568     		ldr	r5, [r2]
 642 0326 0138     		sub	r0, r0, #1
 643 0328 A842     		cmp	r0, r5
 644 032a E8D1     		bne	.L31
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 29


 387:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                         I2CM_SetTxInterruptMode(I2CM_INTR_TX_UNDERFLOW);
 645              		.loc 1 387 0
 646 032c 5046     		mov	r0, r10
 647 032e 4546     		mov	r5, r8
 648 0330 0560     		str	r5, [r0]
 388:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                     }
 649              		.loc 1 388 0
 650 0332 4846     		mov	r0, r9
 651 0334 0560     		str	r5, [r0]
 652 0336 E2E7     		b	.L31
 653              	.LVL34:
 654              	.L43:
 251:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                     }
 655              		.loc 1 251 0
 656 0338 0121     		mov	r1, #1
 657 033a 16E7     		b	.L15
 658              	.LVL35:
 659              	.L92:
 263:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         }
 660              		.loc 1 263 0
 661 033c 2522     		mov	r2, #37
 662 033e 1A70     		strb	r2, [r3]
 663 0340 0FE7     		b	.L13
 664              	.L95:
 665 0342 C046     		.align	2
 666              	.L94:
 667 0344 00000000 		.word	I2CM_customIntrHandler
 668 0348 8C0E2540 		.word	1076170380
 669 034c 880E2540 		.word	1076170376
 670 0350 00000000 		.word	I2CM_state
 671 0354 0C0F2540 		.word	1076170508
 672 0358 00000000 		.word	I2CM_mstrStatus
 673 035c 000F2540 		.word	1076170496
 674 0360 00002540 		.word	1076166656
 675 0364 60002540 		.word	1076166752
 676 0368 FF5FFFFF 		.word	-40961
 677 036c FFFCFFFF 		.word	-769
 678 0370 FFFEFFFF 		.word	-257
 679 0374 C80F2540 		.word	1076170696
 680 0378 880F2540 		.word	1076170632
 681 037c 00000000 		.word	I2CM_mstrControl
 682 0380 00000000 		.word	I2CM_mstrWrBufSize
 683 0384 CC0F2540 		.word	1076170700
 684 0388 00000000 		.word	I2CM_mstrRdBufSize
 685 038c 08032540 		.word	1076167432
 686 0390 00000000 		.word	I2CM_mstrRdBufIndex
 687 0394 00000000 		.word	I2CM_mstrRdBufPtr
 688 0398 40032540 		.word	1076167488
 689 039c 68002540 		.word	1076166760
 690 03a0 ED0F0000 		.word	4077
 691 03a4 C00F2540 		.word	1076170688
 692 03a8 64002540 		.word	1076166756
 693 03ac 8C0F2540 		.word	1076170636
 694 03b0 08022540 		.word	1076167176
 695 03b4 00000000 		.word	I2CM_mstrWrBufIndexTmp
 696 03b8 00000000 		.word	I2CM_mstrWrBufPtr
 697 03bc 40022540 		.word	1076167232
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 30


 698 03c0 800F2540 		.word	1076170624
 699              	.LVL36:
 700              	.L93:
 353:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                    I2CM_GET_TX_FIFO_SR_VALID);
 701              		.loc 1 353 0
 702 03c4 1F26     		mov	r6, #31
 350:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 703              		.loc 1 350 0
 704 03c6 2749     		ldr	r1, .L96
 353:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                    I2CM_GET_TX_FIFO_SR_VALID);
 705              		.loc 1 353 0
 706 03c8 274D     		ldr	r5, .L96+4
 350:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 707              		.loc 1 350 0
 708 03ca 0A60     		str	r2, [r1]
 353:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                    I2CM_GET_TX_FIFO_SR_VALID);
 709              		.loc 1 353 0
 710 03cc 2749     		ldr	r1, .L96+8
 711 03ce 0A68     		ldr	r2, [r1]
 354:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 712              		.loc 1 354 0
 713 03d0 0C68     		ldr	r4, [r1]
 353:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                    I2CM_GET_TX_FIFO_SR_VALID);
 714              		.loc 1 353 0
 715 03d2 2968     		ldr	r1, [r5]
 716 03d4 3240     		and	r2, r6
 717 03d6 8A1A     		sub	r2, r1, r2
 718 03d8 E10B     		lsr	r1, r4, #15
 719 03da 0840     		and	r0, r1
 720 03dc 101A     		sub	r0, r2, r0
 721 03de 2860     		str	r0, [r5]
 359:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                      I2CM_I2C_MSTAT_ERR_SHORT_XFER)
 722              		.loc 1 359 0
 723 03e0 8420     		mov	r0, #132
 357:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 724              		.loc 1 357 0
 725 03e2 2968     		ldr	r1, [r5]
 726 03e4 224A     		ldr	r2, .L96+12
 359:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                      I2CM_I2C_MSTAT_ERR_SHORT_XFER)
 727              		.loc 1 359 0
 728 03e6 8000     		lsl	r0, r0, #2
 357:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 729              		.loc 1 357 0
 730 03e8 1160     		str	r1, [r2]
 359:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                      I2CM_I2C_MSTAT_ERR_SHORT_XFER)
 731              		.loc 1 359 0
 732 03ea 2249     		ldr	r1, .L96+16
 733 03ec 0A88     		ldrh	r2, [r1]
 734 03ee 0243     		orr	r2, r0
 362:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 735              		.loc 1 362 0
 736 03f0 8020     		mov	r0, #128
 359:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                      I2CM_I2C_MSTAT_ERR_SHORT_XFER)
 737              		.loc 1 359 0
 738 03f2 0A80     		strh	r2, [r1]
 362:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 739              		.loc 1 362 0
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 31


 740 03f4 204A     		ldr	r2, .L96+20
 741 03f6 4002     		lsl	r0, r0, #9
 742 03f8 1168     		ldr	r1, [r2]
 743 03fa 0143     		orr	r1, r0
 744 03fc 1160     		str	r1, [r2]
 745 03fe 1068     		ldr	r0, [r2]
 746 0400 1E49     		ldr	r1, .L96+24
 747 0402 0140     		and	r1, r0
 748 0404 1160     		str	r1, [r2]
 749              	.LVL37:
 750 0406 7AE6     		b	.L16
 751              	.LVL38:
 752              	.L29:
 410:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         #endif /* (I2CM_CY_SCBIP_V0) */
 753              		.loc 1 410 0
 754 0408 1020     		mov	r0, #16
 755 040a 1D4A     		ldr	r2, .L96+28
 756 040c 1060     		str	r0, [r2]
 757 040e 43E7     		b	.L19
 758              	.L27:
 417:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                         {
 759              		.loc 1 417 0
 760 0410 1268     		ldr	r2, [r2]
 761 0412 5206     		lsl	r2, r2, #25
 762 0414 00D4     		bmi	.LCB723
 763 0416 3FE7     		b	.L19	@long jump
 764              	.LCB723:
 420:Generated_Source\PSoC4/I2CM_I2C_INT.c **** 
 765              		.loc 1 420 0
 766 0418 134A     		ldr	r2, .L96+4
 767 041a 1168     		ldr	r1, [r2]
 768 041c 144A     		ldr	r2, .L96+12
 769 041e 1160     		str	r1, [r2]
 770              	.LVL39:
 771 0420 6DE6     		b	.L16
 772              	.LVL40:
 773              	.L44:
 331:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 774              		.loc 1 331 0
 775 0422 0121     		mov	r1, #1
 776 0424 35E7     		b	.L24
 777              	.LVL41:
 778              	.L23:
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 779              		.loc 1 309 0 discriminator 1
 780 0426 174C     		ldr	r4, .L96+32
 310:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_mstrRdBufIndex++;
 781              		.loc 1 310 0 discriminator 1
 782 0428 174F     		ldr	r7, .L96+36
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 783              		.loc 1 309 0 discriminator 1
 784 042a 2668     		ldr	r6, [r4]
 785 042c 1568     		ldr	r5, [r2]
 786 042e B446     		mov	ip, r6
 310:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_mstrRdBufIndex++;
 787              		.loc 1 310 0 discriminator 1
 788 0430 3E68     		ldr	r6, [r7]
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 32


 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 789              		.loc 1 309 0 discriminator 1
 790 0432 6544     		add	r5, r5, ip
 791 0434 F6B2     		uxtb	r6, r6
 792 0436 2E70     		strb	r6, [r5]
 311:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 793              		.loc 1 311 0 discriminator 1
 794 0438 1568     		ldr	r5, [r2]
 795 043a 0135     		add	r5, r5, #1
 796 043c 1560     		str	r5, [r2]
 307:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 797              		.loc 1 307 0 discriminator 1
 798 043e 0128     		cmp	r0, #1
 799 0440 00D1     		bne	.LCB759
 800 0442 26E7     		b	.L24	@long jump
 801              	.LCB759:
 802              	.LVL42:
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 803              		.loc 1 309 0
 804 0444 2668     		ldr	r6, [r4]
 805 0446 1568     		ldr	r5, [r2]
 806 0448 B446     		mov	ip, r6
 310:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                 I2CM_mstrRdBufIndex++;
 807              		.loc 1 310 0
 808 044a 3E68     		ldr	r6, [r7]
 309:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                                                                                         I2CM_RX_FIF
 809              		.loc 1 309 0
 810 044c 6544     		add	r5, r5, ip
 811 044e F6B2     		uxtb	r6, r6
 812 0450 2E70     		strb	r6, [r5]
 311:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 813              		.loc 1 311 0
 814 0452 1568     		ldr	r5, [r2]
 307:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 815              		.loc 1 307 0
 816 0454 0238     		sub	r0, r0, #2
 817              	.LVL43:
 311:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             }
 818              		.loc 1 311 0
 819 0456 0135     		add	r5, r5, #1
 820 0458 1560     		str	r5, [r2]
 307:Generated_Source\PSoC4/I2CM_I2C_INT.c ****                             {
 821              		.loc 1 307 0
 822 045a 0028     		cmp	r0, #0
 823 045c 00D0     		beq	.LCB777
 824 045e B9E6     		b	.L39	@long jump
 825              	.LCB777:
 826 0460 17E7     		b	.L24
 827              	.L97:
 828 0462 C046     		.align	2
 829              	.L96:
 830 0464 000F2540 		.word	1076170496
 831 0468 00000000 		.word	I2CM_mstrWrBufIndexTmp
 832 046c 08022540 		.word	1076167176
 833 0470 00000000 		.word	I2CM_mstrWrBufIndex
 834 0474 00000000 		.word	I2CM_mstrStatus
 835 0478 04022540 		.word	1076167172
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 33


 836 047c FFFFFEFF 		.word	-65537
 837 0480 800F2540 		.word	1076170624
 838 0484 00000000 		.word	I2CM_mstrRdBufPtr
 839 0488 40032540 		.word	1076167488
 840              		.cfi_endproc
 841              	.LFE2:
 842              		.size	I2CM_I2C_ISR, .-I2CM_I2C_ISR
 843              		.text
 844              	.Letext0:
 845              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 846              		.file 3 "Generated_Source\\PSoC4\\I2CM_PVT.h"
 847              		.file 4 "Generated_Source\\PSoC4\\I2CM_I2C_PVT.h"
 848              		.section	.debug_info,"",%progbits
 849              	.Ldebug_info0:
 850 0000 89010000 		.4byte	0x189
 851 0004 0400     		.2byte	0x4
 852 0006 00000000 		.4byte	.Ldebug_abbrev0
 853 000a 04       		.byte	0x4
 854 000b 01       		.uleb128 0x1
 855 000c 97010000 		.4byte	.LASF31
 856 0010 01       		.byte	0x1
 857 0011 6A010000 		.4byte	.LASF32
 858 0015 2D000000 		.4byte	.LASF33
 859 0019 00000000 		.4byte	.Ldebug_ranges0+0
 860 001d 00000000 		.4byte	0
 861 0021 00000000 		.4byte	.Ldebug_line0
 862 0025 02       		.uleb128 0x2
 863 0026 01       		.byte	0x1
 864 0027 06       		.byte	0x6
 865 0028 CE020000 		.4byte	.LASF0
 866 002c 02       		.uleb128 0x2
 867 002d 01       		.byte	0x1
 868 002e 08       		.byte	0x8
 869 002f 4E010000 		.4byte	.LASF1
 870 0033 02       		.uleb128 0x2
 871 0034 02       		.byte	0x2
 872 0035 05       		.byte	0x5
 873 0036 BB020000 		.4byte	.LASF2
 874 003a 02       		.uleb128 0x2
 875 003b 02       		.byte	0x2
 876 003c 07       		.byte	0x7
 877 003d B5000000 		.4byte	.LASF3
 878 0041 02       		.uleb128 0x2
 879 0042 04       		.byte	0x4
 880 0043 05       		.byte	0x5
 881 0044 C5020000 		.4byte	.LASF4
 882 0048 02       		.uleb128 0x2
 883 0049 04       		.byte	0x4
 884 004a 07       		.byte	0x7
 885 004b 25020000 		.4byte	.LASF5
 886 004f 02       		.uleb128 0x2
 887 0050 08       		.byte	0x8
 888 0051 05       		.byte	0x5
 889 0052 85020000 		.4byte	.LASF6
 890 0056 02       		.uleb128 0x2
 891 0057 08       		.byte	0x8
 892 0058 07       		.byte	0x7
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 34


 893 0059 58020000 		.4byte	.LASF7
 894 005d 03       		.uleb128 0x3
 895 005e 04       		.byte	0x4
 896 005f 05       		.byte	0x5
 897 0060 696E7400 		.ascii	"int\000"
 898 0064 02       		.uleb128 0x2
 899 0065 04       		.byte	0x4
 900 0066 07       		.byte	0x7
 901 0067 37020000 		.4byte	.LASF8
 902 006b 04       		.uleb128 0x4
 903 006c 1F010000 		.4byte	.LASF9
 904 0070 02       		.byte	0x2
 905 0071 B901     		.2byte	0x1b9
 906 0073 2C000000 		.4byte	0x2c
 907 0077 04       		.uleb128 0x4
 908 0078 63010000 		.4byte	.LASF10
 909 007c 02       		.byte	0x2
 910 007d BA01     		.2byte	0x1ba
 911 007f 3A000000 		.4byte	0x3a
 912 0083 04       		.uleb128 0x4
 913 0084 90010000 		.4byte	.LASF11
 914 0088 02       		.byte	0x2
 915 0089 BB01     		.2byte	0x1bb
 916 008b 48000000 		.4byte	0x48
 917 008f 02       		.uleb128 0x2
 918 0090 04       		.byte	0x4
 919 0091 04       		.byte	0x4
 920 0092 EF000000 		.4byte	.LASF12
 921 0096 02       		.uleb128 0x2
 922 0097 08       		.byte	0x8
 923 0098 04       		.byte	0x4
 924 0099 5C010000 		.4byte	.LASF13
 925 009d 02       		.uleb128 0x2
 926 009e 01       		.byte	0x1
 927 009f 08       		.byte	0x8
 928 00a0 A5020000 		.4byte	.LASF14
 929 00a4 05       		.uleb128 0x5
 930 00a5 6B000000 		.4byte	0x6b
 931 00a9 05       		.uleb128 0x5
 932 00aa 77000000 		.4byte	0x77
 933 00ae 04       		.uleb128 0x4
 934 00af 00000000 		.4byte	.LASF15
 935 00b3 02       		.byte	0x2
 936 00b4 6502     		.2byte	0x265
 937 00b6 BA000000 		.4byte	0xba
 938 00ba 05       		.uleb128 0x5
 939 00bb 83000000 		.4byte	0x83
 940 00bf 04       		.uleb128 0x4
 941 00c0 6F020000 		.4byte	.LASF16
 942 00c4 02       		.byte	0x2
 943 00c5 7502     		.2byte	0x275
 944 00c7 CB000000 		.4byte	0xcb
 945 00cb 06       		.uleb128 0x6
 946 00cc 04       		.byte	0x4
 947 00cd D1000000 		.4byte	0xd1
 948 00d1 07       		.uleb128 0x7
 949 00d2 02       		.uleb128 0x2
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 35


 950 00d3 04       		.byte	0x4
 951 00d4 07       		.byte	0x7
 952 00d5 7C020000 		.4byte	.LASF17
 953 00d9 08       		.uleb128 0x8
 954 00da 08010000 		.4byte	.LASF34
 955 00de 01       		.byte	0x1
 956 00df 1F       		.byte	0x1f
 957 00e0 00000000 		.4byte	.LFB2
 958 00e4 8C040000 		.4byte	.LFE2-.LFB2
 959 00e8 01       		.uleb128 0x1
 960 00e9 9C       		.byte	0x9c
 961 00ea 0D010000 		.4byte	0x10d
 962 00ee 09       		.uleb128 0x9
 963 00ef 15010000 		.4byte	.LASF18
 964 00f3 01       		.byte	0x1
 965 00f4 21       		.byte	0x21
 966 00f5 83000000 		.4byte	0x83
 967 00f9 00000000 		.4byte	.LLST0
 968 00fd 09       		.uleb128 0x9
 969 00fe C8000000 		.4byte	.LASF19
 970 0102 01       		.byte	0x1
 971 0103 22       		.byte	0x22
 972 0104 83000000 		.4byte	0x83
 973 0108 B9000000 		.4byte	.LLST1
 974 010c 00       		.byte	0
 975 010d 0A       		.uleb128 0xa
 976 010e 25010000 		.4byte	.LASF20
 977 0112 03       		.byte	0x3
 978 0113 3B       		.byte	0x3b
 979 0114 BF000000 		.4byte	0xbf
 980 0118 0A       		.uleb128 0xa
 981 0119 D4000000 		.4byte	.LASF21
 982 011d 04       		.byte	0x4
 983 011e 1E       		.byte	0x1e
 984 011f A4000000 		.4byte	0xa4
 985 0123 0A       		.uleb128 0xa
 986 0124 DF000000 		.4byte	.LASF22
 987 0128 04       		.byte	0x4
 988 0129 31       		.byte	0x31
 989 012a A9000000 		.4byte	0xa9
 990 012e 0A       		.uleb128 0xa
 991 012f AA020000 		.4byte	.LASF23
 992 0133 04       		.byte	0x4
 993 0134 32       		.byte	0x32
 994 0135 A4000000 		.4byte	0xa4
 995 0139 0A       		.uleb128 0xa
 996 013a 3C010000 		.4byte	.LASF24
 997 013e 04       		.byte	0x4
 998 013f 35       		.byte	0x35
 999 0140 44010000 		.4byte	0x144
 1000 0144 06       		.uleb128 0x6
 1001 0145 04       		.byte	0x4
 1002 0146 A4000000 		.4byte	0xa4
 1003 014a 0A       		.uleb128 0xa
 1004 014b 06000000 		.4byte	.LASF25
 1005 014f 04       		.byte	0x4
 1006 0150 36       		.byte	0x36
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 36


 1007 0151 BA000000 		.4byte	0xba
 1008 0155 0A       		.uleb128 0xa
 1009 0156 19000000 		.4byte	.LASF26
 1010 015a 04       		.byte	0x4
 1011 015b 37       		.byte	0x37
 1012 015c BA000000 		.4byte	0xba
 1013 0160 0A       		.uleb128 0xa
 1014 0161 93020000 		.4byte	.LASF27
 1015 0165 04       		.byte	0x4
 1016 0166 3A       		.byte	0x3a
 1017 0167 44010000 		.4byte	0x144
 1018 016b 0A       		.uleb128 0xa
 1019 016c F5000000 		.4byte	.LASF28
 1020 0170 04       		.byte	0x4
 1021 0171 3B       		.byte	0x3b
 1022 0172 BA000000 		.4byte	0xba
 1023 0176 0A       		.uleb128 0xa
 1024 0177 44020000 		.4byte	.LASF29
 1025 017b 04       		.byte	0x4
 1026 017c 3C       		.byte	0x3c
 1027 017d BA000000 		.4byte	0xba
 1028 0181 0A       		.uleb128 0xa
 1029 0182 DA020000 		.4byte	.LASF30
 1030 0186 04       		.byte	0x4
 1031 0187 3D       		.byte	0x3d
 1032 0188 BA000000 		.4byte	0xba
 1033 018c 00       		.byte	0
 1034              		.section	.debug_abbrev,"",%progbits
 1035              	.Ldebug_abbrev0:
 1036 0000 01       		.uleb128 0x1
 1037 0001 11       		.uleb128 0x11
 1038 0002 01       		.byte	0x1
 1039 0003 25       		.uleb128 0x25
 1040 0004 0E       		.uleb128 0xe
 1041 0005 13       		.uleb128 0x13
 1042 0006 0B       		.uleb128 0xb
 1043 0007 03       		.uleb128 0x3
 1044 0008 0E       		.uleb128 0xe
 1045 0009 1B       		.uleb128 0x1b
 1046 000a 0E       		.uleb128 0xe
 1047 000b 55       		.uleb128 0x55
 1048 000c 17       		.uleb128 0x17
 1049 000d 11       		.uleb128 0x11
 1050 000e 01       		.uleb128 0x1
 1051 000f 10       		.uleb128 0x10
 1052 0010 17       		.uleb128 0x17
 1053 0011 00       		.byte	0
 1054 0012 00       		.byte	0
 1055 0013 02       		.uleb128 0x2
 1056 0014 24       		.uleb128 0x24
 1057 0015 00       		.byte	0
 1058 0016 0B       		.uleb128 0xb
 1059 0017 0B       		.uleb128 0xb
 1060 0018 3E       		.uleb128 0x3e
 1061 0019 0B       		.uleb128 0xb
 1062 001a 03       		.uleb128 0x3
 1063 001b 0E       		.uleb128 0xe
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 37


 1064 001c 00       		.byte	0
 1065 001d 00       		.byte	0
 1066 001e 03       		.uleb128 0x3
 1067 001f 24       		.uleb128 0x24
 1068 0020 00       		.byte	0
 1069 0021 0B       		.uleb128 0xb
 1070 0022 0B       		.uleb128 0xb
 1071 0023 3E       		.uleb128 0x3e
 1072 0024 0B       		.uleb128 0xb
 1073 0025 03       		.uleb128 0x3
 1074 0026 08       		.uleb128 0x8
 1075 0027 00       		.byte	0
 1076 0028 00       		.byte	0
 1077 0029 04       		.uleb128 0x4
 1078 002a 16       		.uleb128 0x16
 1079 002b 00       		.byte	0
 1080 002c 03       		.uleb128 0x3
 1081 002d 0E       		.uleb128 0xe
 1082 002e 3A       		.uleb128 0x3a
 1083 002f 0B       		.uleb128 0xb
 1084 0030 3B       		.uleb128 0x3b
 1085 0031 05       		.uleb128 0x5
 1086 0032 49       		.uleb128 0x49
 1087 0033 13       		.uleb128 0x13
 1088 0034 00       		.byte	0
 1089 0035 00       		.byte	0
 1090 0036 05       		.uleb128 0x5
 1091 0037 35       		.uleb128 0x35
 1092 0038 00       		.byte	0
 1093 0039 49       		.uleb128 0x49
 1094 003a 13       		.uleb128 0x13
 1095 003b 00       		.byte	0
 1096 003c 00       		.byte	0
 1097 003d 06       		.uleb128 0x6
 1098 003e 0F       		.uleb128 0xf
 1099 003f 00       		.byte	0
 1100 0040 0B       		.uleb128 0xb
 1101 0041 0B       		.uleb128 0xb
 1102 0042 49       		.uleb128 0x49
 1103 0043 13       		.uleb128 0x13
 1104 0044 00       		.byte	0
 1105 0045 00       		.byte	0
 1106 0046 07       		.uleb128 0x7
 1107 0047 15       		.uleb128 0x15
 1108 0048 00       		.byte	0
 1109 0049 27       		.uleb128 0x27
 1110 004a 19       		.uleb128 0x19
 1111 004b 00       		.byte	0
 1112 004c 00       		.byte	0
 1113 004d 08       		.uleb128 0x8
 1114 004e 2E       		.uleb128 0x2e
 1115 004f 01       		.byte	0x1
 1116 0050 3F       		.uleb128 0x3f
 1117 0051 19       		.uleb128 0x19
 1118 0052 03       		.uleb128 0x3
 1119 0053 0E       		.uleb128 0xe
 1120 0054 3A       		.uleb128 0x3a
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 38


 1121 0055 0B       		.uleb128 0xb
 1122 0056 3B       		.uleb128 0x3b
 1123 0057 0B       		.uleb128 0xb
 1124 0058 27       		.uleb128 0x27
 1125 0059 19       		.uleb128 0x19
 1126 005a 11       		.uleb128 0x11
 1127 005b 01       		.uleb128 0x1
 1128 005c 12       		.uleb128 0x12
 1129 005d 06       		.uleb128 0x6
 1130 005e 40       		.uleb128 0x40
 1131 005f 18       		.uleb128 0x18
 1132 0060 9642     		.uleb128 0x2116
 1133 0062 19       		.uleb128 0x19
 1134 0063 01       		.uleb128 0x1
 1135 0064 13       		.uleb128 0x13
 1136 0065 00       		.byte	0
 1137 0066 00       		.byte	0
 1138 0067 09       		.uleb128 0x9
 1139 0068 34       		.uleb128 0x34
 1140 0069 00       		.byte	0
 1141 006a 03       		.uleb128 0x3
 1142 006b 0E       		.uleb128 0xe
 1143 006c 3A       		.uleb128 0x3a
 1144 006d 0B       		.uleb128 0xb
 1145 006e 3B       		.uleb128 0x3b
 1146 006f 0B       		.uleb128 0xb
 1147 0070 49       		.uleb128 0x49
 1148 0071 13       		.uleb128 0x13
 1149 0072 02       		.uleb128 0x2
 1150 0073 17       		.uleb128 0x17
 1151 0074 00       		.byte	0
 1152 0075 00       		.byte	0
 1153 0076 0A       		.uleb128 0xa
 1154 0077 34       		.uleb128 0x34
 1155 0078 00       		.byte	0
 1156 0079 03       		.uleb128 0x3
 1157 007a 0E       		.uleb128 0xe
 1158 007b 3A       		.uleb128 0x3a
 1159 007c 0B       		.uleb128 0xb
 1160 007d 3B       		.uleb128 0x3b
 1161 007e 0B       		.uleb128 0xb
 1162 007f 49       		.uleb128 0x49
 1163 0080 13       		.uleb128 0x13
 1164 0081 3F       		.uleb128 0x3f
 1165 0082 19       		.uleb128 0x19
 1166 0083 3C       		.uleb128 0x3c
 1167 0084 19       		.uleb128 0x19
 1168 0085 00       		.byte	0
 1169 0086 00       		.byte	0
 1170 0087 00       		.byte	0
 1171              		.section	.debug_loc,"",%progbits
 1172              	.Ldebug_loc0:
 1173              	.LLST0:
 1174 0000 90010000 		.4byte	.LVL16
 1175 0004 9C010000 		.4byte	.LVL17
 1176 0008 0100     		.2byte	0x1
 1177 000a 50       		.byte	0x50
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 39


 1178 000b 9C010000 		.4byte	.LVL17
 1179 000f A0010000 		.4byte	.LVL18
 1180 0013 0800     		.2byte	0x8
 1181 0015 75       		.byte	0x75
 1182 0016 00       		.sleb128 0
 1183 0017 74       		.byte	0x74
 1184 0018 00       		.sleb128 0
 1185 0019 4F       		.byte	0x4f
 1186 001a 1A       		.byte	0x1a
 1187 001b 1C       		.byte	0x1c
 1188 001c 9F       		.byte	0x9f
 1189 001d A4010000 		.4byte	.LVL19
 1190 0021 C2010000 		.4byte	.LVL21
 1191 0025 0200     		.2byte	0x2
 1192 0027 38       		.byte	0x38
 1193 0028 9F       		.byte	0x9f
 1194 0029 C2010000 		.4byte	.LVL21
 1195 002d D4010000 		.4byte	.LVL22
 1196 0031 0200     		.2byte	0x2
 1197 0033 37       		.byte	0x37
 1198 0034 9F       		.byte	0x9f
 1199 0035 D4010000 		.4byte	.LVL22
 1200 0039 EA010000 		.4byte	.LVL23
 1201 003d 0100     		.2byte	0x1
 1202 003f 50       		.byte	0x50
 1203 0040 EA010000 		.4byte	.LVL23
 1204 0044 02020000 		.4byte	.LVL24
 1205 0048 0300     		.2byte	0x3
 1206 004a 70       		.byte	0x70
 1207 004b 7F       		.sleb128 -1
 1208 004c 9F       		.byte	0x9f
 1209 004d 02020000 		.4byte	.LVL24
 1210 0051 1A020000 		.4byte	.LVL25
 1211 0055 0300     		.2byte	0x3
 1212 0057 70       		.byte	0x70
 1213 0058 7E       		.sleb128 -2
 1214 0059 9F       		.byte	0x9f
 1215 005a 1A020000 		.4byte	.LVL25
 1216 005e 32020000 		.4byte	.LVL26
 1217 0062 0300     		.2byte	0x3
 1218 0064 70       		.byte	0x70
 1219 0065 7D       		.sleb128 -3
 1220 0066 9F       		.byte	0x9f
 1221 0067 32020000 		.4byte	.LVL26
 1222 006b 4A020000 		.4byte	.LVL27
 1223 006f 0300     		.2byte	0x3
 1224 0071 70       		.byte	0x70
 1225 0072 7C       		.sleb128 -4
 1226 0073 9F       		.byte	0x9f
 1227 0074 4A020000 		.4byte	.LVL27
 1228 0078 4E020000 		.4byte	.LVL28
 1229 007c 0300     		.2byte	0x3
 1230 007e 70       		.byte	0x70
 1231 007f 7B       		.sleb128 -5
 1232 0080 9F       		.byte	0x9f
 1233 0081 4E020000 		.4byte	.LVL28
 1234 0085 60020000 		.4byte	.LVL29
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 40


 1235 0089 0200     		.2byte	0x2
 1236 008b 31       		.byte	0x31
 1237 008c 9F       		.byte	0x9f
 1238 008d 60020000 		.4byte	.LVL29
 1239 0091 62020000 		.4byte	.LVL30
 1240 0095 0200     		.2byte	0x2
 1241 0097 30       		.byte	0x30
 1242 0098 9F       		.byte	0x9f
 1243 0099 26040000 		.4byte	.LVL41
 1244 009d 44040000 		.4byte	.LVL42
 1245 00a1 0300     		.2byte	0x3
 1246 00a3 70       		.byte	0x70
 1247 00a4 7F       		.sleb128 -1
 1248 00a5 9F       		.byte	0x9f
 1249 00a6 56040000 		.4byte	.LVL43
 1250 00aa 8C040000 		.4byte	.LFE2
 1251 00ae 0100     		.2byte	0x1
 1252 00b0 50       		.byte	0x50
 1253 00b1 00000000 		.4byte	0
 1254 00b5 00000000 		.4byte	0
 1255              	.LLST1:
 1256 00b9 00000000 		.4byte	.LVL0
 1257 00bd 46000000 		.4byte	.LVL2
 1258 00c1 0200     		.2byte	0x2
 1259 00c3 30       		.byte	0x30
 1260 00c4 9F       		.byte	0x9f
 1261 00c5 46000000 		.4byte	.LVL2
 1262 00c9 56000000 		.4byte	.LVL3
 1263 00cd 0200     		.2byte	0x2
 1264 00cf 31       		.byte	0x31
 1265 00d0 9F       		.byte	0x9f
 1266 00d1 6E000000 		.4byte	.LVL4
 1267 00d5 82000000 		.4byte	.LVL5
 1268 00d9 0100     		.2byte	0x1
 1269 00db 51       		.byte	0x51
 1270 00dc A6000000 		.4byte	.LVL6
 1271 00e0 B0000000 		.4byte	.LVL7
 1272 00e4 0100     		.2byte	0x1
 1273 00e6 51       		.byte	0x51
 1274 00e7 D8000000 		.4byte	.LVL8
 1275 00eb EA000000 		.4byte	.LVL9
 1276 00ef 0100     		.2byte	0x1
 1277 00f1 51       		.byte	0x51
 1278 00f2 F6000000 		.4byte	.LVL10
 1279 00f6 FE000000 		.4byte	.LVL11
 1280 00fa 0200     		.2byte	0x2
 1281 00fc 31       		.byte	0x31
 1282 00fd 9F       		.byte	0x9f
 1283 00fe 36010000 		.4byte	.LVL12
 1284 0102 48010000 		.4byte	.LVL13
 1285 0106 0200     		.2byte	0x2
 1286 0108 30       		.byte	0x30
 1287 0109 9F       		.byte	0x9f
 1288 010a 48010000 		.4byte	.LVL13
 1289 010e 4A010000 		.4byte	.LVL14
 1290 0112 0200     		.2byte	0x2
 1291 0114 31       		.byte	0x31
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 41


 1292 0115 9F       		.byte	0x9f
 1293 0116 4A010000 		.4byte	.LVL14
 1294 011a 6A010000 		.4byte	.LVL15
 1295 011e 0100     		.2byte	0x1
 1296 0120 51       		.byte	0x51
 1297 0121 A4010000 		.4byte	.LVL19
 1298 0125 A6010000 		.4byte	.LVL20
 1299 0129 0200     		.2byte	0x2
 1300 012b 31       		.byte	0x31
 1301 012c 9F       		.byte	0x9f
 1302 012d A6010000 		.4byte	.LVL20
 1303 0131 62020000 		.4byte	.LVL30
 1304 0135 0100     		.2byte	0x1
 1305 0137 51       		.byte	0x51
 1306 0138 92020000 		.4byte	.LVL31
 1307 013c A0020000 		.4byte	.LVL33
 1308 0140 0100     		.2byte	0x1
 1309 0142 51       		.byte	0x51
 1310 0143 38030000 		.4byte	.LVL34
 1311 0147 3C030000 		.4byte	.LVL35
 1312 014b 0200     		.2byte	0x2
 1313 014d 31       		.byte	0x31
 1314 014e 9F       		.byte	0x9f
 1315 014f 3C030000 		.4byte	.LVL35
 1316 0153 C4030000 		.4byte	.LVL36
 1317 0157 0100     		.2byte	0x1
 1318 0159 51       		.byte	0x51
 1319 015a 06040000 		.4byte	.LVL37
 1320 015e 08040000 		.4byte	.LVL38
 1321 0162 0200     		.2byte	0x2
 1322 0164 31       		.byte	0x31
 1323 0165 9F       		.byte	0x9f
 1324 0166 20040000 		.4byte	.LVL39
 1325 016a 22040000 		.4byte	.LVL40
 1326 016e 0200     		.2byte	0x2
 1327 0170 31       		.byte	0x31
 1328 0171 9F       		.byte	0x9f
 1329 0172 26040000 		.4byte	.LVL41
 1330 0176 8C040000 		.4byte	.LFE2
 1331 017a 0100     		.2byte	0x1
 1332 017c 51       		.byte	0x51
 1333 017d 00000000 		.4byte	0
 1334 0181 00000000 		.4byte	0
 1335              		.section	.debug_aranges,"",%progbits
 1336 0000 1C000000 		.4byte	0x1c
 1337 0004 0200     		.2byte	0x2
 1338 0006 00000000 		.4byte	.Ldebug_info0
 1339 000a 04       		.byte	0x4
 1340 000b 00       		.byte	0
 1341 000c 0000     		.2byte	0
 1342 000e 0000     		.2byte	0
 1343 0010 00000000 		.4byte	.LFB2
 1344 0014 8C040000 		.4byte	.LFE2-.LFB2
 1345 0018 00000000 		.4byte	0
 1346 001c 00000000 		.4byte	0
 1347              		.section	.debug_ranges,"",%progbits
 1348              	.Ldebug_ranges0:
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 42


 1349 0000 00000000 		.4byte	.LFB2
 1350 0004 8C040000 		.4byte	.LFE2
 1351 0008 00000000 		.4byte	0
 1352 000c 00000000 		.4byte	0
 1353              		.section	.debug_line,"",%progbits
 1354              	.Ldebug_line0:
 1355 0000 AC010000 		.section	.debug_str,"MS",%progbits,1
 1355      02006900 
 1355      00000201 
 1355      FB0E0D00 
 1355      01010101 
 1356              	.LASF15:
 1357 0000 72656733 		.ascii	"reg32\000"
 1357      3200
 1358              	.LASF25:
 1359 0006 4932434D 		.ascii	"I2CM_mstrRdBufSize\000"
 1359      5F6D7374 
 1359      72526442 
 1359      75665369 
 1359      7A6500
 1360              	.LASF26:
 1361 0019 4932434D 		.ascii	"I2CM_mstrRdBufIndex\000"
 1361      5F6D7374 
 1361      72526442 
 1361      7566496E 
 1361      64657800 
 1362              	.LASF33:
 1363 002d 433A5C50 		.ascii	"C:\\Program Files (x86)\\Cypress\\CYALKIT-E02 Solar"
 1363      726F6772 
 1363      616D2046 
 1363      696C6573 
 1363      20287838 
 1364 005d 2D506F77 		.ascii	"-Powered BLE Sensor Beacon RDK\\1.0\\Firmware\\BLE\\"
 1364      65726564 
 1364      20424C45 
 1364      2053656E 
 1364      736F7220 
 1365 008d 536F6C61 		.ascii	"Solar_BLE_Sensor\\Solar_BLE_Sensor.cydsn\000"
 1365      725F424C 
 1365      455F5365 
 1365      6E736F72 
 1365      5C536F6C 
 1366              	.LASF3:
 1367 00b5 73686F72 		.ascii	"short unsigned int\000"
 1367      7420756E 
 1367      7369676E 
 1367      65642069 
 1367      6E7400
 1368              	.LASF19:
 1369 00c8 656E6454 		.ascii	"endTransfer\000"
 1369      72616E73 
 1369      66657200 
 1370              	.LASF21:
 1371 00d4 4932434D 		.ascii	"I2CM_state\000"
 1371      5F737461 
 1371      746500
 1372              	.LASF22:
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 43


 1373 00df 4932434D 		.ascii	"I2CM_mstrStatus\000"
 1373      5F6D7374 
 1373      72537461 
 1373      74757300 
 1374              	.LASF12:
 1375 00ef 666C6F61 		.ascii	"float\000"
 1375      7400
 1376              	.LASF28:
 1377 00f5 4932434D 		.ascii	"I2CM_mstrWrBufSize\000"
 1377      5F6D7374 
 1377      72577242 
 1377      75665369 
 1377      7A6500
 1378              	.LASF34:
 1379 0108 4932434D 		.ascii	"I2CM_I2C_ISR\000"
 1379      5F493243 
 1379      5F495352 
 1379      00
 1380              	.LASF18:
 1381 0115 64696666 		.ascii	"diffCount\000"
 1381      436F756E 
 1381      7400
 1382              	.LASF9:
 1383 011f 75696E74 		.ascii	"uint8\000"
 1383      3800
 1384              	.LASF20:
 1385 0125 4932434D 		.ascii	"I2CM_customIntrHandler\000"
 1385      5F637573 
 1385      746F6D49 
 1385      6E747248 
 1385      616E646C 
 1386              	.LASF24:
 1387 013c 4932434D 		.ascii	"I2CM_mstrRdBufPtr\000"
 1387      5F6D7374 
 1387      72526442 
 1387      75665074 
 1387      7200
 1388              	.LASF1:
 1389 014e 756E7369 		.ascii	"unsigned char\000"
 1389      676E6564 
 1389      20636861 
 1389      7200
 1390              	.LASF13:
 1391 015c 646F7562 		.ascii	"double\000"
 1391      6C6500
 1392              	.LASF10:
 1393 0163 75696E74 		.ascii	"uint16\000"
 1393      313600
 1394              	.LASF32:
 1395 016a 47656E65 		.ascii	"Generated_Source\\PSoC4\\I2CM_I2C_INT.c\000"
 1395      72617465 
 1395      645F536F 
 1395      75726365 
 1395      5C50536F 
 1396              	.LASF11:
 1397 0190 75696E74 		.ascii	"uint32\000"
 1397      333200
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 44


 1398              	.LASF31:
 1399 0197 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 1399      4320342E 
 1399      392E3320 
 1399      32303135 
 1399      30333033 
 1400 01ca 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m0 -mthumb -g -O"
 1400      20726576 
 1400      6973696F 
 1400      6E203232 
 1400      31323230 
 1401 01fd 33202D66 		.ascii	"3 -ffunction-sections -ffat-lto-objects\000"
 1401      66756E63 
 1401      74696F6E 
 1401      2D736563 
 1401      74696F6E 
 1402              	.LASF5:
 1403 0225 6C6F6E67 		.ascii	"long unsigned int\000"
 1403      20756E73 
 1403      69676E65 
 1403      6420696E 
 1403      7400
 1404              	.LASF8:
 1405 0237 756E7369 		.ascii	"unsigned int\000"
 1405      676E6564 
 1405      20696E74 
 1405      00
 1406              	.LASF29:
 1407 0244 4932434D 		.ascii	"I2CM_mstrWrBufIndex\000"
 1407      5F6D7374 
 1407      72577242 
 1407      7566496E 
 1407      64657800 
 1408              	.LASF7:
 1409 0258 6C6F6E67 		.ascii	"long long unsigned int\000"
 1409      206C6F6E 
 1409      6720756E 
 1409      7369676E 
 1409      65642069 
 1410              	.LASF16:
 1411 026f 63796973 		.ascii	"cyisraddress\000"
 1411      72616464 
 1411      72657373 
 1411      00
 1412              	.LASF17:
 1413 027c 73697A65 		.ascii	"sizetype\000"
 1413      74797065 
 1413      00
 1414              	.LASF6:
 1415 0285 6C6F6E67 		.ascii	"long long int\000"
 1415      206C6F6E 
 1415      6720696E 
 1415      7400
 1416              	.LASF27:
 1417 0293 4932434D 		.ascii	"I2CM_mstrWrBufPtr\000"
 1417      5F6D7374 
 1417      72577242 
ARM GAS  C:\Users\ramanatg\AppData\Local\Temp\ccFCTWSe.s 			page 45


 1417      75665074 
 1417      7200
 1418              	.LASF14:
 1419 02a5 63686172 		.ascii	"char\000"
 1419      00
 1420              	.LASF23:
 1421 02aa 4932434D 		.ascii	"I2CM_mstrControl\000"
 1421      5F6D7374 
 1421      72436F6E 
 1421      74726F6C 
 1421      00
 1422              	.LASF2:
 1423 02bb 73686F72 		.ascii	"short int\000"
 1423      7420696E 
 1423      7400
 1424              	.LASF4:
 1425 02c5 6C6F6E67 		.ascii	"long int\000"
 1425      20696E74 
 1425      00
 1426              	.LASF0:
 1427 02ce 7369676E 		.ascii	"signed char\000"
 1427      65642063 
 1427      68617200 
 1428              	.LASF30:
 1429 02da 4932434D 		.ascii	"I2CM_mstrWrBufIndexTmp\000"
 1429      5F6D7374 
 1429      72577242 
 1429      7566496E 
 1429      64657854 
 1430              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
