Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 13:58:46 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/splin_pf/splin_pf_ED97_3_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 Delay1No12_instance/Y_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.950ns (29.195%)  route 2.304ns (70.805%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 7.051 - 4.000 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.715ns (routing 1.620ns, distribution 1.095ns)
  Clock Net Delay (Destination): 2.404ns (routing 1.471ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2810, routed)        2.715     3.652    Delay1No12_instance/clk_IBUF_BUFG
    SLICE_X123Y261       FDCE                                         r  Delay1No12_instance/Y_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y261       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.731 r  Delay1No12_instance/Y_reg[19]/Q
                         net (fo=4, routed)           0.253     3.984    Delay1No11_instance/Y_reg[33]_0[19]
    SLICE_X121Y264       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     4.109 r  Delay1No11_instance/geqOp_carry__0_i_15__1/O
                         net (fo=1, routed)           0.016     4.125    SumTree6_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X121Y264       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.315 r  SumTree6_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.341    SumTree6_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X121Y265       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.393 r  SumTree6_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.413     4.806    Delay1No12_instance/CO[0]
    SLICE_X117Y267       LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.067     4.873 f  Delay1No12_instance/shiftedFracY_d1[12]_i_4__1/O
                         net (fo=3, routed)           0.179     5.052    Delay1No11_instance/Y_reg[23]_0[0]
    SLICE_X118Y268       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     5.153 f  Delay1No11_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.071     5.224    Delay1No11_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X118Y268       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     5.373 r  Delay1No11_instance/shiftedFracY_d1[49]_i_7__1/O
                         net (fo=32, routed)          0.420     5.793    Delay1No12_instance/Y_reg[23]_0
    SLICE_X123Y265       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     5.890 r  Delay1No12_instance/shiftedFracY_d1[9]_i_2__1/O
                         net (fo=4, routed)           0.492     6.382    Delay1No12_instance/SumTree6_impl_instance/level2[10]
    SLICE_X127Y264       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     6.472 r  Delay1No12_instance/shiftedFracY_d1[9]_i_1__1/O
                         net (fo=2, routed)           0.434     6.906    SumTree6_impl_instance/FPAddSubOp_instance/level4__0[9]
    SLICE_X125Y262       FDRE                                         r  SumTree6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2810, routed)        2.404     7.051    SumTree6_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X125Y262       FDRE                                         r  SumTree6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]/C
                         clock pessimism              0.494     7.544    
                         clock uncertainty           -0.035     7.509    
    SLICE_X125Y262       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     7.534    SumTree6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.534    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  0.628    




