Analysis & Synthesis report for chat
Tue Jun 10 02:42:24 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |chat|Controller:u_controller|state
 12. State Machine - |chat|Controller:u_controller|Keyboard:u2|state
 13. State Machine - |chat|Controller:u_controller|SerialToString:u_serialToString|state
 14. State Machine - |chat|Controller:u_controller|SerialToString:u_serialToString|serial:u|state_s
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for alpha_a:u2_1|altsyncram:altsyncram_component|altsyncram_t081:auto_generated
 22. Source assignments for alpha_b:u2_2|altsyncram:altsyncram_component|altsyncram_hv71:auto_generated
 23. Source assignments for alpha_c:u2_3|altsyncram:altsyncram_component|altsyncram_iv71:auto_generated
 24. Source assignments for alpha_d:u2_4|altsyncram:altsyncram_component|altsyncram_0181:auto_generated
 25. Source assignments for alpha_e:u2_5|altsyncram:altsyncram_component|altsyncram_kv71:auto_generated
 26. Source assignments for alpha_f:u2_6|altsyncram:altsyncram_component|altsyncram_2181:auto_generated
 27. Source assignments for alpha_g:u2_7|altsyncram:altsyncram_component|altsyncram_mv71:auto_generated
 28. Source assignments for alpha_h:u2_8|altsyncram:altsyncram_component|altsyncram_4181:auto_generated
 29. Source assignments for alpha_i:u2_9|altsyncram:altsyncram_component|altsyncram_ov71:auto_generated
 30. Source assignments for alpha_j:u2_10|altsyncram:altsyncram_component|altsyncram_pv71:auto_generated
 31. Source assignments for alpha_k:u2_11|altsyncram:altsyncram_component|altsyncram_7181:auto_generated
 32. Source assignments for alpha_l:u2_12|altsyncram:altsyncram_component|altsyncram_rv71:auto_generated
 33. Source assignments for alpha_m:u2_13|altsyncram:altsyncram_component|altsyncram_9181:auto_generated
 34. Source assignments for alpha_n:u2_14|altsyncram:altsyncram_component|altsyncram_tv71:auto_generated
 35. Source assignments for alpha_o:u2_15|altsyncram:altsyncram_component|altsyncram_uv71:auto_generated
 36. Source assignments for alpha_p:u2_16|altsyncram:altsyncram_component|altsyncram_c181:auto_generated
 37. Source assignments for alpha_q:u2_17|altsyncram:altsyncram_component|altsyncram_0081:auto_generated
 38. Source assignments for alpha_r:u2_18|altsyncram:altsyncram_component|altsyncram_e181:auto_generated
 39. Source assignments for alpha_s:u2_19|altsyncram:altsyncram_component|altsyncram_2081:auto_generated
 40. Source assignments for alpha_t:u2_20|altsyncram:altsyncram_component|altsyncram_g181:auto_generated
 41. Source assignments for alpha_u:u2_21|altsyncram:altsyncram_component|altsyncram_4081:auto_generated
 42. Source assignments for alpha_v:u2_22|altsyncram:altsyncram_component|altsyncram_5081:auto_generated
 43. Source assignments for alpha_w:u2_23|altsyncram:altsyncram_component|altsyncram_j181:auto_generated
 44. Source assignments for alpha_x:u2_24|altsyncram:altsyncram_component|altsyncram_7081:auto_generated
 45. Source assignments for alpha_y:u2_25|altsyncram:altsyncram_component|altsyncram_l181:auto_generated
 46. Source assignments for alpha_z:u2_26|altsyncram:altsyncram_component|altsyncram_9081:auto_generated
 47. Source assignments for alpha_A_caps:u2_27|altsyncram:altsyncram_component|altsyncram_s381:auto_generated
 48. Source assignments for alpha_B_caps:u2_28|altsyncram:altsyncram_component|altsyncram_g281:auto_generated
 49. Source assignments for alpha_C_caps:u2_29|altsyncram:altsyncram_component|altsyncram_h281:auto_generated
 50. Source assignments for alpha_D_caps:u2_30|altsyncram:altsyncram_component|altsyncram_v381:auto_generated
 51. Source assignments for alpha_E_caps:u2_31|altsyncram:altsyncram_component|altsyncram_j281:auto_generated
 52. Source assignments for alpha_F_caps:u2_32|altsyncram:altsyncram_component|altsyncram_1481:auto_generated
 53. Source assignments for alpha_G_caps:u2_33|altsyncram:altsyncram_component|altsyncram_l281:auto_generated
 54. Source assignments for alpha_H_caps:u2_34|altsyncram:altsyncram_component|altsyncram_3481:auto_generated
 55. Source assignments for alpha_I_caps:u2_35|altsyncram:altsyncram_component|altsyncram_n281:auto_generated
 56. Source assignments for alpha_J_caps:u2_36|altsyncram:altsyncram_component|altsyncram_o281:auto_generated
 57. Source assignments for alpha_K_caps:u2_37|altsyncram:altsyncram_component|altsyncram_6481:auto_generated
 58. Source assignments for alpha_L_caps:u2_38|altsyncram:altsyncram_component|altsyncram_q281:auto_generated
 59. Source assignments for alpha_M_caps:u2_39|altsyncram:altsyncram_component|altsyncram_8481:auto_generated
 60. Source assignments for alpha_N_caps:u2_40|altsyncram:altsyncram_component|altsyncram_s281:auto_generated
 61. Source assignments for alpha_O_caps:u2_41|altsyncram:altsyncram_component|altsyncram_t281:auto_generated
 62. Source assignments for alpha_P_caps:u2_42|altsyncram:altsyncram_component|altsyncram_b481:auto_generated
 63. Source assignments for alpha_Q_caps:u2_43|altsyncram:altsyncram_component|altsyncram_v281:auto_generated
 64. Source assignments for alpha_R_caps:u2_44|altsyncram:altsyncram_component|altsyncram_d481:auto_generated
 65. Source assignments for alpha_S_caps:u2_45|altsyncram:altsyncram_component|altsyncram_1381:auto_generated
 66. Source assignments for alpha_T_caps:u2_46|altsyncram:altsyncram_component|altsyncram_f481:auto_generated
 67. Source assignments for alpha_U_caps:u2_47|altsyncram:altsyncram_component|altsyncram_3381:auto_generated
 68. Source assignments for alpha_V_caps:u2_48|altsyncram:altsyncram_component|altsyncram_4381:auto_generated
 69. Source assignments for alpha_W_caps:u2_49|altsyncram:altsyncram_component|altsyncram_i481:auto_generated
 70. Source assignments for alpha_X_caps:u2_50|altsyncram:altsyncram_component|altsyncram_6381:auto_generated
 71. Source assignments for alpha_Y_caps:u2_51|altsyncram:altsyncram_component|altsyncram_k481:auto_generated
 72. Source assignments for alpha_Z_caps:u2_52|altsyncram:altsyncram_component|altsyncram_8381:auto_generated
 73. Source assignments for num_0:u2_53|altsyncram:altsyncram_component|altsyncram_cv71:auto_generated
 74. Source assignments for num_1:u2_54|altsyncram:altsyncram_component|altsyncram_0u71:auto_generated
 75. Source assignments for num_2:u2_55|altsyncram:altsyncram_component|altsyncram_1u71:auto_generated
 76. Source assignments for num_3:u2_56|altsyncram:altsyncram_component|altsyncram_fv71:auto_generated
 77. Source assignments for num_4:u2_57|altsyncram:altsyncram_component|altsyncram_3u71:auto_generated
 78. Source assignments for num_5:u2_58|altsyncram:altsyncram_component|altsyncram_jv71:auto_generated
 79. Source assignments for num_6:u2_59|altsyncram:altsyncram_component|altsyncram_5u71:auto_generated
 80. Source assignments for num_7:u2_60|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated
 81. Source assignments for num_8:u2_61|altsyncram:altsyncram_component|altsyncram_lv71:auto_generated
 82. Source assignments for num_9:u2_62|altsyncram:altsyncram_component|altsyncram_8u71:auto_generated
 83. Source assignments for alpha_sur:u2_63|altsyncram:altsyncram_component|altsyncram_9781:auto_generated
 84. Source assignments for alpha_que:u2_64|altsyncram:altsyncram_component|altsyncram_q681:auto_generated
 85. Source assignments for alpha_dot:u2_65|altsyncram:altsyncram_component|altsyncram_m681:auto_generated
 86. Source assignments for alpha_com:u2_66|altsyncram:altsyncram_component|altsyncram_e681:auto_generated
 87. Source assignments for ch_a0:u_ch_1|altsyncram:altsyncram_component|altsyncram_aa81:auto_generated
 88. Source assignments for ch_a1:u_ch_2|altsyncram:altsyncram_component|altsyncram_ba81:auto_generated
 89. Source assignments for ch_a2:u_ch_3|altsyncram:altsyncram_component|altsyncram_ca81:auto_generated
 90. Source assignments for ch_a3:u_ch_4|altsyncram:altsyncram_component|altsyncram_da81:auto_generated
 91. Source assignments for ch_a4:u_ch_5|altsyncram:altsyncram_component|altsyncram_ea81:auto_generated
 92. Source assignments for ch_a5:u_ch_6|altsyncram:altsyncram_component|altsyncram_fa81:auto_generated
 93. Source assignments for ch_b0:u_ch_7|altsyncram:altsyncram_component|altsyncram_ga81:auto_generated
 94. Source assignments for ch_b1:u_ch_8|altsyncram:altsyncram_component|altsyncram_ha81:auto_generated
 95. Source assignments for ch_b2:u_ch_9|altsyncram:altsyncram_component|altsyncram_ia81:auto_generated
 96. Source assignments for ch_b3:u_ch_10|altsyncram:altsyncram_component|altsyncram_ja81:auto_generated
 97. Source assignments for ch_b4:u_ch_11|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated
 98. Source assignments for ch_b5:u_ch_12|altsyncram:altsyncram_component|altsyncram_la81:auto_generated
 99. Source assignments for ch_b6:u_ch_13|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated
100. Source assignments for ch_b7:u_ch_14|altsyncram:altsyncram_component|altsyncram_na81:auto_generated
101. Source assignments for ch_b8:u_ch_15|altsyncram:altsyncram_component|altsyncram_oa81:auto_generated
102. Source assignments for ch_b9:u_ch_16|altsyncram:altsyncram_component|altsyncram_pa81:auto_generated
103. Source assignments for ch_ba:u_ch_17|altsyncram:altsyncram_component|altsyncram_sb81:auto_generated
104. Source assignments for ch_bb:u_ch_18|altsyncram:altsyncram_component|altsyncram_tb81:auto_generated
105. Source assignments for ch_bc:u_ch_19|altsyncram:altsyncram_component|altsyncram_ub81:auto_generated
106. Source assignments for ch_c0:u_ch_20|altsyncram:altsyncram_component|altsyncram_qa81:auto_generated
107. Source assignments for ch_c1:u_ch_21|altsyncram:altsyncram_component|altsyncram_ra81:auto_generated
108. Source assignments for ch_c2:u_ch_22|altsyncram:altsyncram_component|altsyncram_sa81:auto_generated
109. Source assignments for ch_c3:u_ch_23|altsyncram:altsyncram_component|altsyncram_ta81:auto_generated
110. Source assignments for ch_c4:u_ch_24|altsyncram:altsyncram_component|altsyncram_ua81:auto_generated
111. Source assignments for ch_c5:u_ch_25|altsyncram:altsyncram_component|altsyncram_va81:auto_generated
112. Source assignments for ch_d0:u_ch_26|altsyncram:altsyncram_component|altsyncram_0b81:auto_generated
113. Source assignments for ch_d1:u_ch_27|altsyncram:altsyncram_component|altsyncram_1b81:auto_generated
114. Source assignments for ch_d2:u_ch_28|altsyncram:altsyncram_component|altsyncram_2b81:auto_generated
115. Source assignments for ch_d3:u_ch_29|altsyncram:altsyncram_component|altsyncram_3b81:auto_generated
116. Source assignments for ch_d4:u_ch_30|altsyncram:altsyncram_component|altsyncram_4b81:auto_generated
117. Source assignments for ch_d5:u_ch_31|altsyncram:altsyncram_component|altsyncram_5b81:auto_generated
118. Source assignments for ch_d6:u_ch_32|altsyncram:altsyncram_component|altsyncram_6b81:auto_generated
119. Source assignments for ch_e0:u_ch_33|altsyncram:altsyncram_component|altsyncram_7b81:auto_generated
120. Source assignments for ch_f0:u_ch_34|altsyncram:altsyncram_component|altsyncram_8b81:auto_generated
121. Source assignments for ch_f1:u_ch_35|altsyncram:altsyncram_component|altsyncram_9b81:auto_generated
122. Source assignments for ch_f2:u_ch_36|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated
123. Source assignments for ch_f3:u_ch_37|altsyncram:altsyncram_component|altsyncram_bb81:auto_generated
124. Source assignments for ch_f4:u_ch_38|altsyncram:altsyncram_component|altsyncram_cb81:auto_generated
125. Source assignments for ch_f5:u_ch_39|altsyncram:altsyncram_component|altsyncram_db81:auto_generated
126. Source assignments for ch_g0:u_ch_40|altsyncram:altsyncram_component|altsyncram_eb81:auto_generated
127. Source assignments for ch_g1:u_ch_41|altsyncram:altsyncram_component|altsyncram_fb81:auto_generated
128. Source assignments for ch_g2:u_ch_42|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated
129. Source assignments for ch_g3:u_ch_43|altsyncram:altsyncram_component|altsyncram_hb81:auto_generated
130. Source assignments for ch_g4:u_ch_44|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated
131. Source assignments for ch_g5:u_ch_45|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated
132. Source assignments for ch_g6:u_ch_46|altsyncram:altsyncram_component|altsyncram_kb81:auto_generated
133. Source assignments for ch_h0:u_ch_47|altsyncram:altsyncram_component|altsyncram_lb81:auto_generated
134. Source assignments for ch_h1:u_ch_48|altsyncram:altsyncram_component|altsyncram_mb81:auto_generated
135. Source assignments for ch_h2:u_ch_49|altsyncram:altsyncram_component|altsyncram_nb81:auto_generated
136. Source assignments for ch_h3:u_ch_50|altsyncram:altsyncram_component|altsyncram_ob81:auto_generated
137. Source assignments for ch_h4:u_ch_51|altsyncram:altsyncram_component|altsyncram_pb81:auto_generated
138. Source assignments for ch_h5:u_ch_52|altsyncram:altsyncram_component|altsyncram_qb81:auto_generated
139. Source assignments for ch_h6:u_ch_53|altsyncram:altsyncram_component|altsyncram_rb81:auto_generated
140. Source assignments for ch_h7:u_ch_54|altsyncram:altsyncram_component|altsyncram_vb81:auto_generated
141. Source assignments for ch_j0:u_ch_56|altsyncram:altsyncram_component|altsyncram_0c81:auto_generated
142. Source assignments for ch_j1:u_ch_57|altsyncram:altsyncram_component|altsyncram_1c81:auto_generated
143. Source assignments for ch_j2:u_ch_58|altsyncram:altsyncram_component|altsyncram_2c81:auto_generated
144. Source assignments for ch_k0:u_ch_59|altsyncram:altsyncram_component|altsyncram_3c81:auto_generated
145. Source assignments for ch_k1:u_ch_60|altsyncram:altsyncram_component|altsyncram_4c81:auto_generated
146. Source assignments for ch_k2:u_ch_61|altsyncram:altsyncram_component|altsyncram_5c81:auto_generated
147. Source assignments for ch_k3:u_ch_62|altsyncram:altsyncram_component|altsyncram_6c81:auto_generated
148. Source assignments for ch_l0:u_ch_64|altsyncram:altsyncram_component|altsyncram_7c81:auto_generated
149. Source assignments for ch_l1:u_ch_65|altsyncram:altsyncram_component|altsyncram_8c81:auto_generated
150. Source assignments for ch_l2:u_ch_66|altsyncram:altsyncram_component|altsyncram_9c81:auto_generated
151. Source assignments for ch_l3:u_ch_67|altsyncram:altsyncram_component|altsyncram_ac81:auto_generated
152. Source assignments for ch_m0:u_ch_68|altsyncram:altsyncram_component|altsyncram_bc81:auto_generated
153. Source assignments for ch_m1:u_ch_69|altsyncram:altsyncram_component|altsyncram_cc81:auto_generated
154. Source assignments for ch_m2:u_ch_70|altsyncram:altsyncram_component|altsyncram_dc81:auto_generated
155. Source assignments for ch_n0:u_ch_71|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated
156. Source assignments for ch_n1:u_ch_72|altsyncram:altsyncram_component|altsyncram_fc81:auto_generated
157. Source assignments for ch_n2:u_ch_73|altsyncram:altsyncram_component|altsyncram_gc81:auto_generated
158. Source assignments for ch_n3:u_ch_74|altsyncram:altsyncram_component|altsyncram_hc81:auto_generated
159. Source assignments for ch_o0:u_ch_75|altsyncram:altsyncram_component|altsyncram_ic81:auto_generated
160. Source assignments for ch_p0:u_ch_76|altsyncram:altsyncram_component|altsyncram_jc81:auto_generated
161. Source assignments for ch_p1:u_ch_77|altsyncram:altsyncram_component|altsyncram_kc81:auto_generated
162. Source assignments for ch_q0:u_ch_78|altsyncram:altsyncram_component|altsyncram_lc81:auto_generated
163. Source assignments for ch_q1:u_ch_79|altsyncram:altsyncram_component|altsyncram_mc81:auto_generated
164. Source assignments for ch_q2:u_ch_80|altsyncram:altsyncram_component|altsyncram_nc81:auto_generated
165. Source assignments for ch_q3:u_ch_81|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated
166. Source assignments for ch_q4:u_ch_82|altsyncram:altsyncram_component|altsyncram_pc81:auto_generated
167. Source assignments for ch_q5:u_ch_83|altsyncram:altsyncram_component|altsyncram_qc81:auto_generated
168. Source assignments for ch_r0:u_ch_84|altsyncram:altsyncram_component|altsyncram_rc81:auto_generated
169. Source assignments for ch_r1:u_ch_85|altsyncram:altsyncram_component|altsyncram_sc81:auto_generated
170. Source assignments for ch_r2:u_ch_86|altsyncram:altsyncram_component|altsyncram_tc81:auto_generated
171. Source assignments for ch_s0:u_ch_87|altsyncram:altsyncram_component|altsyncram_uc81:auto_generated
172. Source assignments for ch_s1:u_ch_88|altsyncram:altsyncram_component|altsyncram_vc81:auto_generated
173. Source assignments for ch_s2:u_ch_89|altsyncram:altsyncram_component|altsyncram_0d81:auto_generated
174. Source assignments for ch_s3:u_ch_90|altsyncram:altsyncram_component|altsyncram_1d81:auto_generated
175. Source assignments for ch_s4:u_ch_91|altsyncram:altsyncram_component|altsyncram_2d81:auto_generated
176. Source assignments for ch_s5:u_ch_92|altsyncram:altsyncram_component|altsyncram_3d81:auto_generated
177. Source assignments for ch_t0:u_ch_93|altsyncram:altsyncram_component|altsyncram_4d81:auto_generated
178. Source assignments for ch_t1:u_ch_94|altsyncram:altsyncram_component|altsyncram_5d81:auto_generated
179. Source assignments for ch_t2:u_ch_95|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated
180. Source assignments for ch_t3:u_ch_96|altsyncram:altsyncram_component|altsyncram_7d81:auto_generated
181. Source assignments for ch_w0:u_ch_97|altsyncram:altsyncram_component|altsyncram_8d81:auto_generated
182. Source assignments for ch_w1:u_ch_98|altsyncram:altsyncram_component|altsyncram_9d81:auto_generated
183. Source assignments for ch_w2:u_ch_99|altsyncram:altsyncram_component|altsyncram_ad81:auto_generated
184. Source assignments for ch_x0:u_ch_100|altsyncram:altsyncram_component|altsyncram_bd81:auto_generated
185. Source assignments for ch_x1:u_ch_101|altsyncram:altsyncram_component|altsyncram_cd81:auto_generated
186. Source assignments for ch_x2:u_ch_102|altsyncram:altsyncram_component|altsyncram_dd81:auto_generated
187. Source assignments for ch_y0:u_ch_103|altsyncram:altsyncram_component|altsyncram_ed81:auto_generated
188. Source assignments for ch_y1:u_ch_104|altsyncram:altsyncram_component|altsyncram_fd81:auto_generated
189. Source assignments for ch_y2:u_ch_105|altsyncram:altsyncram_component|altsyncram_gd81:auto_generated
190. Source assignments for ch_y3:u_ch_106|altsyncram:altsyncram_component|altsyncram_hd81:auto_generated
191. Source assignments for ch_z0:u_ch_107|altsyncram:altsyncram_component|altsyncram_id81:auto_generated
192. Source assignments for ch_z1:u_ch_108|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated
193. Source assignments for ch_z2:u_ch_109|altsyncram:altsyncram_component|altsyncram_kd81:auto_generated
194. Source assignments for ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated
195. Parameter Settings for User Entity Instance: vga640480:u1|pll100_25:pll_clk|altpll:altpll_component
196. Parameter Settings for User Entity Instance: vga640480:u1|pll100_25:pll_clk2|altpll:altpll_component
197. Parameter Settings for User Entity Instance: alpha_a:u2_1|altsyncram:altsyncram_component
198. Parameter Settings for User Entity Instance: alpha_b:u2_2|altsyncram:altsyncram_component
199. Parameter Settings for User Entity Instance: alpha_c:u2_3|altsyncram:altsyncram_component
200. Parameter Settings for User Entity Instance: alpha_d:u2_4|altsyncram:altsyncram_component
201. Parameter Settings for User Entity Instance: alpha_e:u2_5|altsyncram:altsyncram_component
202. Parameter Settings for User Entity Instance: alpha_f:u2_6|altsyncram:altsyncram_component
203. Parameter Settings for User Entity Instance: alpha_g:u2_7|altsyncram:altsyncram_component
204. Parameter Settings for User Entity Instance: alpha_h:u2_8|altsyncram:altsyncram_component
205. Parameter Settings for User Entity Instance: alpha_i:u2_9|altsyncram:altsyncram_component
206. Parameter Settings for User Entity Instance: alpha_j:u2_10|altsyncram:altsyncram_component
207. Parameter Settings for User Entity Instance: alpha_k:u2_11|altsyncram:altsyncram_component
208. Parameter Settings for User Entity Instance: alpha_l:u2_12|altsyncram:altsyncram_component
209. Parameter Settings for User Entity Instance: alpha_m:u2_13|altsyncram:altsyncram_component
210. Parameter Settings for User Entity Instance: alpha_n:u2_14|altsyncram:altsyncram_component
211. Parameter Settings for User Entity Instance: alpha_o:u2_15|altsyncram:altsyncram_component
212. Parameter Settings for User Entity Instance: alpha_p:u2_16|altsyncram:altsyncram_component
213. Parameter Settings for User Entity Instance: alpha_q:u2_17|altsyncram:altsyncram_component
214. Parameter Settings for User Entity Instance: alpha_r:u2_18|altsyncram:altsyncram_component
215. Parameter Settings for User Entity Instance: alpha_s:u2_19|altsyncram:altsyncram_component
216. Parameter Settings for User Entity Instance: alpha_t:u2_20|altsyncram:altsyncram_component
217. Parameter Settings for User Entity Instance: alpha_u:u2_21|altsyncram:altsyncram_component
218. Parameter Settings for User Entity Instance: alpha_v:u2_22|altsyncram:altsyncram_component
219. Parameter Settings for User Entity Instance: alpha_w:u2_23|altsyncram:altsyncram_component
220. Parameter Settings for User Entity Instance: alpha_x:u2_24|altsyncram:altsyncram_component
221. Parameter Settings for User Entity Instance: alpha_y:u2_25|altsyncram:altsyncram_component
222. Parameter Settings for User Entity Instance: alpha_z:u2_26|altsyncram:altsyncram_component
223. Parameter Settings for User Entity Instance: alpha_A_caps:u2_27|altsyncram:altsyncram_component
224. Parameter Settings for User Entity Instance: alpha_B_caps:u2_28|altsyncram:altsyncram_component
225. Parameter Settings for User Entity Instance: alpha_C_caps:u2_29|altsyncram:altsyncram_component
226. Parameter Settings for User Entity Instance: alpha_D_caps:u2_30|altsyncram:altsyncram_component
227. Parameter Settings for User Entity Instance: alpha_E_caps:u2_31|altsyncram:altsyncram_component
228. Parameter Settings for User Entity Instance: alpha_F_caps:u2_32|altsyncram:altsyncram_component
229. Parameter Settings for User Entity Instance: alpha_G_caps:u2_33|altsyncram:altsyncram_component
230. Parameter Settings for User Entity Instance: alpha_H_caps:u2_34|altsyncram:altsyncram_component
231. Parameter Settings for User Entity Instance: alpha_I_caps:u2_35|altsyncram:altsyncram_component
232. Parameter Settings for User Entity Instance: alpha_J_caps:u2_36|altsyncram:altsyncram_component
233. Parameter Settings for User Entity Instance: alpha_K_caps:u2_37|altsyncram:altsyncram_component
234. Parameter Settings for User Entity Instance: alpha_L_caps:u2_38|altsyncram:altsyncram_component
235. Parameter Settings for User Entity Instance: alpha_M_caps:u2_39|altsyncram:altsyncram_component
236. Parameter Settings for User Entity Instance: alpha_N_caps:u2_40|altsyncram:altsyncram_component
237. Parameter Settings for User Entity Instance: alpha_O_caps:u2_41|altsyncram:altsyncram_component
238. Parameter Settings for User Entity Instance: alpha_P_caps:u2_42|altsyncram:altsyncram_component
239. Parameter Settings for User Entity Instance: alpha_Q_caps:u2_43|altsyncram:altsyncram_component
240. Parameter Settings for User Entity Instance: alpha_R_caps:u2_44|altsyncram:altsyncram_component
241. Parameter Settings for User Entity Instance: alpha_S_caps:u2_45|altsyncram:altsyncram_component
242. Parameter Settings for User Entity Instance: alpha_T_caps:u2_46|altsyncram:altsyncram_component
243. Parameter Settings for User Entity Instance: alpha_U_caps:u2_47|altsyncram:altsyncram_component
244. Parameter Settings for User Entity Instance: alpha_V_caps:u2_48|altsyncram:altsyncram_component
245. Parameter Settings for User Entity Instance: alpha_W_caps:u2_49|altsyncram:altsyncram_component
246. Parameter Settings for User Entity Instance: alpha_X_caps:u2_50|altsyncram:altsyncram_component
247. Parameter Settings for User Entity Instance: alpha_Y_caps:u2_51|altsyncram:altsyncram_component
248. Parameter Settings for User Entity Instance: alpha_Z_caps:u2_52|altsyncram:altsyncram_component
249. Parameter Settings for User Entity Instance: num_0:u2_53|altsyncram:altsyncram_component
250. Parameter Settings for User Entity Instance: num_1:u2_54|altsyncram:altsyncram_component
251. Parameter Settings for User Entity Instance: num_2:u2_55|altsyncram:altsyncram_component
252. Parameter Settings for User Entity Instance: num_3:u2_56|altsyncram:altsyncram_component
253. Parameter Settings for User Entity Instance: num_4:u2_57|altsyncram:altsyncram_component
254. Parameter Settings for User Entity Instance: num_5:u2_58|altsyncram:altsyncram_component
255. Parameter Settings for User Entity Instance: num_6:u2_59|altsyncram:altsyncram_component
256. Parameter Settings for User Entity Instance: num_7:u2_60|altsyncram:altsyncram_component
257. Parameter Settings for User Entity Instance: num_8:u2_61|altsyncram:altsyncram_component
258. Parameter Settings for User Entity Instance: num_9:u2_62|altsyncram:altsyncram_component
259. Parameter Settings for User Entity Instance: alpha_sur:u2_63|altsyncram:altsyncram_component
260. Parameter Settings for User Entity Instance: alpha_que:u2_64|altsyncram:altsyncram_component
261. Parameter Settings for User Entity Instance: alpha_dot:u2_65|altsyncram:altsyncram_component
262. Parameter Settings for User Entity Instance: alpha_com:u2_66|altsyncram:altsyncram_component
263. Parameter Settings for User Entity Instance: ch_a0:u_ch_1|altsyncram:altsyncram_component
264. Parameter Settings for User Entity Instance: ch_a1:u_ch_2|altsyncram:altsyncram_component
265. Parameter Settings for User Entity Instance: ch_a2:u_ch_3|altsyncram:altsyncram_component
266. Parameter Settings for User Entity Instance: ch_a3:u_ch_4|altsyncram:altsyncram_component
267. Parameter Settings for User Entity Instance: ch_a4:u_ch_5|altsyncram:altsyncram_component
268. Parameter Settings for User Entity Instance: ch_a5:u_ch_6|altsyncram:altsyncram_component
269. Parameter Settings for User Entity Instance: ch_b0:u_ch_7|altsyncram:altsyncram_component
270. Parameter Settings for User Entity Instance: ch_b1:u_ch_8|altsyncram:altsyncram_component
271. Parameter Settings for User Entity Instance: ch_b2:u_ch_9|altsyncram:altsyncram_component
272. Parameter Settings for User Entity Instance: ch_b3:u_ch_10|altsyncram:altsyncram_component
273. Parameter Settings for User Entity Instance: ch_b4:u_ch_11|altsyncram:altsyncram_component
274. Parameter Settings for User Entity Instance: ch_b5:u_ch_12|altsyncram:altsyncram_component
275. Parameter Settings for User Entity Instance: ch_b6:u_ch_13|altsyncram:altsyncram_component
276. Parameter Settings for User Entity Instance: ch_b7:u_ch_14|altsyncram:altsyncram_component
277. Parameter Settings for User Entity Instance: ch_b8:u_ch_15|altsyncram:altsyncram_component
278. Parameter Settings for User Entity Instance: ch_b9:u_ch_16|altsyncram:altsyncram_component
279. Parameter Settings for User Entity Instance: ch_ba:u_ch_17|altsyncram:altsyncram_component
280. Parameter Settings for User Entity Instance: ch_bb:u_ch_18|altsyncram:altsyncram_component
281. Parameter Settings for User Entity Instance: ch_bc:u_ch_19|altsyncram:altsyncram_component
282. Parameter Settings for User Entity Instance: ch_c0:u_ch_20|altsyncram:altsyncram_component
283. Parameter Settings for User Entity Instance: ch_c1:u_ch_21|altsyncram:altsyncram_component
284. Parameter Settings for User Entity Instance: ch_c2:u_ch_22|altsyncram:altsyncram_component
285. Parameter Settings for User Entity Instance: ch_c3:u_ch_23|altsyncram:altsyncram_component
286. Parameter Settings for User Entity Instance: ch_c4:u_ch_24|altsyncram:altsyncram_component
287. Parameter Settings for User Entity Instance: ch_c5:u_ch_25|altsyncram:altsyncram_component
288. Parameter Settings for User Entity Instance: ch_d0:u_ch_26|altsyncram:altsyncram_component
289. Parameter Settings for User Entity Instance: ch_d1:u_ch_27|altsyncram:altsyncram_component
290. Parameter Settings for User Entity Instance: ch_d2:u_ch_28|altsyncram:altsyncram_component
291. Parameter Settings for User Entity Instance: ch_d3:u_ch_29|altsyncram:altsyncram_component
292. Parameter Settings for User Entity Instance: ch_d4:u_ch_30|altsyncram:altsyncram_component
293. Parameter Settings for User Entity Instance: ch_d5:u_ch_31|altsyncram:altsyncram_component
294. Parameter Settings for User Entity Instance: ch_d6:u_ch_32|altsyncram:altsyncram_component
295. Parameter Settings for User Entity Instance: ch_e0:u_ch_33|altsyncram:altsyncram_component
296. Parameter Settings for User Entity Instance: ch_f0:u_ch_34|altsyncram:altsyncram_component
297. Parameter Settings for User Entity Instance: ch_f1:u_ch_35|altsyncram:altsyncram_component
298. Parameter Settings for User Entity Instance: ch_f2:u_ch_36|altsyncram:altsyncram_component
299. Parameter Settings for User Entity Instance: ch_f3:u_ch_37|altsyncram:altsyncram_component
300. Parameter Settings for User Entity Instance: ch_f4:u_ch_38|altsyncram:altsyncram_component
301. Parameter Settings for User Entity Instance: ch_f5:u_ch_39|altsyncram:altsyncram_component
302. Parameter Settings for User Entity Instance: ch_g0:u_ch_40|altsyncram:altsyncram_component
303. Parameter Settings for User Entity Instance: ch_g1:u_ch_41|altsyncram:altsyncram_component
304. Parameter Settings for User Entity Instance: ch_g2:u_ch_42|altsyncram:altsyncram_component
305. Parameter Settings for User Entity Instance: ch_g3:u_ch_43|altsyncram:altsyncram_component
306. Parameter Settings for User Entity Instance: ch_g4:u_ch_44|altsyncram:altsyncram_component
307. Parameter Settings for User Entity Instance: ch_g5:u_ch_45|altsyncram:altsyncram_component
308. Parameter Settings for User Entity Instance: ch_g6:u_ch_46|altsyncram:altsyncram_component
309. Parameter Settings for User Entity Instance: ch_h0:u_ch_47|altsyncram:altsyncram_component
310. Parameter Settings for User Entity Instance: ch_h1:u_ch_48|altsyncram:altsyncram_component
311. Parameter Settings for User Entity Instance: ch_h2:u_ch_49|altsyncram:altsyncram_component
312. Parameter Settings for User Entity Instance: ch_h3:u_ch_50|altsyncram:altsyncram_component
313. Parameter Settings for User Entity Instance: ch_h4:u_ch_51|altsyncram:altsyncram_component
314. Parameter Settings for User Entity Instance: ch_h5:u_ch_52|altsyncram:altsyncram_component
315. Parameter Settings for User Entity Instance: ch_h6:u_ch_53|altsyncram:altsyncram_component
316. Parameter Settings for User Entity Instance: ch_h7:u_ch_54|altsyncram:altsyncram_component
317. Parameter Settings for User Entity Instance: ch_j0:u_ch_56|altsyncram:altsyncram_component
318. Parameter Settings for User Entity Instance: ch_j1:u_ch_57|altsyncram:altsyncram_component
319. Parameter Settings for User Entity Instance: ch_j2:u_ch_58|altsyncram:altsyncram_component
320. Parameter Settings for User Entity Instance: ch_k0:u_ch_59|altsyncram:altsyncram_component
321. Parameter Settings for User Entity Instance: ch_k1:u_ch_60|altsyncram:altsyncram_component
322. Parameter Settings for User Entity Instance: ch_k2:u_ch_61|altsyncram:altsyncram_component
323. Parameter Settings for User Entity Instance: ch_k3:u_ch_62|altsyncram:altsyncram_component
324. Parameter Settings for User Entity Instance: ch_l0:u_ch_64|altsyncram:altsyncram_component
325. Parameter Settings for User Entity Instance: ch_l1:u_ch_65|altsyncram:altsyncram_component
326. Parameter Settings for User Entity Instance: ch_l2:u_ch_66|altsyncram:altsyncram_component
327. Parameter Settings for User Entity Instance: ch_l3:u_ch_67|altsyncram:altsyncram_component
328. Parameter Settings for User Entity Instance: ch_m0:u_ch_68|altsyncram:altsyncram_component
329. Parameter Settings for User Entity Instance: ch_m1:u_ch_69|altsyncram:altsyncram_component
330. Parameter Settings for User Entity Instance: ch_m2:u_ch_70|altsyncram:altsyncram_component
331. Parameter Settings for User Entity Instance: ch_n0:u_ch_71|altsyncram:altsyncram_component
332. Parameter Settings for User Entity Instance: ch_n1:u_ch_72|altsyncram:altsyncram_component
333. Parameter Settings for User Entity Instance: ch_n2:u_ch_73|altsyncram:altsyncram_component
334. Parameter Settings for User Entity Instance: ch_n3:u_ch_74|altsyncram:altsyncram_component
335. Parameter Settings for User Entity Instance: ch_o0:u_ch_75|altsyncram:altsyncram_component
336. Parameter Settings for User Entity Instance: ch_p0:u_ch_76|altsyncram:altsyncram_component
337. Parameter Settings for User Entity Instance: ch_p1:u_ch_77|altsyncram:altsyncram_component
338. Parameter Settings for User Entity Instance: ch_q0:u_ch_78|altsyncram:altsyncram_component
339. Parameter Settings for User Entity Instance: ch_q1:u_ch_79|altsyncram:altsyncram_component
340. Parameter Settings for User Entity Instance: ch_q2:u_ch_80|altsyncram:altsyncram_component
341. Parameter Settings for User Entity Instance: ch_q3:u_ch_81|altsyncram:altsyncram_component
342. Parameter Settings for User Entity Instance: ch_q4:u_ch_82|altsyncram:altsyncram_component
343. Parameter Settings for User Entity Instance: ch_q5:u_ch_83|altsyncram:altsyncram_component
344. Parameter Settings for User Entity Instance: ch_r0:u_ch_84|altsyncram:altsyncram_component
345. Parameter Settings for User Entity Instance: ch_r1:u_ch_85|altsyncram:altsyncram_component
346. Parameter Settings for User Entity Instance: ch_r2:u_ch_86|altsyncram:altsyncram_component
347. Parameter Settings for User Entity Instance: ch_s0:u_ch_87|altsyncram:altsyncram_component
348. Parameter Settings for User Entity Instance: ch_s1:u_ch_88|altsyncram:altsyncram_component
349. Parameter Settings for User Entity Instance: ch_s2:u_ch_89|altsyncram:altsyncram_component
350. Parameter Settings for User Entity Instance: ch_s3:u_ch_90|altsyncram:altsyncram_component
351. Parameter Settings for User Entity Instance: ch_s4:u_ch_91|altsyncram:altsyncram_component
352. Parameter Settings for User Entity Instance: ch_s5:u_ch_92|altsyncram:altsyncram_component
353. Parameter Settings for User Entity Instance: ch_t0:u_ch_93|altsyncram:altsyncram_component
354. Parameter Settings for User Entity Instance: ch_t1:u_ch_94|altsyncram:altsyncram_component
355. Parameter Settings for User Entity Instance: ch_t2:u_ch_95|altsyncram:altsyncram_component
356. Parameter Settings for User Entity Instance: ch_t3:u_ch_96|altsyncram:altsyncram_component
357. Parameter Settings for User Entity Instance: ch_w0:u_ch_97|altsyncram:altsyncram_component
358. Parameter Settings for User Entity Instance: ch_w1:u_ch_98|altsyncram:altsyncram_component
359. Parameter Settings for User Entity Instance: ch_w2:u_ch_99|altsyncram:altsyncram_component
360. Parameter Settings for User Entity Instance: ch_x0:u_ch_100|altsyncram:altsyncram_component
361. Parameter Settings for User Entity Instance: ch_x1:u_ch_101|altsyncram:altsyncram_component
362. Parameter Settings for User Entity Instance: ch_x2:u_ch_102|altsyncram:altsyncram_component
363. Parameter Settings for User Entity Instance: ch_y0:u_ch_103|altsyncram:altsyncram_component
364. Parameter Settings for User Entity Instance: ch_y1:u_ch_104|altsyncram:altsyncram_component
365. Parameter Settings for User Entity Instance: ch_y2:u_ch_105|altsyncram:altsyncram_component
366. Parameter Settings for User Entity Instance: ch_y3:u_ch_106|altsyncram:altsyncram_component
367. Parameter Settings for User Entity Instance: ch_z0:u_ch_107|altsyncram:altsyncram_component
368. Parameter Settings for User Entity Instance: ch_z1:u_ch_108|altsyncram:altsyncram_component
369. Parameter Settings for User Entity Instance: ch_z2:u_ch_109|altsyncram:altsyncram_component
370. Parameter Settings for User Entity Instance: ch_z3:u_ch_110|altsyncram:altsyncram_component
371. Parameter Settings for Inferred Entity Instance: vga640480:u1|lpm_mult:Mult3
372. Parameter Settings for Inferred Entity Instance: vga640480:u1|lpm_mult:Mult2
373. Parameter Settings for Inferred Entity Instance: vga640480:u1|lpm_mult:Mult0
374. Parameter Settings for Inferred Entity Instance: vga640480:u1|lpm_mult:Mult1
375. altpll Parameter Settings by Entity Instance
376. altsyncram Parameter Settings by Entity Instance
377. lpm_mult Parameter Settings by Entity Instance
378. Port Connectivity Checks: "Controller:u_controller|SerialToString:u_serialToString|serial:u"
379. Port Connectivity Checks: "Controller:u_controller|SerialToString:u_serialToString"
380. Port Connectivity Checks: "Controller:u_controller|seg7:u_seg7_8"
381. Port Connectivity Checks: "Controller:u_controller|seg7:u_seg7_7"
382. Port Connectivity Checks: "Controller:u_controller|seg7:u_seg7_6"
383. Port Connectivity Checks: "Controller:u_controller|seg7:u_seg7_5"
384. Port Connectivity Checks: "Controller:u_controller|seg7:u_seg7_4"
385. Port Connectivity Checks: "Controller:u_controller|seg7:u_seg7_3"
386. Port Connectivity Checks: "Controller:u_controller|seg7:u21"
387. Elapsed Time Per Partition
388. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 10 02:42:23 2014            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; chat                                             ;
; Top-level Entity Name              ; chat                                             ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 13,024                                           ;
;     Total combinational functions  ; 7,394                                            ;
;     Dedicated logic registers      ; 6,603                                            ;
; Total registers                    ; 6603                                             ;
; Total pins                         ; 81                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 178,176                                          ;
; Embedded Multiplier 9-bit elements ; 16                                               ;
; Total PLLs                         ; 2                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20Q240C8       ;                    ;
; Top-level entity name                                                      ; chat               ; chat               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------+---------+
; alpha/ch_z3.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_z3.vhd              ;         ;
; alpha/ch_z3.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_z3.mif              ;         ;
; alpha/ch_z2.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_z2.vhd              ;         ;
; alpha/ch_z2.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_z2.mif              ;         ;
; alpha/ch_z1.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_z1.vhd              ;         ;
; alpha/ch_z1.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_z1.mif              ;         ;
; alpha/ch_z0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_z0.vhd              ;         ;
; alpha/ch_z0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_z0.mif              ;         ;
; alpha/ch_y3.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_y3.vhd              ;         ;
; alpha/ch_y3.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_y3.mif              ;         ;
; alpha/ch_y2.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_y2.vhd              ;         ;
; alpha/ch_y2.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_y2.mif              ;         ;
; alpha/ch_y1.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_y1.vhd              ;         ;
; alpha/ch_y1.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_y1.mif              ;         ;
; alpha/ch_y0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_y0.vhd              ;         ;
; alpha/ch_y0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_y0.mif              ;         ;
; alpha/ch_x2.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_x2.vhd              ;         ;
; alpha/ch_x2.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_x2.mif              ;         ;
; alpha/ch_x1.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_x1.vhd              ;         ;
; alpha/ch_x1.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_x1.mif              ;         ;
; alpha/ch_x0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_x0.vhd              ;         ;
; alpha/ch_x0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_x0.mif              ;         ;
; alpha/ch_w2.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_w2.vhd              ;         ;
; alpha/ch_w2.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_w2.mif              ;         ;
; alpha/ch_w1.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_w1.vhd              ;         ;
; alpha/ch_w1.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_w1.mif              ;         ;
; alpha/ch_w0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_w0.vhd              ;         ;
; alpha/ch_w0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_w0.mif              ;         ;
; alpha/ch_t3.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_t3.vhd              ;         ;
; alpha/ch_t3.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_t3.mif              ;         ;
; alpha/ch_t2.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_t2.vhd              ;         ;
; alpha/ch_t2.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_t2.mif              ;         ;
; alpha/ch_t1.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_t1.vhd              ;         ;
; alpha/ch_t1.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_t1.mif              ;         ;
; alpha/ch_t0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_t0.vhd              ;         ;
; alpha/ch_t0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_t0.mif              ;         ;
; alpha/ch_s5.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_s5.vhd              ;         ;
; alpha/ch_s5.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_s5.mif              ;         ;
; alpha/ch_s4.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_s4.vhd              ;         ;
; alpha/ch_s4.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_s4.mif              ;         ;
; alpha/ch_s3.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_s3.vhd              ;         ;
; alpha/ch_s3.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_s3.mif              ;         ;
; alpha/ch_s2.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_s2.vhd              ;         ;
; alpha/ch_s2.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_s2.mif              ;         ;
; alpha/ch_s1.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_s1.vhd              ;         ;
; alpha/ch_s1.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_s1.mif              ;         ;
; alpha/ch_s0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_s0.vhd              ;         ;
; alpha/ch_s0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_s0.mif              ;         ;
; alpha/ch_r2.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_r2.vhd              ;         ;
; alpha/ch_r2.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_r2.mif              ;         ;
; alpha/ch_r1.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_r1.vhd              ;         ;
; alpha/ch_r1.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_r1.mif              ;         ;
; alpha/ch_r0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_r0.vhd              ;         ;
; alpha/ch_r0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_r0.mif              ;         ;
; alpha/ch_q5.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_q5.vhd              ;         ;
; alpha/ch_q5.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_q5.mif              ;         ;
; alpha/ch_q4.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_q4.vhd              ;         ;
; alpha/ch_q4.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_q4.mif              ;         ;
; alpha/ch_q3.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_q3.vhd              ;         ;
; alpha/ch_q3.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_q3.mif              ;         ;
; alpha/ch_q2.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_q2.vhd              ;         ;
; alpha/ch_q2.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_q2.mif              ;         ;
; alpha/ch_q1.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_q1.vhd              ;         ;
; alpha/ch_q1.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_q1.mif              ;         ;
; alpha/ch_q0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_q0.vhd              ;         ;
; alpha/ch_q0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_q0.mif              ;         ;
; alpha/ch_p1.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_p1.vhd              ;         ;
; alpha/ch_p1.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_p1.mif              ;         ;
; alpha/ch_p0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_p0.vhd              ;         ;
; alpha/ch_p0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_p0.mif              ;         ;
; alpha/ch_o0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_o0.vhd              ;         ;
; alpha/ch_o0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_o0.mif              ;         ;
; alpha/ch_n3.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_n3.vhd              ;         ;
; alpha/ch_n3.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_n3.mif              ;         ;
; alpha/ch_n2.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_n2.vhd              ;         ;
; alpha/ch_n2.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_n2.mif              ;         ;
; alpha/ch_n1.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_n1.vhd              ;         ;
; alpha/ch_n1.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_n1.mif              ;         ;
; alpha/ch_n0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_n0.vhd              ;         ;
; alpha/ch_n0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_n0.mif              ;         ;
; alpha/ch_m2.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_m2.vhd              ;         ;
; alpha/ch_m2.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_m2.mif              ;         ;
; alpha/ch_m1.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_m1.vhd              ;         ;
; alpha/ch_m1.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_m1.mif              ;         ;
; alpha/ch_m0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_m0.vhd              ;         ;
; alpha/ch_m0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_m0.mif              ;         ;
; alpha/ch_l3.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_l3.vhd              ;         ;
; alpha/ch_l3.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_l3.mif              ;         ;
; alpha/ch_l2.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_l2.vhd              ;         ;
; alpha/ch_l2.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_l2.mif              ;         ;
; alpha/ch_l1.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_l1.vhd              ;         ;
; alpha/ch_l1.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_l1.mif              ;         ;
; alpha/ch_l0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_l0.vhd              ;         ;
; alpha/ch_l0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_l0.mif              ;         ;
; alpha/ch_k3.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_k3.vhd              ;         ;
; alpha/ch_k3.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_k3.mif              ;         ;
; alpha/ch_k2.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_k2.vhd              ;         ;
; alpha/ch_k2.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_k2.mif              ;         ;
; alpha/ch_k1.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_k1.vhd              ;         ;
; alpha/ch_k1.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_k1.mif              ;         ;
; alpha/ch_k0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_k0.vhd              ;         ;
; alpha/ch_k0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_k0.mif              ;         ;
; alpha/ch_j2.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_j2.vhd              ;         ;
; alpha/ch_j2.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_j2.mif              ;         ;
; alpha/ch_j1.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_j1.vhd              ;         ;
; alpha/ch_j1.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_j1.mif              ;         ;
; alpha/ch_j0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_j0.vhd              ;         ;
; alpha/ch_j0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_j0.mif              ;         ;
; alpha/ch_h7.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h7.vhd              ;         ;
; alpha/ch_h7.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h7.mif              ;         ;
; alpha/ch_h6.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h6.vhd              ;         ;
; alpha/ch_h6.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h6.mif              ;         ;
; alpha/ch_h5.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h5.vhd              ;         ;
; alpha/ch_h5.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h5.mif              ;         ;
; alpha/ch_h4.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h4.vhd              ;         ;
; alpha/ch_h4.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h4.mif              ;         ;
; alpha/ch_h3.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h3.vhd              ;         ;
; alpha/ch_h3.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h3.mif              ;         ;
; alpha/ch_h2.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h2.vhd              ;         ;
; alpha/ch_h2.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h2.mif              ;         ;
; alpha/ch_h1.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h1.vhd              ;         ;
; alpha/ch_h1.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h1.mif              ;         ;
; alpha/ch_h0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h0.vhd              ;         ;
; alpha/ch_h0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h0.mif              ;         ;
; alpha/ch_g6.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_g6.vhd              ;         ;
; alpha/ch_g6.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_g6.mif              ;         ;
; alpha/ch_g5.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_g5.vhd              ;         ;
; alpha/ch_g5.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_g5.mif              ;         ;
; alpha/ch_g4.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_g4.vhd              ;         ;
; alpha/ch_g4.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_g4.mif              ;         ;
; alpha/ch_g3.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_g3.vhd              ;         ;
; alpha/ch_g3.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_g3.mif              ;         ;
; alpha/ch_g2.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_g2.vhd              ;         ;
; alpha/ch_g2.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_g2.mif              ;         ;
; alpha/ch_g1.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_g1.vhd              ;         ;
; alpha/ch_g1.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_g1.mif              ;         ;
; alpha/ch_g0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_g0.vhd              ;         ;
; alpha/ch_g0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_g0.mif              ;         ;
; alpha/ch_f5.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_f5.vhd              ;         ;
; alpha/ch_f5.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_f5.mif              ;         ;
; alpha/ch_f4.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_f4.vhd              ;         ;
; alpha/ch_f4.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_f4.mif              ;         ;
; alpha/ch_f3.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_f3.vhd              ;         ;
; alpha/ch_f3.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_f3.mif              ;         ;
; alpha/ch_f2.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_f2.vhd              ;         ;
; alpha/ch_f2.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_f2.mif              ;         ;
; alpha/ch_f1.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_f1.vhd              ;         ;
; alpha/ch_f1.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_f1.mif              ;         ;
; alpha/ch_f0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_f0.vhd              ;         ;
; alpha/ch_f0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_f0.mif              ;         ;
; alpha/ch_e0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_e0.vhd              ;         ;
; alpha/ch_e0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_e0.mif              ;         ;
; alpha/sur.vhd                    ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/sur.vhd                ;         ;
; alpha/que.vhd                    ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/que.vhd                ;         ;
; alpha/dot.vhd                    ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/dot.vhd                ;         ;
; alpha/com.vhd                    ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/com.vhd                ;         ;
; alpha/ch_d6.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_d6.vhd              ;         ;
; alpha/ch_d6.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_d6.mif              ;         ;
; alpha/ch_d5.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_d5.vhd              ;         ;
; alpha/ch_d5.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_d5.mif              ;         ;
; alpha/ch_d4.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_d4.vhd              ;         ;
; alpha/ch_d4.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_d4.mif              ;         ;
; alpha/ch_d3.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_d3.vhd              ;         ;
; alpha/ch_d3.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_d3.mif              ;         ;
; alpha/ch_d2.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_d2.vhd              ;         ;
; alpha/ch_d2.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_d2.mif              ;         ;
; alpha/ch_d1.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_d1.vhd              ;         ;
; alpha/ch_d1.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_d1.mif              ;         ;
; alpha/ch_d0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_d0.vhd              ;         ;
; alpha/ch_d0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_d0.mif              ;         ;
; alpha/ch_c5.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_c5.vhd              ;         ;
; alpha/ch_c5.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_c5.mif              ;         ;
; alpha/ch_c4.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_c4.vhd              ;         ;
; alpha/ch_c4.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_c4.mif              ;         ;
; alpha/ch_c3.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_c3.vhd              ;         ;
; alpha/ch_c3.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_c3.mif              ;         ;
; alpha/ch_c2.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_c2.vhd              ;         ;
; alpha/ch_c2.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_c2.mif              ;         ;
; alpha/ch_c1.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_c1.vhd              ;         ;
; alpha/ch_c1.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_c1.mif              ;         ;
; alpha/ch_c0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_c0.vhd              ;         ;
; alpha/ch_c0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_c0.mif              ;         ;
; alpha/ch_bc.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_bc.vhd              ;         ;
; alpha/ch_bc.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_bc.mif              ;         ;
; alpha/ch_bb.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_bb.vhd              ;         ;
; alpha/ch_bb.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_bb.mif              ;         ;
; alpha/ch_ba.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_ba.vhd              ;         ;
; alpha/ch_ba.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_ba.mif              ;         ;
; alpha/ch_b9.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b9.vhd              ;         ;
; alpha/ch_b9.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b9.mif              ;         ;
; alpha/ch_b8.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b8.vhd              ;         ;
; alpha/ch_b8.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b8.mif              ;         ;
; alpha/ch_b7.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b7.vhd              ;         ;
; alpha/ch_b7.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b7.mif              ;         ;
; alpha/ch_b6.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b6.vhd              ;         ;
; alpha/ch_b6.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b6.mif              ;         ;
; alpha/ch_b5.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b5.vhd              ;         ;
; alpha/ch_b5.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b5.mif              ;         ;
; alpha/ch_b4.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b4.vhd              ;         ;
; alpha/ch_b4.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b4.mif              ;         ;
; alpha/ch_b3.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b3.vhd              ;         ;
; alpha/ch_b3.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b3.mif              ;         ;
; alpha/ch_b2.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b2.vhd              ;         ;
; alpha/ch_b2.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b2.mif              ;         ;
; alpha/ch_b1.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b1.vhd              ;         ;
; alpha/ch_b1.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b1.mif              ;         ;
; alpha/ch_b0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b0.vhd              ;         ;
; alpha/ch_b0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b0.mif              ;         ;
; alpha/ch_a5.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_a5.vhd              ;         ;
; alpha/ch_a5.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_a5.mif              ;         ;
; alpha/ch_a4.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_a4.vhd              ;         ;
; alpha/ch_a4.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_a4.mif              ;         ;
; alpha/ch_a3.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_a3.vhd              ;         ;
; alpha/ch_a3.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_a3.mif              ;         ;
; alpha/ch_a2.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_a2.vhd              ;         ;
; alpha/ch_a2.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_a2.mif              ;         ;
; alpha/ch_a1.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_a1.vhd              ;         ;
; alpha/ch_a1.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_a1.mif              ;         ;
; alpha/ch_a0.vhd                  ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_a0.vhd              ;         ;
; alpha/ch_a0.mif                  ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_a0.mif              ;         ;
; VHDs/Controller.vhd              ; yes             ; User VHDL File                   ; H:/Practice/DigitalLogicDesign/chat-final1/VHDs/Controller.vhd          ;         ;
; alpha/Z_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/Z_.vhd                 ;         ;
; alpha/Y_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/Y_.vhd                 ;         ;
; alpha/X_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/X_.vhd                 ;         ;
; alpha/W_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/W_.vhd                 ;         ;
; alpha/V_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/V_.vhd                 ;         ;
; alpha/U_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/U_.vhd                 ;         ;
; alpha/T_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/T_.vhd                 ;         ;
; alpha/S_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/S_.vhd                 ;         ;
; alpha/R_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/R_.vhd                 ;         ;
; alpha/Q_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/Q_.vhd                 ;         ;
; alpha/P_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/P_.vhd                 ;         ;
; alpha/O_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/O_.vhd                 ;         ;
; alpha/N_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/N_.vhd                 ;         ;
; alpha/M_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/M_.vhd                 ;         ;
; alpha/L_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/L_.vhd                 ;         ;
; alpha/K_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/K_.vhd                 ;         ;
; alpha/J_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/J_.vhd                 ;         ;
; alpha/I_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/I_.vhd                 ;         ;
; alpha/H_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/H_.vhd                 ;         ;
; alpha/G_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/G_.vhd                 ;         ;
; alpha/F_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/F_.vhd                 ;         ;
; alpha/E_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/E_.vhd                 ;         ;
; alpha/D_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/D_.vhd                 ;         ;
; alpha/C_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/C_.vhd                 ;         ;
; alpha/B_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/B_.vhd                 ;         ;
; alpha/A_.vhd                     ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/A_.vhd                 ;         ;
; alpha/Z_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/Z_.mif                 ;         ;
; alpha/z.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/z.vhd                  ;         ;
; alpha/z.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/z.mif                  ;         ;
; alpha/Y_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/Y_.mif                 ;         ;
; alpha/y.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/y.vhd                  ;         ;
; alpha/y.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/y.mif                  ;         ;
; alpha/X_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/X_.mif                 ;         ;
; alpha/x.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/x.vhd                  ;         ;
; alpha/x.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/x.mif                  ;         ;
; alpha/W_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/W_.mif                 ;         ;
; alpha/w.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/w.vhd                  ;         ;
; alpha/w.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/w.mif                  ;         ;
; alpha/V_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/V_.mif                 ;         ;
; alpha/v.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/v.vhd                  ;         ;
; alpha/v.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/v.mif                  ;         ;
; alpha/U_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/U_.mif                 ;         ;
; alpha/u.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/u.vhd                  ;         ;
; alpha/u.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/u.mif                  ;         ;
; alpha/T_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/T_.mif                 ;         ;
; alpha/t.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/t.vhd                  ;         ;
; alpha/t.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/t.mif                  ;         ;
; alpha/sur.mif                    ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/sur.mif                ;         ;
; alpha/S_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/S_.mif                 ;         ;
; alpha/s.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/s.vhd                  ;         ;
; alpha/s.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/s.mif                  ;         ;
; alpha/R_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/R_.mif                 ;         ;
; alpha/r.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/r.vhd                  ;         ;
; alpha/r.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/r.mif                  ;         ;
; alpha/que.mif                    ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/que.mif                ;         ;
; alpha/Q_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/Q_.mif                 ;         ;
; alpha/q.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/q.vhd                  ;         ;
; alpha/q.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/q.mif                  ;         ;
; alpha/P_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/P_.mif                 ;         ;
; alpha/p.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/p.vhd                  ;         ;
; alpha/p.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/p.mif                  ;         ;
; alpha/O_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/O_.mif                 ;         ;
; alpha/o.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/o.vhd                  ;         ;
; alpha/o.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/o.mif                  ;         ;
; alpha/N_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/N_.mif                 ;         ;
; alpha/n.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/n.vhd                  ;         ;
; alpha/n.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/n.mif                  ;         ;
; alpha/M_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/M_.mif                 ;         ;
; alpha/m.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/m.vhd                  ;         ;
; alpha/m.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/m.mif                  ;         ;
; alpha/L_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/L_.mif                 ;         ;
; alpha/l.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/l.vhd                  ;         ;
; alpha/l.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/l.mif                  ;         ;
; alpha/K_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/K_.mif                 ;         ;
; alpha/k.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/k.vhd                  ;         ;
; alpha/k.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/k.mif                  ;         ;
; alpha/J_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/J_.mif                 ;         ;
; alpha/j.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/j.vhd                  ;         ;
; alpha/j.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/j.mif                  ;         ;
; alpha/I_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/I_.mif                 ;         ;
; alpha/i.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/i.vhd                  ;         ;
; alpha/i.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/i.mif                  ;         ;
; alpha/H_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/H_.mif                 ;         ;
; alpha/h.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/h.vhd                  ;         ;
; alpha/h.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/h.mif                  ;         ;
; alpha/G_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/G_.mif                 ;         ;
; alpha/F_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/F_.mif                 ;         ;
; alpha/E_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/E_.mif                 ;         ;
; alpha/dot.mif                    ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/dot.mif                ;         ;
; alpha/D_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/D_.mif                 ;         ;
; alpha/com.mif                    ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/com.mif                ;         ;
; alpha/C_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/C_.mif                 ;         ;
; alpha/B_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/B_.mif                 ;         ;
; alpha/A_.mif                     ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/A_.mif                 ;         ;
; alpha/9.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/9.vhd                  ;         ;
; alpha/9.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/9.mif                  ;         ;
; alpha/8.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/8.vhd                  ;         ;
; alpha/8.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/8.mif                  ;         ;
; alpha/7.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/7.vhd                  ;         ;
; alpha/7.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/7.mif                  ;         ;
; alpha/6.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/6.vhd                  ;         ;
; alpha/6.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/6.mif                  ;         ;
; alpha/5.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/5.vhd                  ;         ;
; alpha/5.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/5.mif                  ;         ;
; alpha/4.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/4.vhd                  ;         ;
; alpha/4.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/4.mif                  ;         ;
; alpha/3.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/3.vhd                  ;         ;
; alpha/3.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/3.mif                  ;         ;
; alpha/2.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/2.vhd                  ;         ;
; alpha/2.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/2.mif                  ;         ;
; alpha/1.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/1.vhd                  ;         ;
; alpha/1.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/1.mif                  ;         ;
; alpha/0.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/0.vhd                  ;         ;
; alpha/0.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/0.mif                  ;         ;
; alpha/g.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/g.vhd                  ;         ;
; alpha/g.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/g.mif                  ;         ;
; alpha/f.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/f.vhd                  ;         ;
; alpha/f.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/f.mif                  ;         ;
; alpha/e.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/e.vhd                  ;         ;
; alpha/e.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/e.mif                  ;         ;
; alpha/d.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/d.vhd                  ;         ;
; alpha/d.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/d.mif                  ;         ;
; alpha/c.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/c.vhd                  ;         ;
; alpha/c.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/c.mif                  ;         ;
; alpha/b.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/b.vhd                  ;         ;
; alpha/b.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/b.mif                  ;         ;
; alpha/a.vhd                      ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/a.vhd                  ;         ;
; alpha/a.mif                      ; yes             ; User Memory Initialization File  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/a.mif                  ;         ;
; VHDs/VGA_640480.vhd              ; yes             ; User VHDL File                   ; H:/Practice/DigitalLogicDesign/chat-final1/VHDs/VGA_640480.vhd          ;         ;
; VHDs/SerialToString.vhd          ; yes             ; User VHDL File                   ; H:/Practice/DigitalLogicDesign/chat-final1/VHDs/SerialToString.vhd      ;         ;
; VHDs/seg7.vhd                    ; yes             ; User VHDL File                   ; H:/Practice/DigitalLogicDesign/chat-final1/VHDs/seg7.vhd                ;         ;
; VHDs/Keyboard.vhd                ; yes             ; User VHDL File                   ; H:/Practice/DigitalLogicDesign/chat-final1/VHDs/Keyboard.vhd            ;         ;
; VHDs/GlobalDefines.vhd           ; yes             ; User VHDL File                   ; H:/Practice/DigitalLogicDesign/chat-final1/VHDs/GlobalDefines.vhd       ;         ;
; VHDs/chat.vhd                    ; yes             ; User VHDL File                   ; H:/Practice/DigitalLogicDesign/chat-final1/VHDs/chat.vhd                ;         ;
; pll100_25.vhd                    ; yes             ; User Wizard-Generated File       ; H:/Practice/DigitalLogicDesign/chat-final1/pll100_25.vhd                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_t081.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_t081.tdf       ;         ;
; db/decode_4oa.tdf                ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/decode_4oa.tdf            ;         ;
; db/mux_dib.tdf                   ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/mux_dib.tdf               ;         ;
; db/altsyncram_hv71.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_hv71.tdf       ;         ;
; db/altsyncram_iv71.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_iv71.tdf       ;         ;
; db/altsyncram_0181.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_0181.tdf       ;         ;
; db/altsyncram_kv71.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_kv71.tdf       ;         ;
; db/altsyncram_2181.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_2181.tdf       ;         ;
; db/altsyncram_mv71.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_mv71.tdf       ;         ;
; db/altsyncram_4181.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_4181.tdf       ;         ;
; db/altsyncram_ov71.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ov71.tdf       ;         ;
; db/altsyncram_pv71.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_pv71.tdf       ;         ;
; db/altsyncram_7181.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_7181.tdf       ;         ;
; db/altsyncram_rv71.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_rv71.tdf       ;         ;
; db/altsyncram_9181.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_9181.tdf       ;         ;
; db/altsyncram_tv71.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_tv71.tdf       ;         ;
; db/altsyncram_uv71.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_uv71.tdf       ;         ;
; db/altsyncram_c181.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_c181.tdf       ;         ;
; db/altsyncram_0081.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_0081.tdf       ;         ;
; db/altsyncram_e181.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_e181.tdf       ;         ;
; db/altsyncram_2081.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_2081.tdf       ;         ;
; db/altsyncram_g181.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_g181.tdf       ;         ;
; db/altsyncram_4081.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_4081.tdf       ;         ;
; db/altsyncram_5081.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_5081.tdf       ;         ;
; db/altsyncram_j181.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_j181.tdf       ;         ;
; db/altsyncram_7081.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_7081.tdf       ;         ;
; db/altsyncram_l181.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_l181.tdf       ;         ;
; db/altsyncram_9081.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_9081.tdf       ;         ;
; db/altsyncram_s381.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_s381.tdf       ;         ;
; db/altsyncram_g281.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_g281.tdf       ;         ;
; db/altsyncram_h281.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_h281.tdf       ;         ;
; db/altsyncram_v381.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_v381.tdf       ;         ;
; db/altsyncram_j281.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_j281.tdf       ;         ;
; db/altsyncram_1481.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_1481.tdf       ;         ;
; db/altsyncram_l281.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_l281.tdf       ;         ;
; db/altsyncram_3481.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_3481.tdf       ;         ;
; db/altsyncram_n281.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_n281.tdf       ;         ;
; db/altsyncram_o281.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_o281.tdf       ;         ;
; db/altsyncram_6481.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_6481.tdf       ;         ;
; db/altsyncram_q281.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_q281.tdf       ;         ;
; db/altsyncram_8481.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_8481.tdf       ;         ;
; db/altsyncram_s281.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_s281.tdf       ;         ;
; db/altsyncram_t281.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_t281.tdf       ;         ;
; db/altsyncram_b481.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_b481.tdf       ;         ;
; db/altsyncram_v281.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_v281.tdf       ;         ;
; db/altsyncram_d481.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_d481.tdf       ;         ;
; db/altsyncram_1381.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_1381.tdf       ;         ;
; db/altsyncram_f481.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_f481.tdf       ;         ;
; db/altsyncram_3381.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_3381.tdf       ;         ;
; db/altsyncram_4381.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_4381.tdf       ;         ;
; db/altsyncram_i481.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_i481.tdf       ;         ;
; db/altsyncram_6381.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_6381.tdf       ;         ;
; db/altsyncram_k481.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_k481.tdf       ;         ;
; db/altsyncram_8381.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_8381.tdf       ;         ;
; db/altsyncram_cv71.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_cv71.tdf       ;         ;
; db/altsyncram_0u71.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_0u71.tdf       ;         ;
; db/altsyncram_1u71.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_1u71.tdf       ;         ;
; db/altsyncram_fv71.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_fv71.tdf       ;         ;
; db/altsyncram_3u71.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_3u71.tdf       ;         ;
; db/altsyncram_jv71.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_jv71.tdf       ;         ;
; db/altsyncram_5u71.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_5u71.tdf       ;         ;
; db/altsyncram_6u71.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_6u71.tdf       ;         ;
; db/altsyncram_lv71.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_lv71.tdf       ;         ;
; db/altsyncram_8u71.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_8u71.tdf       ;         ;
; db/altsyncram_9781.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_9781.tdf       ;         ;
; db/altsyncram_q681.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_q681.tdf       ;         ;
; db/altsyncram_m681.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_m681.tdf       ;         ;
; db/altsyncram_e681.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_e681.tdf       ;         ;
; db/altsyncram_aa81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_aa81.tdf       ;         ;
; db/altsyncram_ba81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ba81.tdf       ;         ;
; db/altsyncram_ca81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ca81.tdf       ;         ;
; db/altsyncram_da81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_da81.tdf       ;         ;
; db/altsyncram_ea81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ea81.tdf       ;         ;
; db/altsyncram_fa81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_fa81.tdf       ;         ;
; db/altsyncram_ga81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ga81.tdf       ;         ;
; db/altsyncram_ha81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ha81.tdf       ;         ;
; db/altsyncram_ia81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ia81.tdf       ;         ;
; db/altsyncram_ja81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ja81.tdf       ;         ;
; db/altsyncram_ka81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ka81.tdf       ;         ;
; db/altsyncram_la81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_la81.tdf       ;         ;
; db/altsyncram_ma81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ma81.tdf       ;         ;
; db/altsyncram_na81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_na81.tdf       ;         ;
; db/altsyncram_oa81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_oa81.tdf       ;         ;
; db/altsyncram_pa81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_pa81.tdf       ;         ;
; db/altsyncram_sb81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_sb81.tdf       ;         ;
; db/altsyncram_tb81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_tb81.tdf       ;         ;
; db/altsyncram_ub81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ub81.tdf       ;         ;
; db/altsyncram_qa81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_qa81.tdf       ;         ;
; db/altsyncram_ra81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ra81.tdf       ;         ;
; db/altsyncram_sa81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_sa81.tdf       ;         ;
; db/altsyncram_ta81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ta81.tdf       ;         ;
; db/altsyncram_ua81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ua81.tdf       ;         ;
; db/altsyncram_va81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_va81.tdf       ;         ;
; db/altsyncram_0b81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_0b81.tdf       ;         ;
; db/altsyncram_1b81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_1b81.tdf       ;         ;
; db/altsyncram_2b81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_2b81.tdf       ;         ;
; db/altsyncram_3b81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_3b81.tdf       ;         ;
; db/altsyncram_4b81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_4b81.tdf       ;         ;
; db/altsyncram_5b81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_5b81.tdf       ;         ;
; db/altsyncram_6b81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_6b81.tdf       ;         ;
; db/altsyncram_7b81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_7b81.tdf       ;         ;
; db/altsyncram_8b81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_8b81.tdf       ;         ;
; db/altsyncram_9b81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_9b81.tdf       ;         ;
; db/altsyncram_ab81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ab81.tdf       ;         ;
; db/altsyncram_bb81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_bb81.tdf       ;         ;
; db/altsyncram_cb81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_cb81.tdf       ;         ;
; db/altsyncram_db81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_db81.tdf       ;         ;
; db/altsyncram_eb81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_eb81.tdf       ;         ;
; db/altsyncram_fb81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_fb81.tdf       ;         ;
; db/altsyncram_gb81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_gb81.tdf       ;         ;
; db/altsyncram_hb81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_hb81.tdf       ;         ;
; db/altsyncram_ib81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ib81.tdf       ;         ;
; db/altsyncram_jb81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_jb81.tdf       ;         ;
; db/altsyncram_kb81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_kb81.tdf       ;         ;
; db/altsyncram_lb81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_lb81.tdf       ;         ;
; db/altsyncram_mb81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_mb81.tdf       ;         ;
; db/altsyncram_nb81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_nb81.tdf       ;         ;
; db/altsyncram_ob81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ob81.tdf       ;         ;
; db/altsyncram_pb81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_pb81.tdf       ;         ;
; db/altsyncram_qb81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_qb81.tdf       ;         ;
; db/altsyncram_rb81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_rb81.tdf       ;         ;
; db/altsyncram_vb81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_vb81.tdf       ;         ;
; db/altsyncram_0c81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_0c81.tdf       ;         ;
; db/altsyncram_1c81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_1c81.tdf       ;         ;
; db/altsyncram_2c81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_2c81.tdf       ;         ;
; db/altsyncram_3c81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_3c81.tdf       ;         ;
; db/altsyncram_4c81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_4c81.tdf       ;         ;
; db/altsyncram_5c81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_5c81.tdf       ;         ;
; db/altsyncram_6c81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_6c81.tdf       ;         ;
; db/altsyncram_7c81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_7c81.tdf       ;         ;
; db/altsyncram_8c81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_8c81.tdf       ;         ;
; db/altsyncram_9c81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_9c81.tdf       ;         ;
; db/altsyncram_ac81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ac81.tdf       ;         ;
; db/altsyncram_bc81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_bc81.tdf       ;         ;
; db/altsyncram_cc81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_cc81.tdf       ;         ;
; db/altsyncram_dc81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_dc81.tdf       ;         ;
; db/altsyncram_ec81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ec81.tdf       ;         ;
; db/altsyncram_fc81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_fc81.tdf       ;         ;
; db/altsyncram_gc81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_gc81.tdf       ;         ;
; db/altsyncram_hc81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_hc81.tdf       ;         ;
; db/altsyncram_ic81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ic81.tdf       ;         ;
; db/altsyncram_jc81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_jc81.tdf       ;         ;
; db/altsyncram_kc81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_kc81.tdf       ;         ;
; db/altsyncram_lc81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_lc81.tdf       ;         ;
; db/altsyncram_mc81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_mc81.tdf       ;         ;
; db/altsyncram_nc81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_nc81.tdf       ;         ;
; db/altsyncram_oc81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_oc81.tdf       ;         ;
; db/altsyncram_pc81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_pc81.tdf       ;         ;
; db/altsyncram_qc81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_qc81.tdf       ;         ;
; db/altsyncram_rc81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_rc81.tdf       ;         ;
; db/altsyncram_sc81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_sc81.tdf       ;         ;
; db/altsyncram_tc81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_tc81.tdf       ;         ;
; db/altsyncram_uc81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_uc81.tdf       ;         ;
; db/altsyncram_vc81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_vc81.tdf       ;         ;
; db/altsyncram_0d81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_0d81.tdf       ;         ;
; db/altsyncram_1d81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_1d81.tdf       ;         ;
; db/altsyncram_2d81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_2d81.tdf       ;         ;
; db/altsyncram_3d81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_3d81.tdf       ;         ;
; db/altsyncram_4d81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_4d81.tdf       ;         ;
; db/altsyncram_5d81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_5d81.tdf       ;         ;
; db/altsyncram_6d81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_6d81.tdf       ;         ;
; db/altsyncram_7d81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_7d81.tdf       ;         ;
; db/altsyncram_8d81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_8d81.tdf       ;         ;
; db/altsyncram_9d81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_9d81.tdf       ;         ;
; db/altsyncram_ad81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ad81.tdf       ;         ;
; db/altsyncram_bd81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_bd81.tdf       ;         ;
; db/altsyncram_cd81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_cd81.tdf       ;         ;
; db/altsyncram_dd81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_dd81.tdf       ;         ;
; db/altsyncram_ed81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ed81.tdf       ;         ;
; db/altsyncram_fd81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_fd81.tdf       ;         ;
; db/altsyncram_gd81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_gd81.tdf       ;         ;
; db/altsyncram_hd81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_hd81.tdf       ;         ;
; db/altsyncram_id81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_id81.tdf       ;         ;
; db/altsyncram_jd81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_jd81.tdf       ;         ;
; db/altsyncram_kd81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_kd81.tdf       ;         ;
; db/altsyncram_ld81.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/altsyncram_ld81.tdf       ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_p3t.tdf                  ; yes             ; Auto-Generated Megafunction      ; H:/Practice/DigitalLogicDesign/chat-final1/db/mult_p3t.tdf              ;         ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 13,024 ;
;                                             ;        ;
; Total combinational functions               ; 7394   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 4705   ;
;     -- 3 input functions                    ; 1282   ;
;     -- <=2 input functions                  ; 1407   ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 5786   ;
;     -- arithmetic mode                      ; 1608   ;
;                                             ;        ;
; Total registers                             ; 6603   ;
;     -- Dedicated logic registers            ; 6603   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 81     ;
; Total memory bits                           ; 178176 ;
; Embedded Multiplier 9-bit elements          ; 16     ;
; Total PLLs                                  ; 2      ;
;     -- PLLs                                 ; 2      ;
;                                             ;        ;
; Maximum fan-out node                        ; reset  ;
; Maximum fan-out                             ; 6168   ;
; Total fan-out                               ; 51393  ;
; Average fan-out                             ; 3.60   ;
+---------------------------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                            ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                     ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
; |chat                                     ; 7394 (127)        ; 6603 (1644)  ; 178176      ; 16           ; 0       ; 8         ; 81   ; 0            ; |chat                                                                                   ; work         ;
;    |Controller:u_controller|              ; 1553 (1089)       ; 4838 (4340)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|Controller:u_controller                                                           ; work         ;
;       |Keyboard:u2|                       ; 27 (27)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|Controller:u_controller|Keyboard:u2                                               ; work         ;
;       |SerialToString:u_serialToString|   ; 437 (393)         ; 473 (415)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|Controller:u_controller|SerialToString:u_serialToString                           ; work         ;
;          |serial:u|                       ; 44 (44)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|Controller:u_controller|SerialToString:u_serialToString|serial:u                  ; work         ;
;    |alpha_A_caps:u2_27|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_A_caps:u2_27                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_A_caps:u2_27|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_s381:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_A_caps:u2_27|altsyncram:altsyncram_component|altsyncram_s381:auto_generated ; work         ;
;    |alpha_B_caps:u2_28|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_B_caps:u2_28                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_B_caps:u2_28|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_g281:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_B_caps:u2_28|altsyncram:altsyncram_component|altsyncram_g281:auto_generated ; work         ;
;    |alpha_C_caps:u2_29|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_C_caps:u2_29                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_C_caps:u2_29|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_h281:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_C_caps:u2_29|altsyncram:altsyncram_component|altsyncram_h281:auto_generated ; work         ;
;    |alpha_D_caps:u2_30|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_D_caps:u2_30                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_D_caps:u2_30|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_v381:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_D_caps:u2_30|altsyncram:altsyncram_component|altsyncram_v381:auto_generated ; work         ;
;    |alpha_E_caps:u2_31|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_E_caps:u2_31                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_E_caps:u2_31|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_j281:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_E_caps:u2_31|altsyncram:altsyncram_component|altsyncram_j281:auto_generated ; work         ;
;    |alpha_F_caps:u2_32|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_F_caps:u2_32                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_F_caps:u2_32|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_1481:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_F_caps:u2_32|altsyncram:altsyncram_component|altsyncram_1481:auto_generated ; work         ;
;    |alpha_G_caps:u2_33|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_G_caps:u2_33                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_G_caps:u2_33|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_l281:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_G_caps:u2_33|altsyncram:altsyncram_component|altsyncram_l281:auto_generated ; work         ;
;    |alpha_H_caps:u2_34|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_H_caps:u2_34                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_H_caps:u2_34|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_3481:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_H_caps:u2_34|altsyncram:altsyncram_component|altsyncram_3481:auto_generated ; work         ;
;    |alpha_I_caps:u2_35|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_I_caps:u2_35                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_I_caps:u2_35|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_n281:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_I_caps:u2_35|altsyncram:altsyncram_component|altsyncram_n281:auto_generated ; work         ;
;    |alpha_J_caps:u2_36|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_J_caps:u2_36                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_J_caps:u2_36|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_o281:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_J_caps:u2_36|altsyncram:altsyncram_component|altsyncram_o281:auto_generated ; work         ;
;    |alpha_K_caps:u2_37|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_K_caps:u2_37                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_K_caps:u2_37|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_6481:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_K_caps:u2_37|altsyncram:altsyncram_component|altsyncram_6481:auto_generated ; work         ;
;    |alpha_L_caps:u2_38|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_L_caps:u2_38                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_L_caps:u2_38|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_q281:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_L_caps:u2_38|altsyncram:altsyncram_component|altsyncram_q281:auto_generated ; work         ;
;    |alpha_M_caps:u2_39|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_M_caps:u2_39                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_M_caps:u2_39|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_8481:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_M_caps:u2_39|altsyncram:altsyncram_component|altsyncram_8481:auto_generated ; work         ;
;    |alpha_N_caps:u2_40|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_N_caps:u2_40                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_N_caps:u2_40|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_s281:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_N_caps:u2_40|altsyncram:altsyncram_component|altsyncram_s281:auto_generated ; work         ;
;    |alpha_O_caps:u2_41|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_O_caps:u2_41                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_O_caps:u2_41|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_t281:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_O_caps:u2_41|altsyncram:altsyncram_component|altsyncram_t281:auto_generated ; work         ;
;    |alpha_P_caps:u2_42|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_P_caps:u2_42                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_P_caps:u2_42|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_b481:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_P_caps:u2_42|altsyncram:altsyncram_component|altsyncram_b481:auto_generated ; work         ;
;    |alpha_Q_caps:u2_43|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_Q_caps:u2_43                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_Q_caps:u2_43|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_v281:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_Q_caps:u2_43|altsyncram:altsyncram_component|altsyncram_v281:auto_generated ; work         ;
;    |alpha_R_caps:u2_44|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_R_caps:u2_44                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_R_caps:u2_44|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_d481:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_R_caps:u2_44|altsyncram:altsyncram_component|altsyncram_d481:auto_generated ; work         ;
;    |alpha_S_caps:u2_45|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_S_caps:u2_45                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_S_caps:u2_45|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_1381:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_S_caps:u2_45|altsyncram:altsyncram_component|altsyncram_1381:auto_generated ; work         ;
;    |alpha_T_caps:u2_46|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_T_caps:u2_46                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_T_caps:u2_46|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_f481:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_T_caps:u2_46|altsyncram:altsyncram_component|altsyncram_f481:auto_generated ; work         ;
;    |alpha_U_caps:u2_47|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_U_caps:u2_47                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_U_caps:u2_47|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_3381:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_U_caps:u2_47|altsyncram:altsyncram_component|altsyncram_3381:auto_generated ; work         ;
;    |alpha_V_caps:u2_48|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_V_caps:u2_48                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_V_caps:u2_48|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_4381:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_V_caps:u2_48|altsyncram:altsyncram_component|altsyncram_4381:auto_generated ; work         ;
;    |alpha_W_caps:u2_49|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_W_caps:u2_49                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_W_caps:u2_49|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_i481:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_W_caps:u2_49|altsyncram:altsyncram_component|altsyncram_i481:auto_generated ; work         ;
;    |alpha_X_caps:u2_50|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_X_caps:u2_50                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_X_caps:u2_50|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_6381:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_X_caps:u2_50|altsyncram:altsyncram_component|altsyncram_6381:auto_generated ; work         ;
;    |alpha_Y_caps:u2_51|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_Y_caps:u2_51                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_Y_caps:u2_51|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_k481:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_Y_caps:u2_51|altsyncram:altsyncram_component|altsyncram_k481:auto_generated ; work         ;
;    |alpha_Z_caps:u2_52|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_Z_caps:u2_52                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_Z_caps:u2_52|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_8381:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_Z_caps:u2_52|altsyncram:altsyncram_component|altsyncram_8381:auto_generated ; work         ;
;    |alpha_a:u2_1|                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_a:u2_1                                                                      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_a:u2_1|altsyncram:altsyncram_component                                      ; work         ;
;          |altsyncram_t081:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_a:u2_1|altsyncram:altsyncram_component|altsyncram_t081:auto_generated       ; work         ;
;    |alpha_b:u2_2|                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_b:u2_2                                                                      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_b:u2_2|altsyncram:altsyncram_component                                      ; work         ;
;          |altsyncram_hv71:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_b:u2_2|altsyncram:altsyncram_component|altsyncram_hv71:auto_generated       ; work         ;
;    |alpha_c:u2_3|                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_c:u2_3                                                                      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_c:u2_3|altsyncram:altsyncram_component                                      ; work         ;
;          |altsyncram_iv71:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_c:u2_3|altsyncram:altsyncram_component|altsyncram_iv71:auto_generated       ; work         ;
;    |alpha_com:u2_66|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_com:u2_66                                                                   ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_com:u2_66|altsyncram:altsyncram_component                                   ; work         ;
;          |altsyncram_e681:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_com:u2_66|altsyncram:altsyncram_component|altsyncram_e681:auto_generated    ; work         ;
;    |alpha_d:u2_4|                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_d:u2_4                                                                      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_d:u2_4|altsyncram:altsyncram_component                                      ; work         ;
;          |altsyncram_0181:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_d:u2_4|altsyncram:altsyncram_component|altsyncram_0181:auto_generated       ; work         ;
;    |alpha_dot:u2_65|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_dot:u2_65                                                                   ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_dot:u2_65|altsyncram:altsyncram_component                                   ; work         ;
;          |altsyncram_m681:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_dot:u2_65|altsyncram:altsyncram_component|altsyncram_m681:auto_generated    ; work         ;
;    |alpha_e:u2_5|                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_e:u2_5                                                                      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_e:u2_5|altsyncram:altsyncram_component                                      ; work         ;
;          |altsyncram_kv71:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_e:u2_5|altsyncram:altsyncram_component|altsyncram_kv71:auto_generated       ; work         ;
;    |alpha_f:u2_6|                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_f:u2_6                                                                      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_f:u2_6|altsyncram:altsyncram_component                                      ; work         ;
;          |altsyncram_2181:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_f:u2_6|altsyncram:altsyncram_component|altsyncram_2181:auto_generated       ; work         ;
;    |alpha_g:u2_7|                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_g:u2_7                                                                      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_g:u2_7|altsyncram:altsyncram_component                                      ; work         ;
;          |altsyncram_mv71:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_g:u2_7|altsyncram:altsyncram_component|altsyncram_mv71:auto_generated       ; work         ;
;    |alpha_h:u2_8|                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_h:u2_8                                                                      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_h:u2_8|altsyncram:altsyncram_component                                      ; work         ;
;          |altsyncram_4181:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_h:u2_8|altsyncram:altsyncram_component|altsyncram_4181:auto_generated       ; work         ;
;    |alpha_i:u2_9|                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_i:u2_9                                                                      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_i:u2_9|altsyncram:altsyncram_component                                      ; work         ;
;          |altsyncram_ov71:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_i:u2_9|altsyncram:altsyncram_component|altsyncram_ov71:auto_generated       ; work         ;
;    |alpha_j:u2_10|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_j:u2_10                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_j:u2_10|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_pv71:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_j:u2_10|altsyncram:altsyncram_component|altsyncram_pv71:auto_generated      ; work         ;
;    |alpha_k:u2_11|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_k:u2_11                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_k:u2_11|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_7181:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_k:u2_11|altsyncram:altsyncram_component|altsyncram_7181:auto_generated      ; work         ;
;    |alpha_l:u2_12|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_l:u2_12                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_l:u2_12|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_rv71:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_l:u2_12|altsyncram:altsyncram_component|altsyncram_rv71:auto_generated      ; work         ;
;    |alpha_m:u2_13|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_m:u2_13                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_m:u2_13|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_9181:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_m:u2_13|altsyncram:altsyncram_component|altsyncram_9181:auto_generated      ; work         ;
;    |alpha_n:u2_14|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_n:u2_14                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_n:u2_14|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_tv71:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_n:u2_14|altsyncram:altsyncram_component|altsyncram_tv71:auto_generated      ; work         ;
;    |alpha_o:u2_15|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_o:u2_15                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_o:u2_15|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_uv71:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_o:u2_15|altsyncram:altsyncram_component|altsyncram_uv71:auto_generated      ; work         ;
;    |alpha_p:u2_16|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_p:u2_16                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_p:u2_16|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_c181:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_p:u2_16|altsyncram:altsyncram_component|altsyncram_c181:auto_generated      ; work         ;
;    |alpha_q:u2_17|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_q:u2_17                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_q:u2_17|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_0081:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_q:u2_17|altsyncram:altsyncram_component|altsyncram_0081:auto_generated      ; work         ;
;    |alpha_que:u2_64|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_que:u2_64                                                                   ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_que:u2_64|altsyncram:altsyncram_component                                   ; work         ;
;          |altsyncram_q681:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_que:u2_64|altsyncram:altsyncram_component|altsyncram_q681:auto_generated    ; work         ;
;    |alpha_r:u2_18|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_r:u2_18                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_r:u2_18|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_e181:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_r:u2_18|altsyncram:altsyncram_component|altsyncram_e181:auto_generated      ; work         ;
;    |alpha_s:u2_19|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_s:u2_19                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_s:u2_19|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_2081:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_s:u2_19|altsyncram:altsyncram_component|altsyncram_2081:auto_generated      ; work         ;
;    |alpha_sur:u2_63|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_sur:u2_63                                                                   ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_sur:u2_63|altsyncram:altsyncram_component                                   ; work         ;
;          |altsyncram_9781:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_sur:u2_63|altsyncram:altsyncram_component|altsyncram_9781:auto_generated    ; work         ;
;    |alpha_t:u2_20|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_t:u2_20                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_t:u2_20|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_g181:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_t:u2_20|altsyncram:altsyncram_component|altsyncram_g181:auto_generated      ; work         ;
;    |alpha_u:u2_21|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_u:u2_21                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_u:u2_21|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_4081:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_u:u2_21|altsyncram:altsyncram_component|altsyncram_4081:auto_generated      ; work         ;
;    |alpha_v:u2_22|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_v:u2_22                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_v:u2_22|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_5081:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_v:u2_22|altsyncram:altsyncram_component|altsyncram_5081:auto_generated      ; work         ;
;    |alpha_w:u2_23|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_w:u2_23                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_w:u2_23|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_j181:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_w:u2_23|altsyncram:altsyncram_component|altsyncram_j181:auto_generated      ; work         ;
;    |alpha_x:u2_24|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_x:u2_24                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_x:u2_24|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_7081:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_x:u2_24|altsyncram:altsyncram_component|altsyncram_7081:auto_generated      ; work         ;
;    |alpha_y:u2_25|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_y:u2_25                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_y:u2_25|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_l181:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_y:u2_25|altsyncram:altsyncram_component|altsyncram_l181:auto_generated      ; work         ;
;    |alpha_z:u2_26|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_z:u2_26                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_z:u2_26|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_9081:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|alpha_z:u2_26|altsyncram:altsyncram_component|altsyncram_9081:auto_generated      ; work         ;
;    |ch_a0:u_ch_1|                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_a0:u_ch_1                                                                      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_a0:u_ch_1|altsyncram:altsyncram_component                                      ; work         ;
;          |altsyncram_aa81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_a0:u_ch_1|altsyncram:altsyncram_component|altsyncram_aa81:auto_generated       ; work         ;
;    |ch_a1:u_ch_2|                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_a1:u_ch_2                                                                      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_a1:u_ch_2|altsyncram:altsyncram_component                                      ; work         ;
;          |altsyncram_ba81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_a1:u_ch_2|altsyncram:altsyncram_component|altsyncram_ba81:auto_generated       ; work         ;
;    |ch_a2:u_ch_3|                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_a2:u_ch_3                                                                      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_a2:u_ch_3|altsyncram:altsyncram_component                                      ; work         ;
;          |altsyncram_ca81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_a2:u_ch_3|altsyncram:altsyncram_component|altsyncram_ca81:auto_generated       ; work         ;
;    |ch_a3:u_ch_4|                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_a3:u_ch_4                                                                      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_a3:u_ch_4|altsyncram:altsyncram_component                                      ; work         ;
;          |altsyncram_da81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_a3:u_ch_4|altsyncram:altsyncram_component|altsyncram_da81:auto_generated       ; work         ;
;    |ch_a4:u_ch_5|                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_a4:u_ch_5                                                                      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_a4:u_ch_5|altsyncram:altsyncram_component                                      ; work         ;
;          |altsyncram_ea81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_a4:u_ch_5|altsyncram:altsyncram_component|altsyncram_ea81:auto_generated       ; work         ;
;    |ch_a5:u_ch_6|                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_a5:u_ch_6                                                                      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_a5:u_ch_6|altsyncram:altsyncram_component                                      ; work         ;
;          |altsyncram_fa81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_a5:u_ch_6|altsyncram:altsyncram_component|altsyncram_fa81:auto_generated       ; work         ;
;    |ch_b0:u_ch_7|                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b0:u_ch_7                                                                      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b0:u_ch_7|altsyncram:altsyncram_component                                      ; work         ;
;          |altsyncram_ga81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b0:u_ch_7|altsyncram:altsyncram_component|altsyncram_ga81:auto_generated       ; work         ;
;    |ch_b1:u_ch_8|                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b1:u_ch_8                                                                      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b1:u_ch_8|altsyncram:altsyncram_component                                      ; work         ;
;          |altsyncram_ha81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b1:u_ch_8|altsyncram:altsyncram_component|altsyncram_ha81:auto_generated       ; work         ;
;    |ch_b2:u_ch_9|                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b2:u_ch_9                                                                      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b2:u_ch_9|altsyncram:altsyncram_component                                      ; work         ;
;          |altsyncram_ia81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b2:u_ch_9|altsyncram:altsyncram_component|altsyncram_ia81:auto_generated       ; work         ;
;    |ch_b3:u_ch_10|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b3:u_ch_10                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b3:u_ch_10|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_ja81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b3:u_ch_10|altsyncram:altsyncram_component|altsyncram_ja81:auto_generated      ; work         ;
;    |ch_b4:u_ch_11|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b4:u_ch_11                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b4:u_ch_11|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_ka81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b4:u_ch_11|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated      ; work         ;
;    |ch_b5:u_ch_12|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b5:u_ch_12                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b5:u_ch_12|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_la81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b5:u_ch_12|altsyncram:altsyncram_component|altsyncram_la81:auto_generated      ; work         ;
;    |ch_b6:u_ch_13|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b6:u_ch_13                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b6:u_ch_13|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_ma81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b6:u_ch_13|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated      ; work         ;
;    |ch_b7:u_ch_14|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b7:u_ch_14                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b7:u_ch_14|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_na81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b7:u_ch_14|altsyncram:altsyncram_component|altsyncram_na81:auto_generated      ; work         ;
;    |ch_b8:u_ch_15|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b8:u_ch_15                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b8:u_ch_15|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_oa81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b8:u_ch_15|altsyncram:altsyncram_component|altsyncram_oa81:auto_generated      ; work         ;
;    |ch_b9:u_ch_16|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b9:u_ch_16                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b9:u_ch_16|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_pa81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_b9:u_ch_16|altsyncram:altsyncram_component|altsyncram_pa81:auto_generated      ; work         ;
;    |ch_ba:u_ch_17|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_ba:u_ch_17                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_ba:u_ch_17|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_sb81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_ba:u_ch_17|altsyncram:altsyncram_component|altsyncram_sb81:auto_generated      ; work         ;
;    |ch_bb:u_ch_18|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_bb:u_ch_18                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_bb:u_ch_18|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_tb81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_bb:u_ch_18|altsyncram:altsyncram_component|altsyncram_tb81:auto_generated      ; work         ;
;    |ch_bc:u_ch_19|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_bc:u_ch_19                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_bc:u_ch_19|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_ub81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_bc:u_ch_19|altsyncram:altsyncram_component|altsyncram_ub81:auto_generated      ; work         ;
;    |ch_c0:u_ch_20|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_c0:u_ch_20                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_c0:u_ch_20|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_qa81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_c0:u_ch_20|altsyncram:altsyncram_component|altsyncram_qa81:auto_generated      ; work         ;
;    |ch_c1:u_ch_21|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_c1:u_ch_21                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_c1:u_ch_21|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_ra81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_c1:u_ch_21|altsyncram:altsyncram_component|altsyncram_ra81:auto_generated      ; work         ;
;    |ch_c2:u_ch_22|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_c2:u_ch_22                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_c2:u_ch_22|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_sa81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_c2:u_ch_22|altsyncram:altsyncram_component|altsyncram_sa81:auto_generated      ; work         ;
;    |ch_c3:u_ch_23|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_c3:u_ch_23                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_c3:u_ch_23|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_ta81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_c3:u_ch_23|altsyncram:altsyncram_component|altsyncram_ta81:auto_generated      ; work         ;
;    |ch_c4:u_ch_24|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_c4:u_ch_24                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_c4:u_ch_24|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_ua81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_c4:u_ch_24|altsyncram:altsyncram_component|altsyncram_ua81:auto_generated      ; work         ;
;    |ch_c5:u_ch_25|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_c5:u_ch_25                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_c5:u_ch_25|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_va81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_c5:u_ch_25|altsyncram:altsyncram_component|altsyncram_va81:auto_generated      ; work         ;
;    |ch_d0:u_ch_26|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_d0:u_ch_26                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_d0:u_ch_26|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_0b81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_d0:u_ch_26|altsyncram:altsyncram_component|altsyncram_0b81:auto_generated      ; work         ;
;    |ch_d1:u_ch_27|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_d1:u_ch_27                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_d1:u_ch_27|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_1b81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_d1:u_ch_27|altsyncram:altsyncram_component|altsyncram_1b81:auto_generated      ; work         ;
;    |ch_d2:u_ch_28|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_d2:u_ch_28                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_d2:u_ch_28|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_2b81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_d2:u_ch_28|altsyncram:altsyncram_component|altsyncram_2b81:auto_generated      ; work         ;
;    |ch_d3:u_ch_29|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_d3:u_ch_29                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_d3:u_ch_29|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_3b81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_d3:u_ch_29|altsyncram:altsyncram_component|altsyncram_3b81:auto_generated      ; work         ;
;    |ch_d4:u_ch_30|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_d4:u_ch_30                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_d4:u_ch_30|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_4b81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_d4:u_ch_30|altsyncram:altsyncram_component|altsyncram_4b81:auto_generated      ; work         ;
;    |ch_d5:u_ch_31|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_d5:u_ch_31                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_d5:u_ch_31|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_5b81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_d5:u_ch_31|altsyncram:altsyncram_component|altsyncram_5b81:auto_generated      ; work         ;
;    |ch_d6:u_ch_32|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_d6:u_ch_32                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_d6:u_ch_32|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_6b81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_d6:u_ch_32|altsyncram:altsyncram_component|altsyncram_6b81:auto_generated      ; work         ;
;    |ch_e0:u_ch_33|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_e0:u_ch_33                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_e0:u_ch_33|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_7b81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_e0:u_ch_33|altsyncram:altsyncram_component|altsyncram_7b81:auto_generated      ; work         ;
;    |ch_f0:u_ch_34|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_f0:u_ch_34                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_f0:u_ch_34|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_8b81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_f0:u_ch_34|altsyncram:altsyncram_component|altsyncram_8b81:auto_generated      ; work         ;
;    |ch_f1:u_ch_35|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_f1:u_ch_35                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_f1:u_ch_35|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_9b81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_f1:u_ch_35|altsyncram:altsyncram_component|altsyncram_9b81:auto_generated      ; work         ;
;    |ch_f2:u_ch_36|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_f2:u_ch_36                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_f2:u_ch_36|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_ab81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_f2:u_ch_36|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated      ; work         ;
;    |ch_f3:u_ch_37|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_f3:u_ch_37                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_f3:u_ch_37|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_bb81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_f3:u_ch_37|altsyncram:altsyncram_component|altsyncram_bb81:auto_generated      ; work         ;
;    |ch_f4:u_ch_38|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_f4:u_ch_38                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_f4:u_ch_38|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_cb81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_f4:u_ch_38|altsyncram:altsyncram_component|altsyncram_cb81:auto_generated      ; work         ;
;    |ch_f5:u_ch_39|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_f5:u_ch_39                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_f5:u_ch_39|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_db81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_f5:u_ch_39|altsyncram:altsyncram_component|altsyncram_db81:auto_generated      ; work         ;
;    |ch_g0:u_ch_40|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_g0:u_ch_40                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_g0:u_ch_40|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_eb81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_g0:u_ch_40|altsyncram:altsyncram_component|altsyncram_eb81:auto_generated      ; work         ;
;    |ch_g1:u_ch_41|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_g1:u_ch_41                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_g1:u_ch_41|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_fb81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_g1:u_ch_41|altsyncram:altsyncram_component|altsyncram_fb81:auto_generated      ; work         ;
;    |ch_g2:u_ch_42|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_g2:u_ch_42                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_g2:u_ch_42|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_gb81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_g2:u_ch_42|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated      ; work         ;
;    |ch_g3:u_ch_43|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_g3:u_ch_43                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_g3:u_ch_43|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_hb81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_g3:u_ch_43|altsyncram:altsyncram_component|altsyncram_hb81:auto_generated      ; work         ;
;    |ch_g4:u_ch_44|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_g4:u_ch_44                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_g4:u_ch_44|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_ib81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_g4:u_ch_44|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated      ; work         ;
;    |ch_g5:u_ch_45|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_g5:u_ch_45                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_g5:u_ch_45|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_jb81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_g5:u_ch_45|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated      ; work         ;
;    |ch_g6:u_ch_46|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_g6:u_ch_46                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_g6:u_ch_46|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_kb81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_g6:u_ch_46|altsyncram:altsyncram_component|altsyncram_kb81:auto_generated      ; work         ;
;    |ch_h0:u_ch_47|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h0:u_ch_47                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h0:u_ch_47|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_lb81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h0:u_ch_47|altsyncram:altsyncram_component|altsyncram_lb81:auto_generated      ; work         ;
;    |ch_h1:u_ch_48|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h1:u_ch_48                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h1:u_ch_48|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_mb81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h1:u_ch_48|altsyncram:altsyncram_component|altsyncram_mb81:auto_generated      ; work         ;
;    |ch_h2:u_ch_49|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h2:u_ch_49                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h2:u_ch_49|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_nb81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h2:u_ch_49|altsyncram:altsyncram_component|altsyncram_nb81:auto_generated      ; work         ;
;    |ch_h3:u_ch_50|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h3:u_ch_50                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h3:u_ch_50|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_ob81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h3:u_ch_50|altsyncram:altsyncram_component|altsyncram_ob81:auto_generated      ; work         ;
;    |ch_h4:u_ch_51|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h4:u_ch_51                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h4:u_ch_51|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_pb81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h4:u_ch_51|altsyncram:altsyncram_component|altsyncram_pb81:auto_generated      ; work         ;
;    |ch_h5:u_ch_52|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h5:u_ch_52                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h5:u_ch_52|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_qb81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h5:u_ch_52|altsyncram:altsyncram_component|altsyncram_qb81:auto_generated      ; work         ;
;    |ch_h6:u_ch_53|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h6:u_ch_53                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h6:u_ch_53|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_rb81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h6:u_ch_53|altsyncram:altsyncram_component|altsyncram_rb81:auto_generated      ; work         ;
;    |ch_h7:u_ch_54|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h7:u_ch_54                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h7:u_ch_54|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_vb81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_h7:u_ch_54|altsyncram:altsyncram_component|altsyncram_vb81:auto_generated      ; work         ;
;    |ch_j0:u_ch_56|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_j0:u_ch_56                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_j0:u_ch_56|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_0c81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_j0:u_ch_56|altsyncram:altsyncram_component|altsyncram_0c81:auto_generated      ; work         ;
;    |ch_j1:u_ch_57|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_j1:u_ch_57                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_j1:u_ch_57|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_1c81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_j1:u_ch_57|altsyncram:altsyncram_component|altsyncram_1c81:auto_generated      ; work         ;
;    |ch_j2:u_ch_58|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_j2:u_ch_58                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_j2:u_ch_58|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_2c81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_j2:u_ch_58|altsyncram:altsyncram_component|altsyncram_2c81:auto_generated      ; work         ;
;    |ch_k0:u_ch_59|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_k0:u_ch_59                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_k0:u_ch_59|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_3c81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_k0:u_ch_59|altsyncram:altsyncram_component|altsyncram_3c81:auto_generated      ; work         ;
;    |ch_k1:u_ch_60|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_k1:u_ch_60                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_k1:u_ch_60|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_4c81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_k1:u_ch_60|altsyncram:altsyncram_component|altsyncram_4c81:auto_generated      ; work         ;
;    |ch_k2:u_ch_61|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_k2:u_ch_61                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_k2:u_ch_61|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_5c81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_k2:u_ch_61|altsyncram:altsyncram_component|altsyncram_5c81:auto_generated      ; work         ;
;    |ch_k3:u_ch_62|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_k3:u_ch_62                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_k3:u_ch_62|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_6c81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_k3:u_ch_62|altsyncram:altsyncram_component|altsyncram_6c81:auto_generated      ; work         ;
;    |ch_l0:u_ch_64|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_l0:u_ch_64                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_l0:u_ch_64|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_7c81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_l0:u_ch_64|altsyncram:altsyncram_component|altsyncram_7c81:auto_generated      ; work         ;
;    |ch_l1:u_ch_65|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_l1:u_ch_65                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_l1:u_ch_65|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_8c81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_l1:u_ch_65|altsyncram:altsyncram_component|altsyncram_8c81:auto_generated      ; work         ;
;    |ch_l2:u_ch_66|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_l2:u_ch_66                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_l2:u_ch_66|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_9c81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_l2:u_ch_66|altsyncram:altsyncram_component|altsyncram_9c81:auto_generated      ; work         ;
;    |ch_l3:u_ch_67|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_l3:u_ch_67                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_l3:u_ch_67|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_ac81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_l3:u_ch_67|altsyncram:altsyncram_component|altsyncram_ac81:auto_generated      ; work         ;
;    |ch_m0:u_ch_68|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_m0:u_ch_68                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_m0:u_ch_68|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_bc81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_m0:u_ch_68|altsyncram:altsyncram_component|altsyncram_bc81:auto_generated      ; work         ;
;    |ch_m1:u_ch_69|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_m1:u_ch_69                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_m1:u_ch_69|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_cc81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_m1:u_ch_69|altsyncram:altsyncram_component|altsyncram_cc81:auto_generated      ; work         ;
;    |ch_m2:u_ch_70|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_m2:u_ch_70                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_m2:u_ch_70|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_dc81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_m2:u_ch_70|altsyncram:altsyncram_component|altsyncram_dc81:auto_generated      ; work         ;
;    |ch_n0:u_ch_71|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_n0:u_ch_71                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_n0:u_ch_71|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_ec81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_n0:u_ch_71|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated      ; work         ;
;    |ch_n1:u_ch_72|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_n1:u_ch_72                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_n1:u_ch_72|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_fc81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_n1:u_ch_72|altsyncram:altsyncram_component|altsyncram_fc81:auto_generated      ; work         ;
;    |ch_n2:u_ch_73|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_n2:u_ch_73                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_n2:u_ch_73|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_gc81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_n2:u_ch_73|altsyncram:altsyncram_component|altsyncram_gc81:auto_generated      ; work         ;
;    |ch_n3:u_ch_74|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_n3:u_ch_74                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_n3:u_ch_74|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_hc81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_n3:u_ch_74|altsyncram:altsyncram_component|altsyncram_hc81:auto_generated      ; work         ;
;    |ch_o0:u_ch_75|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_o0:u_ch_75                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_o0:u_ch_75|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_ic81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_o0:u_ch_75|altsyncram:altsyncram_component|altsyncram_ic81:auto_generated      ; work         ;
;    |ch_p0:u_ch_76|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_p0:u_ch_76                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_p0:u_ch_76|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_jc81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_p0:u_ch_76|altsyncram:altsyncram_component|altsyncram_jc81:auto_generated      ; work         ;
;    |ch_p1:u_ch_77|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_p1:u_ch_77                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_p1:u_ch_77|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_kc81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_p1:u_ch_77|altsyncram:altsyncram_component|altsyncram_kc81:auto_generated      ; work         ;
;    |ch_q0:u_ch_78|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_q0:u_ch_78                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_q0:u_ch_78|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_lc81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_q0:u_ch_78|altsyncram:altsyncram_component|altsyncram_lc81:auto_generated      ; work         ;
;    |ch_q1:u_ch_79|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_q1:u_ch_79                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_q1:u_ch_79|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_mc81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_q1:u_ch_79|altsyncram:altsyncram_component|altsyncram_mc81:auto_generated      ; work         ;
;    |ch_q2:u_ch_80|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_q2:u_ch_80                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_q2:u_ch_80|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_nc81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_q2:u_ch_80|altsyncram:altsyncram_component|altsyncram_nc81:auto_generated      ; work         ;
;    |ch_q3:u_ch_81|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_q3:u_ch_81                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_q3:u_ch_81|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_oc81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_q3:u_ch_81|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated      ; work         ;
;    |ch_q4:u_ch_82|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_q4:u_ch_82                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_q4:u_ch_82|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_pc81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_q4:u_ch_82|altsyncram:altsyncram_component|altsyncram_pc81:auto_generated      ; work         ;
;    |ch_q5:u_ch_83|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_q5:u_ch_83                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_q5:u_ch_83|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_qc81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_q5:u_ch_83|altsyncram:altsyncram_component|altsyncram_qc81:auto_generated      ; work         ;
;    |ch_r0:u_ch_84|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_r0:u_ch_84                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_r0:u_ch_84|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_rc81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_r0:u_ch_84|altsyncram:altsyncram_component|altsyncram_rc81:auto_generated      ; work         ;
;    |ch_r1:u_ch_85|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_r1:u_ch_85                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_r1:u_ch_85|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_sc81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_r1:u_ch_85|altsyncram:altsyncram_component|altsyncram_sc81:auto_generated      ; work         ;
;    |ch_r2:u_ch_86|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_r2:u_ch_86                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_r2:u_ch_86|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_tc81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_r2:u_ch_86|altsyncram:altsyncram_component|altsyncram_tc81:auto_generated      ; work         ;
;    |ch_s0:u_ch_87|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_s0:u_ch_87                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_s0:u_ch_87|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_uc81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_s0:u_ch_87|altsyncram:altsyncram_component|altsyncram_uc81:auto_generated      ; work         ;
;    |ch_s1:u_ch_88|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_s1:u_ch_88                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_s1:u_ch_88|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_vc81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_s1:u_ch_88|altsyncram:altsyncram_component|altsyncram_vc81:auto_generated      ; work         ;
;    |ch_s2:u_ch_89|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_s2:u_ch_89                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_s2:u_ch_89|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_0d81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_s2:u_ch_89|altsyncram:altsyncram_component|altsyncram_0d81:auto_generated      ; work         ;
;    |ch_s3:u_ch_90|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_s3:u_ch_90                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_s3:u_ch_90|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_1d81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_s3:u_ch_90|altsyncram:altsyncram_component|altsyncram_1d81:auto_generated      ; work         ;
;    |ch_s4:u_ch_91|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_s4:u_ch_91                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_s4:u_ch_91|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_2d81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_s4:u_ch_91|altsyncram:altsyncram_component|altsyncram_2d81:auto_generated      ; work         ;
;    |ch_s5:u_ch_92|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_s5:u_ch_92                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_s5:u_ch_92|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_3d81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_s5:u_ch_92|altsyncram:altsyncram_component|altsyncram_3d81:auto_generated      ; work         ;
;    |ch_t0:u_ch_93|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_t0:u_ch_93                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_t0:u_ch_93|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_4d81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_t0:u_ch_93|altsyncram:altsyncram_component|altsyncram_4d81:auto_generated      ; work         ;
;    |ch_t1:u_ch_94|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_t1:u_ch_94                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_t1:u_ch_94|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_5d81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_t1:u_ch_94|altsyncram:altsyncram_component|altsyncram_5d81:auto_generated      ; work         ;
;    |ch_t2:u_ch_95|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_t2:u_ch_95                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_t2:u_ch_95|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_6d81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_t2:u_ch_95|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated      ; work         ;
;    |ch_t3:u_ch_96|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_t3:u_ch_96                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_t3:u_ch_96|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_7d81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_t3:u_ch_96|altsyncram:altsyncram_component|altsyncram_7d81:auto_generated      ; work         ;
;    |ch_w0:u_ch_97|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_w0:u_ch_97                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_w0:u_ch_97|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_8d81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_w0:u_ch_97|altsyncram:altsyncram_component|altsyncram_8d81:auto_generated      ; work         ;
;    |ch_w1:u_ch_98|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_w1:u_ch_98                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_w1:u_ch_98|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_9d81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_w1:u_ch_98|altsyncram:altsyncram_component|altsyncram_9d81:auto_generated      ; work         ;
;    |ch_w2:u_ch_99|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_w2:u_ch_99                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_w2:u_ch_99|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_ad81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_w2:u_ch_99|altsyncram:altsyncram_component|altsyncram_ad81:auto_generated      ; work         ;
;    |ch_x0:u_ch_100|                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_x0:u_ch_100                                                                    ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_x0:u_ch_100|altsyncram:altsyncram_component                                    ; work         ;
;          |altsyncram_bd81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_x0:u_ch_100|altsyncram:altsyncram_component|altsyncram_bd81:auto_generated     ; work         ;
;    |ch_x1:u_ch_101|                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_x1:u_ch_101                                                                    ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_x1:u_ch_101|altsyncram:altsyncram_component                                    ; work         ;
;          |altsyncram_cd81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_x1:u_ch_101|altsyncram:altsyncram_component|altsyncram_cd81:auto_generated     ; work         ;
;    |ch_x2:u_ch_102|                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_x2:u_ch_102                                                                    ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_x2:u_ch_102|altsyncram:altsyncram_component                                    ; work         ;
;          |altsyncram_dd81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_x2:u_ch_102|altsyncram:altsyncram_component|altsyncram_dd81:auto_generated     ; work         ;
;    |ch_y0:u_ch_103|                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_y0:u_ch_103                                                                    ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_y0:u_ch_103|altsyncram:altsyncram_component                                    ; work         ;
;          |altsyncram_ed81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_y0:u_ch_103|altsyncram:altsyncram_component|altsyncram_ed81:auto_generated     ; work         ;
;    |ch_y1:u_ch_104|                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_y1:u_ch_104                                                                    ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_y1:u_ch_104|altsyncram:altsyncram_component                                    ; work         ;
;          |altsyncram_fd81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_y1:u_ch_104|altsyncram:altsyncram_component|altsyncram_fd81:auto_generated     ; work         ;
;    |ch_y2:u_ch_105|                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_y2:u_ch_105                                                                    ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_y2:u_ch_105|altsyncram:altsyncram_component                                    ; work         ;
;          |altsyncram_gd81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_y2:u_ch_105|altsyncram:altsyncram_component|altsyncram_gd81:auto_generated     ; work         ;
;    |ch_y3:u_ch_106|                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_y3:u_ch_106                                                                    ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_y3:u_ch_106|altsyncram:altsyncram_component                                    ; work         ;
;          |altsyncram_hd81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_y3:u_ch_106|altsyncram:altsyncram_component|altsyncram_hd81:auto_generated     ; work         ;
;    |ch_z0:u_ch_107|                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_z0:u_ch_107                                                                    ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_z0:u_ch_107|altsyncram:altsyncram_component                                    ; work         ;
;          |altsyncram_id81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_z0:u_ch_107|altsyncram:altsyncram_component|altsyncram_id81:auto_generated     ; work         ;
;    |ch_z1:u_ch_108|                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_z1:u_ch_108                                                                    ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_z1:u_ch_108|altsyncram:altsyncram_component                                    ; work         ;
;          |altsyncram_jd81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_z1:u_ch_108|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated     ; work         ;
;    |ch_z2:u_ch_109|                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_z2:u_ch_109                                                                    ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_z2:u_ch_109|altsyncram:altsyncram_component                                    ; work         ;
;          |altsyncram_kd81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_z2:u_ch_109|altsyncram:altsyncram_component|altsyncram_kd81:auto_generated     ; work         ;
;    |ch_z3:u_ch_110|                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_z3:u_ch_110                                                                    ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_z3:u_ch_110|altsyncram:altsyncram_component                                    ; work         ;
;          |altsyncram_ld81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated     ; work         ;
;    |num_0:u2_53|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_0:u2_53                                                                       ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_0:u2_53|altsyncram:altsyncram_component                                       ; work         ;
;          |altsyncram_cv71:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_0:u2_53|altsyncram:altsyncram_component|altsyncram_cv71:auto_generated        ; work         ;
;    |num_1:u2_54|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_1:u2_54                                                                       ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_1:u2_54|altsyncram:altsyncram_component                                       ; work         ;
;          |altsyncram_0u71:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_1:u2_54|altsyncram:altsyncram_component|altsyncram_0u71:auto_generated        ; work         ;
;    |num_2:u2_55|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_2:u2_55                                                                       ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_2:u2_55|altsyncram:altsyncram_component                                       ; work         ;
;          |altsyncram_1u71:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_2:u2_55|altsyncram:altsyncram_component|altsyncram_1u71:auto_generated        ; work         ;
;    |num_3:u2_56|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_3:u2_56                                                                       ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_3:u2_56|altsyncram:altsyncram_component                                       ; work         ;
;          |altsyncram_fv71:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_3:u2_56|altsyncram:altsyncram_component|altsyncram_fv71:auto_generated        ; work         ;
;    |num_4:u2_57|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_4:u2_57                                                                       ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_4:u2_57|altsyncram:altsyncram_component                                       ; work         ;
;          |altsyncram_3u71:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_4:u2_57|altsyncram:altsyncram_component|altsyncram_3u71:auto_generated        ; work         ;
;    |num_5:u2_58|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_5:u2_58                                                                       ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_5:u2_58|altsyncram:altsyncram_component                                       ; work         ;
;          |altsyncram_jv71:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_5:u2_58|altsyncram:altsyncram_component|altsyncram_jv71:auto_generated        ; work         ;
;    |num_6:u2_59|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_6:u2_59                                                                       ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_6:u2_59|altsyncram:altsyncram_component                                       ; work         ;
;          |altsyncram_5u71:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_6:u2_59|altsyncram:altsyncram_component|altsyncram_5u71:auto_generated        ; work         ;
;    |num_7:u2_60|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_7:u2_60                                                                       ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_7:u2_60|altsyncram:altsyncram_component                                       ; work         ;
;          |altsyncram_6u71:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_7:u2_60|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated        ; work         ;
;    |num_8:u2_61|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_8:u2_61                                                                       ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_8:u2_61|altsyncram:altsyncram_component                                       ; work         ;
;          |altsyncram_lv71:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_8:u2_61|altsyncram:altsyncram_component|altsyncram_lv71:auto_generated        ; work         ;
;    |num_9:u2_62|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_9:u2_62                                                                       ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_9:u2_62|altsyncram:altsyncram_component                                       ; work         ;
;          |altsyncram_8u71:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|num_9:u2_62|altsyncram:altsyncram_component|altsyncram_8u71:auto_generated        ; work         ;
;    |seg7:u21|                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|seg7:u21                                                                          ; work         ;
;    |seg7:u22|                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|seg7:u22                                                                          ; work         ;
;    |seg7:u_seg7_3|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|seg7:u_seg7_3                                                                     ; work         ;
;    |seg7:u_seg7_4|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|seg7:u_seg7_4                                                                     ; work         ;
;    |seg7:u_seg7_5|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|seg7:u_seg7_5                                                                     ; work         ;
;    |seg7:u_seg7_6|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|seg7:u_seg7_6                                                                     ; work         ;
;    |seg7:u_seg7_7|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|seg7:u_seg7_7                                                                     ; work         ;
;    |seg7:u_seg7_8|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|seg7:u_seg7_8                                                                     ; work         ;
;    |vga640480:u1|                         ; 5658 (5566)       ; 121 (121)    ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |chat|vga640480:u1                                                                      ; work         ;
;       |lpm_mult:Mult0|                    ; 23 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |chat|vga640480:u1|lpm_mult:Mult0                                                       ; work         ;
;          |mult_p3t:auto_generated|        ; 23 (23)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |chat|vga640480:u1|lpm_mult:Mult0|mult_p3t:auto_generated                               ; work         ;
;       |lpm_mult:Mult1|                    ; 23 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |chat|vga640480:u1|lpm_mult:Mult1                                                       ; work         ;
;          |mult_p3t:auto_generated|        ; 23 (23)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |chat|vga640480:u1|lpm_mult:Mult1|mult_p3t:auto_generated                               ; work         ;
;       |lpm_mult:Mult2|                    ; 23 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |chat|vga640480:u1|lpm_mult:Mult2                                                       ; work         ;
;          |mult_p3t:auto_generated|        ; 23 (23)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |chat|vga640480:u1|lpm_mult:Mult2|mult_p3t:auto_generated                               ; work         ;
;       |lpm_mult:Mult3|                    ; 23 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |chat|vga640480:u1|lpm_mult:Mult3                                                       ; work         ;
;          |mult_p3t:auto_generated|        ; 23 (23)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |chat|vga640480:u1|lpm_mult:Mult3|mult_p3t:auto_generated                               ; work         ;
;       |pll100_25:pll_clk2|                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|vga640480:u1|pll100_25:pll_clk2                                                   ; work         ;
;          |altpll:altpll_component|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|vga640480:u1|pll100_25:pll_clk2|altpll:altpll_component                           ; work         ;
;       |pll100_25:pll_clk|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|vga640480:u1|pll100_25:pll_clk                                                    ; work         ;
;          |altpll:altpll_component|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chat|vga640480:u1|pll100_25:pll_clk|altpll:altpll_component                            ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-----------------+
; Name                                                                                         ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF             ;
+----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-----------------+
; alpha_A_caps:u2_27|altsyncram:altsyncram_component|altsyncram_s381:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\A_.mif    ;
; alpha_B_caps:u2_28|altsyncram:altsyncram_component|altsyncram_g281:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/B_.mif    ;
; alpha_C_caps:u2_29|altsyncram:altsyncram_component|altsyncram_h281:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/C_.mif    ;
; alpha_D_caps:u2_30|altsyncram:altsyncram_component|altsyncram_v381:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\D_.mif    ;
; alpha_E_caps:u2_31|altsyncram:altsyncram_component|altsyncram_j281:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/E_.mif    ;
; alpha_F_caps:u2_32|altsyncram:altsyncram_component|altsyncram_1481:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\F_.mif    ;
; alpha_G_caps:u2_33|altsyncram:altsyncram_component|altsyncram_l281:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/G_.mif    ;
; alpha_H_caps:u2_34|altsyncram:altsyncram_component|altsyncram_3481:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\H_.mif    ;
; alpha_I_caps:u2_35|altsyncram:altsyncram_component|altsyncram_n281:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/I_.mif    ;
; alpha_J_caps:u2_36|altsyncram:altsyncram_component|altsyncram_o281:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/J_.mif    ;
; alpha_K_caps:u2_37|altsyncram:altsyncram_component|altsyncram_6481:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\K_.mif    ;
; alpha_L_caps:u2_38|altsyncram:altsyncram_component|altsyncram_q281:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/L_.mif    ;
; alpha_M_caps:u2_39|altsyncram:altsyncram_component|altsyncram_8481:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\M_.mif    ;
; alpha_N_caps:u2_40|altsyncram:altsyncram_component|altsyncram_s281:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/N_.mif    ;
; alpha_O_caps:u2_41|altsyncram:altsyncram_component|altsyncram_t281:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/O_.mif    ;
; alpha_P_caps:u2_42|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\P_.mif    ;
; alpha_Q_caps:u2_43|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/Q_.mif    ;
; alpha_R_caps:u2_44|altsyncram:altsyncram_component|altsyncram_d481:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\R_.mif    ;
; alpha_S_caps:u2_45|altsyncram:altsyncram_component|altsyncram_1381:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/S_.mif    ;
; alpha_T_caps:u2_46|altsyncram:altsyncram_component|altsyncram_f481:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\T_.mif    ;
; alpha_U_caps:u2_47|altsyncram:altsyncram_component|altsyncram_3381:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/U_.mif    ;
; alpha_V_caps:u2_48|altsyncram:altsyncram_component|altsyncram_4381:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/V_.mif    ;
; alpha_W_caps:u2_49|altsyncram:altsyncram_component|altsyncram_i481:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\W_.mif    ;
; alpha_X_caps:u2_50|altsyncram:altsyncram_component|altsyncram_6381:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/X_.mif    ;
; alpha_Y_caps:u2_51|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\Y_.mif    ;
; alpha_Z_caps:u2_52|altsyncram:altsyncram_component|altsyncram_8381:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/Z_.mif    ;
; alpha_a:u2_1|altsyncram:altsyncram_component|altsyncram_t081:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\a.mif     ;
; alpha_b:u2_2|altsyncram:altsyncram_component|altsyncram_hv71:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/b.mif     ;
; alpha_c:u2_3|altsyncram:altsyncram_component|altsyncram_iv71:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/c.mif     ;
; alpha_com:u2_66|altsyncram:altsyncram_component|altsyncram_e681:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/com.mif   ;
; alpha_d:u2_4|altsyncram:altsyncram_component|altsyncram_0181:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\d.mif     ;
; alpha_dot:u2_65|altsyncram:altsyncram_component|altsyncram_m681:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/dot.mif   ;
; alpha_e:u2_5|altsyncram:altsyncram_component|altsyncram_kv71:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/e.mif     ;
; alpha_f:u2_6|altsyncram:altsyncram_component|altsyncram_2181:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\f.mif     ;
; alpha_g:u2_7|altsyncram:altsyncram_component|altsyncram_mv71:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/g.mif     ;
; alpha_h:u2_8|altsyncram:altsyncram_component|altsyncram_4181:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\h.mif     ;
; alpha_i:u2_9|altsyncram:altsyncram_component|altsyncram_ov71:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/i.mif     ;
; alpha_j:u2_10|altsyncram:altsyncram_component|altsyncram_pv71:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/j.mif     ;
; alpha_k:u2_11|altsyncram:altsyncram_component|altsyncram_7181:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\k.mif     ;
; alpha_l:u2_12|altsyncram:altsyncram_component|altsyncram_rv71:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/l.mif     ;
; alpha_m:u2_13|altsyncram:altsyncram_component|altsyncram_9181:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\m.mif     ;
; alpha_n:u2_14|altsyncram:altsyncram_component|altsyncram_tv71:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/n.mif     ;
; alpha_o:u2_15|altsyncram:altsyncram_component|altsyncram_uv71:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/o.mif     ;
; alpha_p:u2_16|altsyncram:altsyncram_component|altsyncram_c181:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\p.mif     ;
; alpha_q:u2_17|altsyncram:altsyncram_component|altsyncram_0081:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/q.mif     ;
; alpha_que:u2_64|altsyncram:altsyncram_component|altsyncram_q681:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/que.mif   ;
; alpha_r:u2_18|altsyncram:altsyncram_component|altsyncram_e181:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\r.mif     ;
; alpha_s:u2_19|altsyncram:altsyncram_component|altsyncram_2081:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/s.mif     ;
; alpha_sur:u2_63|altsyncram:altsyncram_component|altsyncram_9781:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/sur.mif   ;
; alpha_t:u2_20|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\t.mif     ;
; alpha_u:u2_21|altsyncram:altsyncram_component|altsyncram_4081:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/u.mif     ;
; alpha_v:u2_22|altsyncram:altsyncram_component|altsyncram_5081:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/v.mif     ;
; alpha_w:u2_23|altsyncram:altsyncram_component|altsyncram_j181:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\w.mif     ;
; alpha_x:u2_24|altsyncram:altsyncram_component|altsyncram_7081:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/x.mif     ;
; alpha_y:u2_25|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\y.mif     ;
; alpha_z:u2_26|altsyncram:altsyncram_component|altsyncram_9081:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/z.mif     ;
; ch_a0:u_ch_1|altsyncram:altsyncram_component|altsyncram_aa81:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_a0.mif ;
; ch_a1:u_ch_2|altsyncram:altsyncram_component|altsyncram_ba81:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_a1.mif ;
; ch_a2:u_ch_3|altsyncram:altsyncram_component|altsyncram_ca81:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_a2.mif ;
; ch_a3:u_ch_4|altsyncram:altsyncram_component|altsyncram_da81:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_a3.mif ;
; ch_a4:u_ch_5|altsyncram:altsyncram_component|altsyncram_ea81:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_a4.mif ;
; ch_a5:u_ch_6|altsyncram:altsyncram_component|altsyncram_fa81:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_a5.mif ;
; ch_b0:u_ch_7|altsyncram:altsyncram_component|altsyncram_ga81:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_b0.mif ;
; ch_b1:u_ch_8|altsyncram:altsyncram_component|altsyncram_ha81:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_b1.mif ;
; ch_b2:u_ch_9|altsyncram:altsyncram_component|altsyncram_ia81:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_b2.mif ;
; ch_b3:u_ch_10|altsyncram:altsyncram_component|altsyncram_ja81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_b3.mif ;
; ch_b4:u_ch_11|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_b4.mif ;
; ch_b5:u_ch_12|altsyncram:altsyncram_component|altsyncram_la81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_b5.mif ;
; ch_b6:u_ch_13|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_b6.mif ;
; ch_b7:u_ch_14|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_b7.mif ;
; ch_b8:u_ch_15|altsyncram:altsyncram_component|altsyncram_oa81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_b8.mif ;
; ch_b9:u_ch_16|altsyncram:altsyncram_component|altsyncram_pa81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_b9.mif ;
; ch_ba:u_ch_17|altsyncram:altsyncram_component|altsyncram_sb81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_ba.mif ;
; ch_bb:u_ch_18|altsyncram:altsyncram_component|altsyncram_tb81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_bb.mif ;
; ch_bc:u_ch_19|altsyncram:altsyncram_component|altsyncram_ub81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_bc.mif ;
; ch_c0:u_ch_20|altsyncram:altsyncram_component|altsyncram_qa81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_c0.mif ;
; ch_c1:u_ch_21|altsyncram:altsyncram_component|altsyncram_ra81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_c1.mif ;
; ch_c2:u_ch_22|altsyncram:altsyncram_component|altsyncram_sa81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_c2.mif ;
; ch_c3:u_ch_23|altsyncram:altsyncram_component|altsyncram_ta81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_c3.mif ;
; ch_c4:u_ch_24|altsyncram:altsyncram_component|altsyncram_ua81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_c4.mif ;
; ch_c5:u_ch_25|altsyncram:altsyncram_component|altsyncram_va81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_c5.mif ;
; ch_d0:u_ch_26|altsyncram:altsyncram_component|altsyncram_0b81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_d0.mif ;
; ch_d1:u_ch_27|altsyncram:altsyncram_component|altsyncram_1b81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_d1.mif ;
; ch_d2:u_ch_28|altsyncram:altsyncram_component|altsyncram_2b81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_d2.mif ;
; ch_d3:u_ch_29|altsyncram:altsyncram_component|altsyncram_3b81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_d3.mif ;
; ch_d4:u_ch_30|altsyncram:altsyncram_component|altsyncram_4b81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_d4.mif ;
; ch_d5:u_ch_31|altsyncram:altsyncram_component|altsyncram_5b81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_d5.mif ;
; ch_d6:u_ch_32|altsyncram:altsyncram_component|altsyncram_6b81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_d6.mif ;
; ch_e0:u_ch_33|altsyncram:altsyncram_component|altsyncram_7b81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_e0.mif ;
; ch_f0:u_ch_34|altsyncram:altsyncram_component|altsyncram_8b81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_f0.mif ;
; ch_f1:u_ch_35|altsyncram:altsyncram_component|altsyncram_9b81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_f1.mif ;
; ch_f2:u_ch_36|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_f2.mif ;
; ch_f3:u_ch_37|altsyncram:altsyncram_component|altsyncram_bb81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_f3.mif ;
; ch_f4:u_ch_38|altsyncram:altsyncram_component|altsyncram_cb81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_f4.mif ;
; ch_f5:u_ch_39|altsyncram:altsyncram_component|altsyncram_db81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_f5.mif ;
; ch_g0:u_ch_40|altsyncram:altsyncram_component|altsyncram_eb81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_g0.mif ;
; ch_g1:u_ch_41|altsyncram:altsyncram_component|altsyncram_fb81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_g1.mif ;
; ch_g2:u_ch_42|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_g2.mif ;
; ch_g3:u_ch_43|altsyncram:altsyncram_component|altsyncram_hb81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_g3.mif ;
; ch_g4:u_ch_44|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_g4.mif ;
; ch_g5:u_ch_45|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_g5.mif ;
; ch_g6:u_ch_46|altsyncram:altsyncram_component|altsyncram_kb81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_g6.mif ;
; ch_h0:u_ch_47|altsyncram:altsyncram_component|altsyncram_lb81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_h0.mif ;
; ch_h1:u_ch_48|altsyncram:altsyncram_component|altsyncram_mb81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_h1.mif ;
; ch_h2:u_ch_49|altsyncram:altsyncram_component|altsyncram_nb81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_h2.mif ;
; ch_h3:u_ch_50|altsyncram:altsyncram_component|altsyncram_ob81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_h3.mif ;
; ch_h4:u_ch_51|altsyncram:altsyncram_component|altsyncram_pb81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_h4.mif ;
; ch_h5:u_ch_52|altsyncram:altsyncram_component|altsyncram_qb81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_h5.mif ;
; ch_h6:u_ch_53|altsyncram:altsyncram_component|altsyncram_rb81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_h6.mif ;
; ch_h7:u_ch_54|altsyncram:altsyncram_component|altsyncram_vb81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_h7.mif ;
; ch_j0:u_ch_56|altsyncram:altsyncram_component|altsyncram_0c81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_j0.mif ;
; ch_j1:u_ch_57|altsyncram:altsyncram_component|altsyncram_1c81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_j1.mif ;
; ch_j2:u_ch_58|altsyncram:altsyncram_component|altsyncram_2c81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_j2.mif ;
; ch_k0:u_ch_59|altsyncram:altsyncram_component|altsyncram_3c81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_k0.mif ;
; ch_k1:u_ch_60|altsyncram:altsyncram_component|altsyncram_4c81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_k1.mif ;
; ch_k2:u_ch_61|altsyncram:altsyncram_component|altsyncram_5c81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_k2.mif ;
; ch_k3:u_ch_62|altsyncram:altsyncram_component|altsyncram_6c81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_k3.mif ;
; ch_l0:u_ch_64|altsyncram:altsyncram_component|altsyncram_7c81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_l0.mif ;
; ch_l1:u_ch_65|altsyncram:altsyncram_component|altsyncram_8c81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_l1.mif ;
; ch_l2:u_ch_66|altsyncram:altsyncram_component|altsyncram_9c81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_l2.mif ;
; ch_l3:u_ch_67|altsyncram:altsyncram_component|altsyncram_ac81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_l3.mif ;
; ch_m0:u_ch_68|altsyncram:altsyncram_component|altsyncram_bc81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_m0.mif ;
; ch_m1:u_ch_69|altsyncram:altsyncram_component|altsyncram_cc81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_m1.mif ;
; ch_m2:u_ch_70|altsyncram:altsyncram_component|altsyncram_dc81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_m2.mif ;
; ch_n0:u_ch_71|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_n0.mif ;
; ch_n1:u_ch_72|altsyncram:altsyncram_component|altsyncram_fc81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_n1.mif ;
; ch_n2:u_ch_73|altsyncram:altsyncram_component|altsyncram_gc81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_n2.mif ;
; ch_n3:u_ch_74|altsyncram:altsyncram_component|altsyncram_hc81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_n3.mif ;
; ch_o0:u_ch_75|altsyncram:altsyncram_component|altsyncram_ic81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_o0.mif ;
; ch_p0:u_ch_76|altsyncram:altsyncram_component|altsyncram_jc81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_p0.mif ;
; ch_p1:u_ch_77|altsyncram:altsyncram_component|altsyncram_kc81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_p1.mif ;
; ch_q0:u_ch_78|altsyncram:altsyncram_component|altsyncram_lc81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_q0.mif ;
; ch_q1:u_ch_79|altsyncram:altsyncram_component|altsyncram_mc81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_q1.mif ;
; ch_q2:u_ch_80|altsyncram:altsyncram_component|altsyncram_nc81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_q2.mif ;
; ch_q3:u_ch_81|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_q3.mif ;
; ch_q4:u_ch_82|altsyncram:altsyncram_component|altsyncram_pc81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_q4.mif ;
; ch_q5:u_ch_83|altsyncram:altsyncram_component|altsyncram_qc81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_q5.mif ;
; ch_r0:u_ch_84|altsyncram:altsyncram_component|altsyncram_rc81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_r0.mif ;
; ch_r1:u_ch_85|altsyncram:altsyncram_component|altsyncram_sc81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_r1.mif ;
; ch_r2:u_ch_86|altsyncram:altsyncram_component|altsyncram_tc81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_r2.mif ;
; ch_s0:u_ch_87|altsyncram:altsyncram_component|altsyncram_uc81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_s0.mif ;
; ch_s1:u_ch_88|altsyncram:altsyncram_component|altsyncram_vc81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_s1.mif ;
; ch_s2:u_ch_89|altsyncram:altsyncram_component|altsyncram_0d81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_s2.mif ;
; ch_s3:u_ch_90|altsyncram:altsyncram_component|altsyncram_1d81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_s3.mif ;
; ch_s4:u_ch_91|altsyncram:altsyncram_component|altsyncram_2d81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_s4.mif ;
; ch_s5:u_ch_92|altsyncram:altsyncram_component|altsyncram_3d81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_s5.mif ;
; ch_t0:u_ch_93|altsyncram:altsyncram_component|altsyncram_4d81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_t0.mif ;
; ch_t1:u_ch_94|altsyncram:altsyncram_component|altsyncram_5d81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_t1.mif ;
; ch_t2:u_ch_95|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_t2.mif ;
; ch_t3:u_ch_96|altsyncram:altsyncram_component|altsyncram_7d81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_t3.mif ;
; ch_w0:u_ch_97|altsyncram:altsyncram_component|altsyncram_8d81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_w0.mif ;
; ch_w1:u_ch_98|altsyncram:altsyncram_component|altsyncram_9d81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_w1.mif ;
; ch_w2:u_ch_99|altsyncram:altsyncram_component|altsyncram_ad81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_w2.mif ;
; ch_x0:u_ch_100|altsyncram:altsyncram_component|altsyncram_bd81:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_x0.mif ;
; ch_x1:u_ch_101|altsyncram:altsyncram_component|altsyncram_cd81:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_x1.mif ;
; ch_x2:u_ch_102|altsyncram:altsyncram_component|altsyncram_dd81:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_x2.mif ;
; ch_y0:u_ch_103|altsyncram:altsyncram_component|altsyncram_ed81:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_y0.mif ;
; ch_y1:u_ch_104|altsyncram:altsyncram_component|altsyncram_fd81:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_y1.mif ;
; ch_y2:u_ch_105|altsyncram:altsyncram_component|altsyncram_gd81:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_y2.mif ;
; ch_y3:u_ch_106|altsyncram:altsyncram_component|altsyncram_hd81:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_y3.mif ;
; ch_z0:u_ch_107|altsyncram:altsyncram_component|altsyncram_id81:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_z0.mif ;
; ch_z1:u_ch_108|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_z1.mif ;
; ch_z2:u_ch_109|altsyncram:altsyncram_component|altsyncram_kd81:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_z2.mif ;
; ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/ch_z3.mif ;
; num_0:u2_53|altsyncram:altsyncram_component|altsyncram_cv71:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\0.mif     ;
; num_1:u2_54|altsyncram:altsyncram_component|altsyncram_0u71:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/1.mif     ;
; num_2:u2_55|altsyncram:altsyncram_component|altsyncram_1u71:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/2.mif     ;
; num_3:u2_56|altsyncram:altsyncram_component|altsyncram_fv71:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\3.mif     ;
; num_4:u2_57|altsyncram:altsyncram_component|altsyncram_3u71:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/4.mif     ;
; num_5:u2_58|altsyncram:altsyncram_component|altsyncram_jv71:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\5.mif     ;
; num_6:u2_59|altsyncram:altsyncram_component|altsyncram_5u71:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/6.mif     ;
; num_7:u2_60|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/7.mif     ;
; num_8:u2_61|altsyncram:altsyncram_component|altsyncram_lv71:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha\8.mif     ;
; num_9:u2_62|altsyncram:altsyncram_component|altsyncram_8u71:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 16384        ; 1            ; --           ; --           ; 16384 ; alpha/9.mif     ;
+----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-----------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 4           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File                                            ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |chat|vga640480:u1|pll100_25:pll_clk  ; H:/Practice/DigitalLogicDesign/chat-final1/pll100_25.vhd   ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |chat|vga640480:u1|pll100_25:pll_clk2 ; H:/Practice/DigitalLogicDesign/chat-final1/pll100_25.vhd   ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_a:u2_1                    ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/a.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_b:u2_2                    ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/b.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_c:u2_3                    ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/c.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_d:u2_4                    ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/d.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_e:u2_5                    ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/e.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_f:u2_6                    ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/f.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_g:u2_7                    ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/g.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_h:u2_8                    ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/h.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_i:u2_9                    ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/i.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_j:u2_10                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/j.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_k:u2_11                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/k.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_l:u2_12                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/l.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_m:u2_13                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/m.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_n:u2_14                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/n.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_o:u2_15                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/o.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_p:u2_16                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/p.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_q:u2_17                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/q.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_r:u2_18                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/r.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_s:u2_19                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/s.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_t:u2_20                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/t.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_u:u2_21                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/u.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_v:u2_22                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/v.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_w:u2_23                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/w.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_x:u2_24                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/x.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_y:u2_25                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/y.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_z:u2_26                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/z.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_A_caps:u2_27              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/A_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_B_caps:u2_28              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/B_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_C_caps:u2_29              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/C_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_D_caps:u2_30              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/D_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_E_caps:u2_31              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/E_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_F_caps:u2_32              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/F_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_G_caps:u2_33              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/G_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_H_caps:u2_34              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/H_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_I_caps:u2_35              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/I_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_J_caps:u2_36              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/J_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_K_caps:u2_37              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/K_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_L_caps:u2_38              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/L_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_M_caps:u2_39              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/M_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_N_caps:u2_40              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/N_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_O_caps:u2_41              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/O_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_P_caps:u2_42              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/P_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_Q_caps:u2_43              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/Q_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_R_caps:u2_44              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/R_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_S_caps:u2_45              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/S_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_T_caps:u2_46              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/T_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_U_caps:u2_47              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/U_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_V_caps:u2_48              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/V_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_W_caps:u2_49              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/W_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_X_caps:u2_50              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/X_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_Y_caps:u2_51              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/Y_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_Z_caps:u2_52              ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/Z_.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|num_0:u2_53                     ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/0.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|num_1:u2_54                     ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/1.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|num_2:u2_55                     ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/2.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|num_3:u2_56                     ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/3.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|num_4:u2_57                     ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/4.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|num_5:u2_58                     ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/5.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|num_6:u2_59                     ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/6.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|num_7:u2_60                     ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/7.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|num_8:u2_61                     ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/8.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|num_9:u2_62                     ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/9.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_sur:u2_63                 ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/sur.vhd   ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_que:u2_64                 ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/que.vhd   ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_dot:u2_65                 ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/dot.vhd   ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|alpha_com:u2_66                 ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/com.vhd   ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_a0:u_ch_1                    ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_a0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_a1:u_ch_2                    ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_a1.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_a2:u_ch_3                    ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_a2.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_a3:u_ch_4                    ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_a3.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_a4:u_ch_5                    ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_a4.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_a5:u_ch_6                    ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_a5.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_b0:u_ch_7                    ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_b1:u_ch_8                    ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b1.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_b2:u_ch_9                    ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b2.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_b3:u_ch_10                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b3.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_b4:u_ch_11                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b4.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_b5:u_ch_12                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b5.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_b6:u_ch_13                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b6.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_b7:u_ch_14                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b7.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_b8:u_ch_15                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b8.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_b9:u_ch_16                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_b9.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_ba:u_ch_17                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_ba.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_bb:u_ch_18                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_bb.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_bc:u_ch_19                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_bc.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_c0:u_ch_20                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_c0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_c1:u_ch_21                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_c1.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_c2:u_ch_22                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_c2.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_c3:u_ch_23                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_c3.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_c4:u_ch_24                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_c4.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_c5:u_ch_25                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_c5.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_d0:u_ch_26                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_d0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_d1:u_ch_27                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_d1.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_d2:u_ch_28                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_d2.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_d3:u_ch_29                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_d3.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_d4:u_ch_30                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_d4.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_d5:u_ch_31                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_d5.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_d6:u_ch_32                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_d6.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_e0:u_ch_33                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_e0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_f0:u_ch_34                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_f0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_f1:u_ch_35                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_f1.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_f2:u_ch_36                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_f2.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_f3:u_ch_37                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_f3.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_f4:u_ch_38                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_f4.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_f5:u_ch_39                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_f5.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_g0:u_ch_40                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_g0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_g1:u_ch_41                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_g1.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_g2:u_ch_42                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_g2.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_g3:u_ch_43                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_g3.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_g4:u_ch_44                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_g4.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_g5:u_ch_45                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_g5.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_g6:u_ch_46                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_g6.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_h0:u_ch_47                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_h1:u_ch_48                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h1.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_h2:u_ch_49                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h2.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_h3:u_ch_50                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h3.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_h4:u_ch_51                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h4.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_h5:u_ch_52                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h5.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_h6:u_ch_53                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h6.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_h7:u_ch_54                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_h7.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_j0:u_ch_56                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_j0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_j1:u_ch_57                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_j1.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_j2:u_ch_58                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_j2.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_k0:u_ch_59                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_k0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_k1:u_ch_60                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_k1.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_k2:u_ch_61                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_k2.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_k3:u_ch_62                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_k3.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_l0:u_ch_64                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_l0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_l1:u_ch_65                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_l1.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_l2:u_ch_66                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_l2.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_l3:u_ch_67                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_l3.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_m0:u_ch_68                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_m0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_m1:u_ch_69                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_m1.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_m2:u_ch_70                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_m2.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_n0:u_ch_71                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_n0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_n1:u_ch_72                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_n1.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_n2:u_ch_73                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_n2.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_n3:u_ch_74                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_n3.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_o0:u_ch_75                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_o0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_p0:u_ch_76                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_p0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_p1:u_ch_77                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_p1.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_q0:u_ch_78                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_q0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_q1:u_ch_79                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_q1.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_q2:u_ch_80                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_q2.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_q3:u_ch_81                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_q3.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_q4:u_ch_82                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_q4.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_q5:u_ch_83                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_q5.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_r0:u_ch_84                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_r0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_r1:u_ch_85                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_r1.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_r2:u_ch_86                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_r2.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_s0:u_ch_87                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_s0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_s1:u_ch_88                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_s1.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_s2:u_ch_89                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_s2.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_s3:u_ch_90                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_s3.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_s4:u_ch_91                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_s4.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_s5:u_ch_92                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_s5.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_t0:u_ch_93                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_t0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_t1:u_ch_94                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_t1.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_t2:u_ch_95                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_t2.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_t3:u_ch_96                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_t3.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_w0:u_ch_97                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_w0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_w1:u_ch_98                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_w1.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_w2:u_ch_99                   ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_w2.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_x0:u_ch_100                  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_x0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_x1:u_ch_101                  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_x1.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_x2:u_ch_102                  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_x2.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_y0:u_ch_103                  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_y0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_y1:u_ch_104                  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_y1.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_y2:u_ch_105                  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_y2.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_y3:u_ch_106                  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_y3.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_z0:u_ch_107                  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_z0.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_z1:u_ch_108                  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_z1.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_z2:u_ch_109                  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_z2.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |chat|ch_z3:u_ch_110                  ; H:/Practice/DigitalLogicDesign/chat-final1/alpha/ch_z3.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |chat|Controller:u_controller|state                                                                                                  ;
+--------------+------------+------------+------------+-------------+------------+------------+------------+-------------+--------------+--------------+
; Name         ; state.s_s2 ; state.s_s1 ; state.s_s0 ; state.s_sb0 ; state.s_r2 ; state.s_r1 ; state.s_r0 ; state.s_rb0 ; state.s_idle ; state.s_init ;
+--------------+------------+------------+------------+-------------+------------+------------+------------+-------------+--------------+--------------+
; state.s_init ; 0          ; 0          ; 0          ; 0           ; 0          ; 0          ; 0          ; 0           ; 0            ; 0            ;
; state.s_idle ; 0          ; 0          ; 0          ; 0           ; 0          ; 0          ; 0          ; 0           ; 1            ; 1            ;
; state.s_rb0  ; 0          ; 0          ; 0          ; 0           ; 0          ; 0          ; 0          ; 1           ; 0            ; 1            ;
; state.s_r0   ; 0          ; 0          ; 0          ; 0           ; 0          ; 0          ; 1          ; 0           ; 0            ; 1            ;
; state.s_r1   ; 0          ; 0          ; 0          ; 0           ; 0          ; 1          ; 0          ; 0           ; 0            ; 1            ;
; state.s_r2   ; 0          ; 0          ; 0          ; 0           ; 1          ; 0          ; 0          ; 0           ; 0            ; 1            ;
; state.s_sb0  ; 0          ; 0          ; 0          ; 1           ; 0          ; 0          ; 0          ; 0           ; 0            ; 1            ;
; state.s_s0   ; 0          ; 0          ; 1          ; 0           ; 0          ; 0          ; 0          ; 0           ; 0            ; 1            ;
; state.s_s1   ; 0          ; 1          ; 0          ; 0           ; 0          ; 0          ; 0          ; 0           ; 0            ; 1            ;
; state.s_s2   ; 1          ; 0          ; 0          ; 0           ; 0          ; 0          ; 0          ; 0           ; 0            ; 1            ;
+--------------+------------+------------+------------+-------------+------------+------------+------------+-------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |chat|Controller:u_controller|Keyboard:u2|state                                                                                                             ;
+--------------+--------------+------------+--------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+-------------+
; Name         ; state.finish ; state.stop ; state.parity ; state.d7 ; state.d6 ; state.d5 ; state.d4 ; state.d3 ; state.d2 ; state.d1 ; state.d0 ; state.start ; state.delay ;
+--------------+--------------+------------+--------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+-------------+
; state.delay  ; 0            ; 0          ; 0            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0           ;
; state.start  ; 0            ; 0          ; 0            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ; 1           ;
; state.d0     ; 0            ; 0          ; 0            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0           ; 1           ;
; state.d1     ; 0            ; 0          ; 0            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0           ; 1           ;
; state.d2     ; 0            ; 0          ; 0            ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0           ; 1           ;
; state.d3     ; 0            ; 0          ; 0            ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0           ; 1           ;
; state.d4     ; 0            ; 0          ; 0            ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1           ;
; state.d5     ; 0            ; 0          ; 0            ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1           ;
; state.d6     ; 0            ; 0          ; 0            ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1           ;
; state.d7     ; 0            ; 0          ; 0            ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1           ;
; state.parity ; 0            ; 0          ; 1            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1           ;
; state.stop   ; 0            ; 1          ; 0            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1           ;
; state.finish ; 1            ; 0          ; 0            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1           ;
+--------------+--------------+------------+--------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |chat|Controller:u_controller|SerialToString:u_serialToString|state             ;
+--------------+------------+------------+--------------+-------------+--------------+------------+
; Name         ; state.s_s2 ; state.s_s1 ; state.s_init ; state.s_sb0 ; state.s_idle ; state.s_s0 ;
+--------------+------------+------------+--------------+-------------+--------------+------------+
; state.s_s0   ; 0          ; 0          ; 0            ; 0           ; 0            ; 0          ;
; state.s_idle ; 0          ; 0          ; 0            ; 0           ; 1            ; 1          ;
; state.s_sb0  ; 0          ; 0          ; 0            ; 1           ; 0            ; 1          ;
; state.s_init ; 0          ; 0          ; 1            ; 0           ; 0            ; 1          ;
; state.s_s1   ; 0          ; 1          ; 0            ; 0           ; 0            ; 1          ;
; state.s_s2   ; 1          ; 0          ; 0            ; 0           ; 0            ; 1          ;
+--------------+------------+------------+--------------+-------------+--------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |chat|Controller:u_controller|SerialToString:u_serialToString|serial:u|state_s                                                                                                                                                                                      ;
+-----------------+----------------+----------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; state_s.s_idle ; state_s.s_end1 ; state_s.s_end ; state_s.s_d7 ; state_s.s_d6 ; state_s.s_d5 ; state_s.s_d4 ; state_s.s_d3 ; state_s.s_d2 ; state_s.s_d1 ; state_s.s_d0 ; state_s.s_start ; state_s.s_init3 ; state_s.s_init2 ; state_s.s_init1 ; state_s.s_init0 ;
+-----------------+----------------+----------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; state_s.s_init0 ; 0              ; 0              ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ;
; state_s.s_init1 ; 0              ; 0              ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0               ; 0               ; 0               ; 1               ; 1               ;
; state_s.s_init2 ; 0              ; 0              ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0               ; 0               ; 1               ; 0               ; 1               ;
; state_s.s_init3 ; 0              ; 0              ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0               ; 1               ; 0               ; 0               ; 1               ;
; state_s.s_start ; 0              ; 0              ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1               ; 0               ; 0               ; 0               ; 1               ;
; state_s.s_d0    ; 0              ; 0              ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0               ; 0               ; 0               ; 0               ; 1               ;
; state_s.s_d1    ; 0              ; 0              ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0               ; 0               ; 0               ; 0               ; 1               ;
; state_s.s_d2    ; 0              ; 0              ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 1               ;
; state_s.s_d3    ; 0              ; 0              ; 0             ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 1               ;
; state_s.s_d4    ; 0              ; 0              ; 0             ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 1               ;
; state_s.s_d5    ; 0              ; 0              ; 0             ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 1               ;
; state_s.s_d6    ; 0              ; 0              ; 0             ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 1               ;
; state_s.s_d7    ; 0              ; 0              ; 0             ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 1               ;
; state_s.s_end   ; 0              ; 0              ; 1             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 1               ;
; state_s.s_end1  ; 0              ; 1              ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 1               ;
; state_s.s_idle  ; 1              ; 0              ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+----------------+----------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------------+-----------------+-----------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                   ;
+----------------------------------------------------+-----------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                     ; Free of Timing Hazards ;
+----------------------------------------------------+-----------------------------------------+------------------------+
; rgb[0]                                             ; rgb[0]                                  ; yes                    ;
; Controller:u_controller|Keyboard:u2|scancode[1]    ; Controller:u_controller|Keyboard:u2|fok ; yes                    ;
; Controller:u_controller|Keyboard:u2|scancode[2]    ; Controller:u_controller|Keyboard:u2|fok ; yes                    ;
; Controller:u_controller|Keyboard:u2|scancode[3]    ; Controller:u_controller|Keyboard:u2|fok ; yes                    ;
; Controller:u_controller|Keyboard:u2|scancode[4]    ; Controller:u_controller|Keyboard:u2|fok ; yes                    ;
; Controller:u_controller|Keyboard:u2|scancode[5]    ; Controller:u_controller|Keyboard:u2|fok ; yes                    ;
; Controller:u_controller|Keyboard:u2|scancode[6]    ; Controller:u_controller|Keyboard:u2|fok ; yes                    ;
; Controller:u_controller|Keyboard:u2|scancode[7]    ; Controller:u_controller|Keyboard:u2|fok ; yes                    ;
; Controller:u_controller|Keyboard:u2|scancode[0]    ; Controller:u_controller|Keyboard:u2|fok ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                                         ;                        ;
+----------------------------------------------------+-----------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Register name                                                                                      ; Reason for Removal                                                                                         ;
+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; vga640480:u1|o_end_y[1][2]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][30]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][29]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][28]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][27]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][26]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][25]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][24]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][23]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][22]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][21]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][20]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][19]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][18]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][17]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][16]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][15]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][14]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][13]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][12]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][11]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][10]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][9]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][8]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][7]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[4][6]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][30]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][29]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][28]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][27]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][26]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][25]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][24]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][23]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][22]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][21]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][20]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][19]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][18]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][17]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][16]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][15]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][14]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][13]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][12]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][11]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][10]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][9]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][8]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][7]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[3][6]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][30]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][29]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][28]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][27]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][26]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][25]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][24]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][23]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][22]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][21]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][20]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][19]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][18]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][17]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][16]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][15]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][14]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][13]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][12]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][11]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][10]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][9]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][8]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][7]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[2][6]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][30]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][29]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][28]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][27]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][26]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][25]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][24]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][23]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][22]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][21]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][20]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][19]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][18]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][17]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][16]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][15]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][14]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][13]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][12]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][11]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][10]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][9]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][8]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][7]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_count[1][6]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][30]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][29]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][28]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][27]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][26]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][25]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][24]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][23]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][22]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][21]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][20]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][19]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][18]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][17]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][16]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][15]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][14]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][13]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][12]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][11]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][10]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][9]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][8]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][7]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][6]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][4]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[4][3]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][30]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][29]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][28]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][27]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][26]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][25]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][24]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][23]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][22]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][21]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][20]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][19]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][18]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][17]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][16]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][15]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][14]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][13]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][12]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][11]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][10]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][9]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][8]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][7]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[3][2]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][30]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][29]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][28]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][27]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][26]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][25]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][24]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][23]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][22]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][21]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][20]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][19]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][18]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][17]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][16]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][15]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][14]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][13]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][12]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][11]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][10]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][9]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][8]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][5]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[2][4]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][30]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][29]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][28]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][27]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][26]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][25]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][24]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][23]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][22]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][21]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][20]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][19]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][18]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][17]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][16]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][15]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][14]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][13]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][12]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][11]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][10]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][9]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][7]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][6]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][4]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][3]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_start_y[1][2]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][30]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][29]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][28]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][27]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][26]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][25]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][24]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][23]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][22]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][21]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][20]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][19]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][18]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][17]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][16]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][15]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][14]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][13]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][12]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][11]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][10]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][9]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][8]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][7]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][4]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[4][3]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][30]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][29]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][28]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][27]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][26]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][25]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][24]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][23]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][22]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][21]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][20]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][19]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][18]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][17]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][16]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][15]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][14]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][13]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][12]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][11]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][10]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][9]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][8]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][6]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[3][2]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][30]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][29]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][28]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][27]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][26]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][25]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][24]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][23]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][22]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][21]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][20]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][19]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][18]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][17]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][16]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][15]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][14]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][13]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][12]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][11]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][10]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][9]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][7]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][6]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][5]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][4]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][30]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][29]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][28]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][27]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][26]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][25]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][24]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][23]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][22]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][21]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][20]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][19]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][18]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][17]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][16]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][15]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][14]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][13]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][12]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][11]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][10]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][9]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][7]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][4]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[1][3]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; Controller:u_controller|SerialToString:u_serialToString|serial:u|state_r.s_init1                   ; Stuck at GND due to stuck port data_in                                                                     ;
; Controller:u_controller|SerialToString:u_serialToString|serial:u|state_r.s_init2                   ; Stuck at GND due to stuck port data_in                                                                     ;
; Controller:u_controller|SerialToString:u_serialToString|serial:u|state_r.s_init3                   ; Stuck at GND due to stuck port data_in                                                                     ;
; Controller:u_controller|SerialToString:u_serialToString|serial:u|state_r.s_end1                    ; Stuck at GND due to stuck port data_in                                                                     ;
; vga640480:u1|o_end_y[2][0]                                                                         ; Merged with vga640480:u1|o_end_y[4][31]                                                                    ;
; vga640480:u1|o_end_y[4][31]                                                                        ; Merged with vga640480:u1|o_end_y[2][31]                                                                    ;
; vga640480:u1|o_end_y[2][31]                                                                        ; Merged with vga640480:u1|o_end_y[3][0]                                                                     ;
; vga640480:u1|o_end_y[3][0]                                                                         ; Merged with vga640480:u1|o_end_y[1][31]                                                                    ;
; vga640480:u1|o_end_y[1][31]                                                                        ; Merged with vga640480:u1|o_start_y[1][0]                                                                   ;
; vga640480:u1|o_start_y[1][0]                                                                       ; Merged with vga640480:u1|o_end_y[3][31]                                                                    ;
; vga640480:u1|o_end_y[3][31]                                                                        ; Merged with vga640480:u1|o_end_y[4][0]                                                                     ;
; vga640480:u1|o_end_y[4][0]                                                                         ; Merged with vga640480:u1|o_start_y[1][31]                                                                  ;
; vga640480:u1|o_start_y[1][31]                                                                      ; Merged with vga640480:u1|o_start_y[2][0]                                                                   ;
; vga640480:u1|o_start_y[2][0]                                                                       ; Merged with vga640480:u1|o_start_y[2][31]                                                                  ;
; vga640480:u1|o_start_y[2][31]                                                                      ; Merged with vga640480:u1|o_start_y[3][0]                                                                   ;
; vga640480:u1|o_start_y[3][0]                                                                       ; Merged with vga640480:u1|o_end_y[1][0]                                                                     ;
; vga640480:u1|o_end_y[1][0]                                                                         ; Merged with vga640480:u1|o_start_y[3][31]                                                                  ;
; vga640480:u1|o_start_y[3][31]                                                                      ; Merged with vga640480:u1|o_start_y[4][0]                                                                   ;
; vga640480:u1|o_start_y[4][0]                                                                       ; Merged with vga640480:u1|o_start_y[4][31]                                                                  ;
; vga640480:u1|o_start_y[4][31]                                                                      ; Merged with vga640480:u1|o_count[1][31]                                                                    ;
; vga640480:u1|o_count[1][31]                                                                        ; Merged with vga640480:u1|o_count[2][31]                                                                    ;
; vga640480:u1|o_count[2][31]                                                                        ; Merged with vga640480:u1|o_count[3][31]                                                                    ;
; vga640480:u1|o_count[3][31]                                                                        ; Merged with vga640480:u1|o_count[4][31]                                                                    ;
; vga640480:u1|o_end_y[4][1]                                                                         ; Merged with vga640480:u1|o_end_y[4][2]                                                                     ;
; vga640480:u1|o_end_y[4][2]                                                                         ; Merged with vga640480:u1|o_end_y[4][5]                                                                     ;
; vga640480:u1|o_end_y[4][5]                                                                         ; Merged with vga640480:u1|o_end_y[4][6]                                                                     ;
; vga640480:u1|o_end_y[4][6]                                                                         ; Merged with vga640480:u1|o_start_y[1][1]                                                                   ;
; vga640480:u1|o_start_y[1][1]                                                                       ; Merged with vga640480:u1|o_start_y[1][5]                                                                   ;
; vga640480:u1|o_start_y[1][5]                                                                       ; Merged with vga640480:u1|o_start_y[1][8]                                                                   ;
; vga640480:u1|o_start_y[1][8]                                                                       ; Merged with vga640480:u1|o_end_y[1][5]                                                                     ;
; vga640480:u1|o_end_y[1][5]                                                                         ; Merged with vga640480:u1|o_end_y[1][6]                                                                     ;
; vga640480:u1|o_end_y[1][6]                                                                         ; Merged with vga640480:u1|o_start_y[2][1]                                                                   ;
; vga640480:u1|o_start_y[2][1]                                                                       ; Merged with vga640480:u1|o_start_y[2][2]                                                                   ;
; vga640480:u1|o_start_y[2][2]                                                                       ; Merged with vga640480:u1|o_start_y[2][3]                                                                   ;
; vga640480:u1|o_start_y[2][3]                                                                       ; Merged with vga640480:u1|o_start_y[2][6]                                                                   ;
; vga640480:u1|o_start_y[2][6]                                                                       ; Merged with vga640480:u1|o_start_y[2][7]                                                                   ;
; vga640480:u1|o_start_y[2][7]                                                                       ; Merged with vga640480:u1|o_end_y[1][8]                                                                     ;
; vga640480:u1|o_end_y[1][8]                                                                         ; Merged with vga640480:u1|o_end_y[2][1]                                                                     ;
; vga640480:u1|o_end_y[2][1]                                                                         ; Merged with vga640480:u1|o_start_y[3][1]                                                                   ;
; vga640480:u1|o_start_y[3][1]                                                                       ; Merged with vga640480:u1|o_start_y[3][3]                                                                   ;
; vga640480:u1|o_start_y[3][3]                                                                       ; Merged with vga640480:u1|o_end_y[2][2]                                                                     ;
; vga640480:u1|o_end_y[2][2]                                                                         ; Merged with vga640480:u1|o_start_y[3][5]                                                                   ;
; vga640480:u1|o_start_y[3][5]                                                                       ; Merged with vga640480:u1|o_start_y[3][6]                                                                   ;
; vga640480:u1|o_start_y[3][6]                                                                       ; Merged with vga640480:u1|o_end_y[2][3]                                                                     ;
; vga640480:u1|o_end_y[2][3]                                                                         ; Merged with vga640480:u1|o_end_y[2][8]                                                                     ;
; vga640480:u1|o_end_y[2][8]                                                                         ; Merged with vga640480:u1|o_start_y[4][1]                                                                   ;
; vga640480:u1|o_start_y[4][1]                                                                       ; Merged with vga640480:u1|o_start_y[4][2]                                                                   ;
; vga640480:u1|o_start_y[4][2]                                                                       ; Merged with vga640480:u1|o_start_y[3][4]                                                                   ;
; vga640480:u1|o_start_y[3][4]                                                                       ; Merged with vga640480:u1|o_end_y[3][1]                                                                     ;
; vga640480:u1|o_end_y[3][1]                                                                         ; Merged with vga640480:u1|o_end_y[3][3]                                                                     ;
; vga640480:u1|o_end_y[3][3]                                                                         ; Merged with vga640480:u1|o_end_y[3][4]                                                                     ;
; vga640480:u1|o_end_y[3][4]                                                                         ; Merged with vga640480:u1|o_end_y[3][5]                                                                     ;
; vga640480:u1|o_end_y[3][5]                                                                         ; Merged with vga640480:u1|o_end_y[3][7]                                                                     ;
; vga640480:u1|o_end_y[3][7]                                                                         ; Merged with vga640480:u1|o_end_y[1][1]                                                                     ;
; vga640480:u1|o_end_y[1][1]                                                                         ; Merged with vga640480:u1|o_start_y[4][5]                                                                   ;
; alpha_a:u2_1|altsyncram:altsyncram_component|altsyncram_t081:auto_generated|address_reg_a[1]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_b:u2_2|altsyncram:altsyncram_component|altsyncram_hv71:auto_generated|address_reg_a[1]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_c:u2_3|altsyncram:altsyncram_component|altsyncram_iv71:auto_generated|address_reg_a[1]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_d:u2_4|altsyncram:altsyncram_component|altsyncram_0181:auto_generated|address_reg_a[1]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_e:u2_5|altsyncram:altsyncram_component|altsyncram_kv71:auto_generated|address_reg_a[1]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_f:u2_6|altsyncram:altsyncram_component|altsyncram_2181:auto_generated|address_reg_a[1]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_g:u2_7|altsyncram:altsyncram_component|altsyncram_mv71:auto_generated|address_reg_a[1]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_h:u2_8|altsyncram:altsyncram_component|altsyncram_4181:auto_generated|address_reg_a[1]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_i:u2_9|altsyncram:altsyncram_component|altsyncram_ov71:auto_generated|address_reg_a[1]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_j:u2_10|altsyncram:altsyncram_component|altsyncram_pv71:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_k:u2_11|altsyncram:altsyncram_component|altsyncram_7181:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_l:u2_12|altsyncram:altsyncram_component|altsyncram_rv71:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_m:u2_13|altsyncram:altsyncram_component|altsyncram_9181:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_n:u2_14|altsyncram:altsyncram_component|altsyncram_tv71:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_o:u2_15|altsyncram:altsyncram_component|altsyncram_uv71:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_p:u2_16|altsyncram:altsyncram_component|altsyncram_c181:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_q:u2_17|altsyncram:altsyncram_component|altsyncram_0081:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_r:u2_18|altsyncram:altsyncram_component|altsyncram_e181:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_s:u2_19|altsyncram:altsyncram_component|altsyncram_2081:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_t:u2_20|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_u:u2_21|altsyncram:altsyncram_component|altsyncram_4081:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_v:u2_22|altsyncram:altsyncram_component|altsyncram_5081:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_w:u2_23|altsyncram:altsyncram_component|altsyncram_j181:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_x:u2_24|altsyncram:altsyncram_component|altsyncram_7081:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_y:u2_25|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_z:u2_26|altsyncram:altsyncram_component|altsyncram_9081:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_A_caps:u2_27|altsyncram:altsyncram_component|altsyncram_s381:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_B_caps:u2_28|altsyncram:altsyncram_component|altsyncram_g281:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_C_caps:u2_29|altsyncram:altsyncram_component|altsyncram_h281:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_D_caps:u2_30|altsyncram:altsyncram_component|altsyncram_v381:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_E_caps:u2_31|altsyncram:altsyncram_component|altsyncram_j281:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_F_caps:u2_32|altsyncram:altsyncram_component|altsyncram_1481:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_G_caps:u2_33|altsyncram:altsyncram_component|altsyncram_l281:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_H_caps:u2_34|altsyncram:altsyncram_component|altsyncram_3481:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_I_caps:u2_35|altsyncram:altsyncram_component|altsyncram_n281:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_J_caps:u2_36|altsyncram:altsyncram_component|altsyncram_o281:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_K_caps:u2_37|altsyncram:altsyncram_component|altsyncram_6481:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_L_caps:u2_38|altsyncram:altsyncram_component|altsyncram_q281:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_M_caps:u2_39|altsyncram:altsyncram_component|altsyncram_8481:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_N_caps:u2_40|altsyncram:altsyncram_component|altsyncram_s281:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_O_caps:u2_41|altsyncram:altsyncram_component|altsyncram_t281:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_P_caps:u2_42|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_Q_caps:u2_43|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_R_caps:u2_44|altsyncram:altsyncram_component|altsyncram_d481:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_S_caps:u2_45|altsyncram:altsyncram_component|altsyncram_1381:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_T_caps:u2_46|altsyncram:altsyncram_component|altsyncram_f481:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_U_caps:u2_47|altsyncram:altsyncram_component|altsyncram_3381:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_V_caps:u2_48|altsyncram:altsyncram_component|altsyncram_4381:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_W_caps:u2_49|altsyncram:altsyncram_component|altsyncram_i481:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_X_caps:u2_50|altsyncram:altsyncram_component|altsyncram_6381:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_Y_caps:u2_51|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_Z_caps:u2_52|altsyncram:altsyncram_component|altsyncram_8381:auto_generated|address_reg_a[1] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; num_0:u2_53|altsyncram:altsyncram_component|altsyncram_cv71:auto_generated|address_reg_a[1]        ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; num_1:u2_54|altsyncram:altsyncram_component|altsyncram_0u71:auto_generated|address_reg_a[1]        ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; num_2:u2_55|altsyncram:altsyncram_component|altsyncram_1u71:auto_generated|address_reg_a[1]        ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; num_3:u2_56|altsyncram:altsyncram_component|altsyncram_fv71:auto_generated|address_reg_a[1]        ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; num_4:u2_57|altsyncram:altsyncram_component|altsyncram_3u71:auto_generated|address_reg_a[1]        ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; num_5:u2_58|altsyncram:altsyncram_component|altsyncram_jv71:auto_generated|address_reg_a[1]        ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; num_6:u2_59|altsyncram:altsyncram_component|altsyncram_5u71:auto_generated|address_reg_a[1]        ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; num_7:u2_60|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|address_reg_a[1]        ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; num_8:u2_61|altsyncram:altsyncram_component|altsyncram_lv71:auto_generated|address_reg_a[1]        ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; num_9:u2_62|altsyncram:altsyncram_component|altsyncram_8u71:auto_generated|address_reg_a[1]        ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_sur:u2_63|altsyncram:altsyncram_component|altsyncram_9781:auto_generated|address_reg_a[1]    ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_que:u2_64|altsyncram:altsyncram_component|altsyncram_q681:auto_generated|address_reg_a[1]    ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_dot:u2_65|altsyncram:altsyncram_component|altsyncram_m681:auto_generated|address_reg_a[1]    ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_com:u2_66|altsyncram:altsyncram_component|altsyncram_e681:auto_generated|address_reg_a[1]    ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_a0:u_ch_1|altsyncram:altsyncram_component|altsyncram_aa81:auto_generated|address_reg_a[1]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_a1:u_ch_2|altsyncram:altsyncram_component|altsyncram_ba81:auto_generated|address_reg_a[1]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_a2:u_ch_3|altsyncram:altsyncram_component|altsyncram_ca81:auto_generated|address_reg_a[1]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_a3:u_ch_4|altsyncram:altsyncram_component|altsyncram_da81:auto_generated|address_reg_a[1]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_a4:u_ch_5|altsyncram:altsyncram_component|altsyncram_ea81:auto_generated|address_reg_a[1]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_a5:u_ch_6|altsyncram:altsyncram_component|altsyncram_fa81:auto_generated|address_reg_a[1]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_b0:u_ch_7|altsyncram:altsyncram_component|altsyncram_ga81:auto_generated|address_reg_a[1]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_b1:u_ch_8|altsyncram:altsyncram_component|altsyncram_ha81:auto_generated|address_reg_a[1]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_b2:u_ch_9|altsyncram:altsyncram_component|altsyncram_ia81:auto_generated|address_reg_a[1]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_b3:u_ch_10|altsyncram:altsyncram_component|altsyncram_ja81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_b4:u_ch_11|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_b5:u_ch_12|altsyncram:altsyncram_component|altsyncram_la81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_b6:u_ch_13|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_b7:u_ch_14|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_b8:u_ch_15|altsyncram:altsyncram_component|altsyncram_oa81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_b9:u_ch_16|altsyncram:altsyncram_component|altsyncram_pa81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_ba:u_ch_17|altsyncram:altsyncram_component|altsyncram_sb81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_bb:u_ch_18|altsyncram:altsyncram_component|altsyncram_tb81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_bc:u_ch_19|altsyncram:altsyncram_component|altsyncram_ub81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_c0:u_ch_20|altsyncram:altsyncram_component|altsyncram_qa81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_c1:u_ch_21|altsyncram:altsyncram_component|altsyncram_ra81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_c2:u_ch_22|altsyncram:altsyncram_component|altsyncram_sa81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_c3:u_ch_23|altsyncram:altsyncram_component|altsyncram_ta81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_c4:u_ch_24|altsyncram:altsyncram_component|altsyncram_ua81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_c5:u_ch_25|altsyncram:altsyncram_component|altsyncram_va81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_d0:u_ch_26|altsyncram:altsyncram_component|altsyncram_0b81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_d1:u_ch_27|altsyncram:altsyncram_component|altsyncram_1b81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_d2:u_ch_28|altsyncram:altsyncram_component|altsyncram_2b81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_d3:u_ch_29|altsyncram:altsyncram_component|altsyncram_3b81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_d4:u_ch_30|altsyncram:altsyncram_component|altsyncram_4b81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_d5:u_ch_31|altsyncram:altsyncram_component|altsyncram_5b81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_d6:u_ch_32|altsyncram:altsyncram_component|altsyncram_6b81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_e0:u_ch_33|altsyncram:altsyncram_component|altsyncram_7b81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_f0:u_ch_34|altsyncram:altsyncram_component|altsyncram_8b81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_f1:u_ch_35|altsyncram:altsyncram_component|altsyncram_9b81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_f2:u_ch_36|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_f3:u_ch_37|altsyncram:altsyncram_component|altsyncram_bb81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_f4:u_ch_38|altsyncram:altsyncram_component|altsyncram_cb81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_f5:u_ch_39|altsyncram:altsyncram_component|altsyncram_db81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_g0:u_ch_40|altsyncram:altsyncram_component|altsyncram_eb81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_g1:u_ch_41|altsyncram:altsyncram_component|altsyncram_fb81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_g2:u_ch_42|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_g3:u_ch_43|altsyncram:altsyncram_component|altsyncram_hb81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_g4:u_ch_44|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_g5:u_ch_45|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_g6:u_ch_46|altsyncram:altsyncram_component|altsyncram_kb81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_h0:u_ch_47|altsyncram:altsyncram_component|altsyncram_lb81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_h1:u_ch_48|altsyncram:altsyncram_component|altsyncram_mb81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_h2:u_ch_49|altsyncram:altsyncram_component|altsyncram_nb81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_h3:u_ch_50|altsyncram:altsyncram_component|altsyncram_ob81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_h4:u_ch_51|altsyncram:altsyncram_component|altsyncram_pb81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_h5:u_ch_52|altsyncram:altsyncram_component|altsyncram_qb81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_h6:u_ch_53|altsyncram:altsyncram_component|altsyncram_rb81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_h7:u_ch_54|altsyncram:altsyncram_component|altsyncram_vb81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_j0:u_ch_56|altsyncram:altsyncram_component|altsyncram_0c81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_j1:u_ch_57|altsyncram:altsyncram_component|altsyncram_1c81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_j2:u_ch_58|altsyncram:altsyncram_component|altsyncram_2c81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_k0:u_ch_59|altsyncram:altsyncram_component|altsyncram_3c81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_k1:u_ch_60|altsyncram:altsyncram_component|altsyncram_4c81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_k2:u_ch_61|altsyncram:altsyncram_component|altsyncram_5c81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_k3:u_ch_62|altsyncram:altsyncram_component|altsyncram_6c81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_l0:u_ch_64|altsyncram:altsyncram_component|altsyncram_7c81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_l1:u_ch_65|altsyncram:altsyncram_component|altsyncram_8c81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_l2:u_ch_66|altsyncram:altsyncram_component|altsyncram_9c81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_l3:u_ch_67|altsyncram:altsyncram_component|altsyncram_ac81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_m0:u_ch_68|altsyncram:altsyncram_component|altsyncram_bc81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_m1:u_ch_69|altsyncram:altsyncram_component|altsyncram_cc81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_m2:u_ch_70|altsyncram:altsyncram_component|altsyncram_dc81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_n0:u_ch_71|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_n1:u_ch_72|altsyncram:altsyncram_component|altsyncram_fc81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_n2:u_ch_73|altsyncram:altsyncram_component|altsyncram_gc81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_n3:u_ch_74|altsyncram:altsyncram_component|altsyncram_hc81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_o0:u_ch_75|altsyncram:altsyncram_component|altsyncram_ic81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_p0:u_ch_76|altsyncram:altsyncram_component|altsyncram_jc81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_p1:u_ch_77|altsyncram:altsyncram_component|altsyncram_kc81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_q0:u_ch_78|altsyncram:altsyncram_component|altsyncram_lc81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_q1:u_ch_79|altsyncram:altsyncram_component|altsyncram_mc81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_q2:u_ch_80|altsyncram:altsyncram_component|altsyncram_nc81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_q3:u_ch_81|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_q4:u_ch_82|altsyncram:altsyncram_component|altsyncram_pc81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_q5:u_ch_83|altsyncram:altsyncram_component|altsyncram_qc81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_r0:u_ch_84|altsyncram:altsyncram_component|altsyncram_rc81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_r1:u_ch_85|altsyncram:altsyncram_component|altsyncram_sc81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_r2:u_ch_86|altsyncram:altsyncram_component|altsyncram_tc81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_s0:u_ch_87|altsyncram:altsyncram_component|altsyncram_uc81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_s1:u_ch_88|altsyncram:altsyncram_component|altsyncram_vc81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_s2:u_ch_89|altsyncram:altsyncram_component|altsyncram_0d81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_s3:u_ch_90|altsyncram:altsyncram_component|altsyncram_1d81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_s4:u_ch_91|altsyncram:altsyncram_component|altsyncram_2d81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_s5:u_ch_92|altsyncram:altsyncram_component|altsyncram_3d81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_t0:u_ch_93|altsyncram:altsyncram_component|altsyncram_4d81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_t1:u_ch_94|altsyncram:altsyncram_component|altsyncram_5d81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_t2:u_ch_95|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_t3:u_ch_96|altsyncram:altsyncram_component|altsyncram_7d81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_w0:u_ch_97|altsyncram:altsyncram_component|altsyncram_8d81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_w1:u_ch_98|altsyncram:altsyncram_component|altsyncram_9d81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_w2:u_ch_99|altsyncram:altsyncram_component|altsyncram_ad81:auto_generated|address_reg_a[1]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_x0:u_ch_100|altsyncram:altsyncram_component|altsyncram_bd81:auto_generated|address_reg_a[1]     ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_x1:u_ch_101|altsyncram:altsyncram_component|altsyncram_cd81:auto_generated|address_reg_a[1]     ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_x2:u_ch_102|altsyncram:altsyncram_component|altsyncram_dd81:auto_generated|address_reg_a[1]     ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_y0:u_ch_103|altsyncram:altsyncram_component|altsyncram_ed81:auto_generated|address_reg_a[1]     ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_y1:u_ch_104|altsyncram:altsyncram_component|altsyncram_fd81:auto_generated|address_reg_a[1]     ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_y2:u_ch_105|altsyncram:altsyncram_component|altsyncram_gd81:auto_generated|address_reg_a[1]     ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_y3:u_ch_106|altsyncram:altsyncram_component|altsyncram_hd81:auto_generated|address_reg_a[1]     ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_z0:u_ch_107|altsyncram:altsyncram_component|altsyncram_id81:auto_generated|address_reg_a[1]     ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_z1:u_ch_108|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|address_reg_a[1]     ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; ch_z2:u_ch_109|altsyncram:altsyncram_component|altsyncram_kd81:auto_generated|address_reg_a[1]     ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; alpha_a:u2_1|altsyncram:altsyncram_component|altsyncram_t081:auto_generated|address_reg_a[0]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_b:u2_2|altsyncram:altsyncram_component|altsyncram_hv71:auto_generated|address_reg_a[0]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_c:u2_3|altsyncram:altsyncram_component|altsyncram_iv71:auto_generated|address_reg_a[0]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_d:u2_4|altsyncram:altsyncram_component|altsyncram_0181:auto_generated|address_reg_a[0]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_e:u2_5|altsyncram:altsyncram_component|altsyncram_kv71:auto_generated|address_reg_a[0]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_f:u2_6|altsyncram:altsyncram_component|altsyncram_2181:auto_generated|address_reg_a[0]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_g:u2_7|altsyncram:altsyncram_component|altsyncram_mv71:auto_generated|address_reg_a[0]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_h:u2_8|altsyncram:altsyncram_component|altsyncram_4181:auto_generated|address_reg_a[0]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_i:u2_9|altsyncram:altsyncram_component|altsyncram_ov71:auto_generated|address_reg_a[0]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_j:u2_10|altsyncram:altsyncram_component|altsyncram_pv71:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_k:u2_11|altsyncram:altsyncram_component|altsyncram_7181:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_l:u2_12|altsyncram:altsyncram_component|altsyncram_rv71:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_m:u2_13|altsyncram:altsyncram_component|altsyncram_9181:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_n:u2_14|altsyncram:altsyncram_component|altsyncram_tv71:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_o:u2_15|altsyncram:altsyncram_component|altsyncram_uv71:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_p:u2_16|altsyncram:altsyncram_component|altsyncram_c181:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_q:u2_17|altsyncram:altsyncram_component|altsyncram_0081:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_r:u2_18|altsyncram:altsyncram_component|altsyncram_e181:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_s:u2_19|altsyncram:altsyncram_component|altsyncram_2081:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_t:u2_20|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_u:u2_21|altsyncram:altsyncram_component|altsyncram_4081:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_v:u2_22|altsyncram:altsyncram_component|altsyncram_5081:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_w:u2_23|altsyncram:altsyncram_component|altsyncram_j181:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_x:u2_24|altsyncram:altsyncram_component|altsyncram_7081:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_y:u2_25|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_z:u2_26|altsyncram:altsyncram_component|altsyncram_9081:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_A_caps:u2_27|altsyncram:altsyncram_component|altsyncram_s381:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_B_caps:u2_28|altsyncram:altsyncram_component|altsyncram_g281:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_C_caps:u2_29|altsyncram:altsyncram_component|altsyncram_h281:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_D_caps:u2_30|altsyncram:altsyncram_component|altsyncram_v381:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_E_caps:u2_31|altsyncram:altsyncram_component|altsyncram_j281:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_F_caps:u2_32|altsyncram:altsyncram_component|altsyncram_1481:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_G_caps:u2_33|altsyncram:altsyncram_component|altsyncram_l281:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_H_caps:u2_34|altsyncram:altsyncram_component|altsyncram_3481:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_I_caps:u2_35|altsyncram:altsyncram_component|altsyncram_n281:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_J_caps:u2_36|altsyncram:altsyncram_component|altsyncram_o281:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_K_caps:u2_37|altsyncram:altsyncram_component|altsyncram_6481:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_L_caps:u2_38|altsyncram:altsyncram_component|altsyncram_q281:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_M_caps:u2_39|altsyncram:altsyncram_component|altsyncram_8481:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_N_caps:u2_40|altsyncram:altsyncram_component|altsyncram_s281:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_O_caps:u2_41|altsyncram:altsyncram_component|altsyncram_t281:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_P_caps:u2_42|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_Q_caps:u2_43|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_R_caps:u2_44|altsyncram:altsyncram_component|altsyncram_d481:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_S_caps:u2_45|altsyncram:altsyncram_component|altsyncram_1381:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_T_caps:u2_46|altsyncram:altsyncram_component|altsyncram_f481:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_U_caps:u2_47|altsyncram:altsyncram_component|altsyncram_3381:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_V_caps:u2_48|altsyncram:altsyncram_component|altsyncram_4381:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_W_caps:u2_49|altsyncram:altsyncram_component|altsyncram_i481:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_X_caps:u2_50|altsyncram:altsyncram_component|altsyncram_6381:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_Y_caps:u2_51|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_Z_caps:u2_52|altsyncram:altsyncram_component|altsyncram_8381:auto_generated|address_reg_a[0] ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; num_0:u2_53|altsyncram:altsyncram_component|altsyncram_cv71:auto_generated|address_reg_a[0]        ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; num_1:u2_54|altsyncram:altsyncram_component|altsyncram_0u71:auto_generated|address_reg_a[0]        ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; num_2:u2_55|altsyncram:altsyncram_component|altsyncram_1u71:auto_generated|address_reg_a[0]        ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; num_3:u2_56|altsyncram:altsyncram_component|altsyncram_fv71:auto_generated|address_reg_a[0]        ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; num_4:u2_57|altsyncram:altsyncram_component|altsyncram_3u71:auto_generated|address_reg_a[0]        ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; num_5:u2_58|altsyncram:altsyncram_component|altsyncram_jv71:auto_generated|address_reg_a[0]        ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; num_6:u2_59|altsyncram:altsyncram_component|altsyncram_5u71:auto_generated|address_reg_a[0]        ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; num_7:u2_60|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|address_reg_a[0]        ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; num_8:u2_61|altsyncram:altsyncram_component|altsyncram_lv71:auto_generated|address_reg_a[0]        ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; num_9:u2_62|altsyncram:altsyncram_component|altsyncram_8u71:auto_generated|address_reg_a[0]        ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_sur:u2_63|altsyncram:altsyncram_component|altsyncram_9781:auto_generated|address_reg_a[0]    ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_que:u2_64|altsyncram:altsyncram_component|altsyncram_q681:auto_generated|address_reg_a[0]    ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_dot:u2_65|altsyncram:altsyncram_component|altsyncram_m681:auto_generated|address_reg_a[0]    ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; alpha_com:u2_66|altsyncram:altsyncram_component|altsyncram_e681:auto_generated|address_reg_a[0]    ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_a0:u_ch_1|altsyncram:altsyncram_component|altsyncram_aa81:auto_generated|address_reg_a[0]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_a1:u_ch_2|altsyncram:altsyncram_component|altsyncram_ba81:auto_generated|address_reg_a[0]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_a2:u_ch_3|altsyncram:altsyncram_component|altsyncram_ca81:auto_generated|address_reg_a[0]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_a3:u_ch_4|altsyncram:altsyncram_component|altsyncram_da81:auto_generated|address_reg_a[0]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_a4:u_ch_5|altsyncram:altsyncram_component|altsyncram_ea81:auto_generated|address_reg_a[0]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_a5:u_ch_6|altsyncram:altsyncram_component|altsyncram_fa81:auto_generated|address_reg_a[0]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_b0:u_ch_7|altsyncram:altsyncram_component|altsyncram_ga81:auto_generated|address_reg_a[0]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_b1:u_ch_8|altsyncram:altsyncram_component|altsyncram_ha81:auto_generated|address_reg_a[0]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_b2:u_ch_9|altsyncram:altsyncram_component|altsyncram_ia81:auto_generated|address_reg_a[0]       ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_b3:u_ch_10|altsyncram:altsyncram_component|altsyncram_ja81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_b4:u_ch_11|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_b5:u_ch_12|altsyncram:altsyncram_component|altsyncram_la81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_b6:u_ch_13|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_b7:u_ch_14|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_b8:u_ch_15|altsyncram:altsyncram_component|altsyncram_oa81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_b9:u_ch_16|altsyncram:altsyncram_component|altsyncram_pa81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_ba:u_ch_17|altsyncram:altsyncram_component|altsyncram_sb81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_bb:u_ch_18|altsyncram:altsyncram_component|altsyncram_tb81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_bc:u_ch_19|altsyncram:altsyncram_component|altsyncram_ub81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_c0:u_ch_20|altsyncram:altsyncram_component|altsyncram_qa81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_c1:u_ch_21|altsyncram:altsyncram_component|altsyncram_ra81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_c2:u_ch_22|altsyncram:altsyncram_component|altsyncram_sa81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_c3:u_ch_23|altsyncram:altsyncram_component|altsyncram_ta81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_c4:u_ch_24|altsyncram:altsyncram_component|altsyncram_ua81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_c5:u_ch_25|altsyncram:altsyncram_component|altsyncram_va81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_d0:u_ch_26|altsyncram:altsyncram_component|altsyncram_0b81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_d1:u_ch_27|altsyncram:altsyncram_component|altsyncram_1b81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_d2:u_ch_28|altsyncram:altsyncram_component|altsyncram_2b81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_d3:u_ch_29|altsyncram:altsyncram_component|altsyncram_3b81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_d4:u_ch_30|altsyncram:altsyncram_component|altsyncram_4b81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_d5:u_ch_31|altsyncram:altsyncram_component|altsyncram_5b81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_d6:u_ch_32|altsyncram:altsyncram_component|altsyncram_6b81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_e0:u_ch_33|altsyncram:altsyncram_component|altsyncram_7b81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_f0:u_ch_34|altsyncram:altsyncram_component|altsyncram_8b81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_f1:u_ch_35|altsyncram:altsyncram_component|altsyncram_9b81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_f2:u_ch_36|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_f3:u_ch_37|altsyncram:altsyncram_component|altsyncram_bb81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_f4:u_ch_38|altsyncram:altsyncram_component|altsyncram_cb81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_f5:u_ch_39|altsyncram:altsyncram_component|altsyncram_db81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_g0:u_ch_40|altsyncram:altsyncram_component|altsyncram_eb81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_g1:u_ch_41|altsyncram:altsyncram_component|altsyncram_fb81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_g2:u_ch_42|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_g3:u_ch_43|altsyncram:altsyncram_component|altsyncram_hb81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_g4:u_ch_44|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_g5:u_ch_45|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_g6:u_ch_46|altsyncram:altsyncram_component|altsyncram_kb81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_h0:u_ch_47|altsyncram:altsyncram_component|altsyncram_lb81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_h1:u_ch_48|altsyncram:altsyncram_component|altsyncram_mb81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_h2:u_ch_49|altsyncram:altsyncram_component|altsyncram_nb81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_h3:u_ch_50|altsyncram:altsyncram_component|altsyncram_ob81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_h4:u_ch_51|altsyncram:altsyncram_component|altsyncram_pb81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_h5:u_ch_52|altsyncram:altsyncram_component|altsyncram_qb81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_h6:u_ch_53|altsyncram:altsyncram_component|altsyncram_rb81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_h7:u_ch_54|altsyncram:altsyncram_component|altsyncram_vb81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_j0:u_ch_56|altsyncram:altsyncram_component|altsyncram_0c81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_j1:u_ch_57|altsyncram:altsyncram_component|altsyncram_1c81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_j2:u_ch_58|altsyncram:altsyncram_component|altsyncram_2c81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_k0:u_ch_59|altsyncram:altsyncram_component|altsyncram_3c81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_k1:u_ch_60|altsyncram:altsyncram_component|altsyncram_4c81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_k2:u_ch_61|altsyncram:altsyncram_component|altsyncram_5c81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_k3:u_ch_62|altsyncram:altsyncram_component|altsyncram_6c81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_l0:u_ch_64|altsyncram:altsyncram_component|altsyncram_7c81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_l1:u_ch_65|altsyncram:altsyncram_component|altsyncram_8c81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_l2:u_ch_66|altsyncram:altsyncram_component|altsyncram_9c81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_l3:u_ch_67|altsyncram:altsyncram_component|altsyncram_ac81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_m0:u_ch_68|altsyncram:altsyncram_component|altsyncram_bc81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_m1:u_ch_69|altsyncram:altsyncram_component|altsyncram_cc81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_m2:u_ch_70|altsyncram:altsyncram_component|altsyncram_dc81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_n0:u_ch_71|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_n1:u_ch_72|altsyncram:altsyncram_component|altsyncram_fc81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_n2:u_ch_73|altsyncram:altsyncram_component|altsyncram_gc81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_n3:u_ch_74|altsyncram:altsyncram_component|altsyncram_hc81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_o0:u_ch_75|altsyncram:altsyncram_component|altsyncram_ic81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_p0:u_ch_76|altsyncram:altsyncram_component|altsyncram_jc81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_p1:u_ch_77|altsyncram:altsyncram_component|altsyncram_kc81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_q0:u_ch_78|altsyncram:altsyncram_component|altsyncram_lc81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_q1:u_ch_79|altsyncram:altsyncram_component|altsyncram_mc81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_q2:u_ch_80|altsyncram:altsyncram_component|altsyncram_nc81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_q3:u_ch_81|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_q4:u_ch_82|altsyncram:altsyncram_component|altsyncram_pc81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_q5:u_ch_83|altsyncram:altsyncram_component|altsyncram_qc81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_r0:u_ch_84|altsyncram:altsyncram_component|altsyncram_rc81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_r1:u_ch_85|altsyncram:altsyncram_component|altsyncram_sc81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_r2:u_ch_86|altsyncram:altsyncram_component|altsyncram_tc81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_s0:u_ch_87|altsyncram:altsyncram_component|altsyncram_uc81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_s1:u_ch_88|altsyncram:altsyncram_component|altsyncram_vc81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_s2:u_ch_89|altsyncram:altsyncram_component|altsyncram_0d81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_s3:u_ch_90|altsyncram:altsyncram_component|altsyncram_1d81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_s4:u_ch_91|altsyncram:altsyncram_component|altsyncram_2d81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_s5:u_ch_92|altsyncram:altsyncram_component|altsyncram_3d81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_t0:u_ch_93|altsyncram:altsyncram_component|altsyncram_4d81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_t1:u_ch_94|altsyncram:altsyncram_component|altsyncram_5d81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_t2:u_ch_95|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_t3:u_ch_96|altsyncram:altsyncram_component|altsyncram_7d81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_w0:u_ch_97|altsyncram:altsyncram_component|altsyncram_8d81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_w1:u_ch_98|altsyncram:altsyncram_component|altsyncram_9d81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_w2:u_ch_99|altsyncram:altsyncram_component|altsyncram_ad81:auto_generated|address_reg_a[0]      ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_x0:u_ch_100|altsyncram:altsyncram_component|altsyncram_bd81:auto_generated|address_reg_a[0]     ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_x1:u_ch_101|altsyncram:altsyncram_component|altsyncram_cd81:auto_generated|address_reg_a[0]     ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_x2:u_ch_102|altsyncram:altsyncram_component|altsyncram_dd81:auto_generated|address_reg_a[0]     ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_y0:u_ch_103|altsyncram:altsyncram_component|altsyncram_ed81:auto_generated|address_reg_a[0]     ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_y1:u_ch_104|altsyncram:altsyncram_component|altsyncram_fd81:auto_generated|address_reg_a[0]     ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_y2:u_ch_105|altsyncram:altsyncram_component|altsyncram_gd81:auto_generated|address_reg_a[0]     ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_y3:u_ch_106|altsyncram:altsyncram_component|altsyncram_hd81:auto_generated|address_reg_a[0]     ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_z0:u_ch_107|altsyncram:altsyncram_component|altsyncram_id81:auto_generated|address_reg_a[0]     ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_z1:u_ch_108|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|address_reg_a[0]     ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; ch_z2:u_ch_109|altsyncram:altsyncram_component|altsyncram_kd81:auto_generated|address_reg_a[0]     ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0] ;
; vga640480:u1|o_start_y[4][5]                                                                       ; Merged with vga640480:u1|o_count[4][31]                                                                    ;
; vga640480:u1|address_tmp[10..12]                                                                   ; Merged with vga640480:u1|address_tmp[13]                                                                   ;
; ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[0]     ; Merged with ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
; Controller:u_controller|SerialToString:u_serialToString|serial:u|counter[5]                        ; Merged with Controller:u_controller|SerialToString:u_serialToString|counter[5]                             ;
; Controller:u_controller|SerialToString:u_serialToString|serial:u|counter[4]                        ; Merged with Controller:u_controller|SerialToString:u_serialToString|counter[4]                             ;
; Controller:u_controller|SerialToString:u_serialToString|serial:u|counter[3]                        ; Merged with Controller:u_controller|SerialToString:u_serialToString|counter[3]                             ;
; Controller:u_controller|SerialToString:u_serialToString|serial:u|counter[2]                        ; Merged with Controller:u_controller|SerialToString:u_serialToString|counter[2]                             ;
; Controller:u_controller|SerialToString:u_serialToString|serial:u|counter[1]                        ; Merged with Controller:u_controller|SerialToString:u_serialToString|counter[1]                             ;
; Controller:u_controller|SerialToString:u_serialToString|serial:u|counter[0]                        ; Merged with Controller:u_controller|SerialToString:u_serialToString|counter[0]                             ;
; Controller:u_controller|SerialToString:u_serialToString|bitOfRec[0]                                ; Merged with Controller:u_controller|SerialToString:u_serialToString|cnt_r[0]                               ;
; Controller:u_controller|SerialToString:u_serialToString|bitOfRec[1]                                ; Merged with Controller:u_controller|SerialToString:u_serialToString|cnt_r[1]                               ;
; vga640480:u1|address_tmp[13]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1]     ; Stuck at GND due to stuck port data_in                                                                     ;
; Controller:u_controller|SerialToString:u_serialToString|serial:u|state_s.s_init1                   ; Lost fanout                                                                                                ;
; Controller:u_controller|SerialToString:u_serialToString|serial:u|state_s.s_init2                   ; Lost fanout                                                                                                ;
; Controller:u_controller|SerialToString:u_serialToString|serial:u|state_s.s_init3                   ; Lost fanout                                                                                                ;
; Controller:u_controller|SerialToString:u_serialToString|serial:u|state_s.s_end1                    ; Lost fanout                                                                                                ;
; Controller:u_controller|SerialToString:u_serialToString|state.s_init                               ; Stuck at GND due to stuck port data_in                                                                     ;
; Controller:u_controller|SerialToString:u_serialToString|state.s_sb0                                ; Stuck at GND due to stuck port data_in                                                                     ;
; Controller:u_controller|SerialToString:u_serialToString|cnt_r[2]                                   ; Merged with Controller:u_controller|SerialToString:u_serialToString|bitOfRec[2]                            ;
; Controller:u_controller|SerialToString:u_serialToString|counter[0]                                 ; Merged with Controller:u_controller|counterClock[0]                                                        ;
; Controller:u_controller|SerialToString:u_serialToString|cnt_r[3]                                   ; Merged with Controller:u_controller|SerialToString:u_serialToString|bitOfRec[3]                            ;
; Controller:u_controller|SerialToString:u_serialToString|counter[1]                                 ; Merged with Controller:u_controller|counterClock[1]                                                        ;
; Controller:u_controller|SerialToString:u_serialToString|cnt_r[4]                                   ; Merged with Controller:u_controller|SerialToString:u_serialToString|bitOfRec[4]                            ;
; Controller:u_controller|SerialToString:u_serialToString|cnt_r[5]                                   ; Merged with Controller:u_controller|SerialToString:u_serialToString|bitOfRec[5]                            ;
; Controller:u_controller|SerialToString:u_serialToString|counter[2]                                 ; Merged with Controller:u_controller|counterClock[2]                                                        ;
; Controller:u_controller|SerialToString:u_serialToString|cnt_r[6]                                   ; Merged with Controller:u_controller|SerialToString:u_serialToString|bitOfRec[6]                            ;
; Controller:u_controller|SerialToString:u_serialToString|counter[3]                                 ; Merged with Controller:u_controller|counterClock[3]                                                        ;
; Controller:u_controller|SerialToString:u_serialToString|cnt_r[7]                                   ; Merged with Controller:u_controller|SerialToString:u_serialToString|bitOfRec[7]                            ;
; Total Number of Removed Registers = 739                                                            ;                                                                                                            ;
+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                              ;
+-----------------------------+---------------------------+------------------------------------------------------------------------------------------------+
; Register name               ; Reason for Removal        ; Registers Removed due to This Register                                                         ;
+-----------------------------+---------------------------+------------------------------------------------------------------------------------------------+
; vga640480:u1|o_count[4][30] ; Stuck at GND              ; vga640480:u1|address_tmp[13],                                                                  ;
;                             ; due to stuck port data_in ; ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|address_reg_a[1] ;
+-----------------------------+---------------------------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6603  ;
; Number of registers using Synchronous Clear  ; 40    ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 6166  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4433  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                        ;
+---------------------------------------------------------------------------+---------+
; Inverted Register                                                         ; Fan out ;
+---------------------------------------------------------------------------+---------+
; Controller:u_controller|SerialToString:u_serialToString|serial:u|TxD      ; 1       ;
; vga640480:u1|hs1                                                          ; 1       ;
; vga640480:u1|vs1                                                          ; 1       ;
; Controller:u_controller|clock                                             ; 3633    ;
; Controller:u_controller|SerialToString:u_serialToString|serial:u|rdo      ; 363     ;
; vga640480:u1|o_count[2][0]                                                ; 4       ;
; vga640480:u1|o_count[4][31]                                               ; 49      ;
; vga640480:u1|o_count[1][0]                                                ; 4       ;
; vga640480:u1|o_count[3][0]                                                ; 4       ;
; vga640480:u1|o_count[4][0]                                                ; 4       ;
; Controller:u_controller|SerialToString:u_serialToString|serial:u|Clock    ; 14      ;
; Controller:u_controller|SerialToString:u_serialToString|serial:u|ClockRXD ; 29      ;
; Controller:u_controller|input_clk                                         ; 671     ;
; Controller:u_controller|SerialToString:u_serialToString|serial:u|TxRDY    ; 3       ;
; Controller:u_controller|SerialToString:u_serialToString|clock             ; 50      ;
; Total number of inverted registers = 15                                   ;         ;
+---------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |chat|vga640480:u1|g[2]                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |chat|Controller:u_controller|len[2]                                   ;
; 5:1                ; 987 bits  ; 2961 LEs      ; 0 LEs                ; 2961 LEs               ; Yes        ; |chat|Controller:u_controller|outputBuffer[4].txt[13][7]               ;
; 5:1                ; 327 bits  ; 981 LEs       ; 327 LEs              ; 654 LEs                ; Yes        ; |chat|Controller:u_controller|outputBuffer[1].txt[0][6]                ;
; 41:1               ; 8 bits    ; 216 LEs       ; 216 LEs              ; 0 LEs                  ; Yes        ; |chat|Controller:u_controller|SerialToString:u_serialToString|dataT[7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[40][7]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[39][7]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[38][7]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[37][7]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[36][7]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[35][7]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[34][7]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[33][7]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[32][7]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[31][7]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[30][7]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[29][7]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[28][7]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[27][7]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[26][7]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[25][7]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[24][7]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[23][3]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[22][0]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[21][1]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[20][2]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[19][4]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[18][5]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[17][5]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[16][5]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[15][5]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[14][5]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[13][5]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[12][5]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[11][5]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[10][5]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[9][5]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[8][5]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[7][5]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[6][5]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[5][3]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[4][6]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[3][6]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[2][0]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[1][7]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |chat|Controller:u_controller|outputDown[0][7]                         ;
; 256:1              ; 2 bits    ; 340 LEs       ; 28 LEs               ; 312 LEs                ; Yes        ; |chat|Controller:u_controller|char_code[7]                             ;
; 17:1               ; 2 bits    ; 22 LEs        ; 20 LEs               ; 2 LEs                  ; Yes        ; |chat|vga640480:u1|disp_flag                                           ;
; 17:1               ; 3 bits    ; 33 LEs        ; 0 LEs                ; 33 LEs                 ; Yes        ; |chat|vga640480:u1|address_tmp[2]                                      ;
; 17:1               ; 8 bits    ; 88 LEs        ; 48 LEs               ; 40 LEs                 ; Yes        ; |chat|vga640480:u1|disp_code[1]                                        ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; Yes        ; |chat|vga640480:u1|address_tmp[8]                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|o_end_x[1][7]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|o_start_x[1][9]                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|o_end_x[2][9]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|o_start_x[2][9]                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|o_end_x[3][9]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|o_start_x[3][4]                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|o_end_x[4][6]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|o_start_x[4][7]                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |chat|vga640480:u1|g                                                   ;
; 41:1               ; 8 bits    ; 216 LEs       ; 216 LEs              ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux7                                                ;
; 41:1               ; 8 bits    ; 216 LEs       ; 216 LEs              ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux34                                               ;
; 41:1               ; 8 bits    ; 216 LEs       ; 216 LEs              ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux63                                               ;
; 41:1               ; 8 bits    ; 216 LEs       ; 216 LEs              ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux82                                               ;
; 41:1               ; 8 bits    ; 216 LEs       ; 216 LEs              ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux106                                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux24                                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux8                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux42                                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux70                                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux91                                               ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux30                                               ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux15                                               ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux41                                               ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux66                                               ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux95                                               ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux26                                               ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux118                                              ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux18                                               ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux12                                               ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux55                                               ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux46                                               ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux77                                               ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux65                                               ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux101                                              ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |chat|vga640480:u1|Mux95                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_a:u2_1|altsyncram:altsyncram_component|altsyncram_t081:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_b:u2_2|altsyncram:altsyncram_component|altsyncram_hv71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_c:u2_3|altsyncram:altsyncram_component|altsyncram_iv71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_d:u2_4|altsyncram:altsyncram_component|altsyncram_0181:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_e:u2_5|altsyncram:altsyncram_component|altsyncram_kv71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_f:u2_6|altsyncram:altsyncram_component|altsyncram_2181:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_g:u2_7|altsyncram:altsyncram_component|altsyncram_mv71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_h:u2_8|altsyncram:altsyncram_component|altsyncram_4181:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_i:u2_9|altsyncram:altsyncram_component|altsyncram_ov71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_j:u2_10|altsyncram:altsyncram_component|altsyncram_pv71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_k:u2_11|altsyncram:altsyncram_component|altsyncram_7181:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_l:u2_12|altsyncram:altsyncram_component|altsyncram_rv71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_m:u2_13|altsyncram:altsyncram_component|altsyncram_9181:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_n:u2_14|altsyncram:altsyncram_component|altsyncram_tv71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_o:u2_15|altsyncram:altsyncram_component|altsyncram_uv71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_p:u2_16|altsyncram:altsyncram_component|altsyncram_c181:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_q:u2_17|altsyncram:altsyncram_component|altsyncram_0081:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_r:u2_18|altsyncram:altsyncram_component|altsyncram_e181:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_s:u2_19|altsyncram:altsyncram_component|altsyncram_2081:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_t:u2_20|altsyncram:altsyncram_component|altsyncram_g181:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_u:u2_21|altsyncram:altsyncram_component|altsyncram_4081:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_v:u2_22|altsyncram:altsyncram_component|altsyncram_5081:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_w:u2_23|altsyncram:altsyncram_component|altsyncram_j181:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_x:u2_24|altsyncram:altsyncram_component|altsyncram_7081:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_y:u2_25|altsyncram:altsyncram_component|altsyncram_l181:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for alpha_z:u2_26|altsyncram:altsyncram_component|altsyncram_9081:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_A_caps:u2_27|altsyncram:altsyncram_component|altsyncram_s381:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_B_caps:u2_28|altsyncram:altsyncram_component|altsyncram_g281:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_C_caps:u2_29|altsyncram:altsyncram_component|altsyncram_h281:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_D_caps:u2_30|altsyncram:altsyncram_component|altsyncram_v381:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_E_caps:u2_31|altsyncram:altsyncram_component|altsyncram_j281:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_F_caps:u2_32|altsyncram:altsyncram_component|altsyncram_1481:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_G_caps:u2_33|altsyncram:altsyncram_component|altsyncram_l281:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_H_caps:u2_34|altsyncram:altsyncram_component|altsyncram_3481:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_I_caps:u2_35|altsyncram:altsyncram_component|altsyncram_n281:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_J_caps:u2_36|altsyncram:altsyncram_component|altsyncram_o281:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_K_caps:u2_37|altsyncram:altsyncram_component|altsyncram_6481:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_L_caps:u2_38|altsyncram:altsyncram_component|altsyncram_q281:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_M_caps:u2_39|altsyncram:altsyncram_component|altsyncram_8481:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_N_caps:u2_40|altsyncram:altsyncram_component|altsyncram_s281:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_O_caps:u2_41|altsyncram:altsyncram_component|altsyncram_t281:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_P_caps:u2_42|altsyncram:altsyncram_component|altsyncram_b481:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_Q_caps:u2_43|altsyncram:altsyncram_component|altsyncram_v281:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_R_caps:u2_44|altsyncram:altsyncram_component|altsyncram_d481:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_S_caps:u2_45|altsyncram:altsyncram_component|altsyncram_1381:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_T_caps:u2_46|altsyncram:altsyncram_component|altsyncram_f481:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_U_caps:u2_47|altsyncram:altsyncram_component|altsyncram_3381:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_V_caps:u2_48|altsyncram:altsyncram_component|altsyncram_4381:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_W_caps:u2_49|altsyncram:altsyncram_component|altsyncram_i481:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_X_caps:u2_50|altsyncram:altsyncram_component|altsyncram_6381:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_Y_caps:u2_51|altsyncram:altsyncram_component|altsyncram_k481:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_Z_caps:u2_52|altsyncram:altsyncram_component|altsyncram_8381:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for num_0:u2_53|altsyncram:altsyncram_component|altsyncram_cv71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for num_1:u2_54|altsyncram:altsyncram_component|altsyncram_0u71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for num_2:u2_55|altsyncram:altsyncram_component|altsyncram_1u71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for num_3:u2_56|altsyncram:altsyncram_component|altsyncram_fv71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for num_4:u2_57|altsyncram:altsyncram_component|altsyncram_3u71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for num_5:u2_58|altsyncram:altsyncram_component|altsyncram_jv71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for num_6:u2_59|altsyncram:altsyncram_component|altsyncram_5u71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for num_7:u2_60|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for num_8:u2_61|altsyncram:altsyncram_component|altsyncram_lv71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for num_9:u2_62|altsyncram:altsyncram_component|altsyncram_8u71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_sur:u2_63|altsyncram:altsyncram_component|altsyncram_9781:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_que:u2_64|altsyncram:altsyncram_component|altsyncram_q681:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_dot:u2_65|altsyncram:altsyncram_component|altsyncram_m681:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for alpha_com:u2_66|altsyncram:altsyncram_component|altsyncram_e681:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ch_a0:u_ch_1|altsyncram:altsyncram_component|altsyncram_aa81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ch_a1:u_ch_2|altsyncram:altsyncram_component|altsyncram_ba81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ch_a2:u_ch_3|altsyncram:altsyncram_component|altsyncram_ca81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ch_a3:u_ch_4|altsyncram:altsyncram_component|altsyncram_da81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ch_a4:u_ch_5|altsyncram:altsyncram_component|altsyncram_ea81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ch_a5:u_ch_6|altsyncram:altsyncram_component|altsyncram_fa81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ch_b0:u_ch_7|altsyncram:altsyncram_component|altsyncram_ga81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ch_b1:u_ch_8|altsyncram:altsyncram_component|altsyncram_ha81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ch_b2:u_ch_9|altsyncram:altsyncram_component|altsyncram_ia81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_b3:u_ch_10|altsyncram:altsyncram_component|altsyncram_ja81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_b4:u_ch_11|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_b5:u_ch_12|altsyncram:altsyncram_component|altsyncram_la81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_b6:u_ch_13|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_b7:u_ch_14|altsyncram:altsyncram_component|altsyncram_na81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_b8:u_ch_15|altsyncram:altsyncram_component|altsyncram_oa81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_b9:u_ch_16|altsyncram:altsyncram_component|altsyncram_pa81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_ba:u_ch_17|altsyncram:altsyncram_component|altsyncram_sb81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_bb:u_ch_18|altsyncram:altsyncram_component|altsyncram_tb81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_bc:u_ch_19|altsyncram:altsyncram_component|altsyncram_ub81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_c0:u_ch_20|altsyncram:altsyncram_component|altsyncram_qa81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_c1:u_ch_21|altsyncram:altsyncram_component|altsyncram_ra81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_c2:u_ch_22|altsyncram:altsyncram_component|altsyncram_sa81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_c3:u_ch_23|altsyncram:altsyncram_component|altsyncram_ta81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_c4:u_ch_24|altsyncram:altsyncram_component|altsyncram_ua81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_c5:u_ch_25|altsyncram:altsyncram_component|altsyncram_va81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_d0:u_ch_26|altsyncram:altsyncram_component|altsyncram_0b81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_d1:u_ch_27|altsyncram:altsyncram_component|altsyncram_1b81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_d2:u_ch_28|altsyncram:altsyncram_component|altsyncram_2b81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_d3:u_ch_29|altsyncram:altsyncram_component|altsyncram_3b81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_d4:u_ch_30|altsyncram:altsyncram_component|altsyncram_4b81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_d5:u_ch_31|altsyncram:altsyncram_component|altsyncram_5b81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_d6:u_ch_32|altsyncram:altsyncram_component|altsyncram_6b81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_e0:u_ch_33|altsyncram:altsyncram_component|altsyncram_7b81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_f0:u_ch_34|altsyncram:altsyncram_component|altsyncram_8b81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_f1:u_ch_35|altsyncram:altsyncram_component|altsyncram_9b81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_f2:u_ch_36|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_f3:u_ch_37|altsyncram:altsyncram_component|altsyncram_bb81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_f4:u_ch_38|altsyncram:altsyncram_component|altsyncram_cb81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_f5:u_ch_39|altsyncram:altsyncram_component|altsyncram_db81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_g0:u_ch_40|altsyncram:altsyncram_component|altsyncram_eb81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_g1:u_ch_41|altsyncram:altsyncram_component|altsyncram_fb81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_g2:u_ch_42|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_g3:u_ch_43|altsyncram:altsyncram_component|altsyncram_hb81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_g4:u_ch_44|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_g5:u_ch_45|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_g6:u_ch_46|altsyncram:altsyncram_component|altsyncram_kb81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_h0:u_ch_47|altsyncram:altsyncram_component|altsyncram_lb81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_h1:u_ch_48|altsyncram:altsyncram_component|altsyncram_mb81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_h2:u_ch_49|altsyncram:altsyncram_component|altsyncram_nb81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_h3:u_ch_50|altsyncram:altsyncram_component|altsyncram_ob81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_h4:u_ch_51|altsyncram:altsyncram_component|altsyncram_pb81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_h5:u_ch_52|altsyncram:altsyncram_component|altsyncram_qb81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_h6:u_ch_53|altsyncram:altsyncram_component|altsyncram_rb81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_h7:u_ch_54|altsyncram:altsyncram_component|altsyncram_vb81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_j0:u_ch_56|altsyncram:altsyncram_component|altsyncram_0c81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_j1:u_ch_57|altsyncram:altsyncram_component|altsyncram_1c81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_j2:u_ch_58|altsyncram:altsyncram_component|altsyncram_2c81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_k0:u_ch_59|altsyncram:altsyncram_component|altsyncram_3c81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_k1:u_ch_60|altsyncram:altsyncram_component|altsyncram_4c81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_k2:u_ch_61|altsyncram:altsyncram_component|altsyncram_5c81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_k3:u_ch_62|altsyncram:altsyncram_component|altsyncram_6c81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_l0:u_ch_64|altsyncram:altsyncram_component|altsyncram_7c81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_l1:u_ch_65|altsyncram:altsyncram_component|altsyncram_8c81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_l2:u_ch_66|altsyncram:altsyncram_component|altsyncram_9c81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_l3:u_ch_67|altsyncram:altsyncram_component|altsyncram_ac81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_m0:u_ch_68|altsyncram:altsyncram_component|altsyncram_bc81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_m1:u_ch_69|altsyncram:altsyncram_component|altsyncram_cc81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_m2:u_ch_70|altsyncram:altsyncram_component|altsyncram_dc81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_n0:u_ch_71|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_n1:u_ch_72|altsyncram:altsyncram_component|altsyncram_fc81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_n2:u_ch_73|altsyncram:altsyncram_component|altsyncram_gc81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_n3:u_ch_74|altsyncram:altsyncram_component|altsyncram_hc81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_o0:u_ch_75|altsyncram:altsyncram_component|altsyncram_ic81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_p0:u_ch_76|altsyncram:altsyncram_component|altsyncram_jc81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_p1:u_ch_77|altsyncram:altsyncram_component|altsyncram_kc81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_q0:u_ch_78|altsyncram:altsyncram_component|altsyncram_lc81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_q1:u_ch_79|altsyncram:altsyncram_component|altsyncram_mc81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_q2:u_ch_80|altsyncram:altsyncram_component|altsyncram_nc81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_q3:u_ch_81|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_q4:u_ch_82|altsyncram:altsyncram_component|altsyncram_pc81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_q5:u_ch_83|altsyncram:altsyncram_component|altsyncram_qc81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_r0:u_ch_84|altsyncram:altsyncram_component|altsyncram_rc81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_r1:u_ch_85|altsyncram:altsyncram_component|altsyncram_sc81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_r2:u_ch_86|altsyncram:altsyncram_component|altsyncram_tc81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_s0:u_ch_87|altsyncram:altsyncram_component|altsyncram_uc81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_s1:u_ch_88|altsyncram:altsyncram_component|altsyncram_vc81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_s2:u_ch_89|altsyncram:altsyncram_component|altsyncram_0d81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_s3:u_ch_90|altsyncram:altsyncram_component|altsyncram_1d81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_s4:u_ch_91|altsyncram:altsyncram_component|altsyncram_2d81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_s5:u_ch_92|altsyncram:altsyncram_component|altsyncram_3d81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_t0:u_ch_93|altsyncram:altsyncram_component|altsyncram_4d81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_t1:u_ch_94|altsyncram:altsyncram_component|altsyncram_5d81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_t2:u_ch_95|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_t3:u_ch_96|altsyncram:altsyncram_component|altsyncram_7d81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_w0:u_ch_97|altsyncram:altsyncram_component|altsyncram_8d81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_w1:u_ch_98|altsyncram:altsyncram_component|altsyncram_9d81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ch_w2:u_ch_99|altsyncram:altsyncram_component|altsyncram_ad81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ch_x0:u_ch_100|altsyncram:altsyncram_component|altsyncram_bd81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ch_x1:u_ch_101|altsyncram:altsyncram_component|altsyncram_cd81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ch_x2:u_ch_102|altsyncram:altsyncram_component|altsyncram_dd81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ch_y0:u_ch_103|altsyncram:altsyncram_component|altsyncram_ed81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ch_y1:u_ch_104|altsyncram:altsyncram_component|altsyncram_fd81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ch_y2:u_ch_105|altsyncram:altsyncram_component|altsyncram_gd81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ch_y3:u_ch_106|altsyncram:altsyncram_component|altsyncram_hd81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ch_z0:u_ch_107|altsyncram:altsyncram_component|altsyncram_id81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ch_z1:u_ch_108|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ch_z2:u_ch_109|altsyncram:altsyncram_component|altsyncram_kd81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga640480:u1|pll100_25:pll_clk|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------------------------+
; Parameter Name                ; Value                       ; Type                                  ;
+-------------------------------+-----------------------------+---------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                               ;
; PLL_TYPE                      ; AUTO                        ; Untyped                               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll100_25 ; Untyped                               ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                               ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                               ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                               ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                               ;
; INCLK0_INPUT_FREQUENCY        ; 10000                       ; Signed Integer                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                               ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                               ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                               ;
; LOCK_HIGH                     ; 1                           ; Untyped                               ;
; LOCK_LOW                      ; 1                           ; Untyped                               ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                               ;
; SKIP_VCO                      ; OFF                         ; Untyped                               ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                               ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                               ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                               ;
; BANDWIDTH                     ; 0                           ; Untyped                               ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                               ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                               ;
; DOWN_SPREAD                   ; 0                           ; Untyped                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                               ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                               ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                               ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                               ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                               ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                               ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                               ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                               ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                               ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                               ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer                        ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                               ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                               ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                               ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                               ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                               ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                               ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                               ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                               ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                               ;
; CLK0_DIVIDE_BY                ; 4                           ; Signed Integer                        ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                               ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                               ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                               ;
; DPA_DIVIDER                   ; 0                           ; Untyped                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                               ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                               ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                               ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                               ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                               ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                               ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                               ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                               ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                               ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                               ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                               ;
; VCO_MIN                       ; 0                           ; Untyped                               ;
; VCO_MAX                       ; 0                           ; Untyped                               ;
; VCO_CENTER                    ; 0                           ; Untyped                               ;
; PFD_MIN                       ; 0                           ; Untyped                               ;
; PFD_MAX                       ; 0                           ; Untyped                               ;
; M_INITIAL                     ; 0                           ; Untyped                               ;
; M                             ; 0                           ; Untyped                               ;
; N                             ; 1                           ; Untyped                               ;
; M2                            ; 1                           ; Untyped                               ;
; N2                            ; 1                           ; Untyped                               ;
; SS                            ; 1                           ; Untyped                               ;
; C0_HIGH                       ; 0                           ; Untyped                               ;
; C1_HIGH                       ; 0                           ; Untyped                               ;
; C2_HIGH                       ; 0                           ; Untyped                               ;
; C3_HIGH                       ; 0                           ; Untyped                               ;
; C4_HIGH                       ; 0                           ; Untyped                               ;
; C5_HIGH                       ; 0                           ; Untyped                               ;
; C6_HIGH                       ; 0                           ; Untyped                               ;
; C7_HIGH                       ; 0                           ; Untyped                               ;
; C8_HIGH                       ; 0                           ; Untyped                               ;
; C9_HIGH                       ; 0                           ; Untyped                               ;
; C0_LOW                        ; 0                           ; Untyped                               ;
; C1_LOW                        ; 0                           ; Untyped                               ;
; C2_LOW                        ; 0                           ; Untyped                               ;
; C3_LOW                        ; 0                           ; Untyped                               ;
; C4_LOW                        ; 0                           ; Untyped                               ;
; C5_LOW                        ; 0                           ; Untyped                               ;
; C6_LOW                        ; 0                           ; Untyped                               ;
; C7_LOW                        ; 0                           ; Untyped                               ;
; C8_LOW                        ; 0                           ; Untyped                               ;
; C9_LOW                        ; 0                           ; Untyped                               ;
; C0_INITIAL                    ; 0                           ; Untyped                               ;
; C1_INITIAL                    ; 0                           ; Untyped                               ;
; C2_INITIAL                    ; 0                           ; Untyped                               ;
; C3_INITIAL                    ; 0                           ; Untyped                               ;
; C4_INITIAL                    ; 0                           ; Untyped                               ;
; C5_INITIAL                    ; 0                           ; Untyped                               ;
; C6_INITIAL                    ; 0                           ; Untyped                               ;
; C7_INITIAL                    ; 0                           ; Untyped                               ;
; C8_INITIAL                    ; 0                           ; Untyped                               ;
; C9_INITIAL                    ; 0                           ; Untyped                               ;
; C0_MODE                       ; BYPASS                      ; Untyped                               ;
; C1_MODE                       ; BYPASS                      ; Untyped                               ;
; C2_MODE                       ; BYPASS                      ; Untyped                               ;
; C3_MODE                       ; BYPASS                      ; Untyped                               ;
; C4_MODE                       ; BYPASS                      ; Untyped                               ;
; C5_MODE                       ; BYPASS                      ; Untyped                               ;
; C6_MODE                       ; BYPASS                      ; Untyped                               ;
; C7_MODE                       ; BYPASS                      ; Untyped                               ;
; C8_MODE                       ; BYPASS                      ; Untyped                               ;
; C9_MODE                       ; BYPASS                      ; Untyped                               ;
; C0_PH                         ; 0                           ; Untyped                               ;
; C1_PH                         ; 0                           ; Untyped                               ;
; C2_PH                         ; 0                           ; Untyped                               ;
; C3_PH                         ; 0                           ; Untyped                               ;
; C4_PH                         ; 0                           ; Untyped                               ;
; C5_PH                         ; 0                           ; Untyped                               ;
; C6_PH                         ; 0                           ; Untyped                               ;
; C7_PH                         ; 0                           ; Untyped                               ;
; C8_PH                         ; 0                           ; Untyped                               ;
; C9_PH                         ; 0                           ; Untyped                               ;
; L0_HIGH                       ; 1                           ; Untyped                               ;
; L1_HIGH                       ; 1                           ; Untyped                               ;
; G0_HIGH                       ; 1                           ; Untyped                               ;
; G1_HIGH                       ; 1                           ; Untyped                               ;
; G2_HIGH                       ; 1                           ; Untyped                               ;
; G3_HIGH                       ; 1                           ; Untyped                               ;
; E0_HIGH                       ; 1                           ; Untyped                               ;
; E1_HIGH                       ; 1                           ; Untyped                               ;
; E2_HIGH                       ; 1                           ; Untyped                               ;
; E3_HIGH                       ; 1                           ; Untyped                               ;
; L0_LOW                        ; 1                           ; Untyped                               ;
; L1_LOW                        ; 1                           ; Untyped                               ;
; G0_LOW                        ; 1                           ; Untyped                               ;
; G1_LOW                        ; 1                           ; Untyped                               ;
; G2_LOW                        ; 1                           ; Untyped                               ;
; G3_LOW                        ; 1                           ; Untyped                               ;
; E0_LOW                        ; 1                           ; Untyped                               ;
; E1_LOW                        ; 1                           ; Untyped                               ;
; E2_LOW                        ; 1                           ; Untyped                               ;
; E3_LOW                        ; 1                           ; Untyped                               ;
; L0_INITIAL                    ; 1                           ; Untyped                               ;
; L1_INITIAL                    ; 1                           ; Untyped                               ;
; G0_INITIAL                    ; 1                           ; Untyped                               ;
; G1_INITIAL                    ; 1                           ; Untyped                               ;
; G2_INITIAL                    ; 1                           ; Untyped                               ;
; G3_INITIAL                    ; 1                           ; Untyped                               ;
; E0_INITIAL                    ; 1                           ; Untyped                               ;
; E1_INITIAL                    ; 1                           ; Untyped                               ;
; E2_INITIAL                    ; 1                           ; Untyped                               ;
; E3_INITIAL                    ; 1                           ; Untyped                               ;
; L0_MODE                       ; BYPASS                      ; Untyped                               ;
; L1_MODE                       ; BYPASS                      ; Untyped                               ;
; G0_MODE                       ; BYPASS                      ; Untyped                               ;
; G1_MODE                       ; BYPASS                      ; Untyped                               ;
; G2_MODE                       ; BYPASS                      ; Untyped                               ;
; G3_MODE                       ; BYPASS                      ; Untyped                               ;
; E0_MODE                       ; BYPASS                      ; Untyped                               ;
; E1_MODE                       ; BYPASS                      ; Untyped                               ;
; E2_MODE                       ; BYPASS                      ; Untyped                               ;
; E3_MODE                       ; BYPASS                      ; Untyped                               ;
; L0_PH                         ; 0                           ; Untyped                               ;
; L1_PH                         ; 0                           ; Untyped                               ;
; G0_PH                         ; 0                           ; Untyped                               ;
; G1_PH                         ; 0                           ; Untyped                               ;
; G2_PH                         ; 0                           ; Untyped                               ;
; G3_PH                         ; 0                           ; Untyped                               ;
; E0_PH                         ; 0                           ; Untyped                               ;
; E1_PH                         ; 0                           ; Untyped                               ;
; E2_PH                         ; 0                           ; Untyped                               ;
; E3_PH                         ; 0                           ; Untyped                               ;
; M_PH                          ; 0                           ; Untyped                               ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; CLK0_COUNTER                  ; G0                          ; Untyped                               ;
; CLK1_COUNTER                  ; G0                          ; Untyped                               ;
; CLK2_COUNTER                  ; G0                          ; Untyped                               ;
; CLK3_COUNTER                  ; G0                          ; Untyped                               ;
; CLK4_COUNTER                  ; G0                          ; Untyped                               ;
; CLK5_COUNTER                  ; G0                          ; Untyped                               ;
; CLK6_COUNTER                  ; E0                          ; Untyped                               ;
; CLK7_COUNTER                  ; E1                          ; Untyped                               ;
; CLK8_COUNTER                  ; E2                          ; Untyped                               ;
; CLK9_COUNTER                  ; E3                          ; Untyped                               ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                               ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                               ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                               ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                               ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                               ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                               ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                               ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                               ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                               ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                               ;
; M_TIME_DELAY                  ; 0                           ; Untyped                               ;
; N_TIME_DELAY                  ; 0                           ; Untyped                               ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                               ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                               ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                               ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                               ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                               ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                               ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                               ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                               ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                               ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                               ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                               ;
; VCO_POST_SCALE                ; 0                           ; Untyped                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                  ; Untyped                               ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                               ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                               ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                               ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                               ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                               ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                               ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                               ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                               ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                               ;
; CBXI_PARAMETER                ; NOTHING                     ; Untyped                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                               ;
; WIDTH_CLOCK                   ; 6                           ; Untyped                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                               ;
; DEVICE_FAMILY                 ; Cyclone II                  ; Untyped                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                               ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                        ;
+-------------------------------+-----------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga640480:u1|pll100_25:pll_clk2|altpll:altpll_component ;
+-------------------------------+-----------------------------+----------------------------------------+
; Parameter Name                ; Value                       ; Type                                   ;
+-------------------------------+-----------------------------+----------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll100_25 ; Untyped                                ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                ;
; INCLK0_INPUT_FREQUENCY        ; 10000                       ; Signed Integer                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                ;
; LOCK_HIGH                     ; 1                           ; Untyped                                ;
; LOCK_LOW                      ; 1                           ; Untyped                                ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                ;
; SKIP_VCO                      ; OFF                         ; Untyped                                ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                ;
; BANDWIDTH                     ; 0                           ; Untyped                                ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                                ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                                ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                                ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                                ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer                         ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                                ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                                ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                                ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                                ;
; CLK0_DIVIDE_BY                ; 4                           ; Signed Integer                         ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                                ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                                ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                                ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                                ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                                ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                                ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                ;
; VCO_MIN                       ; 0                           ; Untyped                                ;
; VCO_MAX                       ; 0                           ; Untyped                                ;
; VCO_CENTER                    ; 0                           ; Untyped                                ;
; PFD_MIN                       ; 0                           ; Untyped                                ;
; PFD_MAX                       ; 0                           ; Untyped                                ;
; M_INITIAL                     ; 0                           ; Untyped                                ;
; M                             ; 0                           ; Untyped                                ;
; N                             ; 1                           ; Untyped                                ;
; M2                            ; 1                           ; Untyped                                ;
; N2                            ; 1                           ; Untyped                                ;
; SS                            ; 1                           ; Untyped                                ;
; C0_HIGH                       ; 0                           ; Untyped                                ;
; C1_HIGH                       ; 0                           ; Untyped                                ;
; C2_HIGH                       ; 0                           ; Untyped                                ;
; C3_HIGH                       ; 0                           ; Untyped                                ;
; C4_HIGH                       ; 0                           ; Untyped                                ;
; C5_HIGH                       ; 0                           ; Untyped                                ;
; C6_HIGH                       ; 0                           ; Untyped                                ;
; C7_HIGH                       ; 0                           ; Untyped                                ;
; C8_HIGH                       ; 0                           ; Untyped                                ;
; C9_HIGH                       ; 0                           ; Untyped                                ;
; C0_LOW                        ; 0                           ; Untyped                                ;
; C1_LOW                        ; 0                           ; Untyped                                ;
; C2_LOW                        ; 0                           ; Untyped                                ;
; C3_LOW                        ; 0                           ; Untyped                                ;
; C4_LOW                        ; 0                           ; Untyped                                ;
; C5_LOW                        ; 0                           ; Untyped                                ;
; C6_LOW                        ; 0                           ; Untyped                                ;
; C7_LOW                        ; 0                           ; Untyped                                ;
; C8_LOW                        ; 0                           ; Untyped                                ;
; C9_LOW                        ; 0                           ; Untyped                                ;
; C0_INITIAL                    ; 0                           ; Untyped                                ;
; C1_INITIAL                    ; 0                           ; Untyped                                ;
; C2_INITIAL                    ; 0                           ; Untyped                                ;
; C3_INITIAL                    ; 0                           ; Untyped                                ;
; C4_INITIAL                    ; 0                           ; Untyped                                ;
; C5_INITIAL                    ; 0                           ; Untyped                                ;
; C6_INITIAL                    ; 0                           ; Untyped                                ;
; C7_INITIAL                    ; 0                           ; Untyped                                ;
; C8_INITIAL                    ; 0                           ; Untyped                                ;
; C9_INITIAL                    ; 0                           ; Untyped                                ;
; C0_MODE                       ; BYPASS                      ; Untyped                                ;
; C1_MODE                       ; BYPASS                      ; Untyped                                ;
; C2_MODE                       ; BYPASS                      ; Untyped                                ;
; C3_MODE                       ; BYPASS                      ; Untyped                                ;
; C4_MODE                       ; BYPASS                      ; Untyped                                ;
; C5_MODE                       ; BYPASS                      ; Untyped                                ;
; C6_MODE                       ; BYPASS                      ; Untyped                                ;
; C7_MODE                       ; BYPASS                      ; Untyped                                ;
; C8_MODE                       ; BYPASS                      ; Untyped                                ;
; C9_MODE                       ; BYPASS                      ; Untyped                                ;
; C0_PH                         ; 0                           ; Untyped                                ;
; C1_PH                         ; 0                           ; Untyped                                ;
; C2_PH                         ; 0                           ; Untyped                                ;
; C3_PH                         ; 0                           ; Untyped                                ;
; C4_PH                         ; 0                           ; Untyped                                ;
; C5_PH                         ; 0                           ; Untyped                                ;
; C6_PH                         ; 0                           ; Untyped                                ;
; C7_PH                         ; 0                           ; Untyped                                ;
; C8_PH                         ; 0                           ; Untyped                                ;
; C9_PH                         ; 0                           ; Untyped                                ;
; L0_HIGH                       ; 1                           ; Untyped                                ;
; L1_HIGH                       ; 1                           ; Untyped                                ;
; G0_HIGH                       ; 1                           ; Untyped                                ;
; G1_HIGH                       ; 1                           ; Untyped                                ;
; G2_HIGH                       ; 1                           ; Untyped                                ;
; G3_HIGH                       ; 1                           ; Untyped                                ;
; E0_HIGH                       ; 1                           ; Untyped                                ;
; E1_HIGH                       ; 1                           ; Untyped                                ;
; E2_HIGH                       ; 1                           ; Untyped                                ;
; E3_HIGH                       ; 1                           ; Untyped                                ;
; L0_LOW                        ; 1                           ; Untyped                                ;
; L1_LOW                        ; 1                           ; Untyped                                ;
; G0_LOW                        ; 1                           ; Untyped                                ;
; G1_LOW                        ; 1                           ; Untyped                                ;
; G2_LOW                        ; 1                           ; Untyped                                ;
; G3_LOW                        ; 1                           ; Untyped                                ;
; E0_LOW                        ; 1                           ; Untyped                                ;
; E1_LOW                        ; 1                           ; Untyped                                ;
; E2_LOW                        ; 1                           ; Untyped                                ;
; E3_LOW                        ; 1                           ; Untyped                                ;
; L0_INITIAL                    ; 1                           ; Untyped                                ;
; L1_INITIAL                    ; 1                           ; Untyped                                ;
; G0_INITIAL                    ; 1                           ; Untyped                                ;
; G1_INITIAL                    ; 1                           ; Untyped                                ;
; G2_INITIAL                    ; 1                           ; Untyped                                ;
; G3_INITIAL                    ; 1                           ; Untyped                                ;
; E0_INITIAL                    ; 1                           ; Untyped                                ;
; E1_INITIAL                    ; 1                           ; Untyped                                ;
; E2_INITIAL                    ; 1                           ; Untyped                                ;
; E3_INITIAL                    ; 1                           ; Untyped                                ;
; L0_MODE                       ; BYPASS                      ; Untyped                                ;
; L1_MODE                       ; BYPASS                      ; Untyped                                ;
; G0_MODE                       ; BYPASS                      ; Untyped                                ;
; G1_MODE                       ; BYPASS                      ; Untyped                                ;
; G2_MODE                       ; BYPASS                      ; Untyped                                ;
; G3_MODE                       ; BYPASS                      ; Untyped                                ;
; E0_MODE                       ; BYPASS                      ; Untyped                                ;
; E1_MODE                       ; BYPASS                      ; Untyped                                ;
; E2_MODE                       ; BYPASS                      ; Untyped                                ;
; E3_MODE                       ; BYPASS                      ; Untyped                                ;
; L0_PH                         ; 0                           ; Untyped                                ;
; L1_PH                         ; 0                           ; Untyped                                ;
; G0_PH                         ; 0                           ; Untyped                                ;
; G1_PH                         ; 0                           ; Untyped                                ;
; G2_PH                         ; 0                           ; Untyped                                ;
; G3_PH                         ; 0                           ; Untyped                                ;
; E0_PH                         ; 0                           ; Untyped                                ;
; E1_PH                         ; 0                           ; Untyped                                ;
; E2_PH                         ; 0                           ; Untyped                                ;
; E3_PH                         ; 0                           ; Untyped                                ;
; M_PH                          ; 0                           ; Untyped                                ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                  ; Untyped                                ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                                ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                                ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                                ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                                ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                                ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                ;
; CBXI_PARAMETER                ; NOTHING                     ; Untyped                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                ;
; WIDTH_CLOCK                   ; 6                           ; Untyped                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                ;
; DEVICE_FAMILY                 ; Cyclone II                  ; Untyped                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                         ;
+-------------------------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_a:u2_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; alpha\a.mif          ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_t081      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_b:u2_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; alpha/b.mif          ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_hv71      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_c:u2_3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; alpha/c.mif          ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_iv71      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_d:u2_4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; alpha\d.mif          ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_0181      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_e:u2_5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; alpha/e.mif          ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_kv71      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_f:u2_6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; alpha\f.mif          ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_2181      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_g:u2_7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; alpha/g.mif          ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_mv71      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_h:u2_8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; alpha\h.mif          ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_4181      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_i:u2_9|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; alpha/i.mif          ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ov71      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_j:u2_10|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/j.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_pv71      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_k:u2_11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha\k.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_7181      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_l:u2_12|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/l.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_rv71      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_m:u2_13|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha\m.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_9181      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_n:u2_14|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/n.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_tv71      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_o:u2_15|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/o.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_uv71      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_p:u2_16|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha\p.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_c181      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_q:u2_17|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/q.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_0081      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_r:u2_18|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha\r.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_e181      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_s:u2_19|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/s.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_2081      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_t:u2_20|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha\t.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_g181      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_u:u2_21|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/u.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_4081      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_v:u2_22|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/v.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_5081      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_w:u2_23|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha\w.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_j181      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_x:u2_24|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/x.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_7081      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_y:u2_25|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha\y.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_l181      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_z:u2_26|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/z.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_9081      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_A_caps:u2_27|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha\A_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_s381      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_B_caps:u2_28|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha/B_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_g281      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_C_caps:u2_29|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha/C_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_h281      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_D_caps:u2_30|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha\D_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_v381      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_E_caps:u2_31|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha/E_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_j281      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_F_caps:u2_32|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha\F_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_1481      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_G_caps:u2_33|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha/G_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_l281      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_H_caps:u2_34|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha\H_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_3481      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_I_caps:u2_35|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha/I_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_n281      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_J_caps:u2_36|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha/J_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_o281      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_K_caps:u2_37|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha\K_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_6481      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_L_caps:u2_38|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha/L_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_q281      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_M_caps:u2_39|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha\M_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_8481      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_N_caps:u2_40|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha/N_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_s281      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_O_caps:u2_41|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha/O_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_t281      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_P_caps:u2_42|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha\P_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_b481      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_Q_caps:u2_43|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha/Q_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_v281      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_R_caps:u2_44|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha\R_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_d481      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_S_caps:u2_45|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha/S_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_1381      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_T_caps:u2_46|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha\T_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_f481      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_U_caps:u2_47|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha/U_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_3381      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_V_caps:u2_48|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha/V_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_4381      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_W_caps:u2_49|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha\W_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_i481      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_X_caps:u2_50|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha/X_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_6381      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_Y_caps:u2_51|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha\Y_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_k481      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_Z_caps:u2_52|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; alpha/Z_.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_8381      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: num_0:u2_53|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 14                   ; Signed Integer               ;
; NUMWORDS_A                         ; 16384                ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; alpha\0.mif          ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_cv71      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: num_1:u2_54|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 14                   ; Signed Integer               ;
; NUMWORDS_A                         ; 16384                ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; alpha/1.mif          ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0u71      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: num_2:u2_55|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 14                   ; Signed Integer               ;
; NUMWORDS_A                         ; 16384                ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; alpha/2.mif          ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_1u71      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: num_3:u2_56|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 14                   ; Signed Integer               ;
; NUMWORDS_A                         ; 16384                ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; alpha\3.mif          ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_fv71      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: num_4:u2_57|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 14                   ; Signed Integer               ;
; NUMWORDS_A                         ; 16384                ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; alpha/4.mif          ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_3u71      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: num_5:u2_58|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 14                   ; Signed Integer               ;
; NUMWORDS_A                         ; 16384                ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; alpha\5.mif          ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_jv71      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: num_6:u2_59|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 14                   ; Signed Integer               ;
; NUMWORDS_A                         ; 16384                ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; alpha/6.mif          ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_5u71      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: num_7:u2_60|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 14                   ; Signed Integer               ;
; NUMWORDS_A                         ; 16384                ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; alpha/7.mif          ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_6u71      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: num_8:u2_61|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 14                   ; Signed Integer               ;
; NUMWORDS_A                         ; 16384                ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; alpha\8.mif          ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_lv71      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: num_9:u2_62|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 14                   ; Signed Integer               ;
; NUMWORDS_A                         ; 16384                ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; alpha/9.mif          ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_8u71      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_sur:u2_63|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 1                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; alpha/sur.mif        ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_9781      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_que:u2_64|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 1                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; alpha/que.mif        ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_q681      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_dot:u2_65|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 1                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; alpha/dot.mif        ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_m681      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alpha_com:u2_66|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 1                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; alpha/com.mif        ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_e681      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_a0:u_ch_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; alpha/ch_a0.mif      ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_aa81      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_a1:u_ch_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; alpha/ch_a1.mif      ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ba81      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_a2:u_ch_3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; alpha/ch_a2.mif      ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ca81      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_a3:u_ch_4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; alpha/ch_a3.mif      ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_da81      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_a4:u_ch_5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; alpha/ch_a4.mif      ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ea81      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_a5:u_ch_6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; alpha/ch_a5.mif      ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_fa81      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_b0:u_ch_7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; alpha/ch_b0.mif      ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ga81      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_b1:u_ch_8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; alpha/ch_b1.mif      ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ha81      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_b2:u_ch_9|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; alpha/ch_b2.mif      ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ia81      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_b3:u_ch_10|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_b3.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_ja81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_b4:u_ch_11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_b4.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_ka81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_b5:u_ch_12|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_b5.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_la81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_b6:u_ch_13|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_b6.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_ma81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_b7:u_ch_14|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_b7.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_na81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_b8:u_ch_15|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_b8.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_oa81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_b9:u_ch_16|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_b9.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_pa81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_ba:u_ch_17|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_ba.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_sb81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_bb:u_ch_18|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_bb.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_tb81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_bc:u_ch_19|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_bc.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_ub81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_c0:u_ch_20|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_c0.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_qa81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_c1:u_ch_21|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_c1.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_ra81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_c2:u_ch_22|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_c2.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_sa81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_c3:u_ch_23|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_c3.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_ta81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_c4:u_ch_24|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_c4.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_ua81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_c5:u_ch_25|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_c5.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_va81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_d0:u_ch_26|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_d0.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_0b81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_d1:u_ch_27|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_d1.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_1b81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_d2:u_ch_28|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_d2.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_2b81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_d3:u_ch_29|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_d3.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_3b81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_d4:u_ch_30|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_d4.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_4b81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_d5:u_ch_31|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_d5.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_5b81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_d6:u_ch_32|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_d6.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_6b81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_e0:u_ch_33|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_e0.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_7b81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_f0:u_ch_34|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_f0.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_8b81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_f1:u_ch_35|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_f1.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_9b81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_f2:u_ch_36|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_f2.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_ab81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_f3:u_ch_37|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_f3.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_bb81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_f4:u_ch_38|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_f4.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_cb81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_f5:u_ch_39|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_f5.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_db81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_g0:u_ch_40|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_g0.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_eb81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_g1:u_ch_41|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_g1.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_fb81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_g2:u_ch_42|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_g2.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_gb81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_g3:u_ch_43|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_g3.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_hb81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_g4:u_ch_44|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_g4.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_ib81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_g5:u_ch_45|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_g5.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_jb81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_g6:u_ch_46|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_g6.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_kb81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_h0:u_ch_47|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_h0.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_lb81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_h1:u_ch_48|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_h1.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_mb81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_h2:u_ch_49|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_h2.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_nb81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_h3:u_ch_50|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_h3.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_ob81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_h4:u_ch_51|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_h4.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_pb81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_h5:u_ch_52|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_h5.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_qb81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_h6:u_ch_53|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_h6.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_rb81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_h7:u_ch_54|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_h7.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_vb81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_j0:u_ch_56|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_j0.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_0c81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_j1:u_ch_57|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_j1.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_1c81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_j2:u_ch_58|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_j2.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_2c81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_k0:u_ch_59|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_k0.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_3c81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_k1:u_ch_60|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_k1.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_4c81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_k2:u_ch_61|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_k2.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_5c81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_k3:u_ch_62|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_k3.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_6c81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_l0:u_ch_64|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_l0.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_7c81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_l1:u_ch_65|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_l1.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_8c81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_l2:u_ch_66|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_l2.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_9c81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_l3:u_ch_67|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_l3.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_ac81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_m0:u_ch_68|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_m0.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_bc81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_m1:u_ch_69|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_m1.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_cc81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_m2:u_ch_70|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_m2.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_dc81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_n0:u_ch_71|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_n0.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_ec81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_n1:u_ch_72|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_n1.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_fc81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_n2:u_ch_73|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_n2.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_gc81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_n3:u_ch_74|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_n3.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_hc81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_o0:u_ch_75|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_o0.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_ic81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_p0:u_ch_76|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_p0.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_jc81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_p1:u_ch_77|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_p1.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_kc81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_q0:u_ch_78|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_q0.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_lc81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_q1:u_ch_79|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_q1.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_mc81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_q2:u_ch_80|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_q2.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_nc81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_q3:u_ch_81|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_q3.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_oc81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_q4:u_ch_82|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_q4.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_pc81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_q5:u_ch_83|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_q5.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_qc81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_r0:u_ch_84|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_r0.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_rc81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_r1:u_ch_85|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_r1.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_sc81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_r2:u_ch_86|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_r2.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_tc81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_s0:u_ch_87|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_s0.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_uc81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_s1:u_ch_88|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_s1.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_vc81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_s2:u_ch_89|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_s2.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_0d81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_s3:u_ch_90|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_s3.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_1d81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_s4:u_ch_91|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_s4.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_2d81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_s5:u_ch_92|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_s5.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_3d81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_t0:u_ch_93|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_t0.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_4d81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_t1:u_ch_94|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_t1.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_5d81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_t2:u_ch_95|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_t2.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_6d81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_t3:u_ch_96|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_t3.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_7d81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_w0:u_ch_97|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_w0.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_8d81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_w1:u_ch_98|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_w1.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_9d81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_w2:u_ch_99|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; alpha/ch_w2.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_ad81      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_x0:u_ch_100|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; alpha/ch_x0.mif      ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_bd81      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_x1:u_ch_101|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; alpha/ch_x1.mif      ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_cd81      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_x2:u_ch_102|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; alpha/ch_x2.mif      ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_dd81      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_y0:u_ch_103|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; alpha/ch_y0.mif      ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_ed81      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_y1:u_ch_104|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; alpha/ch_y1.mif      ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_fd81      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_y2:u_ch_105|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; alpha/ch_y2.mif      ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_gd81      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_y3:u_ch_106|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; alpha/ch_y3.mif      ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_hd81      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_z0:u_ch_107|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; alpha/ch_z0.mif      ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_id81      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_z1:u_ch_108|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; alpha/ch_z1.mif      ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_jd81      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_z2:u_ch_109|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; alpha/ch_z2.mif      ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_kd81      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ch_z3:u_ch_110|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; alpha/ch_z3.mif      ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_ld81      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga640480:u1|lpm_mult:Mult3      ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 28         ; Untyped             ;
; LPM_WIDTHB                                     ; 6          ; Untyped             ;
; LPM_WIDTHP                                     ; 34         ; Untyped             ;
; LPM_WIDTHR                                     ; 34         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p3t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga640480:u1|lpm_mult:Mult2      ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 28         ; Untyped             ;
; LPM_WIDTHB                                     ; 6          ; Untyped             ;
; LPM_WIDTHP                                     ; 34         ; Untyped             ;
; LPM_WIDTHR                                     ; 34         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p3t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga640480:u1|lpm_mult:Mult0      ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 28         ; Untyped             ;
; LPM_WIDTHB                                     ; 6          ; Untyped             ;
; LPM_WIDTHP                                     ; 34         ; Untyped             ;
; LPM_WIDTHR                                     ; 34         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p3t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga640480:u1|lpm_mult:Mult1      ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 28         ; Untyped             ;
; LPM_WIDTHB                                     ; 6          ; Untyped             ;
; LPM_WIDTHP                                     ; 34         ; Untyped             ;
; LPM_WIDTHR                                     ; 34         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p3t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                            ;
+-------------------------------+---------------------------------------------------------+
; Name                          ; Value                                                   ;
+-------------------------------+---------------------------------------------------------+
; Number of entity instances    ; 2                                                       ;
; Entity Instance               ; vga640480:u1|pll100_25:pll_clk|altpll:altpll_component  ;
;     -- OPERATION_MODE         ; NORMAL                                                  ;
;     -- PLL_TYPE               ; AUTO                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                       ;
; Entity Instance               ; vga640480:u1|pll100_25:pll_clk2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                  ;
;     -- PLL_TYPE               ; AUTO                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                       ;
+-------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 174                                                ;
; Entity Instance                           ; alpha_a:u2_1|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_b:u2_2|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_c:u2_3|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_d:u2_4|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_e:u2_5|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_f:u2_6|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_g:u2_7|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_h:u2_8|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_i:u2_9|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_j:u2_10|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_k:u2_11|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_l:u2_12|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_m:u2_13|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_n:u2_14|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_o:u2_15|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_p:u2_16|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_q:u2_17|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_r:u2_18|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_s:u2_19|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_t:u2_20|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_u:u2_21|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_v:u2_22|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_w:u2_23|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_x:u2_24|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_y:u2_25|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_z:u2_26|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_A_caps:u2_27|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_B_caps:u2_28|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_C_caps:u2_29|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_D_caps:u2_30|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_E_caps:u2_31|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_F_caps:u2_32|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_G_caps:u2_33|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_H_caps:u2_34|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_I_caps:u2_35|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_J_caps:u2_36|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_K_caps:u2_37|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_L_caps:u2_38|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_M_caps:u2_39|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_N_caps:u2_40|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_O_caps:u2_41|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_P_caps:u2_42|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_Q_caps:u2_43|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_R_caps:u2_44|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_S_caps:u2_45|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_T_caps:u2_46|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_U_caps:u2_47|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_V_caps:u2_48|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_W_caps:u2_49|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_X_caps:u2_50|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_Y_caps:u2_51|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_Z_caps:u2_52|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; num_0:u2_53|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; num_1:u2_54|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; num_2:u2_55|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; num_3:u2_56|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; num_4:u2_57|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; num_5:u2_58|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; num_6:u2_59|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; num_7:u2_60|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; num_8:u2_61|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; num_9:u2_62|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_sur:u2_63|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_que:u2_64|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_dot:u2_65|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; alpha_com:u2_66|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_a0:u_ch_1|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_a1:u_ch_2|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_a2:u_ch_3|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_a3:u_ch_4|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_a4:u_ch_5|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_a5:u_ch_6|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_b0:u_ch_7|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_b1:u_ch_8|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_b2:u_ch_9|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_b3:u_ch_10|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_b4:u_ch_11|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_b5:u_ch_12|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_b6:u_ch_13|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_b7:u_ch_14|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_b8:u_ch_15|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_b9:u_ch_16|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_ba:u_ch_17|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_bb:u_ch_18|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_bc:u_ch_19|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_c0:u_ch_20|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_c1:u_ch_21|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_c2:u_ch_22|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_c3:u_ch_23|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_c4:u_ch_24|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_c5:u_ch_25|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_d0:u_ch_26|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_d1:u_ch_27|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_d2:u_ch_28|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_d3:u_ch_29|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_d4:u_ch_30|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_d5:u_ch_31|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_d6:u_ch_32|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_e0:u_ch_33|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_f0:u_ch_34|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_f1:u_ch_35|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_f2:u_ch_36|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_f3:u_ch_37|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_f4:u_ch_38|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_f5:u_ch_39|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_g0:u_ch_40|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_g1:u_ch_41|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_g2:u_ch_42|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_g3:u_ch_43|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_g4:u_ch_44|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_g5:u_ch_45|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_g6:u_ch_46|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_h0:u_ch_47|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_h1:u_ch_48|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_h2:u_ch_49|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_h3:u_ch_50|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_h4:u_ch_51|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_h5:u_ch_52|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_h6:u_ch_53|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_h7:u_ch_54|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_j0:u_ch_56|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_j1:u_ch_57|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_j2:u_ch_58|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_k0:u_ch_59|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_k1:u_ch_60|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_k2:u_ch_61|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_k3:u_ch_62|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_l0:u_ch_64|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_l1:u_ch_65|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_l2:u_ch_66|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_l3:u_ch_67|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_m0:u_ch_68|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_m1:u_ch_69|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_m2:u_ch_70|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_n0:u_ch_71|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_n1:u_ch_72|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_n2:u_ch_73|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_n3:u_ch_74|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_o0:u_ch_75|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_p0:u_ch_76|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_p1:u_ch_77|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_q0:u_ch_78|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_q1:u_ch_79|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_q2:u_ch_80|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_q3:u_ch_81|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_q4:u_ch_82|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_q5:u_ch_83|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_r0:u_ch_84|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_r1:u_ch_85|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_r2:u_ch_86|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_s0:u_ch_87|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_s1:u_ch_88|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_s2:u_ch_89|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_s3:u_ch_90|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_s4:u_ch_91|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_s5:u_ch_92|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_t0:u_ch_93|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_t1:u_ch_94|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_t2:u_ch_95|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_t3:u_ch_96|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_w0:u_ch_97|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_w1:u_ch_98|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_w2:u_ch_99|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_x0:u_ch_100|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_x1:u_ch_101|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_x2:u_ch_102|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_y0:u_ch_103|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_y1:u_ch_104|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_y2:u_ch_105|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_y3:u_ch_106|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_z0:u_ch_107|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_z1:u_ch_108|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_z2:u_ch_109|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ch_z3:u_ch_110|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+---------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                      ;
+---------------------------------------+-----------------------------+
; Name                                  ; Value                       ;
+---------------------------------------+-----------------------------+
; Number of entity instances            ; 4                           ;
; Entity Instance                       ; vga640480:u1|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 28                          ;
;     -- LPM_WIDTHB                     ; 6                           ;
;     -- LPM_WIDTHP                     ; 34                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                         ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
; Entity Instance                       ; vga640480:u1|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 28                          ;
;     -- LPM_WIDTHB                     ; 6                           ;
;     -- LPM_WIDTHP                     ; 34                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                         ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
; Entity Instance                       ; vga640480:u1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 28                          ;
;     -- LPM_WIDTHB                     ; 6                           ;
;     -- LPM_WIDTHP                     ; 34                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                         ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
; Entity Instance                       ; vga640480:u1|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 28                          ;
;     -- LPM_WIDTHB                     ; 6                           ;
;     -- LPM_WIDTHP                     ; 34                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                         ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
+---------------------------------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:u_controller|SerialToString:u_serialToString|serial:u"                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rxdo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:u_controller|SerialToString:u_serialToString"                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; datatshower ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datarshower ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; toseerdo    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:u_controller|seg7:u_seg7_8"                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; seg_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:u_controller|seg7:u_seg7_7"                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; seg_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:u_controller|seg7:u_seg7_6"                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; seg_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:u_controller|seg7:u_seg7_5"                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; seg_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:u_controller|seg7:u_seg7_4"                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; seg_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:u_controller|seg7:u_seg7_3"                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; seg_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:u_controller|seg7:u21"                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; seg_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:51     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Jun 10 02:40:29 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off chat -c chat
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_z3.vhd
    Info (12022): Found design unit 1: ch_z3-SYN
    Info (12023): Found entity 1: ch_z3
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_z2.vhd
    Info (12022): Found design unit 1: ch_z2-SYN
    Info (12023): Found entity 1: ch_z2
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_z1.vhd
    Info (12022): Found design unit 1: ch_z1-SYN
    Info (12023): Found entity 1: ch_z1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_z0.vhd
    Info (12022): Found design unit 1: ch_z0-SYN
    Info (12023): Found entity 1: ch_z0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_y3.vhd
    Info (12022): Found design unit 1: ch_y3-SYN
    Info (12023): Found entity 1: ch_y3
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_y2.vhd
    Info (12022): Found design unit 1: ch_y2-SYN
    Info (12023): Found entity 1: ch_y2
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_y1.vhd
    Info (12022): Found design unit 1: ch_y1-SYN
    Info (12023): Found entity 1: ch_y1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_y0.vhd
    Info (12022): Found design unit 1: ch_y0-SYN
    Info (12023): Found entity 1: ch_y0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_x2.vhd
    Info (12022): Found design unit 1: ch_x2-SYN
    Info (12023): Found entity 1: ch_x2
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_x1.vhd
    Info (12022): Found design unit 1: ch_x1-SYN
    Info (12023): Found entity 1: ch_x1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_x0.vhd
    Info (12022): Found design unit 1: ch_x0-SYN
    Info (12023): Found entity 1: ch_x0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_w2.vhd
    Info (12022): Found design unit 1: ch_w2-SYN
    Info (12023): Found entity 1: ch_w2
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_w1.vhd
    Info (12022): Found design unit 1: ch_w1-SYN
    Info (12023): Found entity 1: ch_w1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_w0.vhd
    Info (12022): Found design unit 1: ch_w0-SYN
    Info (12023): Found entity 1: ch_w0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_t3.vhd
    Info (12022): Found design unit 1: ch_t3-SYN
    Info (12023): Found entity 1: ch_t3
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_t2.vhd
    Info (12022): Found design unit 1: ch_t2-SYN
    Info (12023): Found entity 1: ch_t2
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_t1.vhd
    Info (12022): Found design unit 1: ch_t1-SYN
    Info (12023): Found entity 1: ch_t1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_t0.vhd
    Info (12022): Found design unit 1: ch_t0-SYN
    Info (12023): Found entity 1: ch_t0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_s5.vhd
    Info (12022): Found design unit 1: ch_s5-SYN
    Info (12023): Found entity 1: ch_s5
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_s4.vhd
    Info (12022): Found design unit 1: ch_s4-SYN
    Info (12023): Found entity 1: ch_s4
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_s3.vhd
    Info (12022): Found design unit 1: ch_s3-SYN
    Info (12023): Found entity 1: ch_s3
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_s2.vhd
    Info (12022): Found design unit 1: ch_s2-SYN
    Info (12023): Found entity 1: ch_s2
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_s1.vhd
    Info (12022): Found design unit 1: ch_s1-SYN
    Info (12023): Found entity 1: ch_s1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_s0.vhd
    Info (12022): Found design unit 1: ch_s0-SYN
    Info (12023): Found entity 1: ch_s0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_r2.vhd
    Info (12022): Found design unit 1: ch_r2-SYN
    Info (12023): Found entity 1: ch_r2
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_r1.vhd
    Info (12022): Found design unit 1: ch_r1-SYN
    Info (12023): Found entity 1: ch_r1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_r0.vhd
    Info (12022): Found design unit 1: ch_r0-SYN
    Info (12023): Found entity 1: ch_r0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_q5.vhd
    Info (12022): Found design unit 1: ch_q5-SYN
    Info (12023): Found entity 1: ch_q5
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_q4.vhd
    Info (12022): Found design unit 1: ch_q4-SYN
    Info (12023): Found entity 1: ch_q4
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_q3.vhd
    Info (12022): Found design unit 1: ch_q3-SYN
    Info (12023): Found entity 1: ch_q3
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_q2.vhd
    Info (12022): Found design unit 1: ch_q2-SYN
    Info (12023): Found entity 1: ch_q2
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_q1.vhd
    Info (12022): Found design unit 1: ch_q1-SYN
    Info (12023): Found entity 1: ch_q1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_q0.vhd
    Info (12022): Found design unit 1: ch_q0-SYN
    Info (12023): Found entity 1: ch_q0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_p1.vhd
    Info (12022): Found design unit 1: ch_p1-SYN
    Info (12023): Found entity 1: ch_p1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_p0.vhd
    Info (12022): Found design unit 1: ch_p0-SYN
    Info (12023): Found entity 1: ch_p0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_o0.vhd
    Info (12022): Found design unit 1: ch_o0-SYN
    Info (12023): Found entity 1: ch_o0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_n3.vhd
    Info (12022): Found design unit 1: ch_n3-SYN
    Info (12023): Found entity 1: ch_n3
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_n2.vhd
    Info (12022): Found design unit 1: ch_n2-SYN
    Info (12023): Found entity 1: ch_n2
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_n1.vhd
    Info (12022): Found design unit 1: ch_n1-SYN
    Info (12023): Found entity 1: ch_n1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_n0.vhd
    Info (12022): Found design unit 1: ch_n0-SYN
    Info (12023): Found entity 1: ch_n0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_m2.vhd
    Info (12022): Found design unit 1: ch_m2-SYN
    Info (12023): Found entity 1: ch_m2
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_m1.vhd
    Info (12022): Found design unit 1: ch_m1-SYN
    Info (12023): Found entity 1: ch_m1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_m0.vhd
    Info (12022): Found design unit 1: ch_m0-SYN
    Info (12023): Found entity 1: ch_m0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_l3.vhd
    Info (12022): Found design unit 1: ch_l3-SYN
    Info (12023): Found entity 1: ch_l3
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_l2.vhd
    Info (12022): Found design unit 1: ch_l2-SYN
    Info (12023): Found entity 1: ch_l2
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_l1.vhd
    Info (12022): Found design unit 1: ch_l1-SYN
    Info (12023): Found entity 1: ch_l1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_l0.vhd
    Info (12022): Found design unit 1: ch_l0-SYN
    Info (12023): Found entity 1: ch_l0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_k4.vhd
    Info (12022): Found design unit 1: ch_k4-SYN
    Info (12023): Found entity 1: ch_k4
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_k3.vhd
    Info (12022): Found design unit 1: ch_k3-SYN
    Info (12023): Found entity 1: ch_k3
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_k2.vhd
    Info (12022): Found design unit 1: ch_k2-SYN
    Info (12023): Found entity 1: ch_k2
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_k1.vhd
    Info (12022): Found design unit 1: ch_k1-SYN
    Info (12023): Found entity 1: ch_k1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_k0.vhd
    Info (12022): Found design unit 1: ch_k0-SYN
    Info (12023): Found entity 1: ch_k0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_j2.vhd
    Info (12022): Found design unit 1: ch_j2-SYN
    Info (12023): Found entity 1: ch_j2
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_j1.vhd
    Info (12022): Found design unit 1: ch_j1-SYN
    Info (12023): Found entity 1: ch_j1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_j0.vhd
    Info (12022): Found design unit 1: ch_j0-SYN
    Info (12023): Found entity 1: ch_j0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_h8.vhd
    Info (12022): Found design unit 1: ch_h8-SYN
    Info (12023): Found entity 1: ch_h8
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_h7.vhd
    Info (12022): Found design unit 1: ch_h7-SYN
    Info (12023): Found entity 1: ch_h7
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_h6.vhd
    Info (12022): Found design unit 1: ch_h6-SYN
    Info (12023): Found entity 1: ch_h6
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_h5.vhd
    Info (12022): Found design unit 1: ch_h5-SYN
    Info (12023): Found entity 1: ch_h5
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_h4.vhd
    Info (12022): Found design unit 1: ch_h4-SYN
    Info (12023): Found entity 1: ch_h4
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_h3.vhd
    Info (12022): Found design unit 1: ch_h3-SYN
    Info (12023): Found entity 1: ch_h3
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_h2.vhd
    Info (12022): Found design unit 1: ch_h2-SYN
    Info (12023): Found entity 1: ch_h2
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_h1.vhd
    Info (12022): Found design unit 1: ch_h1-SYN
    Info (12023): Found entity 1: ch_h1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_h0.vhd
    Info (12022): Found design unit 1: ch_h0-SYN
    Info (12023): Found entity 1: ch_h0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_g6.vhd
    Info (12022): Found design unit 1: ch_g6-SYN
    Info (12023): Found entity 1: ch_g6
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_g5.vhd
    Info (12022): Found design unit 1: ch_g5-SYN
    Info (12023): Found entity 1: ch_g5
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_g4.vhd
    Info (12022): Found design unit 1: ch_g4-SYN
    Info (12023): Found entity 1: ch_g4
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_g3.vhd
    Info (12022): Found design unit 1: ch_g3-SYN
    Info (12023): Found entity 1: ch_g3
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_g2.vhd
    Info (12022): Found design unit 1: ch_g2-SYN
    Info (12023): Found entity 1: ch_g2
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_g1.vhd
    Info (12022): Found design unit 1: ch_g1-SYN
    Info (12023): Found entity 1: ch_g1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_g0.vhd
    Info (12022): Found design unit 1: ch_g0-SYN
    Info (12023): Found entity 1: ch_g0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_f5.vhd
    Info (12022): Found design unit 1: ch_f5-SYN
    Info (12023): Found entity 1: ch_f5
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_f4.vhd
    Info (12022): Found design unit 1: ch_f4-SYN
    Info (12023): Found entity 1: ch_f4
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_f3.vhd
    Info (12022): Found design unit 1: ch_f3-SYN
    Info (12023): Found entity 1: ch_f3
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_f2.vhd
    Info (12022): Found design unit 1: ch_f2-SYN
    Info (12023): Found entity 1: ch_f2
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_f1.vhd
    Info (12022): Found design unit 1: ch_f1-SYN
    Info (12023): Found entity 1: ch_f1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_f0.vhd
    Info (12022): Found design unit 1: ch_f0-SYN
    Info (12023): Found entity 1: ch_f0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_e0.vhd
    Info (12022): Found design unit 1: ch_e0-SYN
    Info (12023): Found entity 1: ch_e0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/sur.vhd
    Info (12022): Found design unit 1: alpha_sur-SYN
    Info (12023): Found entity 1: alpha_sur
Info (12021): Found 2 design units, including 1 entities, in source file alpha/que.vhd
    Info (12022): Found design unit 1: alpha_que-SYN
    Info (12023): Found entity 1: alpha_que
Info (12021): Found 2 design units, including 1 entities, in source file alpha/dot.vhd
    Info (12022): Found design unit 1: alpha_dot-SYN
    Info (12023): Found entity 1: alpha_dot
Info (12021): Found 2 design units, including 1 entities, in source file alpha/com.vhd
    Info (12022): Found design unit 1: alpha_com-SYN
    Info (12023): Found entity 1: alpha_com
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_d6.vhd
    Info (12022): Found design unit 1: ch_d6-SYN
    Info (12023): Found entity 1: ch_d6
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_d5.vhd
    Info (12022): Found design unit 1: ch_d5-SYN
    Info (12023): Found entity 1: ch_d5
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_d4.vhd
    Info (12022): Found design unit 1: ch_d4-SYN
    Info (12023): Found entity 1: ch_d4
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_d3.vhd
    Info (12022): Found design unit 1: ch_d3-SYN
    Info (12023): Found entity 1: ch_d3
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_d2.vhd
    Info (12022): Found design unit 1: ch_d2-SYN
    Info (12023): Found entity 1: ch_d2
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_d1.vhd
    Info (12022): Found design unit 1: ch_d1-SYN
    Info (12023): Found entity 1: ch_d1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_d0.vhd
    Info (12022): Found design unit 1: ch_d0-SYN
    Info (12023): Found entity 1: ch_d0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_c5.vhd
    Info (12022): Found design unit 1: ch_c5-SYN
    Info (12023): Found entity 1: ch_c5
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_c4.vhd
    Info (12022): Found design unit 1: ch_c4-SYN
    Info (12023): Found entity 1: ch_c4
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_c3.vhd
    Info (12022): Found design unit 1: ch_c3-SYN
    Info (12023): Found entity 1: ch_c3
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_c2.vhd
    Info (12022): Found design unit 1: ch_c2-SYN
    Info (12023): Found entity 1: ch_c2
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_c1.vhd
    Info (12022): Found design unit 1: ch_c1-SYN
    Info (12023): Found entity 1: ch_c1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_c0.vhd
    Info (12022): Found design unit 1: ch_c0-SYN
    Info (12023): Found entity 1: ch_c0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_bc.vhd
    Info (12022): Found design unit 1: ch_bc-SYN
    Info (12023): Found entity 1: ch_bc
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_bb.vhd
    Info (12022): Found design unit 1: ch_bb-SYN
    Info (12023): Found entity 1: ch_bb
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_ba.vhd
    Info (12022): Found design unit 1: ch_ba-SYN
    Info (12023): Found entity 1: ch_ba
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_b9.vhd
    Info (12022): Found design unit 1: ch_b9-SYN
    Info (12023): Found entity 1: ch_b9
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_b8.vhd
    Info (12022): Found design unit 1: ch_b8-SYN
    Info (12023): Found entity 1: ch_b8
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_b7.vhd
    Info (12022): Found design unit 1: ch_b7-SYN
    Info (12023): Found entity 1: ch_b7
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_b6.vhd
    Info (12022): Found design unit 1: ch_b6-SYN
    Info (12023): Found entity 1: ch_b6
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_b5.vhd
    Info (12022): Found design unit 1: ch_b5-SYN
    Info (12023): Found entity 1: ch_b5
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_b4.vhd
    Info (12022): Found design unit 1: ch_b4-SYN
    Info (12023): Found entity 1: ch_b4
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_b3.vhd
    Info (12022): Found design unit 1: ch_b3-SYN
    Info (12023): Found entity 1: ch_b3
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_b2.vhd
    Info (12022): Found design unit 1: ch_b2-SYN
    Info (12023): Found entity 1: ch_b2
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_b1.vhd
    Info (12022): Found design unit 1: ch_b1-SYN
    Info (12023): Found entity 1: ch_b1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_b0.vhd
    Info (12022): Found design unit 1: ch_b0-SYN
    Info (12023): Found entity 1: ch_b0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_a5.vhd
    Info (12022): Found design unit 1: ch_a5-SYN
    Info (12023): Found entity 1: ch_a5
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_a4.vhd
    Info (12022): Found design unit 1: ch_a4-SYN
    Info (12023): Found entity 1: ch_a4
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_a3.vhd
    Info (12022): Found design unit 1: ch_a3-SYN
    Info (12023): Found entity 1: ch_a3
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_a2.vhd
    Info (12022): Found design unit 1: ch_a2-SYN
    Info (12023): Found entity 1: ch_a2
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_a1.vhd
    Info (12022): Found design unit 1: ch_a1-SYN
    Info (12023): Found entity 1: ch_a1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/ch_a0.vhd
    Info (12022): Found design unit 1: ch_a0-SYN
    Info (12023): Found entity 1: ch_a0
Info (12021): Found 2 design units, including 1 entities, in source file vhds/controller.vhd
    Info (12022): Found design unit 1: Controller-structural
    Info (12023): Found entity 1: Controller
Warning (12019): Can't analyze file -- file pll.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file alpha/z_.vhd
    Info (12022): Found design unit 1: alpha_Z_caps-SYN
    Info (12023): Found entity 1: alpha_Z_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/y_.vhd
    Info (12022): Found design unit 1: alpha_Y_caps-SYN
    Info (12023): Found entity 1: alpha_Y_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/x_.vhd
    Info (12022): Found design unit 1: alpha_X_caps-SYN
    Info (12023): Found entity 1: alpha_X_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/w_.vhd
    Info (12022): Found design unit 1: alpha_W_caps-SYN
    Info (12023): Found entity 1: alpha_W_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/v_.vhd
    Info (12022): Found design unit 1: alpha_V_caps-SYN
    Info (12023): Found entity 1: alpha_V_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/u_.vhd
    Info (12022): Found design unit 1: alpha_U_caps-SYN
    Info (12023): Found entity 1: alpha_U_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/t_.vhd
    Info (12022): Found design unit 1: alpha_T_caps-SYN
    Info (12023): Found entity 1: alpha_T_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/s_.vhd
    Info (12022): Found design unit 1: alpha_S_caps-SYN
    Info (12023): Found entity 1: alpha_S_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/r_.vhd
    Info (12022): Found design unit 1: alpha_R_caps-SYN
    Info (12023): Found entity 1: alpha_R_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/q_.vhd
    Info (12022): Found design unit 1: alpha_Q_caps-SYN
    Info (12023): Found entity 1: alpha_Q_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/p_.vhd
    Info (12022): Found design unit 1: alpha_P_caps-SYN
    Info (12023): Found entity 1: alpha_P_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/o_.vhd
    Info (12022): Found design unit 1: alpha_O_caps-SYN
    Info (12023): Found entity 1: alpha_O_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/n_.vhd
    Info (12022): Found design unit 1: alpha_N_caps-SYN
    Info (12023): Found entity 1: alpha_N_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/m_.vhd
    Info (12022): Found design unit 1: alpha_M_caps-SYN
    Info (12023): Found entity 1: alpha_M_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/l_.vhd
    Info (12022): Found design unit 1: alpha_L_caps-SYN
    Info (12023): Found entity 1: alpha_L_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/k_.vhd
    Info (12022): Found design unit 1: alpha_K_caps-SYN
    Info (12023): Found entity 1: alpha_K_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/j_.vhd
    Info (12022): Found design unit 1: alpha_J_caps-SYN
    Info (12023): Found entity 1: alpha_J_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/i_.vhd
    Info (12022): Found design unit 1: alpha_I_caps-SYN
    Info (12023): Found entity 1: alpha_I_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/h_.vhd
    Info (12022): Found design unit 1: alpha_H_caps-SYN
    Info (12023): Found entity 1: alpha_H_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/g_.vhd
    Info (12022): Found design unit 1: alpha_G_caps-SYN
    Info (12023): Found entity 1: alpha_G_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/f_.vhd
    Info (12022): Found design unit 1: alpha_F_caps-SYN
    Info (12023): Found entity 1: alpha_F_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/e_.vhd
    Info (12022): Found design unit 1: alpha_E_caps-SYN
    Info (12023): Found entity 1: alpha_E_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/d_.vhd
    Info (12022): Found design unit 1: alpha_D_caps-SYN
    Info (12023): Found entity 1: alpha_D_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/c_.vhd
    Info (12022): Found design unit 1: alpha_C_caps-SYN
    Info (12023): Found entity 1: alpha_C_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/b_.vhd
    Info (12022): Found design unit 1: alpha_B_caps-SYN
    Info (12023): Found entity 1: alpha_B_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/a_.vhd
    Info (12022): Found design unit 1: alpha_A_caps-SYN
    Info (12023): Found entity 1: alpha_A_caps
Info (12021): Found 2 design units, including 1 entities, in source file alpha/z.vhd
    Info (12022): Found design unit 1: alpha_z-SYN
    Info (12023): Found entity 1: alpha_z
Info (12021): Found 2 design units, including 1 entities, in source file alpha/y.vhd
    Info (12022): Found design unit 1: alpha_y-SYN
    Info (12023): Found entity 1: alpha_y
Info (12021): Found 2 design units, including 1 entities, in source file alpha/x.vhd
    Info (12022): Found design unit 1: alpha_x-SYN
    Info (12023): Found entity 1: alpha_x
Info (12021): Found 2 design units, including 1 entities, in source file alpha/w.vhd
    Info (12022): Found design unit 1: alpha_w-SYN
    Info (12023): Found entity 1: alpha_w
Info (12021): Found 2 design units, including 1 entities, in source file alpha/v.vhd
    Info (12022): Found design unit 1: alpha_v-SYN
    Info (12023): Found entity 1: alpha_v
Info (12021): Found 2 design units, including 1 entities, in source file alpha/u.vhd
    Info (12022): Found design unit 1: alpha_u-SYN
    Info (12023): Found entity 1: alpha_u
Info (12021): Found 2 design units, including 1 entities, in source file alpha/t.vhd
    Info (12022): Found design unit 1: alpha_t-SYN
    Info (12023): Found entity 1: alpha_t
Info (12021): Found 2 design units, including 1 entities, in source file alpha/s.vhd
    Info (12022): Found design unit 1: alpha_s-SYN
    Info (12023): Found entity 1: alpha_s
Info (12021): Found 2 design units, including 1 entities, in source file alpha/r.vhd
    Info (12022): Found design unit 1: alpha_r-SYN
    Info (12023): Found entity 1: alpha_r
Info (12021): Found 2 design units, including 1 entities, in source file alpha/q.vhd
    Info (12022): Found design unit 1: alpha_q-SYN
    Info (12023): Found entity 1: alpha_q
Info (12021): Found 2 design units, including 1 entities, in source file alpha/p.vhd
    Info (12022): Found design unit 1: alpha_p-SYN
    Info (12023): Found entity 1: alpha_p
Info (12021): Found 2 design units, including 1 entities, in source file alpha/o.vhd
    Info (12022): Found design unit 1: alpha_o-SYN
    Info (12023): Found entity 1: alpha_o
Info (12021): Found 2 design units, including 1 entities, in source file alpha/n.vhd
    Info (12022): Found design unit 1: alpha_n-SYN
    Info (12023): Found entity 1: alpha_n
Info (12021): Found 2 design units, including 1 entities, in source file alpha/m.vhd
    Info (12022): Found design unit 1: alpha_m-SYN
    Info (12023): Found entity 1: alpha_m
Info (12021): Found 2 design units, including 1 entities, in source file alpha/l.vhd
    Info (12022): Found design unit 1: alpha_l-SYN
    Info (12023): Found entity 1: alpha_l
Info (12021): Found 2 design units, including 1 entities, in source file alpha/k.vhd
    Info (12022): Found design unit 1: alpha_k-SYN
    Info (12023): Found entity 1: alpha_k
Info (12021): Found 2 design units, including 1 entities, in source file alpha/j.vhd
    Info (12022): Found design unit 1: alpha_j-SYN
    Info (12023): Found entity 1: alpha_j
Info (12021): Found 2 design units, including 1 entities, in source file alpha/i.vhd
    Info (12022): Found design unit 1: alpha_i-SYN
    Info (12023): Found entity 1: alpha_i
Info (12021): Found 2 design units, including 1 entities, in source file alpha/h.vhd
    Info (12022): Found design unit 1: alpha_h-SYN
    Info (12023): Found entity 1: alpha_h
Info (12021): Found 2 design units, including 1 entities, in source file alpha/9.vhd
    Info (12022): Found design unit 1: num_9-SYN
    Info (12023): Found entity 1: num_9
Info (12021): Found 2 design units, including 1 entities, in source file alpha/8.vhd
    Info (12022): Found design unit 1: num_8-SYN
    Info (12023): Found entity 1: num_8
Info (12021): Found 2 design units, including 1 entities, in source file alpha/7.vhd
    Info (12022): Found design unit 1: num_7-SYN
    Info (12023): Found entity 1: num_7
Info (12021): Found 2 design units, including 1 entities, in source file alpha/6.vhd
    Info (12022): Found design unit 1: num_6-SYN
    Info (12023): Found entity 1: num_6
Info (12021): Found 2 design units, including 1 entities, in source file alpha/5.vhd
    Info (12022): Found design unit 1: num_5-SYN
    Info (12023): Found entity 1: num_5
Info (12021): Found 2 design units, including 1 entities, in source file alpha/4.vhd
    Info (12022): Found design unit 1: num_4-SYN
    Info (12023): Found entity 1: num_4
Info (12021): Found 2 design units, including 1 entities, in source file alpha/3.vhd
    Info (12022): Found design unit 1: num_3-SYN
    Info (12023): Found entity 1: num_3
Info (12021): Found 2 design units, including 1 entities, in source file alpha/2.vhd
    Info (12022): Found design unit 1: num_2-SYN
    Info (12023): Found entity 1: num_2
Info (12021): Found 2 design units, including 1 entities, in source file alpha/1.vhd
    Info (12022): Found design unit 1: num_1-SYN
    Info (12023): Found entity 1: num_1
Info (12021): Found 2 design units, including 1 entities, in source file alpha/0.vhd
    Info (12022): Found design unit 1: num_0-SYN
    Info (12023): Found entity 1: num_0
Info (12021): Found 2 design units, including 1 entities, in source file alpha/g.vhd
    Info (12022): Found design unit 1: alpha_g-SYN
    Info (12023): Found entity 1: alpha_g
Info (12021): Found 2 design units, including 1 entities, in source file alpha/f.vhd
    Info (12022): Found design unit 1: alpha_f-SYN
    Info (12023): Found entity 1: alpha_f
Info (12021): Found 2 design units, including 1 entities, in source file alpha/e.vhd
    Info (12022): Found design unit 1: alpha_e-SYN
    Info (12023): Found entity 1: alpha_e
Info (12021): Found 2 design units, including 1 entities, in source file alpha/d.vhd
    Info (12022): Found design unit 1: alpha_d-SYN
    Info (12023): Found entity 1: alpha_d
Info (12021): Found 2 design units, including 1 entities, in source file alpha/c.vhd
    Info (12022): Found design unit 1: alpha_c-SYN
    Info (12023): Found entity 1: alpha_c
Info (12021): Found 2 design units, including 1 entities, in source file alpha/b.vhd
    Info (12022): Found design unit 1: alpha_b-SYN
    Info (12023): Found entity 1: alpha_b
Info (12021): Found 2 design units, including 1 entities, in source file alpha/a.vhd
    Info (12022): Found design unit 1: alpha_a-SYN
    Info (12023): Found entity 1: alpha_a
Info (12021): Found 2 design units, including 1 entities, in source file vhds/vga_640480.vhd
    Info (12022): Found design unit 1: vga640480-behavior
    Info (12023): Found entity 1: vga640480
Info (12021): Found 4 design units, including 2 entities, in source file vhds/serialtostring.vhd
    Info (12022): Found design unit 1: SerialToString-bhv
    Info (12022): Found design unit 2: serial-Behavior
    Info (12023): Found entity 1: SerialToString
    Info (12023): Found entity 2: serial
Warning (12019): Can't analyze file -- file VHDs/serial.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file vhds/seg7.vhd
    Info (12022): Found design unit 1: seg7-behave
    Info (12023): Found entity 1: seg7
Info (12021): Found 2 design units, including 1 entities, in source file vhds/keyboard.vhd
    Info (12022): Found design unit 1: Keyboard-rtl
    Info (12023): Found entity 1: Keyboard
Info (12021): Found 2 design units, including 0 entities, in source file vhds/globaldefines.vhd
    Info (12022): Found design unit 1: GlobalDefines
    Info (12022): Found design unit 2: GlobalDefines-body
Info (12021): Found 2 design units, including 1 entities, in source file vhds/digital_rom.vhd
    Info (12022): Found design unit 1: digital_rom-SYN
    Info (12023): Found entity 1: digital_rom
Info (12021): Found 2 design units, including 1 entities, in source file vhds/chat.vhd
    Info (12022): Found design unit 1: chat-structural
    Info (12023): Found entity 1: chat
Info (12021): Found 2 design units, including 1 entities, in source file pll100_25.vhd
    Info (12022): Found design unit 1: pll100_25-SYN
    Info (12023): Found entity 1: pll100_25
Info (12127): Elaborating entity "chat" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at chat.vhd(64): object "clk" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at chat.vhd(1656): object "data_in" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at chat.vhd(1656): object "clk_in" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at chat.vhd(1659): used implicit default value for signal "char_code" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at chat.vhd(1663): object "key" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at chat.vhd(1665): used explicit default value for signal "input_clk" because signal was never assigned a value
Warning (10541): VHDL Signal Declaration warning at chat.vhd(1668): used implicit default value for signal "er" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at chat.vhd(1671): used implicit default value for signal "rd" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at chat.vhd(1671): used implicit default value for signal "wr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at chat.vhd(1672): object "rst" assigned a value but never read
Warning (10492): VHDL Process Statement warning at chat.vhd(2732): signal "rgb_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2734): signal "rgb_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2736): signal "rgb_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2738): signal "rgb_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2740): signal "rgb_e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2742): signal "rgb_f" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2744): signal "rgb_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2746): signal "rgb_h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2748): signal "rgb_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2750): signal "rgb_j" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2752): signal "rgb_k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2754): signal "rgb_l" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2756): signal "rgb_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2758): signal "rgb_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2760): signal "rgb_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2762): signal "rgb_p" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2764): signal "rgb_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2766): signal "rgb_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2768): signal "rgb_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2770): signal "rgb_t" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2772): signal "rgb_u" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2774): signal "rgb_v" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2776): signal "rgb_w" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2778): signal "rgb_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2780): signal "rgb_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2782): signal "rgb_z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2785): signal "rgb_A_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2787): signal "rgb_B_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2789): signal "rgb_C_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2791): signal "rgb_D_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2793): signal "rgb_E_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2795): signal "rgb_F_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2797): signal "rgb_G_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2799): signal "rgb_H_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2801): signal "rgb_I_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2803): signal "rgb_J_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2805): signal "rgb_K_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2807): signal "rgb_L_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2809): signal "rgb_M_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2811): signal "rgb_N_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2813): signal "rgb_O_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2815): signal "rgb_P_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2817): signal "rgb_Q_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2819): signal "rgb_R_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2821): signal "rgb_S_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2823): signal "rgb_T_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2825): signal "rgb_U_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2827): signal "rgb_V_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2829): signal "rgb_W_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2831): signal "rgb_X_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2833): signal "rgb_Y_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2835): signal "rgb_Z_caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2838): signal "rgb_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2840): signal "rgb_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2842): signal "rgb_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2844): signal "rgb_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2846): signal "rgb_4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2848): signal "rgb_5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2850): signal "rgb_6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2852): signal "rgb_7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2854): signal "rgb_8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2856): signal "rgb_9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2859): signal "rgb_sur" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2861): signal "rgb_que" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2863): signal "rgb_dot" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2865): signal "rgb_com" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2874): signal "rgb_a0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2875): signal "rgb_a1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2876): signal "rgb_a2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2877): signal "rgb_a3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2878): signal "rgb_a4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2879): signal "rgb_a5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2880): signal "rgb_b0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2881): signal "rgb_b1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2882): signal "rgb_b2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2883): signal "rgb_b3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2884): signal "rgb_b4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2885): signal "rgb_b5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2886): signal "rgb_b6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2887): signal "rgb_b7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2888): signal "rgb_b8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2889): signal "rgb_b9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2890): signal "rgb_ba" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2891): signal "rgb_bb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2892): signal "rgb_bc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2893): signal "rgb_c0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2894): signal "rgb_c1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2895): signal "rgb_c2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2896): signal "rgb_c3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2897): signal "rgb_c4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2898): signal "rgb_c5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2899): signal "rgb_d0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2900): signal "rgb_d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2901): signal "rgb_d2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2902): signal "rgb_d3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2903): signal "rgb_d4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2904): signal "rgb_d5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2905): signal "rgb_d6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2907): signal "rgb_e0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2908): signal "rgb_f0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2909): signal "rgb_f1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2910): signal "rgb_f2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2911): signal "rgb_f3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2912): signal "rgb_f4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2913): signal "rgb_f5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2914): signal "rgb_g0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2915): signal "rgb_g1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2916): signal "rgb_g2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2917): signal "rgb_g3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2918): signal "rgb_g4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2919): signal "rgb_g5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2920): signal "rgb_g6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2921): signal "rgb_h0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2922): signal "rgb_h1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2923): signal "rgb_h2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2924): signal "rgb_h3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2925): signal "rgb_h4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2926): signal "rgb_h5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2927): signal "rgb_h6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2928): signal "rgb_h7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2930): signal "rgb_j0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2931): signal "rgb_j1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2932): signal "rgb_j2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2933): signal "rgb_k0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2934): signal "rgb_k1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2935): signal "rgb_k2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2936): signal "rgb_k3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2938): signal "rgb_l0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2939): signal "rgb_l1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2940): signal "rgb_l2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2941): signal "rgb_l3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2942): signal "rgb_m0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2943): signal "rgb_m1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2944): signal "rgb_m2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2945): signal "rgb_n0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2946): signal "rgb_n1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2947): signal "rgb_n2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2948): signal "rgb_n3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2949): signal "rgb_o0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2950): signal "rgb_p0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2951): signal "rgb_p1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2952): signal "rgb_q0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2953): signal "rgb_q1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2954): signal "rgb_q2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2955): signal "rgb_q3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2956): signal "rgb_q4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2957): signal "rgb_q5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2958): signal "rgb_r0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2959): signal "rgb_r1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2960): signal "rgb_r2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2961): signal "rgb_s0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2962): signal "rgb_s1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2963): signal "rgb_s2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2964): signal "rgb_s3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2965): signal "rgb_s4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2966): signal "rgb_s5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2967): signal "rgb_t0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2968): signal "rgb_t1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2969): signal "rgb_t2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2970): signal "rgb_t3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2971): signal "rgb_w0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2972): signal "rgb_w1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2973): signal "rgb_w2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2974): signal "rgb_x0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2975): signal "rgb_x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2976): signal "rgb_x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2977): signal "rgb_y0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2978): signal "rgb_y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2979): signal "rgb_y2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2980): signal "rgb_y3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2981): signal "rgb_z0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2982): signal "rgb_z1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2983): signal "rgb_z2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chat.vhd(2984): signal "rgb_z3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at chat.vhd(2727): inferring latch(es) for signal or variable "rgb", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "rgb[0]" at chat.vhd(2727)
Info (12128): Elaborating entity "Controller" for hierarchy "Controller:u_controller"
Warning (10036): Verilog HDL or VHDL warning at Controller.vhd(50): object "seg1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Controller.vhd(50): object "seg2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Controller.vhd(50): object "seg3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Controller.vhd(50): object "seg4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Controller.vhd(50): object "seg5" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Controller.vhd(50): object "seg6" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Controller.vhd(50): object "seg07" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Controller.vhd(148): object "dataR" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Controller.vhd(148): object "dataT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Controller.vhd(181): object "sendtest" assigned a value but never read
Info (12128): Elaborating entity "seg7" for hierarchy "Controller:u_controller|seg7:u21"
Info (12128): Elaborating entity "SerialToString" for hierarchy "Controller:u_controller|SerialToString:u_serialToString"
Warning (10036): Verilog HDL or VHDL warning at SerialToString.vhd(37): object "TXDO" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at SerialToString.vhd(38): object "RXDO" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at SerialToString.vhd(42): object "test" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at SerialToString.vhd(95): object "my_s_toSend" assigned a value but never read
Warning (10492): VHDL Process Statement warning at SerialToString.vhd(167): signal "wr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at SerialToString.vhd(240): inferring latch(es) for signal or variable "mytest", which holds its previous value in one or more paths through the process
Info (12128): Elaborating entity "serial" for hierarchy "Controller:u_controller|SerialToString:u_serialToString|serial:u"
Warning (10036): Verilog HDL or VHDL warning at SerialToString.vhd(305): object "RxDBuffer" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at SerialToString.vhd(309): object "TxRDYBit" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at SerialToString.vhd(311): used explicit default value for signal "RxRDY" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at SerialToString.vhd(312): object "RxRDYBit" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at SerialToString.vhd(318): object "RxDEnd" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at SerialToString.vhd(319): object "RxDIdle" assigned a value but never read
Info (10018): Can't recognize finite state machine "state_r" because it has a complex reset state
Info (12128): Elaborating entity "Keyboard" for hierarchy "Controller:u_controller|Keyboard:u2"
Info (10041): Inferred latch for "scancode[0]" at Keyboard.vhd(47)
Info (10041): Inferred latch for "scancode[1]" at Keyboard.vhd(47)
Info (10041): Inferred latch for "scancode[2]" at Keyboard.vhd(47)
Info (10041): Inferred latch for "scancode[3]" at Keyboard.vhd(47)
Info (10041): Inferred latch for "scancode[4]" at Keyboard.vhd(47)
Info (10041): Inferred latch for "scancode[5]" at Keyboard.vhd(47)
Info (10041): Inferred latch for "scancode[6]" at Keyboard.vhd(47)
Info (10041): Inferred latch for "scancode[7]" at Keyboard.vhd(47)
Info (12128): Elaborating entity "vga640480" for hierarchy "vga640480:u1"
Warning (10812): VHDL warning at VGA_640480.vhd(102): sensitivity list already contains o_count
Info (12128): Elaborating entity "pll100_25" for hierarchy "vga640480:u1|pll100_25:pll_clk"
Info (12128): Elaborating entity "altpll" for hierarchy "vga640480:u1|pll100_25:pll_clk|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "vga640480:u1|pll100_25:pll_clk|altpll:altpll_component"
Info (12133): Instantiated megafunction "vga640480:u1|pll100_25:pll_clk|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll100_25"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "alpha_a" for hierarchy "alpha_a:u2_1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_a:u2_1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_a:u2_1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_a:u2_1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\a.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t081.tdf
    Info (12023): Found entity 1: altsyncram_t081
Info (12128): Elaborating entity "altsyncram_t081" for hierarchy "alpha_a:u2_1|altsyncram:altsyncram_component|altsyncram_t081:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf
    Info (12023): Found entity 1: decode_4oa
Info (12128): Elaborating entity "decode_4oa" for hierarchy "alpha_a:u2_1|altsyncram:altsyncram_component|altsyncram_t081:auto_generated|decode_4oa:deep_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dib.tdf
    Info (12023): Found entity 1: mux_dib
Info (12128): Elaborating entity "mux_dib" for hierarchy "alpha_a:u2_1|altsyncram:altsyncram_component|altsyncram_t081:auto_generated|mux_dib:mux2"
Info (12128): Elaborating entity "alpha_b" for hierarchy "alpha_b:u2_2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_b:u2_2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_b:u2_2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_b:u2_2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/b.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hv71.tdf
    Info (12023): Found entity 1: altsyncram_hv71
Info (12128): Elaborating entity "altsyncram_hv71" for hierarchy "alpha_b:u2_2|altsyncram:altsyncram_component|altsyncram_hv71:auto_generated"
Info (12128): Elaborating entity "alpha_c" for hierarchy "alpha_c:u2_3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_c:u2_3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_c:u2_3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_c:u2_3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/c.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iv71.tdf
    Info (12023): Found entity 1: altsyncram_iv71
Info (12128): Elaborating entity "altsyncram_iv71" for hierarchy "alpha_c:u2_3|altsyncram:altsyncram_component|altsyncram_iv71:auto_generated"
Info (12128): Elaborating entity "alpha_d" for hierarchy "alpha_d:u2_4"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_d:u2_4|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_d:u2_4|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_d:u2_4|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\d.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0181.tdf
    Info (12023): Found entity 1: altsyncram_0181
Info (12128): Elaborating entity "altsyncram_0181" for hierarchy "alpha_d:u2_4|altsyncram:altsyncram_component|altsyncram_0181:auto_generated"
Info (12128): Elaborating entity "alpha_e" for hierarchy "alpha_e:u2_5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_e:u2_5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_e:u2_5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_e:u2_5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/e.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kv71.tdf
    Info (12023): Found entity 1: altsyncram_kv71
Info (12128): Elaborating entity "altsyncram_kv71" for hierarchy "alpha_e:u2_5|altsyncram:altsyncram_component|altsyncram_kv71:auto_generated"
Info (12128): Elaborating entity "alpha_f" for hierarchy "alpha_f:u2_6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_f:u2_6|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_f:u2_6|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_f:u2_6|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\f.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2181.tdf
    Info (12023): Found entity 1: altsyncram_2181
Info (12128): Elaborating entity "altsyncram_2181" for hierarchy "alpha_f:u2_6|altsyncram:altsyncram_component|altsyncram_2181:auto_generated"
Info (12128): Elaborating entity "alpha_g" for hierarchy "alpha_g:u2_7"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_g:u2_7|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_g:u2_7|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_g:u2_7|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/g.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mv71.tdf
    Info (12023): Found entity 1: altsyncram_mv71
Info (12128): Elaborating entity "altsyncram_mv71" for hierarchy "alpha_g:u2_7|altsyncram:altsyncram_component|altsyncram_mv71:auto_generated"
Info (12128): Elaborating entity "alpha_h" for hierarchy "alpha_h:u2_8"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_h:u2_8|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_h:u2_8|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_h:u2_8|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\h.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4181.tdf
    Info (12023): Found entity 1: altsyncram_4181
Info (12128): Elaborating entity "altsyncram_4181" for hierarchy "alpha_h:u2_8|altsyncram:altsyncram_component|altsyncram_4181:auto_generated"
Info (12128): Elaborating entity "alpha_i" for hierarchy "alpha_i:u2_9"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_i:u2_9|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_i:u2_9|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_i:u2_9|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/i.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ov71.tdf
    Info (12023): Found entity 1: altsyncram_ov71
Info (12128): Elaborating entity "altsyncram_ov71" for hierarchy "alpha_i:u2_9|altsyncram:altsyncram_component|altsyncram_ov71:auto_generated"
Info (12128): Elaborating entity "alpha_j" for hierarchy "alpha_j:u2_10"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_j:u2_10|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_j:u2_10|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_j:u2_10|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/j.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pv71.tdf
    Info (12023): Found entity 1: altsyncram_pv71
Info (12128): Elaborating entity "altsyncram_pv71" for hierarchy "alpha_j:u2_10|altsyncram:altsyncram_component|altsyncram_pv71:auto_generated"
Info (12128): Elaborating entity "alpha_k" for hierarchy "alpha_k:u2_11"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_k:u2_11|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_k:u2_11|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_k:u2_11|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\k.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7181.tdf
    Info (12023): Found entity 1: altsyncram_7181
Info (12128): Elaborating entity "altsyncram_7181" for hierarchy "alpha_k:u2_11|altsyncram:altsyncram_component|altsyncram_7181:auto_generated"
Info (12128): Elaborating entity "alpha_l" for hierarchy "alpha_l:u2_12"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_l:u2_12|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_l:u2_12|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_l:u2_12|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/l.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rv71.tdf
    Info (12023): Found entity 1: altsyncram_rv71
Info (12128): Elaborating entity "altsyncram_rv71" for hierarchy "alpha_l:u2_12|altsyncram:altsyncram_component|altsyncram_rv71:auto_generated"
Info (12128): Elaborating entity "alpha_m" for hierarchy "alpha_m:u2_13"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_m:u2_13|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_m:u2_13|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_m:u2_13|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\m.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9181.tdf
    Info (12023): Found entity 1: altsyncram_9181
Info (12128): Elaborating entity "altsyncram_9181" for hierarchy "alpha_m:u2_13|altsyncram:altsyncram_component|altsyncram_9181:auto_generated"
Info (12128): Elaborating entity "alpha_n" for hierarchy "alpha_n:u2_14"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_n:u2_14|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_n:u2_14|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_n:u2_14|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/n.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tv71.tdf
    Info (12023): Found entity 1: altsyncram_tv71
Info (12128): Elaborating entity "altsyncram_tv71" for hierarchy "alpha_n:u2_14|altsyncram:altsyncram_component|altsyncram_tv71:auto_generated"
Info (12128): Elaborating entity "alpha_o" for hierarchy "alpha_o:u2_15"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_o:u2_15|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_o:u2_15|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_o:u2_15|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/o.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uv71.tdf
    Info (12023): Found entity 1: altsyncram_uv71
Info (12128): Elaborating entity "altsyncram_uv71" for hierarchy "alpha_o:u2_15|altsyncram:altsyncram_component|altsyncram_uv71:auto_generated"
Info (12128): Elaborating entity "alpha_p" for hierarchy "alpha_p:u2_16"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_p:u2_16|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_p:u2_16|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_p:u2_16|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\p.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c181.tdf
    Info (12023): Found entity 1: altsyncram_c181
Info (12128): Elaborating entity "altsyncram_c181" for hierarchy "alpha_p:u2_16|altsyncram:altsyncram_component|altsyncram_c181:auto_generated"
Info (12128): Elaborating entity "alpha_q" for hierarchy "alpha_q:u2_17"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_q:u2_17|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_q:u2_17|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_q:u2_17|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/q.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0081.tdf
    Info (12023): Found entity 1: altsyncram_0081
Info (12128): Elaborating entity "altsyncram_0081" for hierarchy "alpha_q:u2_17|altsyncram:altsyncram_component|altsyncram_0081:auto_generated"
Info (12128): Elaborating entity "alpha_r" for hierarchy "alpha_r:u2_18"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_r:u2_18|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_r:u2_18|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_r:u2_18|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\r.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e181.tdf
    Info (12023): Found entity 1: altsyncram_e181
Info (12128): Elaborating entity "altsyncram_e181" for hierarchy "alpha_r:u2_18|altsyncram:altsyncram_component|altsyncram_e181:auto_generated"
Info (12128): Elaborating entity "alpha_s" for hierarchy "alpha_s:u2_19"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_s:u2_19|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_s:u2_19|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_s:u2_19|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/s.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2081.tdf
    Info (12023): Found entity 1: altsyncram_2081
Info (12128): Elaborating entity "altsyncram_2081" for hierarchy "alpha_s:u2_19|altsyncram:altsyncram_component|altsyncram_2081:auto_generated"
Info (12128): Elaborating entity "alpha_t" for hierarchy "alpha_t:u2_20"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_t:u2_20|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_t:u2_20|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_t:u2_20|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\t.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g181.tdf
    Info (12023): Found entity 1: altsyncram_g181
Info (12128): Elaborating entity "altsyncram_g181" for hierarchy "alpha_t:u2_20|altsyncram:altsyncram_component|altsyncram_g181:auto_generated"
Info (12128): Elaborating entity "alpha_u" for hierarchy "alpha_u:u2_21"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_u:u2_21|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_u:u2_21|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_u:u2_21|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/u.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4081.tdf
    Info (12023): Found entity 1: altsyncram_4081
Info (12128): Elaborating entity "altsyncram_4081" for hierarchy "alpha_u:u2_21|altsyncram:altsyncram_component|altsyncram_4081:auto_generated"
Info (12128): Elaborating entity "alpha_v" for hierarchy "alpha_v:u2_22"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_v:u2_22|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_v:u2_22|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_v:u2_22|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/v.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5081.tdf
    Info (12023): Found entity 1: altsyncram_5081
Info (12128): Elaborating entity "altsyncram_5081" for hierarchy "alpha_v:u2_22|altsyncram:altsyncram_component|altsyncram_5081:auto_generated"
Info (12128): Elaborating entity "alpha_w" for hierarchy "alpha_w:u2_23"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_w:u2_23|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_w:u2_23|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_w:u2_23|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\w.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j181.tdf
    Info (12023): Found entity 1: altsyncram_j181
Info (12128): Elaborating entity "altsyncram_j181" for hierarchy "alpha_w:u2_23|altsyncram:altsyncram_component|altsyncram_j181:auto_generated"
Info (12128): Elaborating entity "alpha_x" for hierarchy "alpha_x:u2_24"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_x:u2_24|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_x:u2_24|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_x:u2_24|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/x.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7081.tdf
    Info (12023): Found entity 1: altsyncram_7081
Info (12128): Elaborating entity "altsyncram_7081" for hierarchy "alpha_x:u2_24|altsyncram:altsyncram_component|altsyncram_7081:auto_generated"
Info (12128): Elaborating entity "alpha_y" for hierarchy "alpha_y:u2_25"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_y:u2_25|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_y:u2_25|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_y:u2_25|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\y.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l181.tdf
    Info (12023): Found entity 1: altsyncram_l181
Info (12128): Elaborating entity "altsyncram_l181" for hierarchy "alpha_y:u2_25|altsyncram:altsyncram_component|altsyncram_l181:auto_generated"
Info (12128): Elaborating entity "alpha_z" for hierarchy "alpha_z:u2_26"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_z:u2_26|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_z:u2_26|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_z:u2_26|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/z.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9081.tdf
    Info (12023): Found entity 1: altsyncram_9081
Info (12128): Elaborating entity "altsyncram_9081" for hierarchy "alpha_z:u2_26|altsyncram:altsyncram_component|altsyncram_9081:auto_generated"
Info (12128): Elaborating entity "alpha_A_caps" for hierarchy "alpha_A_caps:u2_27"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_A_caps:u2_27|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_A_caps:u2_27|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_A_caps:u2_27|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\A_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s381.tdf
    Info (12023): Found entity 1: altsyncram_s381
Info (12128): Elaborating entity "altsyncram_s381" for hierarchy "alpha_A_caps:u2_27|altsyncram:altsyncram_component|altsyncram_s381:auto_generated"
Info (12128): Elaborating entity "alpha_B_caps" for hierarchy "alpha_B_caps:u2_28"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_B_caps:u2_28|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_B_caps:u2_28|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_B_caps:u2_28|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/B_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g281.tdf
    Info (12023): Found entity 1: altsyncram_g281
Info (12128): Elaborating entity "altsyncram_g281" for hierarchy "alpha_B_caps:u2_28|altsyncram:altsyncram_component|altsyncram_g281:auto_generated"
Info (12128): Elaborating entity "alpha_C_caps" for hierarchy "alpha_C_caps:u2_29"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_C_caps:u2_29|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_C_caps:u2_29|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_C_caps:u2_29|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/C_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h281.tdf
    Info (12023): Found entity 1: altsyncram_h281
Info (12128): Elaborating entity "altsyncram_h281" for hierarchy "alpha_C_caps:u2_29|altsyncram:altsyncram_component|altsyncram_h281:auto_generated"
Info (12128): Elaborating entity "alpha_D_caps" for hierarchy "alpha_D_caps:u2_30"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_D_caps:u2_30|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_D_caps:u2_30|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_D_caps:u2_30|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\D_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v381.tdf
    Info (12023): Found entity 1: altsyncram_v381
Info (12128): Elaborating entity "altsyncram_v381" for hierarchy "alpha_D_caps:u2_30|altsyncram:altsyncram_component|altsyncram_v381:auto_generated"
Info (12128): Elaborating entity "alpha_E_caps" for hierarchy "alpha_E_caps:u2_31"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_E_caps:u2_31|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_E_caps:u2_31|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_E_caps:u2_31|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/E_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j281.tdf
    Info (12023): Found entity 1: altsyncram_j281
Info (12128): Elaborating entity "altsyncram_j281" for hierarchy "alpha_E_caps:u2_31|altsyncram:altsyncram_component|altsyncram_j281:auto_generated"
Info (12128): Elaborating entity "alpha_F_caps" for hierarchy "alpha_F_caps:u2_32"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_F_caps:u2_32|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_F_caps:u2_32|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_F_caps:u2_32|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\F_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1481.tdf
    Info (12023): Found entity 1: altsyncram_1481
Info (12128): Elaborating entity "altsyncram_1481" for hierarchy "alpha_F_caps:u2_32|altsyncram:altsyncram_component|altsyncram_1481:auto_generated"
Info (12128): Elaborating entity "alpha_G_caps" for hierarchy "alpha_G_caps:u2_33"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_G_caps:u2_33|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_G_caps:u2_33|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_G_caps:u2_33|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/G_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l281.tdf
    Info (12023): Found entity 1: altsyncram_l281
Info (12128): Elaborating entity "altsyncram_l281" for hierarchy "alpha_G_caps:u2_33|altsyncram:altsyncram_component|altsyncram_l281:auto_generated"
Info (12128): Elaborating entity "alpha_H_caps" for hierarchy "alpha_H_caps:u2_34"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_H_caps:u2_34|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_H_caps:u2_34|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_H_caps:u2_34|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\H_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3481.tdf
    Info (12023): Found entity 1: altsyncram_3481
Info (12128): Elaborating entity "altsyncram_3481" for hierarchy "alpha_H_caps:u2_34|altsyncram:altsyncram_component|altsyncram_3481:auto_generated"
Info (12128): Elaborating entity "alpha_I_caps" for hierarchy "alpha_I_caps:u2_35"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_I_caps:u2_35|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_I_caps:u2_35|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_I_caps:u2_35|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/I_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n281.tdf
    Info (12023): Found entity 1: altsyncram_n281
Info (12128): Elaborating entity "altsyncram_n281" for hierarchy "alpha_I_caps:u2_35|altsyncram:altsyncram_component|altsyncram_n281:auto_generated"
Info (12128): Elaborating entity "alpha_J_caps" for hierarchy "alpha_J_caps:u2_36"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_J_caps:u2_36|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_J_caps:u2_36|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_J_caps:u2_36|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/J_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o281.tdf
    Info (12023): Found entity 1: altsyncram_o281
Info (12128): Elaborating entity "altsyncram_o281" for hierarchy "alpha_J_caps:u2_36|altsyncram:altsyncram_component|altsyncram_o281:auto_generated"
Info (12128): Elaborating entity "alpha_K_caps" for hierarchy "alpha_K_caps:u2_37"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_K_caps:u2_37|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_K_caps:u2_37|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_K_caps:u2_37|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\K_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6481.tdf
    Info (12023): Found entity 1: altsyncram_6481
Info (12128): Elaborating entity "altsyncram_6481" for hierarchy "alpha_K_caps:u2_37|altsyncram:altsyncram_component|altsyncram_6481:auto_generated"
Info (12128): Elaborating entity "alpha_L_caps" for hierarchy "alpha_L_caps:u2_38"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_L_caps:u2_38|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_L_caps:u2_38|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_L_caps:u2_38|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/L_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q281.tdf
    Info (12023): Found entity 1: altsyncram_q281
Info (12128): Elaborating entity "altsyncram_q281" for hierarchy "alpha_L_caps:u2_38|altsyncram:altsyncram_component|altsyncram_q281:auto_generated"
Info (12128): Elaborating entity "alpha_M_caps" for hierarchy "alpha_M_caps:u2_39"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_M_caps:u2_39|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_M_caps:u2_39|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_M_caps:u2_39|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\M_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8481.tdf
    Info (12023): Found entity 1: altsyncram_8481
Info (12128): Elaborating entity "altsyncram_8481" for hierarchy "alpha_M_caps:u2_39|altsyncram:altsyncram_component|altsyncram_8481:auto_generated"
Info (12128): Elaborating entity "alpha_N_caps" for hierarchy "alpha_N_caps:u2_40"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_N_caps:u2_40|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_N_caps:u2_40|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_N_caps:u2_40|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/N_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s281.tdf
    Info (12023): Found entity 1: altsyncram_s281
Info (12128): Elaborating entity "altsyncram_s281" for hierarchy "alpha_N_caps:u2_40|altsyncram:altsyncram_component|altsyncram_s281:auto_generated"
Info (12128): Elaborating entity "alpha_O_caps" for hierarchy "alpha_O_caps:u2_41"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_O_caps:u2_41|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_O_caps:u2_41|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_O_caps:u2_41|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/O_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t281.tdf
    Info (12023): Found entity 1: altsyncram_t281
Info (12128): Elaborating entity "altsyncram_t281" for hierarchy "alpha_O_caps:u2_41|altsyncram:altsyncram_component|altsyncram_t281:auto_generated"
Info (12128): Elaborating entity "alpha_P_caps" for hierarchy "alpha_P_caps:u2_42"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_P_caps:u2_42|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_P_caps:u2_42|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_P_caps:u2_42|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\P_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b481.tdf
    Info (12023): Found entity 1: altsyncram_b481
Info (12128): Elaborating entity "altsyncram_b481" for hierarchy "alpha_P_caps:u2_42|altsyncram:altsyncram_component|altsyncram_b481:auto_generated"
Info (12128): Elaborating entity "alpha_Q_caps" for hierarchy "alpha_Q_caps:u2_43"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_Q_caps:u2_43|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_Q_caps:u2_43|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_Q_caps:u2_43|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/Q_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v281.tdf
    Info (12023): Found entity 1: altsyncram_v281
Info (12128): Elaborating entity "altsyncram_v281" for hierarchy "alpha_Q_caps:u2_43|altsyncram:altsyncram_component|altsyncram_v281:auto_generated"
Info (12128): Elaborating entity "alpha_R_caps" for hierarchy "alpha_R_caps:u2_44"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_R_caps:u2_44|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_R_caps:u2_44|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_R_caps:u2_44|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\R_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d481.tdf
    Info (12023): Found entity 1: altsyncram_d481
Info (12128): Elaborating entity "altsyncram_d481" for hierarchy "alpha_R_caps:u2_44|altsyncram:altsyncram_component|altsyncram_d481:auto_generated"
Info (12128): Elaborating entity "alpha_S_caps" for hierarchy "alpha_S_caps:u2_45"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_S_caps:u2_45|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_S_caps:u2_45|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_S_caps:u2_45|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/S_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1381.tdf
    Info (12023): Found entity 1: altsyncram_1381
Info (12128): Elaborating entity "altsyncram_1381" for hierarchy "alpha_S_caps:u2_45|altsyncram:altsyncram_component|altsyncram_1381:auto_generated"
Info (12128): Elaborating entity "alpha_T_caps" for hierarchy "alpha_T_caps:u2_46"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_T_caps:u2_46|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_T_caps:u2_46|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_T_caps:u2_46|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\T_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f481.tdf
    Info (12023): Found entity 1: altsyncram_f481
Info (12128): Elaborating entity "altsyncram_f481" for hierarchy "alpha_T_caps:u2_46|altsyncram:altsyncram_component|altsyncram_f481:auto_generated"
Info (12128): Elaborating entity "alpha_U_caps" for hierarchy "alpha_U_caps:u2_47"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_U_caps:u2_47|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_U_caps:u2_47|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_U_caps:u2_47|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/U_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3381.tdf
    Info (12023): Found entity 1: altsyncram_3381
Info (12128): Elaborating entity "altsyncram_3381" for hierarchy "alpha_U_caps:u2_47|altsyncram:altsyncram_component|altsyncram_3381:auto_generated"
Info (12128): Elaborating entity "alpha_V_caps" for hierarchy "alpha_V_caps:u2_48"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_V_caps:u2_48|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_V_caps:u2_48|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_V_caps:u2_48|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/V_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4381.tdf
    Info (12023): Found entity 1: altsyncram_4381
Info (12128): Elaborating entity "altsyncram_4381" for hierarchy "alpha_V_caps:u2_48|altsyncram:altsyncram_component|altsyncram_4381:auto_generated"
Info (12128): Elaborating entity "alpha_W_caps" for hierarchy "alpha_W_caps:u2_49"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_W_caps:u2_49|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_W_caps:u2_49|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_W_caps:u2_49|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\W_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i481.tdf
    Info (12023): Found entity 1: altsyncram_i481
Info (12128): Elaborating entity "altsyncram_i481" for hierarchy "alpha_W_caps:u2_49|altsyncram:altsyncram_component|altsyncram_i481:auto_generated"
Info (12128): Elaborating entity "alpha_X_caps" for hierarchy "alpha_X_caps:u2_50"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_X_caps:u2_50|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_X_caps:u2_50|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_X_caps:u2_50|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/X_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6381.tdf
    Info (12023): Found entity 1: altsyncram_6381
Info (12128): Elaborating entity "altsyncram_6381" for hierarchy "alpha_X_caps:u2_50|altsyncram:altsyncram_component|altsyncram_6381:auto_generated"
Info (12128): Elaborating entity "alpha_Y_caps" for hierarchy "alpha_Y_caps:u2_51"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_Y_caps:u2_51|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_Y_caps:u2_51|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_Y_caps:u2_51|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\Y_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k481.tdf
    Info (12023): Found entity 1: altsyncram_k481
Info (12128): Elaborating entity "altsyncram_k481" for hierarchy "alpha_Y_caps:u2_51|altsyncram:altsyncram_component|altsyncram_k481:auto_generated"
Info (12128): Elaborating entity "alpha_Z_caps" for hierarchy "alpha_Z_caps:u2_52"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_Z_caps:u2_52|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_Z_caps:u2_52|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_Z_caps:u2_52|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/Z_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8381.tdf
    Info (12023): Found entity 1: altsyncram_8381
Info (12128): Elaborating entity "altsyncram_8381" for hierarchy "alpha_Z_caps:u2_52|altsyncram:altsyncram_component|altsyncram_8381:auto_generated"
Info (12128): Elaborating entity "num_0" for hierarchy "num_0:u2_53"
Info (12128): Elaborating entity "altsyncram" for hierarchy "num_0:u2_53|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "num_0:u2_53|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "num_0:u2_53|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cv71.tdf
    Info (12023): Found entity 1: altsyncram_cv71
Info (12128): Elaborating entity "altsyncram_cv71" for hierarchy "num_0:u2_53|altsyncram:altsyncram_component|altsyncram_cv71:auto_generated"
Info (12128): Elaborating entity "num_1" for hierarchy "num_1:u2_54"
Info (12128): Elaborating entity "altsyncram" for hierarchy "num_1:u2_54|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "num_1:u2_54|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "num_1:u2_54|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0u71.tdf
    Info (12023): Found entity 1: altsyncram_0u71
Info (12128): Elaborating entity "altsyncram_0u71" for hierarchy "num_1:u2_54|altsyncram:altsyncram_component|altsyncram_0u71:auto_generated"
Info (12128): Elaborating entity "num_2" for hierarchy "num_2:u2_55"
Info (12128): Elaborating entity "altsyncram" for hierarchy "num_2:u2_55|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "num_2:u2_55|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "num_2:u2_55|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1u71.tdf
    Info (12023): Found entity 1: altsyncram_1u71
Info (12128): Elaborating entity "altsyncram_1u71" for hierarchy "num_2:u2_55|altsyncram:altsyncram_component|altsyncram_1u71:auto_generated"
Info (12128): Elaborating entity "num_3" for hierarchy "num_3:u2_56"
Info (12128): Elaborating entity "altsyncram" for hierarchy "num_3:u2_56|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "num_3:u2_56|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "num_3:u2_56|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fv71.tdf
    Info (12023): Found entity 1: altsyncram_fv71
Info (12128): Elaborating entity "altsyncram_fv71" for hierarchy "num_3:u2_56|altsyncram:altsyncram_component|altsyncram_fv71:auto_generated"
Info (12128): Elaborating entity "num_4" for hierarchy "num_4:u2_57"
Info (12128): Elaborating entity "altsyncram" for hierarchy "num_4:u2_57|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "num_4:u2_57|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "num_4:u2_57|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3u71.tdf
    Info (12023): Found entity 1: altsyncram_3u71
Info (12128): Elaborating entity "altsyncram_3u71" for hierarchy "num_4:u2_57|altsyncram:altsyncram_component|altsyncram_3u71:auto_generated"
Info (12128): Elaborating entity "num_5" for hierarchy "num_5:u2_58"
Info (12128): Elaborating entity "altsyncram" for hierarchy "num_5:u2_58|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "num_5:u2_58|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "num_5:u2_58|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jv71.tdf
    Info (12023): Found entity 1: altsyncram_jv71
Info (12128): Elaborating entity "altsyncram_jv71" for hierarchy "num_5:u2_58|altsyncram:altsyncram_component|altsyncram_jv71:auto_generated"
Info (12128): Elaborating entity "num_6" for hierarchy "num_6:u2_59"
Info (12128): Elaborating entity "altsyncram" for hierarchy "num_6:u2_59|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "num_6:u2_59|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "num_6:u2_59|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/6.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5u71.tdf
    Info (12023): Found entity 1: altsyncram_5u71
Info (12128): Elaborating entity "altsyncram_5u71" for hierarchy "num_6:u2_59|altsyncram:altsyncram_component|altsyncram_5u71:auto_generated"
Info (12128): Elaborating entity "num_7" for hierarchy "num_7:u2_60"
Info (12128): Elaborating entity "altsyncram" for hierarchy "num_7:u2_60|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "num_7:u2_60|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "num_7:u2_60|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/7.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6u71.tdf
    Info (12023): Found entity 1: altsyncram_6u71
Info (12128): Elaborating entity "altsyncram_6u71" for hierarchy "num_7:u2_60|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated"
Info (12128): Elaborating entity "num_8" for hierarchy "num_8:u2_61"
Info (12128): Elaborating entity "altsyncram" for hierarchy "num_8:u2_61|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "num_8:u2_61|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "num_8:u2_61|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha\8.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lv71.tdf
    Info (12023): Found entity 1: altsyncram_lv71
Info (12128): Elaborating entity "altsyncram_lv71" for hierarchy "num_8:u2_61|altsyncram:altsyncram_component|altsyncram_lv71:auto_generated"
Info (12128): Elaborating entity "num_9" for hierarchy "num_9:u2_62"
Info (12128): Elaborating entity "altsyncram" for hierarchy "num_9:u2_62|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "num_9:u2_62|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "num_9:u2_62|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/9.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8u71.tdf
    Info (12023): Found entity 1: altsyncram_8u71
Info (12128): Elaborating entity "altsyncram_8u71" for hierarchy "num_9:u2_62|altsyncram:altsyncram_component|altsyncram_8u71:auto_generated"
Info (12128): Elaborating entity "alpha_sur" for hierarchy "alpha_sur:u2_63"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_sur:u2_63|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_sur:u2_63|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_sur:u2_63|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/sur.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9781.tdf
    Info (12023): Found entity 1: altsyncram_9781
Info (12128): Elaborating entity "altsyncram_9781" for hierarchy "alpha_sur:u2_63|altsyncram:altsyncram_component|altsyncram_9781:auto_generated"
Info (12128): Elaborating entity "alpha_que" for hierarchy "alpha_que:u2_64"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_que:u2_64|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_que:u2_64|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_que:u2_64|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/que.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q681.tdf
    Info (12023): Found entity 1: altsyncram_q681
Info (12128): Elaborating entity "altsyncram_q681" for hierarchy "alpha_que:u2_64|altsyncram:altsyncram_component|altsyncram_q681:auto_generated"
Info (12128): Elaborating entity "alpha_dot" for hierarchy "alpha_dot:u2_65"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_dot:u2_65|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_dot:u2_65|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_dot:u2_65|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/dot.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m681.tdf
    Info (12023): Found entity 1: altsyncram_m681
Info (12128): Elaborating entity "altsyncram_m681" for hierarchy "alpha_dot:u2_65|altsyncram:altsyncram_component|altsyncram_m681:auto_generated"
Info (12128): Elaborating entity "alpha_com" for hierarchy "alpha_com:u2_66"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alpha_com:u2_66|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alpha_com:u2_66|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alpha_com:u2_66|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/com.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e681.tdf
    Info (12023): Found entity 1: altsyncram_e681
Info (12128): Elaborating entity "altsyncram_e681" for hierarchy "alpha_com:u2_66|altsyncram:altsyncram_component|altsyncram_e681:auto_generated"
Info (12128): Elaborating entity "ch_a0" for hierarchy "ch_a0:u_ch_1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_a0:u_ch_1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_a0:u_ch_1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_a0:u_ch_1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_a0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aa81.tdf
    Info (12023): Found entity 1: altsyncram_aa81
Info (12128): Elaborating entity "altsyncram_aa81" for hierarchy "ch_a0:u_ch_1|altsyncram:altsyncram_component|altsyncram_aa81:auto_generated"
Info (12128): Elaborating entity "ch_a1" for hierarchy "ch_a1:u_ch_2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_a1:u_ch_2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_a1:u_ch_2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_a1:u_ch_2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_a1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ba81.tdf
    Info (12023): Found entity 1: altsyncram_ba81
Info (12128): Elaborating entity "altsyncram_ba81" for hierarchy "ch_a1:u_ch_2|altsyncram:altsyncram_component|altsyncram_ba81:auto_generated"
Info (12128): Elaborating entity "ch_a2" for hierarchy "ch_a2:u_ch_3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_a2:u_ch_3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_a2:u_ch_3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_a2:u_ch_3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_a2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ca81.tdf
    Info (12023): Found entity 1: altsyncram_ca81
Info (12128): Elaborating entity "altsyncram_ca81" for hierarchy "ch_a2:u_ch_3|altsyncram:altsyncram_component|altsyncram_ca81:auto_generated"
Info (12128): Elaborating entity "ch_a3" for hierarchy "ch_a3:u_ch_4"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_a3:u_ch_4|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_a3:u_ch_4|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_a3:u_ch_4|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_a3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_da81.tdf
    Info (12023): Found entity 1: altsyncram_da81
Info (12128): Elaborating entity "altsyncram_da81" for hierarchy "ch_a3:u_ch_4|altsyncram:altsyncram_component|altsyncram_da81:auto_generated"
Info (12128): Elaborating entity "ch_a4" for hierarchy "ch_a4:u_ch_5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_a4:u_ch_5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_a4:u_ch_5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_a4:u_ch_5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_a4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ea81.tdf
    Info (12023): Found entity 1: altsyncram_ea81
Info (12128): Elaborating entity "altsyncram_ea81" for hierarchy "ch_a4:u_ch_5|altsyncram:altsyncram_component|altsyncram_ea81:auto_generated"
Info (12128): Elaborating entity "ch_a5" for hierarchy "ch_a5:u_ch_6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_a5:u_ch_6|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_a5:u_ch_6|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_a5:u_ch_6|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_a5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fa81.tdf
    Info (12023): Found entity 1: altsyncram_fa81
Info (12128): Elaborating entity "altsyncram_fa81" for hierarchy "ch_a5:u_ch_6|altsyncram:altsyncram_component|altsyncram_fa81:auto_generated"
Info (12128): Elaborating entity "ch_b0" for hierarchy "ch_b0:u_ch_7"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_b0:u_ch_7|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_b0:u_ch_7|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_b0:u_ch_7|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_b0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ga81.tdf
    Info (12023): Found entity 1: altsyncram_ga81
Info (12128): Elaborating entity "altsyncram_ga81" for hierarchy "ch_b0:u_ch_7|altsyncram:altsyncram_component|altsyncram_ga81:auto_generated"
Info (12128): Elaborating entity "ch_b1" for hierarchy "ch_b1:u_ch_8"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_b1:u_ch_8|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_b1:u_ch_8|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_b1:u_ch_8|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_b1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ha81.tdf
    Info (12023): Found entity 1: altsyncram_ha81
Info (12128): Elaborating entity "altsyncram_ha81" for hierarchy "ch_b1:u_ch_8|altsyncram:altsyncram_component|altsyncram_ha81:auto_generated"
Info (12128): Elaborating entity "ch_b2" for hierarchy "ch_b2:u_ch_9"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_b2:u_ch_9|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_b2:u_ch_9|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_b2:u_ch_9|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_b2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ia81.tdf
    Info (12023): Found entity 1: altsyncram_ia81
Info (12128): Elaborating entity "altsyncram_ia81" for hierarchy "ch_b2:u_ch_9|altsyncram:altsyncram_component|altsyncram_ia81:auto_generated"
Info (12128): Elaborating entity "ch_b3" for hierarchy "ch_b3:u_ch_10"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_b3:u_ch_10|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_b3:u_ch_10|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_b3:u_ch_10|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_b3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ja81.tdf
    Info (12023): Found entity 1: altsyncram_ja81
Info (12128): Elaborating entity "altsyncram_ja81" for hierarchy "ch_b3:u_ch_10|altsyncram:altsyncram_component|altsyncram_ja81:auto_generated"
Info (12128): Elaborating entity "ch_b4" for hierarchy "ch_b4:u_ch_11"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_b4:u_ch_11|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_b4:u_ch_11|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_b4:u_ch_11|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_b4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ka81.tdf
    Info (12023): Found entity 1: altsyncram_ka81
Info (12128): Elaborating entity "altsyncram_ka81" for hierarchy "ch_b4:u_ch_11|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated"
Info (12128): Elaborating entity "ch_b5" for hierarchy "ch_b5:u_ch_12"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_b5:u_ch_12|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_b5:u_ch_12|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_b5:u_ch_12|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_b5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_la81.tdf
    Info (12023): Found entity 1: altsyncram_la81
Info (12128): Elaborating entity "altsyncram_la81" for hierarchy "ch_b5:u_ch_12|altsyncram:altsyncram_component|altsyncram_la81:auto_generated"
Info (12128): Elaborating entity "ch_b6" for hierarchy "ch_b6:u_ch_13"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_b6:u_ch_13|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_b6:u_ch_13|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_b6:u_ch_13|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_b6.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ma81.tdf
    Info (12023): Found entity 1: altsyncram_ma81
Info (12128): Elaborating entity "altsyncram_ma81" for hierarchy "ch_b6:u_ch_13|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated"
Info (12128): Elaborating entity "ch_b7" for hierarchy "ch_b7:u_ch_14"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_b7:u_ch_14|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_b7:u_ch_14|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_b7:u_ch_14|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_b7.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_na81.tdf
    Info (12023): Found entity 1: altsyncram_na81
Info (12128): Elaborating entity "altsyncram_na81" for hierarchy "ch_b7:u_ch_14|altsyncram:altsyncram_component|altsyncram_na81:auto_generated"
Info (12128): Elaborating entity "ch_b8" for hierarchy "ch_b8:u_ch_15"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_b8:u_ch_15|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_b8:u_ch_15|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_b8:u_ch_15|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_b8.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oa81.tdf
    Info (12023): Found entity 1: altsyncram_oa81
Info (12128): Elaborating entity "altsyncram_oa81" for hierarchy "ch_b8:u_ch_15|altsyncram:altsyncram_component|altsyncram_oa81:auto_generated"
Info (12128): Elaborating entity "ch_b9" for hierarchy "ch_b9:u_ch_16"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_b9:u_ch_16|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_b9:u_ch_16|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_b9:u_ch_16|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_b9.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pa81.tdf
    Info (12023): Found entity 1: altsyncram_pa81
Info (12128): Elaborating entity "altsyncram_pa81" for hierarchy "ch_b9:u_ch_16|altsyncram:altsyncram_component|altsyncram_pa81:auto_generated"
Info (12128): Elaborating entity "ch_ba" for hierarchy "ch_ba:u_ch_17"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_ba:u_ch_17|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_ba:u_ch_17|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_ba:u_ch_17|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_ba.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sb81.tdf
    Info (12023): Found entity 1: altsyncram_sb81
Info (12128): Elaborating entity "altsyncram_sb81" for hierarchy "ch_ba:u_ch_17|altsyncram:altsyncram_component|altsyncram_sb81:auto_generated"
Info (12128): Elaborating entity "ch_bb" for hierarchy "ch_bb:u_ch_18"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_bb:u_ch_18|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_bb:u_ch_18|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_bb:u_ch_18|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_bb.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tb81.tdf
    Info (12023): Found entity 1: altsyncram_tb81
Info (12128): Elaborating entity "altsyncram_tb81" for hierarchy "ch_bb:u_ch_18|altsyncram:altsyncram_component|altsyncram_tb81:auto_generated"
Info (12128): Elaborating entity "ch_bc" for hierarchy "ch_bc:u_ch_19"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_bc:u_ch_19|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_bc:u_ch_19|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_bc:u_ch_19|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_bc.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ub81.tdf
    Info (12023): Found entity 1: altsyncram_ub81
Info (12128): Elaborating entity "altsyncram_ub81" for hierarchy "ch_bc:u_ch_19|altsyncram:altsyncram_component|altsyncram_ub81:auto_generated"
Info (12128): Elaborating entity "ch_c0" for hierarchy "ch_c0:u_ch_20"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_c0:u_ch_20|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_c0:u_ch_20|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_c0:u_ch_20|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_c0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qa81.tdf
    Info (12023): Found entity 1: altsyncram_qa81
Info (12128): Elaborating entity "altsyncram_qa81" for hierarchy "ch_c0:u_ch_20|altsyncram:altsyncram_component|altsyncram_qa81:auto_generated"
Info (12128): Elaborating entity "ch_c1" for hierarchy "ch_c1:u_ch_21"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_c1:u_ch_21|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_c1:u_ch_21|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_c1:u_ch_21|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_c1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ra81.tdf
    Info (12023): Found entity 1: altsyncram_ra81
Info (12128): Elaborating entity "altsyncram_ra81" for hierarchy "ch_c1:u_ch_21|altsyncram:altsyncram_component|altsyncram_ra81:auto_generated"
Info (12128): Elaborating entity "ch_c2" for hierarchy "ch_c2:u_ch_22"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_c2:u_ch_22|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_c2:u_ch_22|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_c2:u_ch_22|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_c2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sa81.tdf
    Info (12023): Found entity 1: altsyncram_sa81
Info (12128): Elaborating entity "altsyncram_sa81" for hierarchy "ch_c2:u_ch_22|altsyncram:altsyncram_component|altsyncram_sa81:auto_generated"
Info (12128): Elaborating entity "ch_c3" for hierarchy "ch_c3:u_ch_23"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_c3:u_ch_23|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_c3:u_ch_23|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_c3:u_ch_23|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_c3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ta81.tdf
    Info (12023): Found entity 1: altsyncram_ta81
Info (12128): Elaborating entity "altsyncram_ta81" for hierarchy "ch_c3:u_ch_23|altsyncram:altsyncram_component|altsyncram_ta81:auto_generated"
Info (12128): Elaborating entity "ch_c4" for hierarchy "ch_c4:u_ch_24"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_c4:u_ch_24|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_c4:u_ch_24|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_c4:u_ch_24|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_c4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ua81.tdf
    Info (12023): Found entity 1: altsyncram_ua81
Info (12128): Elaborating entity "altsyncram_ua81" for hierarchy "ch_c4:u_ch_24|altsyncram:altsyncram_component|altsyncram_ua81:auto_generated"
Info (12128): Elaborating entity "ch_c5" for hierarchy "ch_c5:u_ch_25"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_c5:u_ch_25|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_c5:u_ch_25|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_c5:u_ch_25|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_c5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_va81.tdf
    Info (12023): Found entity 1: altsyncram_va81
Info (12128): Elaborating entity "altsyncram_va81" for hierarchy "ch_c5:u_ch_25|altsyncram:altsyncram_component|altsyncram_va81:auto_generated"
Info (12128): Elaborating entity "ch_d0" for hierarchy "ch_d0:u_ch_26"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_d0:u_ch_26|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_d0:u_ch_26|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_d0:u_ch_26|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_d0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0b81.tdf
    Info (12023): Found entity 1: altsyncram_0b81
Info (12128): Elaborating entity "altsyncram_0b81" for hierarchy "ch_d0:u_ch_26|altsyncram:altsyncram_component|altsyncram_0b81:auto_generated"
Info (12128): Elaborating entity "ch_d1" for hierarchy "ch_d1:u_ch_27"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_d1:u_ch_27|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_d1:u_ch_27|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_d1:u_ch_27|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_d1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1b81.tdf
    Info (12023): Found entity 1: altsyncram_1b81
Info (12128): Elaborating entity "altsyncram_1b81" for hierarchy "ch_d1:u_ch_27|altsyncram:altsyncram_component|altsyncram_1b81:auto_generated"
Info (12128): Elaborating entity "ch_d2" for hierarchy "ch_d2:u_ch_28"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_d2:u_ch_28|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_d2:u_ch_28|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_d2:u_ch_28|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_d2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2b81.tdf
    Info (12023): Found entity 1: altsyncram_2b81
Info (12128): Elaborating entity "altsyncram_2b81" for hierarchy "ch_d2:u_ch_28|altsyncram:altsyncram_component|altsyncram_2b81:auto_generated"
Info (12128): Elaborating entity "ch_d3" for hierarchy "ch_d3:u_ch_29"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_d3:u_ch_29|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_d3:u_ch_29|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_d3:u_ch_29|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_d3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3b81.tdf
    Info (12023): Found entity 1: altsyncram_3b81
Info (12128): Elaborating entity "altsyncram_3b81" for hierarchy "ch_d3:u_ch_29|altsyncram:altsyncram_component|altsyncram_3b81:auto_generated"
Info (12128): Elaborating entity "ch_d4" for hierarchy "ch_d4:u_ch_30"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_d4:u_ch_30|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_d4:u_ch_30|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_d4:u_ch_30|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_d4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4b81.tdf
    Info (12023): Found entity 1: altsyncram_4b81
Info (12128): Elaborating entity "altsyncram_4b81" for hierarchy "ch_d4:u_ch_30|altsyncram:altsyncram_component|altsyncram_4b81:auto_generated"
Info (12128): Elaborating entity "ch_d5" for hierarchy "ch_d5:u_ch_31"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_d5:u_ch_31|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_d5:u_ch_31|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_d5:u_ch_31|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_d5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5b81.tdf
    Info (12023): Found entity 1: altsyncram_5b81
Info (12128): Elaborating entity "altsyncram_5b81" for hierarchy "ch_d5:u_ch_31|altsyncram:altsyncram_component|altsyncram_5b81:auto_generated"
Info (12128): Elaborating entity "ch_d6" for hierarchy "ch_d6:u_ch_32"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_d6:u_ch_32|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_d6:u_ch_32|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_d6:u_ch_32|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_d6.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6b81.tdf
    Info (12023): Found entity 1: altsyncram_6b81
Info (12128): Elaborating entity "altsyncram_6b81" for hierarchy "ch_d6:u_ch_32|altsyncram:altsyncram_component|altsyncram_6b81:auto_generated"
Info (12128): Elaborating entity "ch_e0" for hierarchy "ch_e0:u_ch_33"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_e0:u_ch_33|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_e0:u_ch_33|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_e0:u_ch_33|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_e0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7b81.tdf
    Info (12023): Found entity 1: altsyncram_7b81
Info (12128): Elaborating entity "altsyncram_7b81" for hierarchy "ch_e0:u_ch_33|altsyncram:altsyncram_component|altsyncram_7b81:auto_generated"
Info (12128): Elaborating entity "ch_f0" for hierarchy "ch_f0:u_ch_34"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_f0:u_ch_34|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_f0:u_ch_34|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_f0:u_ch_34|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_f0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8b81.tdf
    Info (12023): Found entity 1: altsyncram_8b81
Info (12128): Elaborating entity "altsyncram_8b81" for hierarchy "ch_f0:u_ch_34|altsyncram:altsyncram_component|altsyncram_8b81:auto_generated"
Info (12128): Elaborating entity "ch_f1" for hierarchy "ch_f1:u_ch_35"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_f1:u_ch_35|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_f1:u_ch_35|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_f1:u_ch_35|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_f1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9b81.tdf
    Info (12023): Found entity 1: altsyncram_9b81
Info (12128): Elaborating entity "altsyncram_9b81" for hierarchy "ch_f1:u_ch_35|altsyncram:altsyncram_component|altsyncram_9b81:auto_generated"
Info (12128): Elaborating entity "ch_f2" for hierarchy "ch_f2:u_ch_36"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_f2:u_ch_36|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_f2:u_ch_36|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_f2:u_ch_36|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_f2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ab81.tdf
    Info (12023): Found entity 1: altsyncram_ab81
Info (12128): Elaborating entity "altsyncram_ab81" for hierarchy "ch_f2:u_ch_36|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated"
Info (12128): Elaborating entity "ch_f3" for hierarchy "ch_f3:u_ch_37"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_f3:u_ch_37|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_f3:u_ch_37|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_f3:u_ch_37|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_f3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bb81.tdf
    Info (12023): Found entity 1: altsyncram_bb81
Info (12128): Elaborating entity "altsyncram_bb81" for hierarchy "ch_f3:u_ch_37|altsyncram:altsyncram_component|altsyncram_bb81:auto_generated"
Info (12128): Elaborating entity "ch_f4" for hierarchy "ch_f4:u_ch_38"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_f4:u_ch_38|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_f4:u_ch_38|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_f4:u_ch_38|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_f4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cb81.tdf
    Info (12023): Found entity 1: altsyncram_cb81
Info (12128): Elaborating entity "altsyncram_cb81" for hierarchy "ch_f4:u_ch_38|altsyncram:altsyncram_component|altsyncram_cb81:auto_generated"
Info (12128): Elaborating entity "ch_f5" for hierarchy "ch_f5:u_ch_39"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_f5:u_ch_39|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_f5:u_ch_39|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_f5:u_ch_39|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_f5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_db81.tdf
    Info (12023): Found entity 1: altsyncram_db81
Info (12128): Elaborating entity "altsyncram_db81" for hierarchy "ch_f5:u_ch_39|altsyncram:altsyncram_component|altsyncram_db81:auto_generated"
Info (12128): Elaborating entity "ch_g0" for hierarchy "ch_g0:u_ch_40"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_g0:u_ch_40|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_g0:u_ch_40|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_g0:u_ch_40|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_g0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eb81.tdf
    Info (12023): Found entity 1: altsyncram_eb81
Info (12128): Elaborating entity "altsyncram_eb81" for hierarchy "ch_g0:u_ch_40|altsyncram:altsyncram_component|altsyncram_eb81:auto_generated"
Info (12128): Elaborating entity "ch_g1" for hierarchy "ch_g1:u_ch_41"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_g1:u_ch_41|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_g1:u_ch_41|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_g1:u_ch_41|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_g1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fb81.tdf
    Info (12023): Found entity 1: altsyncram_fb81
Info (12128): Elaborating entity "altsyncram_fb81" for hierarchy "ch_g1:u_ch_41|altsyncram:altsyncram_component|altsyncram_fb81:auto_generated"
Info (12128): Elaborating entity "ch_g2" for hierarchy "ch_g2:u_ch_42"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_g2:u_ch_42|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_g2:u_ch_42|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_g2:u_ch_42|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_g2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gb81.tdf
    Info (12023): Found entity 1: altsyncram_gb81
Info (12128): Elaborating entity "altsyncram_gb81" for hierarchy "ch_g2:u_ch_42|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated"
Info (12128): Elaborating entity "ch_g3" for hierarchy "ch_g3:u_ch_43"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_g3:u_ch_43|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_g3:u_ch_43|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_g3:u_ch_43|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_g3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hb81.tdf
    Info (12023): Found entity 1: altsyncram_hb81
Info (12128): Elaborating entity "altsyncram_hb81" for hierarchy "ch_g3:u_ch_43|altsyncram:altsyncram_component|altsyncram_hb81:auto_generated"
Info (12128): Elaborating entity "ch_g4" for hierarchy "ch_g4:u_ch_44"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_g4:u_ch_44|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_g4:u_ch_44|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_g4:u_ch_44|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_g4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ib81.tdf
    Info (12023): Found entity 1: altsyncram_ib81
Info (12128): Elaborating entity "altsyncram_ib81" for hierarchy "ch_g4:u_ch_44|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated"
Info (12128): Elaborating entity "ch_g5" for hierarchy "ch_g5:u_ch_45"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_g5:u_ch_45|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_g5:u_ch_45|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_g5:u_ch_45|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_g5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jb81.tdf
    Info (12023): Found entity 1: altsyncram_jb81
Info (12128): Elaborating entity "altsyncram_jb81" for hierarchy "ch_g5:u_ch_45|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated"
Info (12128): Elaborating entity "ch_g6" for hierarchy "ch_g6:u_ch_46"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_g6:u_ch_46|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_g6:u_ch_46|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_g6:u_ch_46|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_g6.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kb81.tdf
    Info (12023): Found entity 1: altsyncram_kb81
Info (12128): Elaborating entity "altsyncram_kb81" for hierarchy "ch_g6:u_ch_46|altsyncram:altsyncram_component|altsyncram_kb81:auto_generated"
Info (12128): Elaborating entity "ch_h0" for hierarchy "ch_h0:u_ch_47"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_h0:u_ch_47|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_h0:u_ch_47|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_h0:u_ch_47|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_h0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lb81.tdf
    Info (12023): Found entity 1: altsyncram_lb81
Info (12128): Elaborating entity "altsyncram_lb81" for hierarchy "ch_h0:u_ch_47|altsyncram:altsyncram_component|altsyncram_lb81:auto_generated"
Info (12128): Elaborating entity "ch_h1" for hierarchy "ch_h1:u_ch_48"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_h1:u_ch_48|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_h1:u_ch_48|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_h1:u_ch_48|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_h1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mb81.tdf
    Info (12023): Found entity 1: altsyncram_mb81
Info (12128): Elaborating entity "altsyncram_mb81" for hierarchy "ch_h1:u_ch_48|altsyncram:altsyncram_component|altsyncram_mb81:auto_generated"
Info (12128): Elaborating entity "ch_h2" for hierarchy "ch_h2:u_ch_49"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_h2:u_ch_49|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_h2:u_ch_49|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_h2:u_ch_49|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_h2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nb81.tdf
    Info (12023): Found entity 1: altsyncram_nb81
Info (12128): Elaborating entity "altsyncram_nb81" for hierarchy "ch_h2:u_ch_49|altsyncram:altsyncram_component|altsyncram_nb81:auto_generated"
Info (12128): Elaborating entity "ch_h3" for hierarchy "ch_h3:u_ch_50"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_h3:u_ch_50|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_h3:u_ch_50|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_h3:u_ch_50|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_h3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ob81.tdf
    Info (12023): Found entity 1: altsyncram_ob81
Info (12128): Elaborating entity "altsyncram_ob81" for hierarchy "ch_h3:u_ch_50|altsyncram:altsyncram_component|altsyncram_ob81:auto_generated"
Info (12128): Elaborating entity "ch_h4" for hierarchy "ch_h4:u_ch_51"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_h4:u_ch_51|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_h4:u_ch_51|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_h4:u_ch_51|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_h4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pb81.tdf
    Info (12023): Found entity 1: altsyncram_pb81
Info (12128): Elaborating entity "altsyncram_pb81" for hierarchy "ch_h4:u_ch_51|altsyncram:altsyncram_component|altsyncram_pb81:auto_generated"
Info (12128): Elaborating entity "ch_h5" for hierarchy "ch_h5:u_ch_52"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_h5:u_ch_52|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_h5:u_ch_52|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_h5:u_ch_52|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_h5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qb81.tdf
    Info (12023): Found entity 1: altsyncram_qb81
Info (12128): Elaborating entity "altsyncram_qb81" for hierarchy "ch_h5:u_ch_52|altsyncram:altsyncram_component|altsyncram_qb81:auto_generated"
Info (12128): Elaborating entity "ch_h6" for hierarchy "ch_h6:u_ch_53"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_h6:u_ch_53|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_h6:u_ch_53|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_h6:u_ch_53|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_h6.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rb81.tdf
    Info (12023): Found entity 1: altsyncram_rb81
Info (12128): Elaborating entity "altsyncram_rb81" for hierarchy "ch_h6:u_ch_53|altsyncram:altsyncram_component|altsyncram_rb81:auto_generated"
Info (12128): Elaborating entity "ch_h7" for hierarchy "ch_h7:u_ch_54"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_h7:u_ch_54|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_h7:u_ch_54|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_h7:u_ch_54|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_h7.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vb81.tdf
    Info (12023): Found entity 1: altsyncram_vb81
Info (12128): Elaborating entity "altsyncram_vb81" for hierarchy "ch_h7:u_ch_54|altsyncram:altsyncram_component|altsyncram_vb81:auto_generated"
Info (12128): Elaborating entity "ch_j0" for hierarchy "ch_j0:u_ch_56"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_j0:u_ch_56|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_j0:u_ch_56|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_j0:u_ch_56|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_j0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0c81.tdf
    Info (12023): Found entity 1: altsyncram_0c81
Info (12128): Elaborating entity "altsyncram_0c81" for hierarchy "ch_j0:u_ch_56|altsyncram:altsyncram_component|altsyncram_0c81:auto_generated"
Info (12128): Elaborating entity "ch_j1" for hierarchy "ch_j1:u_ch_57"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_j1:u_ch_57|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_j1:u_ch_57|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_j1:u_ch_57|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_j1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1c81.tdf
    Info (12023): Found entity 1: altsyncram_1c81
Info (12128): Elaborating entity "altsyncram_1c81" for hierarchy "ch_j1:u_ch_57|altsyncram:altsyncram_component|altsyncram_1c81:auto_generated"
Info (12128): Elaborating entity "ch_j2" for hierarchy "ch_j2:u_ch_58"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_j2:u_ch_58|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_j2:u_ch_58|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_j2:u_ch_58|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_j2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2c81.tdf
    Info (12023): Found entity 1: altsyncram_2c81
Info (12128): Elaborating entity "altsyncram_2c81" for hierarchy "ch_j2:u_ch_58|altsyncram:altsyncram_component|altsyncram_2c81:auto_generated"
Info (12128): Elaborating entity "ch_k0" for hierarchy "ch_k0:u_ch_59"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_k0:u_ch_59|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_k0:u_ch_59|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_k0:u_ch_59|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_k0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3c81.tdf
    Info (12023): Found entity 1: altsyncram_3c81
Info (12128): Elaborating entity "altsyncram_3c81" for hierarchy "ch_k0:u_ch_59|altsyncram:altsyncram_component|altsyncram_3c81:auto_generated"
Info (12128): Elaborating entity "ch_k1" for hierarchy "ch_k1:u_ch_60"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_k1:u_ch_60|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_k1:u_ch_60|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_k1:u_ch_60|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_k1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4c81.tdf
    Info (12023): Found entity 1: altsyncram_4c81
Info (12128): Elaborating entity "altsyncram_4c81" for hierarchy "ch_k1:u_ch_60|altsyncram:altsyncram_component|altsyncram_4c81:auto_generated"
Info (12128): Elaborating entity "ch_k2" for hierarchy "ch_k2:u_ch_61"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_k2:u_ch_61|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_k2:u_ch_61|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_k2:u_ch_61|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_k2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5c81.tdf
    Info (12023): Found entity 1: altsyncram_5c81
Info (12128): Elaborating entity "altsyncram_5c81" for hierarchy "ch_k2:u_ch_61|altsyncram:altsyncram_component|altsyncram_5c81:auto_generated"
Info (12128): Elaborating entity "ch_k3" for hierarchy "ch_k3:u_ch_62"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_k3:u_ch_62|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_k3:u_ch_62|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_k3:u_ch_62|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_k3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6c81.tdf
    Info (12023): Found entity 1: altsyncram_6c81
Info (12128): Elaborating entity "altsyncram_6c81" for hierarchy "ch_k3:u_ch_62|altsyncram:altsyncram_component|altsyncram_6c81:auto_generated"
Info (12128): Elaborating entity "ch_l0" for hierarchy "ch_l0:u_ch_64"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_l0:u_ch_64|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_l0:u_ch_64|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_l0:u_ch_64|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_l0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7c81.tdf
    Info (12023): Found entity 1: altsyncram_7c81
Info (12128): Elaborating entity "altsyncram_7c81" for hierarchy "ch_l0:u_ch_64|altsyncram:altsyncram_component|altsyncram_7c81:auto_generated"
Info (12128): Elaborating entity "ch_l1" for hierarchy "ch_l1:u_ch_65"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_l1:u_ch_65|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_l1:u_ch_65|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_l1:u_ch_65|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_l1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8c81.tdf
    Info (12023): Found entity 1: altsyncram_8c81
Info (12128): Elaborating entity "altsyncram_8c81" for hierarchy "ch_l1:u_ch_65|altsyncram:altsyncram_component|altsyncram_8c81:auto_generated"
Info (12128): Elaborating entity "ch_l2" for hierarchy "ch_l2:u_ch_66"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_l2:u_ch_66|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_l2:u_ch_66|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_l2:u_ch_66|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_l2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9c81.tdf
    Info (12023): Found entity 1: altsyncram_9c81
Info (12128): Elaborating entity "altsyncram_9c81" for hierarchy "ch_l2:u_ch_66|altsyncram:altsyncram_component|altsyncram_9c81:auto_generated"
Info (12128): Elaborating entity "ch_l3" for hierarchy "ch_l3:u_ch_67"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_l3:u_ch_67|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_l3:u_ch_67|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_l3:u_ch_67|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_l3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac81.tdf
    Info (12023): Found entity 1: altsyncram_ac81
Info (12128): Elaborating entity "altsyncram_ac81" for hierarchy "ch_l3:u_ch_67|altsyncram:altsyncram_component|altsyncram_ac81:auto_generated"
Info (12128): Elaborating entity "ch_m0" for hierarchy "ch_m0:u_ch_68"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_m0:u_ch_68|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_m0:u_ch_68|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_m0:u_ch_68|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_m0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bc81.tdf
    Info (12023): Found entity 1: altsyncram_bc81
Info (12128): Elaborating entity "altsyncram_bc81" for hierarchy "ch_m0:u_ch_68|altsyncram:altsyncram_component|altsyncram_bc81:auto_generated"
Info (12128): Elaborating entity "ch_m1" for hierarchy "ch_m1:u_ch_69"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_m1:u_ch_69|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_m1:u_ch_69|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_m1:u_ch_69|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_m1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cc81.tdf
    Info (12023): Found entity 1: altsyncram_cc81
Info (12128): Elaborating entity "altsyncram_cc81" for hierarchy "ch_m1:u_ch_69|altsyncram:altsyncram_component|altsyncram_cc81:auto_generated"
Info (12128): Elaborating entity "ch_m2" for hierarchy "ch_m2:u_ch_70"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_m2:u_ch_70|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_m2:u_ch_70|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_m2:u_ch_70|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_m2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dc81.tdf
    Info (12023): Found entity 1: altsyncram_dc81
Info (12128): Elaborating entity "altsyncram_dc81" for hierarchy "ch_m2:u_ch_70|altsyncram:altsyncram_component|altsyncram_dc81:auto_generated"
Info (12128): Elaborating entity "ch_n0" for hierarchy "ch_n0:u_ch_71"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_n0:u_ch_71|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_n0:u_ch_71|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_n0:u_ch_71|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_n0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ec81.tdf
    Info (12023): Found entity 1: altsyncram_ec81
Info (12128): Elaborating entity "altsyncram_ec81" for hierarchy "ch_n0:u_ch_71|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated"
Info (12128): Elaborating entity "ch_n1" for hierarchy "ch_n1:u_ch_72"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_n1:u_ch_72|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_n1:u_ch_72|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_n1:u_ch_72|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_n1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fc81.tdf
    Info (12023): Found entity 1: altsyncram_fc81
Info (12128): Elaborating entity "altsyncram_fc81" for hierarchy "ch_n1:u_ch_72|altsyncram:altsyncram_component|altsyncram_fc81:auto_generated"
Info (12128): Elaborating entity "ch_n2" for hierarchy "ch_n2:u_ch_73"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_n2:u_ch_73|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_n2:u_ch_73|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_n2:u_ch_73|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_n2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gc81.tdf
    Info (12023): Found entity 1: altsyncram_gc81
Info (12128): Elaborating entity "altsyncram_gc81" for hierarchy "ch_n2:u_ch_73|altsyncram:altsyncram_component|altsyncram_gc81:auto_generated"
Info (12128): Elaborating entity "ch_n3" for hierarchy "ch_n3:u_ch_74"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_n3:u_ch_74|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_n3:u_ch_74|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_n3:u_ch_74|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_n3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hc81.tdf
    Info (12023): Found entity 1: altsyncram_hc81
Info (12128): Elaborating entity "altsyncram_hc81" for hierarchy "ch_n3:u_ch_74|altsyncram:altsyncram_component|altsyncram_hc81:auto_generated"
Info (12128): Elaborating entity "ch_o0" for hierarchy "ch_o0:u_ch_75"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_o0:u_ch_75|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_o0:u_ch_75|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_o0:u_ch_75|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_o0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ic81.tdf
    Info (12023): Found entity 1: altsyncram_ic81
Info (12128): Elaborating entity "altsyncram_ic81" for hierarchy "ch_o0:u_ch_75|altsyncram:altsyncram_component|altsyncram_ic81:auto_generated"
Info (12128): Elaborating entity "ch_p0" for hierarchy "ch_p0:u_ch_76"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_p0:u_ch_76|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_p0:u_ch_76|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_p0:u_ch_76|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_p0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jc81.tdf
    Info (12023): Found entity 1: altsyncram_jc81
Info (12128): Elaborating entity "altsyncram_jc81" for hierarchy "ch_p0:u_ch_76|altsyncram:altsyncram_component|altsyncram_jc81:auto_generated"
Info (12128): Elaborating entity "ch_p1" for hierarchy "ch_p1:u_ch_77"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_p1:u_ch_77|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_p1:u_ch_77|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_p1:u_ch_77|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_p1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kc81.tdf
    Info (12023): Found entity 1: altsyncram_kc81
Info (12128): Elaborating entity "altsyncram_kc81" for hierarchy "ch_p1:u_ch_77|altsyncram:altsyncram_component|altsyncram_kc81:auto_generated"
Info (12128): Elaborating entity "ch_q0" for hierarchy "ch_q0:u_ch_78"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_q0:u_ch_78|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_q0:u_ch_78|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_q0:u_ch_78|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_q0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lc81.tdf
    Info (12023): Found entity 1: altsyncram_lc81
Info (12128): Elaborating entity "altsyncram_lc81" for hierarchy "ch_q0:u_ch_78|altsyncram:altsyncram_component|altsyncram_lc81:auto_generated"
Info (12128): Elaborating entity "ch_q1" for hierarchy "ch_q1:u_ch_79"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_q1:u_ch_79|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_q1:u_ch_79|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_q1:u_ch_79|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_q1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mc81.tdf
    Info (12023): Found entity 1: altsyncram_mc81
Info (12128): Elaborating entity "altsyncram_mc81" for hierarchy "ch_q1:u_ch_79|altsyncram:altsyncram_component|altsyncram_mc81:auto_generated"
Info (12128): Elaborating entity "ch_q2" for hierarchy "ch_q2:u_ch_80"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_q2:u_ch_80|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_q2:u_ch_80|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_q2:u_ch_80|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_q2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nc81.tdf
    Info (12023): Found entity 1: altsyncram_nc81
Info (12128): Elaborating entity "altsyncram_nc81" for hierarchy "ch_q2:u_ch_80|altsyncram:altsyncram_component|altsyncram_nc81:auto_generated"
Info (12128): Elaborating entity "ch_q3" for hierarchy "ch_q3:u_ch_81"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_q3:u_ch_81|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_q3:u_ch_81|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_q3:u_ch_81|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_q3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oc81.tdf
    Info (12023): Found entity 1: altsyncram_oc81
Info (12128): Elaborating entity "altsyncram_oc81" for hierarchy "ch_q3:u_ch_81|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated"
Info (12128): Elaborating entity "ch_q4" for hierarchy "ch_q4:u_ch_82"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_q4:u_ch_82|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_q4:u_ch_82|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_q4:u_ch_82|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_q4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pc81.tdf
    Info (12023): Found entity 1: altsyncram_pc81
Info (12128): Elaborating entity "altsyncram_pc81" for hierarchy "ch_q4:u_ch_82|altsyncram:altsyncram_component|altsyncram_pc81:auto_generated"
Info (12128): Elaborating entity "ch_q5" for hierarchy "ch_q5:u_ch_83"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_q5:u_ch_83|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_q5:u_ch_83|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_q5:u_ch_83|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_q5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qc81.tdf
    Info (12023): Found entity 1: altsyncram_qc81
Info (12128): Elaborating entity "altsyncram_qc81" for hierarchy "ch_q5:u_ch_83|altsyncram:altsyncram_component|altsyncram_qc81:auto_generated"
Info (12128): Elaborating entity "ch_r0" for hierarchy "ch_r0:u_ch_84"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_r0:u_ch_84|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_r0:u_ch_84|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_r0:u_ch_84|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_r0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rc81.tdf
    Info (12023): Found entity 1: altsyncram_rc81
Info (12128): Elaborating entity "altsyncram_rc81" for hierarchy "ch_r0:u_ch_84|altsyncram:altsyncram_component|altsyncram_rc81:auto_generated"
Info (12128): Elaborating entity "ch_r1" for hierarchy "ch_r1:u_ch_85"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_r1:u_ch_85|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_r1:u_ch_85|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_r1:u_ch_85|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_r1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sc81.tdf
    Info (12023): Found entity 1: altsyncram_sc81
Info (12128): Elaborating entity "altsyncram_sc81" for hierarchy "ch_r1:u_ch_85|altsyncram:altsyncram_component|altsyncram_sc81:auto_generated"
Info (12128): Elaborating entity "ch_r2" for hierarchy "ch_r2:u_ch_86"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_r2:u_ch_86|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_r2:u_ch_86|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_r2:u_ch_86|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_r2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tc81.tdf
    Info (12023): Found entity 1: altsyncram_tc81
Info (12128): Elaborating entity "altsyncram_tc81" for hierarchy "ch_r2:u_ch_86|altsyncram:altsyncram_component|altsyncram_tc81:auto_generated"
Info (12128): Elaborating entity "ch_s0" for hierarchy "ch_s0:u_ch_87"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_s0:u_ch_87|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_s0:u_ch_87|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_s0:u_ch_87|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_s0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uc81.tdf
    Info (12023): Found entity 1: altsyncram_uc81
Info (12128): Elaborating entity "altsyncram_uc81" for hierarchy "ch_s0:u_ch_87|altsyncram:altsyncram_component|altsyncram_uc81:auto_generated"
Info (12128): Elaborating entity "ch_s1" for hierarchy "ch_s1:u_ch_88"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_s1:u_ch_88|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_s1:u_ch_88|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_s1:u_ch_88|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_s1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vc81.tdf
    Info (12023): Found entity 1: altsyncram_vc81
Info (12128): Elaborating entity "altsyncram_vc81" for hierarchy "ch_s1:u_ch_88|altsyncram:altsyncram_component|altsyncram_vc81:auto_generated"
Info (12128): Elaborating entity "ch_s2" for hierarchy "ch_s2:u_ch_89"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_s2:u_ch_89|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_s2:u_ch_89|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_s2:u_ch_89|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_s2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0d81.tdf
    Info (12023): Found entity 1: altsyncram_0d81
Info (12128): Elaborating entity "altsyncram_0d81" for hierarchy "ch_s2:u_ch_89|altsyncram:altsyncram_component|altsyncram_0d81:auto_generated"
Info (12128): Elaborating entity "ch_s3" for hierarchy "ch_s3:u_ch_90"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_s3:u_ch_90|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_s3:u_ch_90|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_s3:u_ch_90|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_s3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1d81.tdf
    Info (12023): Found entity 1: altsyncram_1d81
Info (12128): Elaborating entity "altsyncram_1d81" for hierarchy "ch_s3:u_ch_90|altsyncram:altsyncram_component|altsyncram_1d81:auto_generated"
Info (12128): Elaborating entity "ch_s4" for hierarchy "ch_s4:u_ch_91"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_s4:u_ch_91|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_s4:u_ch_91|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_s4:u_ch_91|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_s4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2d81.tdf
    Info (12023): Found entity 1: altsyncram_2d81
Info (12128): Elaborating entity "altsyncram_2d81" for hierarchy "ch_s4:u_ch_91|altsyncram:altsyncram_component|altsyncram_2d81:auto_generated"
Info (12128): Elaborating entity "ch_s5" for hierarchy "ch_s5:u_ch_92"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_s5:u_ch_92|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_s5:u_ch_92|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_s5:u_ch_92|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_s5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3d81.tdf
    Info (12023): Found entity 1: altsyncram_3d81
Info (12128): Elaborating entity "altsyncram_3d81" for hierarchy "ch_s5:u_ch_92|altsyncram:altsyncram_component|altsyncram_3d81:auto_generated"
Info (12128): Elaborating entity "ch_t0" for hierarchy "ch_t0:u_ch_93"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_t0:u_ch_93|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_t0:u_ch_93|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_t0:u_ch_93|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_t0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4d81.tdf
    Info (12023): Found entity 1: altsyncram_4d81
Info (12128): Elaborating entity "altsyncram_4d81" for hierarchy "ch_t0:u_ch_93|altsyncram:altsyncram_component|altsyncram_4d81:auto_generated"
Info (12128): Elaborating entity "ch_t1" for hierarchy "ch_t1:u_ch_94"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_t1:u_ch_94|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_t1:u_ch_94|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_t1:u_ch_94|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_t1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5d81.tdf
    Info (12023): Found entity 1: altsyncram_5d81
Info (12128): Elaborating entity "altsyncram_5d81" for hierarchy "ch_t1:u_ch_94|altsyncram:altsyncram_component|altsyncram_5d81:auto_generated"
Info (12128): Elaborating entity "ch_t2" for hierarchy "ch_t2:u_ch_95"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_t2:u_ch_95|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_t2:u_ch_95|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_t2:u_ch_95|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_t2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6d81.tdf
    Info (12023): Found entity 1: altsyncram_6d81
Info (12128): Elaborating entity "altsyncram_6d81" for hierarchy "ch_t2:u_ch_95|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated"
Info (12128): Elaborating entity "ch_t3" for hierarchy "ch_t3:u_ch_96"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_t3:u_ch_96|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_t3:u_ch_96|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_t3:u_ch_96|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_t3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7d81.tdf
    Info (12023): Found entity 1: altsyncram_7d81
Info (12128): Elaborating entity "altsyncram_7d81" for hierarchy "ch_t3:u_ch_96|altsyncram:altsyncram_component|altsyncram_7d81:auto_generated"
Info (12128): Elaborating entity "ch_w0" for hierarchy "ch_w0:u_ch_97"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_w0:u_ch_97|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_w0:u_ch_97|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_w0:u_ch_97|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_w0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8d81.tdf
    Info (12023): Found entity 1: altsyncram_8d81
Info (12128): Elaborating entity "altsyncram_8d81" for hierarchy "ch_w0:u_ch_97|altsyncram:altsyncram_component|altsyncram_8d81:auto_generated"
Info (12128): Elaborating entity "ch_w1" for hierarchy "ch_w1:u_ch_98"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_w1:u_ch_98|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_w1:u_ch_98|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_w1:u_ch_98|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_w1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9d81.tdf
    Info (12023): Found entity 1: altsyncram_9d81
Info (12128): Elaborating entity "altsyncram_9d81" for hierarchy "ch_w1:u_ch_98|altsyncram:altsyncram_component|altsyncram_9d81:auto_generated"
Info (12128): Elaborating entity "ch_w2" for hierarchy "ch_w2:u_ch_99"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_w2:u_ch_99|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_w2:u_ch_99|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_w2:u_ch_99|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_w2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ad81.tdf
    Info (12023): Found entity 1: altsyncram_ad81
Info (12128): Elaborating entity "altsyncram_ad81" for hierarchy "ch_w2:u_ch_99|altsyncram:altsyncram_component|altsyncram_ad81:auto_generated"
Info (12128): Elaborating entity "ch_x0" for hierarchy "ch_x0:u_ch_100"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_x0:u_ch_100|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_x0:u_ch_100|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_x0:u_ch_100|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_x0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bd81.tdf
    Info (12023): Found entity 1: altsyncram_bd81
Info (12128): Elaborating entity "altsyncram_bd81" for hierarchy "ch_x0:u_ch_100|altsyncram:altsyncram_component|altsyncram_bd81:auto_generated"
Info (12128): Elaborating entity "ch_x1" for hierarchy "ch_x1:u_ch_101"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_x1:u_ch_101|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_x1:u_ch_101|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_x1:u_ch_101|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_x1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cd81.tdf
    Info (12023): Found entity 1: altsyncram_cd81
Info (12128): Elaborating entity "altsyncram_cd81" for hierarchy "ch_x1:u_ch_101|altsyncram:altsyncram_component|altsyncram_cd81:auto_generated"
Info (12128): Elaborating entity "ch_x2" for hierarchy "ch_x2:u_ch_102"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_x2:u_ch_102|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_x2:u_ch_102|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_x2:u_ch_102|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_x2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dd81.tdf
    Info (12023): Found entity 1: altsyncram_dd81
Info (12128): Elaborating entity "altsyncram_dd81" for hierarchy "ch_x2:u_ch_102|altsyncram:altsyncram_component|altsyncram_dd81:auto_generated"
Info (12128): Elaborating entity "ch_y0" for hierarchy "ch_y0:u_ch_103"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_y0:u_ch_103|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_y0:u_ch_103|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_y0:u_ch_103|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_y0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ed81.tdf
    Info (12023): Found entity 1: altsyncram_ed81
Info (12128): Elaborating entity "altsyncram_ed81" for hierarchy "ch_y0:u_ch_103|altsyncram:altsyncram_component|altsyncram_ed81:auto_generated"
Info (12128): Elaborating entity "ch_y1" for hierarchy "ch_y1:u_ch_104"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_y1:u_ch_104|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_y1:u_ch_104|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_y1:u_ch_104|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_y1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fd81.tdf
    Info (12023): Found entity 1: altsyncram_fd81
Info (12128): Elaborating entity "altsyncram_fd81" for hierarchy "ch_y1:u_ch_104|altsyncram:altsyncram_component|altsyncram_fd81:auto_generated"
Info (12128): Elaborating entity "ch_y2" for hierarchy "ch_y2:u_ch_105"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_y2:u_ch_105|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_y2:u_ch_105|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_y2:u_ch_105|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_y2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gd81.tdf
    Info (12023): Found entity 1: altsyncram_gd81
Info (12128): Elaborating entity "altsyncram_gd81" for hierarchy "ch_y2:u_ch_105|altsyncram:altsyncram_component|altsyncram_gd81:auto_generated"
Info (12128): Elaborating entity "ch_y3" for hierarchy "ch_y3:u_ch_106"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_y3:u_ch_106|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_y3:u_ch_106|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_y3:u_ch_106|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_y3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hd81.tdf
    Info (12023): Found entity 1: altsyncram_hd81
Info (12128): Elaborating entity "altsyncram_hd81" for hierarchy "ch_y3:u_ch_106|altsyncram:altsyncram_component|altsyncram_hd81:auto_generated"
Info (12128): Elaborating entity "ch_z0" for hierarchy "ch_z0:u_ch_107"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_z0:u_ch_107|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_z0:u_ch_107|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_z0:u_ch_107|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_z0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_id81.tdf
    Info (12023): Found entity 1: altsyncram_id81
Info (12128): Elaborating entity "altsyncram_id81" for hierarchy "ch_z0:u_ch_107|altsyncram:altsyncram_component|altsyncram_id81:auto_generated"
Info (12128): Elaborating entity "ch_z1" for hierarchy "ch_z1:u_ch_108"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_z1:u_ch_108|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_z1:u_ch_108|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_z1:u_ch_108|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_z1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jd81.tdf
    Info (12023): Found entity 1: altsyncram_jd81
Info (12128): Elaborating entity "altsyncram_jd81" for hierarchy "ch_z1:u_ch_108|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated"
Info (12128): Elaborating entity "ch_z2" for hierarchy "ch_z2:u_ch_109"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_z2:u_ch_109|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_z2:u_ch_109|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_z2:u_ch_109|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_z2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kd81.tdf
    Info (12023): Found entity 1: altsyncram_kd81
Info (12128): Elaborating entity "altsyncram_kd81" for hierarchy "ch_z2:u_ch_109|altsyncram:altsyncram_component|altsyncram_kd81:auto_generated"
Info (12128): Elaborating entity "ch_z3" for hierarchy "ch_z3:u_ch_110"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ch_z3:u_ch_110|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ch_z3:u_ch_110|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ch_z3:u_ch_110|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "alpha/ch_z3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ld81.tdf
    Info (12023): Found entity 1: altsyncram_ld81
Info (12128): Elaborating entity "altsyncram_ld81" for hierarchy "ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_z2:u_ch_109|altsyncram:altsyncram_component|altsyncram_kd81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_z1:u_ch_108|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_z0:u_ch_107|altsyncram:altsyncram_component|altsyncram_id81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_y3:u_ch_106|altsyncram:altsyncram_component|altsyncram_hd81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_y2:u_ch_105|altsyncram:altsyncram_component|altsyncram_gd81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_y1:u_ch_104|altsyncram:altsyncram_component|altsyncram_fd81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_y0:u_ch_103|altsyncram:altsyncram_component|altsyncram_ed81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_x2:u_ch_102|altsyncram:altsyncram_component|altsyncram_dd81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_x1:u_ch_101|altsyncram:altsyncram_component|altsyncram_cd81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_x0:u_ch_100|altsyncram:altsyncram_component|altsyncram_bd81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_w2:u_ch_99|altsyncram:altsyncram_component|altsyncram_ad81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_w1:u_ch_98|altsyncram:altsyncram_component|altsyncram_9d81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_w0:u_ch_97|altsyncram:altsyncram_component|altsyncram_8d81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_t3:u_ch_96|altsyncram:altsyncram_component|altsyncram_7d81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_t2:u_ch_95|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_t1:u_ch_94|altsyncram:altsyncram_component|altsyncram_5d81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_t0:u_ch_93|altsyncram:altsyncram_component|altsyncram_4d81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_s5:u_ch_92|altsyncram:altsyncram_component|altsyncram_3d81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_s4:u_ch_91|altsyncram:altsyncram_component|altsyncram_2d81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_s3:u_ch_90|altsyncram:altsyncram_component|altsyncram_1d81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_s2:u_ch_89|altsyncram:altsyncram_component|altsyncram_0d81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_s1:u_ch_88|altsyncram:altsyncram_component|altsyncram_vc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_s0:u_ch_87|altsyncram:altsyncram_component|altsyncram_uc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_r2:u_ch_86|altsyncram:altsyncram_component|altsyncram_tc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_r1:u_ch_85|altsyncram:altsyncram_component|altsyncram_sc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_r0:u_ch_84|altsyncram:altsyncram_component|altsyncram_rc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_q5:u_ch_83|altsyncram:altsyncram_component|altsyncram_qc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_q4:u_ch_82|altsyncram:altsyncram_component|altsyncram_pc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_q3:u_ch_81|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_q2:u_ch_80|altsyncram:altsyncram_component|altsyncram_nc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_q1:u_ch_79|altsyncram:altsyncram_component|altsyncram_mc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_q0:u_ch_78|altsyncram:altsyncram_component|altsyncram_lc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_p1:u_ch_77|altsyncram:altsyncram_component|altsyncram_kc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_p0:u_ch_76|altsyncram:altsyncram_component|altsyncram_jc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_o0:u_ch_75|altsyncram:altsyncram_component|altsyncram_ic81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_n3:u_ch_74|altsyncram:altsyncram_component|altsyncram_hc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_n2:u_ch_73|altsyncram:altsyncram_component|altsyncram_gc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_n1:u_ch_72|altsyncram:altsyncram_component|altsyncram_fc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_n0:u_ch_71|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_m2:u_ch_70|altsyncram:altsyncram_component|altsyncram_dc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_m1:u_ch_69|altsyncram:altsyncram_component|altsyncram_cc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_m0:u_ch_68|altsyncram:altsyncram_component|altsyncram_bc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_l3:u_ch_67|altsyncram:altsyncram_component|altsyncram_ac81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_l2:u_ch_66|altsyncram:altsyncram_component|altsyncram_9c81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_l1:u_ch_65|altsyncram:altsyncram_component|altsyncram_8c81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_l0:u_ch_64|altsyncram:altsyncram_component|altsyncram_7c81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_k3:u_ch_62|altsyncram:altsyncram_component|altsyncram_6c81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_k2:u_ch_61|altsyncram:altsyncram_component|altsyncram_5c81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_k1:u_ch_60|altsyncram:altsyncram_component|altsyncram_4c81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_k0:u_ch_59|altsyncram:altsyncram_component|altsyncram_3c81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_j2:u_ch_58|altsyncram:altsyncram_component|altsyncram_2c81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_j1:u_ch_57|altsyncram:altsyncram_component|altsyncram_1c81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_j0:u_ch_56|altsyncram:altsyncram_component|altsyncram_0c81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_h7:u_ch_54|altsyncram:altsyncram_component|altsyncram_vb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_h6:u_ch_53|altsyncram:altsyncram_component|altsyncram_rb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_h5:u_ch_52|altsyncram:altsyncram_component|altsyncram_qb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_h4:u_ch_51|altsyncram:altsyncram_component|altsyncram_pb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_h3:u_ch_50|altsyncram:altsyncram_component|altsyncram_ob81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_h2:u_ch_49|altsyncram:altsyncram_component|altsyncram_nb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_h1:u_ch_48|altsyncram:altsyncram_component|altsyncram_mb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_h0:u_ch_47|altsyncram:altsyncram_component|altsyncram_lb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_g6:u_ch_46|altsyncram:altsyncram_component|altsyncram_kb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_g5:u_ch_45|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_g4:u_ch_44|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_g3:u_ch_43|altsyncram:altsyncram_component|altsyncram_hb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_g2:u_ch_42|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_g1:u_ch_41|altsyncram:altsyncram_component|altsyncram_fb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_g0:u_ch_40|altsyncram:altsyncram_component|altsyncram_eb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_f5:u_ch_39|altsyncram:altsyncram_component|altsyncram_db81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_f4:u_ch_38|altsyncram:altsyncram_component|altsyncram_cb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_f3:u_ch_37|altsyncram:altsyncram_component|altsyncram_bb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_f2:u_ch_36|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_f1:u_ch_35|altsyncram:altsyncram_component|altsyncram_9b81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_f0:u_ch_34|altsyncram:altsyncram_component|altsyncram_8b81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_e0:u_ch_33|altsyncram:altsyncram_component|altsyncram_7b81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_d6:u_ch_32|altsyncram:altsyncram_component|altsyncram_6b81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_d5:u_ch_31|altsyncram:altsyncram_component|altsyncram_5b81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_d4:u_ch_30|altsyncram:altsyncram_component|altsyncram_4b81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_d3:u_ch_29|altsyncram:altsyncram_component|altsyncram_3b81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_d2:u_ch_28|altsyncram:altsyncram_component|altsyncram_2b81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_d1:u_ch_27|altsyncram:altsyncram_component|altsyncram_1b81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_d0:u_ch_26|altsyncram:altsyncram_component|altsyncram_0b81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_c5:u_ch_25|altsyncram:altsyncram_component|altsyncram_va81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_c4:u_ch_24|altsyncram:altsyncram_component|altsyncram_ua81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_c3:u_ch_23|altsyncram:altsyncram_component|altsyncram_ta81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_c2:u_ch_22|altsyncram:altsyncram_component|altsyncram_sa81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_c1:u_ch_21|altsyncram:altsyncram_component|altsyncram_ra81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_c0:u_ch_20|altsyncram:altsyncram_component|altsyncram_qa81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_bc:u_ch_19|altsyncram:altsyncram_component|altsyncram_ub81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_bb:u_ch_18|altsyncram:altsyncram_component|altsyncram_tb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_ba:u_ch_17|altsyncram:altsyncram_component|altsyncram_sb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_b9:u_ch_16|altsyncram:altsyncram_component|altsyncram_pa81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_b8:u_ch_15|altsyncram:altsyncram_component|altsyncram_oa81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_b7:u_ch_14|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_b6:u_ch_13|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_b5:u_ch_12|altsyncram:altsyncram_component|altsyncram_la81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_b4:u_ch_11|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_b3:u_ch_10|altsyncram:altsyncram_component|altsyncram_ja81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_b2:u_ch_9|altsyncram:altsyncram_component|altsyncram_ia81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_b1:u_ch_8|altsyncram:altsyncram_component|altsyncram_ha81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_b0:u_ch_7|altsyncram:altsyncram_component|altsyncram_ga81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_a5:u_ch_6|altsyncram:altsyncram_component|altsyncram_fa81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_a4:u_ch_5|altsyncram:altsyncram_component|altsyncram_ea81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_a3:u_ch_4|altsyncram:altsyncram_component|altsyncram_da81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_a2:u_ch_3|altsyncram:altsyncram_component|altsyncram_ca81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_a1:u_ch_2|altsyncram:altsyncram_component|altsyncram_ba81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_a0:u_ch_1|altsyncram:altsyncram_component|altsyncram_aa81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_com:u2_66|altsyncram:altsyncram_component|altsyncram_e681:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_dot:u2_65|altsyncram:altsyncram_component|altsyncram_m681:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_que:u2_64|altsyncram:altsyncram_component|altsyncram_q681:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_sur:u2_63|altsyncram:altsyncram_component|altsyncram_9781:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "num_9:u2_62|altsyncram:altsyncram_component|altsyncram_8u71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "num_8:u2_61|altsyncram:altsyncram_component|altsyncram_lv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "num_7:u2_60|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "num_6:u2_59|altsyncram:altsyncram_component|altsyncram_5u71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "num_5:u2_58|altsyncram:altsyncram_component|altsyncram_jv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "num_4:u2_57|altsyncram:altsyncram_component|altsyncram_3u71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "num_3:u2_56|altsyncram:altsyncram_component|altsyncram_fv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "num_2:u2_55|altsyncram:altsyncram_component|altsyncram_1u71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "num_1:u2_54|altsyncram:altsyncram_component|altsyncram_0u71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "num_0:u2_53|altsyncram:altsyncram_component|altsyncram_cv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_Z_caps:u2_52|altsyncram:altsyncram_component|altsyncram_8381:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_Y_caps:u2_51|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_X_caps:u2_50|altsyncram:altsyncram_component|altsyncram_6381:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_W_caps:u2_49|altsyncram:altsyncram_component|altsyncram_i481:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_V_caps:u2_48|altsyncram:altsyncram_component|altsyncram_4381:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_U_caps:u2_47|altsyncram:altsyncram_component|altsyncram_3381:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_T_caps:u2_46|altsyncram:altsyncram_component|altsyncram_f481:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_S_caps:u2_45|altsyncram:altsyncram_component|altsyncram_1381:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_R_caps:u2_44|altsyncram:altsyncram_component|altsyncram_d481:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_Q_caps:u2_43|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_P_caps:u2_42|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_O_caps:u2_41|altsyncram:altsyncram_component|altsyncram_t281:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_N_caps:u2_40|altsyncram:altsyncram_component|altsyncram_s281:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_M_caps:u2_39|altsyncram:altsyncram_component|altsyncram_8481:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_L_caps:u2_38|altsyncram:altsyncram_component|altsyncram_q281:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_K_caps:u2_37|altsyncram:altsyncram_component|altsyncram_6481:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_J_caps:u2_36|altsyncram:altsyncram_component|altsyncram_o281:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_I_caps:u2_35|altsyncram:altsyncram_component|altsyncram_n281:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_H_caps:u2_34|altsyncram:altsyncram_component|altsyncram_3481:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_G_caps:u2_33|altsyncram:altsyncram_component|altsyncram_l281:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_F_caps:u2_32|altsyncram:altsyncram_component|altsyncram_1481:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_E_caps:u2_31|altsyncram:altsyncram_component|altsyncram_j281:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_D_caps:u2_30|altsyncram:altsyncram_component|altsyncram_v381:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_C_caps:u2_29|altsyncram:altsyncram_component|altsyncram_h281:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_B_caps:u2_28|altsyncram:altsyncram_component|altsyncram_g281:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_A_caps:u2_27|altsyncram:altsyncram_component|altsyncram_s381:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_z:u2_26|altsyncram:altsyncram_component|altsyncram_9081:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_y:u2_25|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_x:u2_24|altsyncram:altsyncram_component|altsyncram_7081:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_w:u2_23|altsyncram:altsyncram_component|altsyncram_j181:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_v:u2_22|altsyncram:altsyncram_component|altsyncram_5081:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_u:u2_21|altsyncram:altsyncram_component|altsyncram_4081:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_t:u2_20|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_s:u2_19|altsyncram:altsyncram_component|altsyncram_2081:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_r:u2_18|altsyncram:altsyncram_component|altsyncram_e181:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_q:u2_17|altsyncram:altsyncram_component|altsyncram_0081:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_p:u2_16|altsyncram:altsyncram_component|altsyncram_c181:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_o:u2_15|altsyncram:altsyncram_component|altsyncram_uv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_n:u2_14|altsyncram:altsyncram_component|altsyncram_tv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_m:u2_13|altsyncram:altsyncram_component|altsyncram_9181:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_l:u2_12|altsyncram:altsyncram_component|altsyncram_rv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_k:u2_11|altsyncram:altsyncram_component|altsyncram_7181:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_j:u2_10|altsyncram:altsyncram_component|altsyncram_pv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_i:u2_9|altsyncram:altsyncram_component|altsyncram_ov71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_h:u2_8|altsyncram:altsyncram_component|altsyncram_4181:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_g:u2_7|altsyncram:altsyncram_component|altsyncram_mv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_f:u2_6|altsyncram:altsyncram_component|altsyncram_2181:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_e:u2_5|altsyncram:altsyncram_component|altsyncram_kv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_d:u2_4|altsyncram:altsyncram_component|altsyncram_0181:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_c:u2_3|altsyncram:altsyncram_component|altsyncram_iv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_b:u2_2|altsyncram:altsyncram_component|altsyncram_hv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_a:u2_1|altsyncram:altsyncram_component|altsyncram_t081:auto_generated|ram_block1a2"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_z2:u_ch_109|altsyncram:altsyncram_component|altsyncram_kd81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_z1:u_ch_108|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_z0:u_ch_107|altsyncram:altsyncram_component|altsyncram_id81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_y3:u_ch_106|altsyncram:altsyncram_component|altsyncram_hd81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_y2:u_ch_105|altsyncram:altsyncram_component|altsyncram_gd81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_y1:u_ch_104|altsyncram:altsyncram_component|altsyncram_fd81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_y0:u_ch_103|altsyncram:altsyncram_component|altsyncram_ed81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_x2:u_ch_102|altsyncram:altsyncram_component|altsyncram_dd81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_x1:u_ch_101|altsyncram:altsyncram_component|altsyncram_cd81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_x0:u_ch_100|altsyncram:altsyncram_component|altsyncram_bd81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_w2:u_ch_99|altsyncram:altsyncram_component|altsyncram_ad81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_w1:u_ch_98|altsyncram:altsyncram_component|altsyncram_9d81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_w0:u_ch_97|altsyncram:altsyncram_component|altsyncram_8d81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_t3:u_ch_96|altsyncram:altsyncram_component|altsyncram_7d81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_t2:u_ch_95|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_t1:u_ch_94|altsyncram:altsyncram_component|altsyncram_5d81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_t0:u_ch_93|altsyncram:altsyncram_component|altsyncram_4d81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_s5:u_ch_92|altsyncram:altsyncram_component|altsyncram_3d81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_s4:u_ch_91|altsyncram:altsyncram_component|altsyncram_2d81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_s3:u_ch_90|altsyncram:altsyncram_component|altsyncram_1d81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_s2:u_ch_89|altsyncram:altsyncram_component|altsyncram_0d81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_s1:u_ch_88|altsyncram:altsyncram_component|altsyncram_vc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_s0:u_ch_87|altsyncram:altsyncram_component|altsyncram_uc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_r2:u_ch_86|altsyncram:altsyncram_component|altsyncram_tc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_r1:u_ch_85|altsyncram:altsyncram_component|altsyncram_sc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_r0:u_ch_84|altsyncram:altsyncram_component|altsyncram_rc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_q5:u_ch_83|altsyncram:altsyncram_component|altsyncram_qc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_q4:u_ch_82|altsyncram:altsyncram_component|altsyncram_pc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_q3:u_ch_81|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_q2:u_ch_80|altsyncram:altsyncram_component|altsyncram_nc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_q1:u_ch_79|altsyncram:altsyncram_component|altsyncram_mc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_q0:u_ch_78|altsyncram:altsyncram_component|altsyncram_lc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_p1:u_ch_77|altsyncram:altsyncram_component|altsyncram_kc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_p0:u_ch_76|altsyncram:altsyncram_component|altsyncram_jc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_o0:u_ch_75|altsyncram:altsyncram_component|altsyncram_ic81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_n3:u_ch_74|altsyncram:altsyncram_component|altsyncram_hc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_n2:u_ch_73|altsyncram:altsyncram_component|altsyncram_gc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_n1:u_ch_72|altsyncram:altsyncram_component|altsyncram_fc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_n0:u_ch_71|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_m2:u_ch_70|altsyncram:altsyncram_component|altsyncram_dc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_m1:u_ch_69|altsyncram:altsyncram_component|altsyncram_cc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_m0:u_ch_68|altsyncram:altsyncram_component|altsyncram_bc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_l3:u_ch_67|altsyncram:altsyncram_component|altsyncram_ac81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_l2:u_ch_66|altsyncram:altsyncram_component|altsyncram_9c81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_l1:u_ch_65|altsyncram:altsyncram_component|altsyncram_8c81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_l0:u_ch_64|altsyncram:altsyncram_component|altsyncram_7c81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_k3:u_ch_62|altsyncram:altsyncram_component|altsyncram_6c81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_k2:u_ch_61|altsyncram:altsyncram_component|altsyncram_5c81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_k1:u_ch_60|altsyncram:altsyncram_component|altsyncram_4c81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_k0:u_ch_59|altsyncram:altsyncram_component|altsyncram_3c81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_j2:u_ch_58|altsyncram:altsyncram_component|altsyncram_2c81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_j1:u_ch_57|altsyncram:altsyncram_component|altsyncram_1c81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_j0:u_ch_56|altsyncram:altsyncram_component|altsyncram_0c81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_h7:u_ch_54|altsyncram:altsyncram_component|altsyncram_vb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_h6:u_ch_53|altsyncram:altsyncram_component|altsyncram_rb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_h5:u_ch_52|altsyncram:altsyncram_component|altsyncram_qb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_h4:u_ch_51|altsyncram:altsyncram_component|altsyncram_pb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_h3:u_ch_50|altsyncram:altsyncram_component|altsyncram_ob81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_h2:u_ch_49|altsyncram:altsyncram_component|altsyncram_nb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_h1:u_ch_48|altsyncram:altsyncram_component|altsyncram_mb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_h0:u_ch_47|altsyncram:altsyncram_component|altsyncram_lb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_g6:u_ch_46|altsyncram:altsyncram_component|altsyncram_kb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_g5:u_ch_45|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_g4:u_ch_44|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_g3:u_ch_43|altsyncram:altsyncram_component|altsyncram_hb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_g2:u_ch_42|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_g1:u_ch_41|altsyncram:altsyncram_component|altsyncram_fb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_g0:u_ch_40|altsyncram:altsyncram_component|altsyncram_eb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_f5:u_ch_39|altsyncram:altsyncram_component|altsyncram_db81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_f4:u_ch_38|altsyncram:altsyncram_component|altsyncram_cb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_f3:u_ch_37|altsyncram:altsyncram_component|altsyncram_bb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_f2:u_ch_36|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_f1:u_ch_35|altsyncram:altsyncram_component|altsyncram_9b81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_f0:u_ch_34|altsyncram:altsyncram_component|altsyncram_8b81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_e0:u_ch_33|altsyncram:altsyncram_component|altsyncram_7b81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_d6:u_ch_32|altsyncram:altsyncram_component|altsyncram_6b81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_d5:u_ch_31|altsyncram:altsyncram_component|altsyncram_5b81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_d4:u_ch_30|altsyncram:altsyncram_component|altsyncram_4b81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_d3:u_ch_29|altsyncram:altsyncram_component|altsyncram_3b81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_d2:u_ch_28|altsyncram:altsyncram_component|altsyncram_2b81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_d1:u_ch_27|altsyncram:altsyncram_component|altsyncram_1b81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_d0:u_ch_26|altsyncram:altsyncram_component|altsyncram_0b81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_c5:u_ch_25|altsyncram:altsyncram_component|altsyncram_va81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_c4:u_ch_24|altsyncram:altsyncram_component|altsyncram_ua81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_c3:u_ch_23|altsyncram:altsyncram_component|altsyncram_ta81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_c2:u_ch_22|altsyncram:altsyncram_component|altsyncram_sa81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_c1:u_ch_21|altsyncram:altsyncram_component|altsyncram_ra81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_c0:u_ch_20|altsyncram:altsyncram_component|altsyncram_qa81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_bc:u_ch_19|altsyncram:altsyncram_component|altsyncram_ub81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_bb:u_ch_18|altsyncram:altsyncram_component|altsyncram_tb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_ba:u_ch_17|altsyncram:altsyncram_component|altsyncram_sb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_b9:u_ch_16|altsyncram:altsyncram_component|altsyncram_pa81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_b8:u_ch_15|altsyncram:altsyncram_component|altsyncram_oa81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_b7:u_ch_14|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_b6:u_ch_13|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_b5:u_ch_12|altsyncram:altsyncram_component|altsyncram_la81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_b4:u_ch_11|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_b3:u_ch_10|altsyncram:altsyncram_component|altsyncram_ja81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_b2:u_ch_9|altsyncram:altsyncram_component|altsyncram_ia81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_b1:u_ch_8|altsyncram:altsyncram_component|altsyncram_ha81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_b0:u_ch_7|altsyncram:altsyncram_component|altsyncram_ga81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_a5:u_ch_6|altsyncram:altsyncram_component|altsyncram_fa81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_a4:u_ch_5|altsyncram:altsyncram_component|altsyncram_ea81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_a3:u_ch_4|altsyncram:altsyncram_component|altsyncram_da81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_a2:u_ch_3|altsyncram:altsyncram_component|altsyncram_ca81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_a1:u_ch_2|altsyncram:altsyncram_component|altsyncram_ba81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_a0:u_ch_1|altsyncram:altsyncram_component|altsyncram_aa81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_com:u2_66|altsyncram:altsyncram_component|altsyncram_e681:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_dot:u2_65|altsyncram:altsyncram_component|altsyncram_m681:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_que:u2_64|altsyncram:altsyncram_component|altsyncram_q681:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_sur:u2_63|altsyncram:altsyncram_component|altsyncram_9781:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "num_9:u2_62|altsyncram:altsyncram_component|altsyncram_8u71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "num_8:u2_61|altsyncram:altsyncram_component|altsyncram_lv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "num_7:u2_60|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "num_6:u2_59|altsyncram:altsyncram_component|altsyncram_5u71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "num_5:u2_58|altsyncram:altsyncram_component|altsyncram_jv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "num_4:u2_57|altsyncram:altsyncram_component|altsyncram_3u71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "num_3:u2_56|altsyncram:altsyncram_component|altsyncram_fv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "num_2:u2_55|altsyncram:altsyncram_component|altsyncram_1u71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "num_1:u2_54|altsyncram:altsyncram_component|altsyncram_0u71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "num_0:u2_53|altsyncram:altsyncram_component|altsyncram_cv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_Z_caps:u2_52|altsyncram:altsyncram_component|altsyncram_8381:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_Y_caps:u2_51|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_X_caps:u2_50|altsyncram:altsyncram_component|altsyncram_6381:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_W_caps:u2_49|altsyncram:altsyncram_component|altsyncram_i481:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_V_caps:u2_48|altsyncram:altsyncram_component|altsyncram_4381:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_U_caps:u2_47|altsyncram:altsyncram_component|altsyncram_3381:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_T_caps:u2_46|altsyncram:altsyncram_component|altsyncram_f481:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_S_caps:u2_45|altsyncram:altsyncram_component|altsyncram_1381:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_R_caps:u2_44|altsyncram:altsyncram_component|altsyncram_d481:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_Q_caps:u2_43|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_P_caps:u2_42|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_O_caps:u2_41|altsyncram:altsyncram_component|altsyncram_t281:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_N_caps:u2_40|altsyncram:altsyncram_component|altsyncram_s281:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_M_caps:u2_39|altsyncram:altsyncram_component|altsyncram_8481:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_L_caps:u2_38|altsyncram:altsyncram_component|altsyncram_q281:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_K_caps:u2_37|altsyncram:altsyncram_component|altsyncram_6481:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_J_caps:u2_36|altsyncram:altsyncram_component|altsyncram_o281:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_I_caps:u2_35|altsyncram:altsyncram_component|altsyncram_n281:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_H_caps:u2_34|altsyncram:altsyncram_component|altsyncram_3481:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_G_caps:u2_33|altsyncram:altsyncram_component|altsyncram_l281:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_F_caps:u2_32|altsyncram:altsyncram_component|altsyncram_1481:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_E_caps:u2_31|altsyncram:altsyncram_component|altsyncram_j281:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_D_caps:u2_30|altsyncram:altsyncram_component|altsyncram_v381:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_C_caps:u2_29|altsyncram:altsyncram_component|altsyncram_h281:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_B_caps:u2_28|altsyncram:altsyncram_component|altsyncram_g281:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_A_caps:u2_27|altsyncram:altsyncram_component|altsyncram_s381:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_z:u2_26|altsyncram:altsyncram_component|altsyncram_9081:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_y:u2_25|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_x:u2_24|altsyncram:altsyncram_component|altsyncram_7081:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_w:u2_23|altsyncram:altsyncram_component|altsyncram_j181:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_v:u2_22|altsyncram:altsyncram_component|altsyncram_5081:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_u:u2_21|altsyncram:altsyncram_component|altsyncram_4081:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_t:u2_20|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_s:u2_19|altsyncram:altsyncram_component|altsyncram_2081:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_r:u2_18|altsyncram:altsyncram_component|altsyncram_e181:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_q:u2_17|altsyncram:altsyncram_component|altsyncram_0081:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_p:u2_16|altsyncram:altsyncram_component|altsyncram_c181:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_o:u2_15|altsyncram:altsyncram_component|altsyncram_uv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_n:u2_14|altsyncram:altsyncram_component|altsyncram_tv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_m:u2_13|altsyncram:altsyncram_component|altsyncram_9181:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_l:u2_12|altsyncram:altsyncram_component|altsyncram_rv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_k:u2_11|altsyncram:altsyncram_component|altsyncram_7181:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_j:u2_10|altsyncram:altsyncram_component|altsyncram_pv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_i:u2_9|altsyncram:altsyncram_component|altsyncram_ov71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_h:u2_8|altsyncram:altsyncram_component|altsyncram_4181:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_g:u2_7|altsyncram:altsyncram_component|altsyncram_mv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_f:u2_6|altsyncram:altsyncram_component|altsyncram_2181:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_e:u2_5|altsyncram:altsyncram_component|altsyncram_kv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_d:u2_4|altsyncram:altsyncram_component|altsyncram_0181:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_c:u2_3|altsyncram:altsyncram_component|altsyncram_iv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_b:u2_2|altsyncram:altsyncram_component|altsyncram_hv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_a:u2_1|altsyncram:altsyncram_component|altsyncram_t081:auto_generated|ram_block1a1"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_z2:u_ch_109|altsyncram:altsyncram_component|altsyncram_kd81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_z1:u_ch_108|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_z0:u_ch_107|altsyncram:altsyncram_component|altsyncram_id81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_y3:u_ch_106|altsyncram:altsyncram_component|altsyncram_hd81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_y2:u_ch_105|altsyncram:altsyncram_component|altsyncram_gd81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_y1:u_ch_104|altsyncram:altsyncram_component|altsyncram_fd81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_y0:u_ch_103|altsyncram:altsyncram_component|altsyncram_ed81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_x2:u_ch_102|altsyncram:altsyncram_component|altsyncram_dd81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_x1:u_ch_101|altsyncram:altsyncram_component|altsyncram_cd81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_x0:u_ch_100|altsyncram:altsyncram_component|altsyncram_bd81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_w2:u_ch_99|altsyncram:altsyncram_component|altsyncram_ad81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_w1:u_ch_98|altsyncram:altsyncram_component|altsyncram_9d81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_w0:u_ch_97|altsyncram:altsyncram_component|altsyncram_8d81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_t3:u_ch_96|altsyncram:altsyncram_component|altsyncram_7d81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_t2:u_ch_95|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_t1:u_ch_94|altsyncram:altsyncram_component|altsyncram_5d81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_t0:u_ch_93|altsyncram:altsyncram_component|altsyncram_4d81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_s5:u_ch_92|altsyncram:altsyncram_component|altsyncram_3d81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_s4:u_ch_91|altsyncram:altsyncram_component|altsyncram_2d81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_s3:u_ch_90|altsyncram:altsyncram_component|altsyncram_1d81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_s2:u_ch_89|altsyncram:altsyncram_component|altsyncram_0d81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_s1:u_ch_88|altsyncram:altsyncram_component|altsyncram_vc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_s0:u_ch_87|altsyncram:altsyncram_component|altsyncram_uc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_r2:u_ch_86|altsyncram:altsyncram_component|altsyncram_tc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_r1:u_ch_85|altsyncram:altsyncram_component|altsyncram_sc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_r0:u_ch_84|altsyncram:altsyncram_component|altsyncram_rc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_q5:u_ch_83|altsyncram:altsyncram_component|altsyncram_qc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_q4:u_ch_82|altsyncram:altsyncram_component|altsyncram_pc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_q3:u_ch_81|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_q2:u_ch_80|altsyncram:altsyncram_component|altsyncram_nc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_q1:u_ch_79|altsyncram:altsyncram_component|altsyncram_mc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_q0:u_ch_78|altsyncram:altsyncram_component|altsyncram_lc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_p1:u_ch_77|altsyncram:altsyncram_component|altsyncram_kc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_p0:u_ch_76|altsyncram:altsyncram_component|altsyncram_jc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_o0:u_ch_75|altsyncram:altsyncram_component|altsyncram_ic81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_n3:u_ch_74|altsyncram:altsyncram_component|altsyncram_hc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_n2:u_ch_73|altsyncram:altsyncram_component|altsyncram_gc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_n1:u_ch_72|altsyncram:altsyncram_component|altsyncram_fc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_n0:u_ch_71|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_m2:u_ch_70|altsyncram:altsyncram_component|altsyncram_dc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_m1:u_ch_69|altsyncram:altsyncram_component|altsyncram_cc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_m0:u_ch_68|altsyncram:altsyncram_component|altsyncram_bc81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_l3:u_ch_67|altsyncram:altsyncram_component|altsyncram_ac81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_l2:u_ch_66|altsyncram:altsyncram_component|altsyncram_9c81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_l1:u_ch_65|altsyncram:altsyncram_component|altsyncram_8c81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_l0:u_ch_64|altsyncram:altsyncram_component|altsyncram_7c81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_k3:u_ch_62|altsyncram:altsyncram_component|altsyncram_6c81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_k2:u_ch_61|altsyncram:altsyncram_component|altsyncram_5c81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_k1:u_ch_60|altsyncram:altsyncram_component|altsyncram_4c81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_k0:u_ch_59|altsyncram:altsyncram_component|altsyncram_3c81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_j2:u_ch_58|altsyncram:altsyncram_component|altsyncram_2c81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_j1:u_ch_57|altsyncram:altsyncram_component|altsyncram_1c81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_j0:u_ch_56|altsyncram:altsyncram_component|altsyncram_0c81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_h7:u_ch_54|altsyncram:altsyncram_component|altsyncram_vb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_h6:u_ch_53|altsyncram:altsyncram_component|altsyncram_rb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_h5:u_ch_52|altsyncram:altsyncram_component|altsyncram_qb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_h4:u_ch_51|altsyncram:altsyncram_component|altsyncram_pb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_h3:u_ch_50|altsyncram:altsyncram_component|altsyncram_ob81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_h2:u_ch_49|altsyncram:altsyncram_component|altsyncram_nb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_h1:u_ch_48|altsyncram:altsyncram_component|altsyncram_mb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_h0:u_ch_47|altsyncram:altsyncram_component|altsyncram_lb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_g6:u_ch_46|altsyncram:altsyncram_component|altsyncram_kb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_g5:u_ch_45|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_g4:u_ch_44|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_g3:u_ch_43|altsyncram:altsyncram_component|altsyncram_hb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_g2:u_ch_42|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_g1:u_ch_41|altsyncram:altsyncram_component|altsyncram_fb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_g0:u_ch_40|altsyncram:altsyncram_component|altsyncram_eb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_f5:u_ch_39|altsyncram:altsyncram_component|altsyncram_db81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_f4:u_ch_38|altsyncram:altsyncram_component|altsyncram_cb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_f3:u_ch_37|altsyncram:altsyncram_component|altsyncram_bb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_f2:u_ch_36|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_f1:u_ch_35|altsyncram:altsyncram_component|altsyncram_9b81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_f0:u_ch_34|altsyncram:altsyncram_component|altsyncram_8b81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_e0:u_ch_33|altsyncram:altsyncram_component|altsyncram_7b81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_d6:u_ch_32|altsyncram:altsyncram_component|altsyncram_6b81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_d5:u_ch_31|altsyncram:altsyncram_component|altsyncram_5b81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_d4:u_ch_30|altsyncram:altsyncram_component|altsyncram_4b81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_d3:u_ch_29|altsyncram:altsyncram_component|altsyncram_3b81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_d2:u_ch_28|altsyncram:altsyncram_component|altsyncram_2b81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_d1:u_ch_27|altsyncram:altsyncram_component|altsyncram_1b81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_d0:u_ch_26|altsyncram:altsyncram_component|altsyncram_0b81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_c5:u_ch_25|altsyncram:altsyncram_component|altsyncram_va81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_c4:u_ch_24|altsyncram:altsyncram_component|altsyncram_ua81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_c3:u_ch_23|altsyncram:altsyncram_component|altsyncram_ta81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_c2:u_ch_22|altsyncram:altsyncram_component|altsyncram_sa81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_c1:u_ch_21|altsyncram:altsyncram_component|altsyncram_ra81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_c0:u_ch_20|altsyncram:altsyncram_component|altsyncram_qa81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_bc:u_ch_19|altsyncram:altsyncram_component|altsyncram_ub81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_bb:u_ch_18|altsyncram:altsyncram_component|altsyncram_tb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_ba:u_ch_17|altsyncram:altsyncram_component|altsyncram_sb81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_b9:u_ch_16|altsyncram:altsyncram_component|altsyncram_pa81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_b8:u_ch_15|altsyncram:altsyncram_component|altsyncram_oa81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_b7:u_ch_14|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_b6:u_ch_13|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_b5:u_ch_12|altsyncram:altsyncram_component|altsyncram_la81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_b4:u_ch_11|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_b3:u_ch_10|altsyncram:altsyncram_component|altsyncram_ja81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_b2:u_ch_9|altsyncram:altsyncram_component|altsyncram_ia81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_b1:u_ch_8|altsyncram:altsyncram_component|altsyncram_ha81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_b0:u_ch_7|altsyncram:altsyncram_component|altsyncram_ga81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_a5:u_ch_6|altsyncram:altsyncram_component|altsyncram_fa81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_a4:u_ch_5|altsyncram:altsyncram_component|altsyncram_ea81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_a3:u_ch_4|altsyncram:altsyncram_component|altsyncram_da81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_a2:u_ch_3|altsyncram:altsyncram_component|altsyncram_ca81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_a1:u_ch_2|altsyncram:altsyncram_component|altsyncram_ba81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ch_a0:u_ch_1|altsyncram:altsyncram_component|altsyncram_aa81:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_com:u2_66|altsyncram:altsyncram_component|altsyncram_e681:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_dot:u2_65|altsyncram:altsyncram_component|altsyncram_m681:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_que:u2_64|altsyncram:altsyncram_component|altsyncram_q681:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_sur:u2_63|altsyncram:altsyncram_component|altsyncram_9781:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "num_9:u2_62|altsyncram:altsyncram_component|altsyncram_8u71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "num_8:u2_61|altsyncram:altsyncram_component|altsyncram_lv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "num_7:u2_60|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "num_6:u2_59|altsyncram:altsyncram_component|altsyncram_5u71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "num_5:u2_58|altsyncram:altsyncram_component|altsyncram_jv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "num_4:u2_57|altsyncram:altsyncram_component|altsyncram_3u71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "num_3:u2_56|altsyncram:altsyncram_component|altsyncram_fv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "num_2:u2_55|altsyncram:altsyncram_component|altsyncram_1u71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "num_1:u2_54|altsyncram:altsyncram_component|altsyncram_0u71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "num_0:u2_53|altsyncram:altsyncram_component|altsyncram_cv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_Z_caps:u2_52|altsyncram:altsyncram_component|altsyncram_8381:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_Y_caps:u2_51|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_X_caps:u2_50|altsyncram:altsyncram_component|altsyncram_6381:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_W_caps:u2_49|altsyncram:altsyncram_component|altsyncram_i481:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_V_caps:u2_48|altsyncram:altsyncram_component|altsyncram_4381:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_U_caps:u2_47|altsyncram:altsyncram_component|altsyncram_3381:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_T_caps:u2_46|altsyncram:altsyncram_component|altsyncram_f481:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_S_caps:u2_45|altsyncram:altsyncram_component|altsyncram_1381:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_R_caps:u2_44|altsyncram:altsyncram_component|altsyncram_d481:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_Q_caps:u2_43|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_P_caps:u2_42|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_O_caps:u2_41|altsyncram:altsyncram_component|altsyncram_t281:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_N_caps:u2_40|altsyncram:altsyncram_component|altsyncram_s281:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_M_caps:u2_39|altsyncram:altsyncram_component|altsyncram_8481:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_L_caps:u2_38|altsyncram:altsyncram_component|altsyncram_q281:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_K_caps:u2_37|altsyncram:altsyncram_component|altsyncram_6481:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_J_caps:u2_36|altsyncram:altsyncram_component|altsyncram_o281:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_I_caps:u2_35|altsyncram:altsyncram_component|altsyncram_n281:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_H_caps:u2_34|altsyncram:altsyncram_component|altsyncram_3481:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_G_caps:u2_33|altsyncram:altsyncram_component|altsyncram_l281:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_F_caps:u2_32|altsyncram:altsyncram_component|altsyncram_1481:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_E_caps:u2_31|altsyncram:altsyncram_component|altsyncram_j281:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_D_caps:u2_30|altsyncram:altsyncram_component|altsyncram_v381:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_C_caps:u2_29|altsyncram:altsyncram_component|altsyncram_h281:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_B_caps:u2_28|altsyncram:altsyncram_component|altsyncram_g281:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_A_caps:u2_27|altsyncram:altsyncram_component|altsyncram_s381:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_z:u2_26|altsyncram:altsyncram_component|altsyncram_9081:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_y:u2_25|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_x:u2_24|altsyncram:altsyncram_component|altsyncram_7081:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_w:u2_23|altsyncram:altsyncram_component|altsyncram_j181:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_v:u2_22|altsyncram:altsyncram_component|altsyncram_5081:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_u:u2_21|altsyncram:altsyncram_component|altsyncram_4081:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_t:u2_20|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_s:u2_19|altsyncram:altsyncram_component|altsyncram_2081:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_r:u2_18|altsyncram:altsyncram_component|altsyncram_e181:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_q:u2_17|altsyncram:altsyncram_component|altsyncram_0081:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_p:u2_16|altsyncram:altsyncram_component|altsyncram_c181:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_o:u2_15|altsyncram:altsyncram_component|altsyncram_uv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_n:u2_14|altsyncram:altsyncram_component|altsyncram_tv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_m:u2_13|altsyncram:altsyncram_component|altsyncram_9181:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_l:u2_12|altsyncram:altsyncram_component|altsyncram_rv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_k:u2_11|altsyncram:altsyncram_component|altsyncram_7181:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_j:u2_10|altsyncram:altsyncram_component|altsyncram_pv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_i:u2_9|altsyncram:altsyncram_component|altsyncram_ov71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_h:u2_8|altsyncram:altsyncram_component|altsyncram_4181:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_g:u2_7|altsyncram:altsyncram_component|altsyncram_mv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_f:u2_6|altsyncram:altsyncram_component|altsyncram_2181:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_e:u2_5|altsyncram:altsyncram_component|altsyncram_kv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_d:u2_4|altsyncram:altsyncram_component|altsyncram_0181:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_c:u2_3|altsyncram:altsyncram_component|altsyncram_iv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_b:u2_2|altsyncram:altsyncram_component|altsyncram_hv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "alpha_a:u2_1|altsyncram:altsyncram_component|altsyncram_t081:auto_generated|ram_block1a2"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "alpha_a:u2_1|altsyncram:altsyncram_component|altsyncram_t081:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_b:u2_2|altsyncram:altsyncram_component|altsyncram_hv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_c:u2_3|altsyncram:altsyncram_component|altsyncram_iv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_d:u2_4|altsyncram:altsyncram_component|altsyncram_0181:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_e:u2_5|altsyncram:altsyncram_component|altsyncram_kv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_f:u2_6|altsyncram:altsyncram_component|altsyncram_2181:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_g:u2_7|altsyncram:altsyncram_component|altsyncram_mv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_h:u2_8|altsyncram:altsyncram_component|altsyncram_4181:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_i:u2_9|altsyncram:altsyncram_component|altsyncram_ov71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_j:u2_10|altsyncram:altsyncram_component|altsyncram_pv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_k:u2_11|altsyncram:altsyncram_component|altsyncram_7181:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_l:u2_12|altsyncram:altsyncram_component|altsyncram_rv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_m:u2_13|altsyncram:altsyncram_component|altsyncram_9181:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_n:u2_14|altsyncram:altsyncram_component|altsyncram_tv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_o:u2_15|altsyncram:altsyncram_component|altsyncram_uv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_p:u2_16|altsyncram:altsyncram_component|altsyncram_c181:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_q:u2_17|altsyncram:altsyncram_component|altsyncram_0081:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_r:u2_18|altsyncram:altsyncram_component|altsyncram_e181:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_s:u2_19|altsyncram:altsyncram_component|altsyncram_2081:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_t:u2_20|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_u:u2_21|altsyncram:altsyncram_component|altsyncram_4081:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_v:u2_22|altsyncram:altsyncram_component|altsyncram_5081:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_w:u2_23|altsyncram:altsyncram_component|altsyncram_j181:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_x:u2_24|altsyncram:altsyncram_component|altsyncram_7081:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_y:u2_25|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_z:u2_26|altsyncram:altsyncram_component|altsyncram_9081:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_A_caps:u2_27|altsyncram:altsyncram_component|altsyncram_s381:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_B_caps:u2_28|altsyncram:altsyncram_component|altsyncram_g281:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_C_caps:u2_29|altsyncram:altsyncram_component|altsyncram_h281:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_D_caps:u2_30|altsyncram:altsyncram_component|altsyncram_v381:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_E_caps:u2_31|altsyncram:altsyncram_component|altsyncram_j281:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_F_caps:u2_32|altsyncram:altsyncram_component|altsyncram_1481:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_G_caps:u2_33|altsyncram:altsyncram_component|altsyncram_l281:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_H_caps:u2_34|altsyncram:altsyncram_component|altsyncram_3481:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_I_caps:u2_35|altsyncram:altsyncram_component|altsyncram_n281:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_J_caps:u2_36|altsyncram:altsyncram_component|altsyncram_o281:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_K_caps:u2_37|altsyncram:altsyncram_component|altsyncram_6481:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_L_caps:u2_38|altsyncram:altsyncram_component|altsyncram_q281:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_M_caps:u2_39|altsyncram:altsyncram_component|altsyncram_8481:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_N_caps:u2_40|altsyncram:altsyncram_component|altsyncram_s281:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_O_caps:u2_41|altsyncram:altsyncram_component|altsyncram_t281:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_P_caps:u2_42|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_Q_caps:u2_43|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_R_caps:u2_44|altsyncram:altsyncram_component|altsyncram_d481:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_S_caps:u2_45|altsyncram:altsyncram_component|altsyncram_1381:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_T_caps:u2_46|altsyncram:altsyncram_component|altsyncram_f481:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_U_caps:u2_47|altsyncram:altsyncram_component|altsyncram_3381:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_V_caps:u2_48|altsyncram:altsyncram_component|altsyncram_4381:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_W_caps:u2_49|altsyncram:altsyncram_component|altsyncram_i481:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_X_caps:u2_50|altsyncram:altsyncram_component|altsyncram_6381:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_Y_caps:u2_51|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_Z_caps:u2_52|altsyncram:altsyncram_component|altsyncram_8381:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "num_0:u2_53|altsyncram:altsyncram_component|altsyncram_cv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "num_1:u2_54|altsyncram:altsyncram_component|altsyncram_0u71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "num_2:u2_55|altsyncram:altsyncram_component|altsyncram_1u71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "num_3:u2_56|altsyncram:altsyncram_component|altsyncram_fv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "num_4:u2_57|altsyncram:altsyncram_component|altsyncram_3u71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "num_5:u2_58|altsyncram:altsyncram_component|altsyncram_jv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "num_6:u2_59|altsyncram:altsyncram_component|altsyncram_5u71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "num_7:u2_60|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "num_8:u2_61|altsyncram:altsyncram_component|altsyncram_lv71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "num_9:u2_62|altsyncram:altsyncram_component|altsyncram_8u71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_sur:u2_63|altsyncram:altsyncram_component|altsyncram_9781:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_que:u2_64|altsyncram:altsyncram_component|altsyncram_q681:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_dot:u2_65|altsyncram:altsyncram_component|altsyncram_m681:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "alpha_com:u2_66|altsyncram:altsyncram_component|altsyncram_e681:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_a0:u_ch_1|altsyncram:altsyncram_component|altsyncram_aa81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_a1:u_ch_2|altsyncram:altsyncram_component|altsyncram_ba81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_a2:u_ch_3|altsyncram:altsyncram_component|altsyncram_ca81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_a3:u_ch_4|altsyncram:altsyncram_component|altsyncram_da81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_a4:u_ch_5|altsyncram:altsyncram_component|altsyncram_ea81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_a5:u_ch_6|altsyncram:altsyncram_component|altsyncram_fa81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_b0:u_ch_7|altsyncram:altsyncram_component|altsyncram_ga81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_b1:u_ch_8|altsyncram:altsyncram_component|altsyncram_ha81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_b2:u_ch_9|altsyncram:altsyncram_component|altsyncram_ia81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_b3:u_ch_10|altsyncram:altsyncram_component|altsyncram_ja81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_b4:u_ch_11|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_b5:u_ch_12|altsyncram:altsyncram_component|altsyncram_la81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_b6:u_ch_13|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_b7:u_ch_14|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_b8:u_ch_15|altsyncram:altsyncram_component|altsyncram_oa81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_b9:u_ch_16|altsyncram:altsyncram_component|altsyncram_pa81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_ba:u_ch_17|altsyncram:altsyncram_component|altsyncram_sb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_bb:u_ch_18|altsyncram:altsyncram_component|altsyncram_tb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_bc:u_ch_19|altsyncram:altsyncram_component|altsyncram_ub81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_c0:u_ch_20|altsyncram:altsyncram_component|altsyncram_qa81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_c1:u_ch_21|altsyncram:altsyncram_component|altsyncram_ra81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_c2:u_ch_22|altsyncram:altsyncram_component|altsyncram_sa81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_c3:u_ch_23|altsyncram:altsyncram_component|altsyncram_ta81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_c4:u_ch_24|altsyncram:altsyncram_component|altsyncram_ua81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_c5:u_ch_25|altsyncram:altsyncram_component|altsyncram_va81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_d0:u_ch_26|altsyncram:altsyncram_component|altsyncram_0b81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_d1:u_ch_27|altsyncram:altsyncram_component|altsyncram_1b81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_d2:u_ch_28|altsyncram:altsyncram_component|altsyncram_2b81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_d3:u_ch_29|altsyncram:altsyncram_component|altsyncram_3b81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_d4:u_ch_30|altsyncram:altsyncram_component|altsyncram_4b81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_d5:u_ch_31|altsyncram:altsyncram_component|altsyncram_5b81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_d6:u_ch_32|altsyncram:altsyncram_component|altsyncram_6b81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_e0:u_ch_33|altsyncram:altsyncram_component|altsyncram_7b81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_f0:u_ch_34|altsyncram:altsyncram_component|altsyncram_8b81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_f1:u_ch_35|altsyncram:altsyncram_component|altsyncram_9b81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_f2:u_ch_36|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_f3:u_ch_37|altsyncram:altsyncram_component|altsyncram_bb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_f4:u_ch_38|altsyncram:altsyncram_component|altsyncram_cb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_f5:u_ch_39|altsyncram:altsyncram_component|altsyncram_db81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_g0:u_ch_40|altsyncram:altsyncram_component|altsyncram_eb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_g1:u_ch_41|altsyncram:altsyncram_component|altsyncram_fb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_g2:u_ch_42|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_g3:u_ch_43|altsyncram:altsyncram_component|altsyncram_hb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_g4:u_ch_44|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_g5:u_ch_45|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_g6:u_ch_46|altsyncram:altsyncram_component|altsyncram_kb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_h0:u_ch_47|altsyncram:altsyncram_component|altsyncram_lb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_h1:u_ch_48|altsyncram:altsyncram_component|altsyncram_mb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_h2:u_ch_49|altsyncram:altsyncram_component|altsyncram_nb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_h3:u_ch_50|altsyncram:altsyncram_component|altsyncram_ob81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_h4:u_ch_51|altsyncram:altsyncram_component|altsyncram_pb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_h5:u_ch_52|altsyncram:altsyncram_component|altsyncram_qb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_h6:u_ch_53|altsyncram:altsyncram_component|altsyncram_rb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_h7:u_ch_54|altsyncram:altsyncram_component|altsyncram_vb81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_j0:u_ch_56|altsyncram:altsyncram_component|altsyncram_0c81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_j1:u_ch_57|altsyncram:altsyncram_component|altsyncram_1c81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_j2:u_ch_58|altsyncram:altsyncram_component|altsyncram_2c81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_k0:u_ch_59|altsyncram:altsyncram_component|altsyncram_3c81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_k1:u_ch_60|altsyncram:altsyncram_component|altsyncram_4c81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_k2:u_ch_61|altsyncram:altsyncram_component|altsyncram_5c81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_k3:u_ch_62|altsyncram:altsyncram_component|altsyncram_6c81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_l0:u_ch_64|altsyncram:altsyncram_component|altsyncram_7c81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_l1:u_ch_65|altsyncram:altsyncram_component|altsyncram_8c81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_l2:u_ch_66|altsyncram:altsyncram_component|altsyncram_9c81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_l3:u_ch_67|altsyncram:altsyncram_component|altsyncram_ac81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_m0:u_ch_68|altsyncram:altsyncram_component|altsyncram_bc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_m1:u_ch_69|altsyncram:altsyncram_component|altsyncram_cc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_m2:u_ch_70|altsyncram:altsyncram_component|altsyncram_dc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_n0:u_ch_71|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_n1:u_ch_72|altsyncram:altsyncram_component|altsyncram_fc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_n2:u_ch_73|altsyncram:altsyncram_component|altsyncram_gc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_n3:u_ch_74|altsyncram:altsyncram_component|altsyncram_hc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_o0:u_ch_75|altsyncram:altsyncram_component|altsyncram_ic81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_p0:u_ch_76|altsyncram:altsyncram_component|altsyncram_jc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_p1:u_ch_77|altsyncram:altsyncram_component|altsyncram_kc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_q0:u_ch_78|altsyncram:altsyncram_component|altsyncram_lc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_q1:u_ch_79|altsyncram:altsyncram_component|altsyncram_mc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_q2:u_ch_80|altsyncram:altsyncram_component|altsyncram_nc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_q3:u_ch_81|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_q4:u_ch_82|altsyncram:altsyncram_component|altsyncram_pc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_q5:u_ch_83|altsyncram:altsyncram_component|altsyncram_qc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_r0:u_ch_84|altsyncram:altsyncram_component|altsyncram_rc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_r1:u_ch_85|altsyncram:altsyncram_component|altsyncram_sc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_r2:u_ch_86|altsyncram:altsyncram_component|altsyncram_tc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_s0:u_ch_87|altsyncram:altsyncram_component|altsyncram_uc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_s1:u_ch_88|altsyncram:altsyncram_component|altsyncram_vc81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_s2:u_ch_89|altsyncram:altsyncram_component|altsyncram_0d81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_s3:u_ch_90|altsyncram:altsyncram_component|altsyncram_1d81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_s4:u_ch_91|altsyncram:altsyncram_component|altsyncram_2d81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_s5:u_ch_92|altsyncram:altsyncram_component|altsyncram_3d81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_t0:u_ch_93|altsyncram:altsyncram_component|altsyncram_4d81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_t1:u_ch_94|altsyncram:altsyncram_component|altsyncram_5d81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_t2:u_ch_95|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_t3:u_ch_96|altsyncram:altsyncram_component|altsyncram_7d81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_w0:u_ch_97|altsyncram:altsyncram_component|altsyncram_8d81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_w1:u_ch_98|altsyncram:altsyncram_component|altsyncram_9d81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_w2:u_ch_99|altsyncram:altsyncram_component|altsyncram_ad81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_x0:u_ch_100|altsyncram:altsyncram_component|altsyncram_bd81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_x1:u_ch_101|altsyncram:altsyncram_component|altsyncram_cd81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_x2:u_ch_102|altsyncram:altsyncram_component|altsyncram_dd81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_y0:u_ch_103|altsyncram:altsyncram_component|altsyncram_ed81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_y1:u_ch_104|altsyncram:altsyncram_component|altsyncram_fd81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_y2:u_ch_105|altsyncram:altsyncram_component|altsyncram_gd81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_y3:u_ch_106|altsyncram:altsyncram_component|altsyncram_hd81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_z0:u_ch_107|altsyncram:altsyncram_component|altsyncram_id81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_z1:u_ch_108|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_z2:u_ch_109|altsyncram:altsyncram_component|altsyncram_kd81:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|ram_block1a1"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "alpha_a:u2_1|altsyncram:altsyncram_component|altsyncram_t081:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_b:u2_2|altsyncram:altsyncram_component|altsyncram_hv71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_c:u2_3|altsyncram:altsyncram_component|altsyncram_iv71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_d:u2_4|altsyncram:altsyncram_component|altsyncram_0181:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_e:u2_5|altsyncram:altsyncram_component|altsyncram_kv71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_f:u2_6|altsyncram:altsyncram_component|altsyncram_2181:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_g:u2_7|altsyncram:altsyncram_component|altsyncram_mv71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_h:u2_8|altsyncram:altsyncram_component|altsyncram_4181:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_i:u2_9|altsyncram:altsyncram_component|altsyncram_ov71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_j:u2_10|altsyncram:altsyncram_component|altsyncram_pv71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_k:u2_11|altsyncram:altsyncram_component|altsyncram_7181:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_l:u2_12|altsyncram:altsyncram_component|altsyncram_rv71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_m:u2_13|altsyncram:altsyncram_component|altsyncram_9181:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_n:u2_14|altsyncram:altsyncram_component|altsyncram_tv71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_o:u2_15|altsyncram:altsyncram_component|altsyncram_uv71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_p:u2_16|altsyncram:altsyncram_component|altsyncram_c181:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_q:u2_17|altsyncram:altsyncram_component|altsyncram_0081:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_r:u2_18|altsyncram:altsyncram_component|altsyncram_e181:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_s:u2_19|altsyncram:altsyncram_component|altsyncram_2081:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_t:u2_20|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_u:u2_21|altsyncram:altsyncram_component|altsyncram_4081:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_v:u2_22|altsyncram:altsyncram_component|altsyncram_5081:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_w:u2_23|altsyncram:altsyncram_component|altsyncram_j181:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_x:u2_24|altsyncram:altsyncram_component|altsyncram_7081:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_y:u2_25|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_z:u2_26|altsyncram:altsyncram_component|altsyncram_9081:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_A_caps:u2_27|altsyncram:altsyncram_component|altsyncram_s381:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_B_caps:u2_28|altsyncram:altsyncram_component|altsyncram_g281:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_C_caps:u2_29|altsyncram:altsyncram_component|altsyncram_h281:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_D_caps:u2_30|altsyncram:altsyncram_component|altsyncram_v381:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_E_caps:u2_31|altsyncram:altsyncram_component|altsyncram_j281:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_F_caps:u2_32|altsyncram:altsyncram_component|altsyncram_1481:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_G_caps:u2_33|altsyncram:altsyncram_component|altsyncram_l281:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_H_caps:u2_34|altsyncram:altsyncram_component|altsyncram_3481:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_I_caps:u2_35|altsyncram:altsyncram_component|altsyncram_n281:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_J_caps:u2_36|altsyncram:altsyncram_component|altsyncram_o281:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_K_caps:u2_37|altsyncram:altsyncram_component|altsyncram_6481:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_L_caps:u2_38|altsyncram:altsyncram_component|altsyncram_q281:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_M_caps:u2_39|altsyncram:altsyncram_component|altsyncram_8481:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_N_caps:u2_40|altsyncram:altsyncram_component|altsyncram_s281:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_O_caps:u2_41|altsyncram:altsyncram_component|altsyncram_t281:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_P_caps:u2_42|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_Q_caps:u2_43|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_R_caps:u2_44|altsyncram:altsyncram_component|altsyncram_d481:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_S_caps:u2_45|altsyncram:altsyncram_component|altsyncram_1381:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_T_caps:u2_46|altsyncram:altsyncram_component|altsyncram_f481:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_U_caps:u2_47|altsyncram:altsyncram_component|altsyncram_3381:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_V_caps:u2_48|altsyncram:altsyncram_component|altsyncram_4381:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_W_caps:u2_49|altsyncram:altsyncram_component|altsyncram_i481:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_X_caps:u2_50|altsyncram:altsyncram_component|altsyncram_6381:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_Y_caps:u2_51|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_Z_caps:u2_52|altsyncram:altsyncram_component|altsyncram_8381:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "num_0:u2_53|altsyncram:altsyncram_component|altsyncram_cv71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "num_1:u2_54|altsyncram:altsyncram_component|altsyncram_0u71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "num_2:u2_55|altsyncram:altsyncram_component|altsyncram_1u71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "num_3:u2_56|altsyncram:altsyncram_component|altsyncram_fv71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "num_4:u2_57|altsyncram:altsyncram_component|altsyncram_3u71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "num_5:u2_58|altsyncram:altsyncram_component|altsyncram_jv71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "num_6:u2_59|altsyncram:altsyncram_component|altsyncram_5u71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "num_7:u2_60|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "num_8:u2_61|altsyncram:altsyncram_component|altsyncram_lv71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "num_9:u2_62|altsyncram:altsyncram_component|altsyncram_8u71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_sur:u2_63|altsyncram:altsyncram_component|altsyncram_9781:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_que:u2_64|altsyncram:altsyncram_component|altsyncram_q681:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_dot:u2_65|altsyncram:altsyncram_component|altsyncram_m681:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "alpha_com:u2_66|altsyncram:altsyncram_component|altsyncram_e681:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_a0:u_ch_1|altsyncram:altsyncram_component|altsyncram_aa81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_a1:u_ch_2|altsyncram:altsyncram_component|altsyncram_ba81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_a2:u_ch_3|altsyncram:altsyncram_component|altsyncram_ca81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_a3:u_ch_4|altsyncram:altsyncram_component|altsyncram_da81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_a4:u_ch_5|altsyncram:altsyncram_component|altsyncram_ea81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_a5:u_ch_6|altsyncram:altsyncram_component|altsyncram_fa81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_b0:u_ch_7|altsyncram:altsyncram_component|altsyncram_ga81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_b1:u_ch_8|altsyncram:altsyncram_component|altsyncram_ha81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_b2:u_ch_9|altsyncram:altsyncram_component|altsyncram_ia81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_b3:u_ch_10|altsyncram:altsyncram_component|altsyncram_ja81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_b4:u_ch_11|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_b5:u_ch_12|altsyncram:altsyncram_component|altsyncram_la81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_b6:u_ch_13|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_b7:u_ch_14|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_b8:u_ch_15|altsyncram:altsyncram_component|altsyncram_oa81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_b9:u_ch_16|altsyncram:altsyncram_component|altsyncram_pa81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_ba:u_ch_17|altsyncram:altsyncram_component|altsyncram_sb81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_bb:u_ch_18|altsyncram:altsyncram_component|altsyncram_tb81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_bc:u_ch_19|altsyncram:altsyncram_component|altsyncram_ub81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_c0:u_ch_20|altsyncram:altsyncram_component|altsyncram_qa81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_c1:u_ch_21|altsyncram:altsyncram_component|altsyncram_ra81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_c2:u_ch_22|altsyncram:altsyncram_component|altsyncram_sa81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_c3:u_ch_23|altsyncram:altsyncram_component|altsyncram_ta81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_c4:u_ch_24|altsyncram:altsyncram_component|altsyncram_ua81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_c5:u_ch_25|altsyncram:altsyncram_component|altsyncram_va81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_d0:u_ch_26|altsyncram:altsyncram_component|altsyncram_0b81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_d1:u_ch_27|altsyncram:altsyncram_component|altsyncram_1b81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_d2:u_ch_28|altsyncram:altsyncram_component|altsyncram_2b81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_d3:u_ch_29|altsyncram:altsyncram_component|altsyncram_3b81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_d4:u_ch_30|altsyncram:altsyncram_component|altsyncram_4b81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_d5:u_ch_31|altsyncram:altsyncram_component|altsyncram_5b81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_d6:u_ch_32|altsyncram:altsyncram_component|altsyncram_6b81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_e0:u_ch_33|altsyncram:altsyncram_component|altsyncram_7b81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_f0:u_ch_34|altsyncram:altsyncram_component|altsyncram_8b81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_f1:u_ch_35|altsyncram:altsyncram_component|altsyncram_9b81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_f2:u_ch_36|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_f3:u_ch_37|altsyncram:altsyncram_component|altsyncram_bb81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_f4:u_ch_38|altsyncram:altsyncram_component|altsyncram_cb81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_f5:u_ch_39|altsyncram:altsyncram_component|altsyncram_db81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_g0:u_ch_40|altsyncram:altsyncram_component|altsyncram_eb81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_g1:u_ch_41|altsyncram:altsyncram_component|altsyncram_fb81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_g2:u_ch_42|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_g3:u_ch_43|altsyncram:altsyncram_component|altsyncram_hb81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_g4:u_ch_44|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_g5:u_ch_45|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_g6:u_ch_46|altsyncram:altsyncram_component|altsyncram_kb81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_h0:u_ch_47|altsyncram:altsyncram_component|altsyncram_lb81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_h1:u_ch_48|altsyncram:altsyncram_component|altsyncram_mb81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_h2:u_ch_49|altsyncram:altsyncram_component|altsyncram_nb81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_h3:u_ch_50|altsyncram:altsyncram_component|altsyncram_ob81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_h4:u_ch_51|altsyncram:altsyncram_component|altsyncram_pb81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_h5:u_ch_52|altsyncram:altsyncram_component|altsyncram_qb81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_h6:u_ch_53|altsyncram:altsyncram_component|altsyncram_rb81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_h7:u_ch_54|altsyncram:altsyncram_component|altsyncram_vb81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_j0:u_ch_56|altsyncram:altsyncram_component|altsyncram_0c81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_j1:u_ch_57|altsyncram:altsyncram_component|altsyncram_1c81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_j2:u_ch_58|altsyncram:altsyncram_component|altsyncram_2c81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_k0:u_ch_59|altsyncram:altsyncram_component|altsyncram_3c81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_k1:u_ch_60|altsyncram:altsyncram_component|altsyncram_4c81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_k2:u_ch_61|altsyncram:altsyncram_component|altsyncram_5c81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_k3:u_ch_62|altsyncram:altsyncram_component|altsyncram_6c81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_l0:u_ch_64|altsyncram:altsyncram_component|altsyncram_7c81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_l1:u_ch_65|altsyncram:altsyncram_component|altsyncram_8c81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_l2:u_ch_66|altsyncram:altsyncram_component|altsyncram_9c81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_l3:u_ch_67|altsyncram:altsyncram_component|altsyncram_ac81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_m0:u_ch_68|altsyncram:altsyncram_component|altsyncram_bc81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_m1:u_ch_69|altsyncram:altsyncram_component|altsyncram_cc81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_m2:u_ch_70|altsyncram:altsyncram_component|altsyncram_dc81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_n0:u_ch_71|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_n1:u_ch_72|altsyncram:altsyncram_component|altsyncram_fc81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_n2:u_ch_73|altsyncram:altsyncram_component|altsyncram_gc81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_n3:u_ch_74|altsyncram:altsyncram_component|altsyncram_hc81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_o0:u_ch_75|altsyncram:altsyncram_component|altsyncram_ic81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_p0:u_ch_76|altsyncram:altsyncram_component|altsyncram_jc81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_p1:u_ch_77|altsyncram:altsyncram_component|altsyncram_kc81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_q0:u_ch_78|altsyncram:altsyncram_component|altsyncram_lc81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_q1:u_ch_79|altsyncram:altsyncram_component|altsyncram_mc81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_q2:u_ch_80|altsyncram:altsyncram_component|altsyncram_nc81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_q3:u_ch_81|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_q4:u_ch_82|altsyncram:altsyncram_component|altsyncram_pc81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_q5:u_ch_83|altsyncram:altsyncram_component|altsyncram_qc81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_r0:u_ch_84|altsyncram:altsyncram_component|altsyncram_rc81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_r1:u_ch_85|altsyncram:altsyncram_component|altsyncram_sc81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_r2:u_ch_86|altsyncram:altsyncram_component|altsyncram_tc81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_s0:u_ch_87|altsyncram:altsyncram_component|altsyncram_uc81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_s1:u_ch_88|altsyncram:altsyncram_component|altsyncram_vc81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_s2:u_ch_89|altsyncram:altsyncram_component|altsyncram_0d81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_s3:u_ch_90|altsyncram:altsyncram_component|altsyncram_1d81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_s4:u_ch_91|altsyncram:altsyncram_component|altsyncram_2d81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_s5:u_ch_92|altsyncram:altsyncram_component|altsyncram_3d81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_t0:u_ch_93|altsyncram:altsyncram_component|altsyncram_4d81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_t1:u_ch_94|altsyncram:altsyncram_component|altsyncram_5d81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_t2:u_ch_95|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_t3:u_ch_96|altsyncram:altsyncram_component|altsyncram_7d81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_w0:u_ch_97|altsyncram:altsyncram_component|altsyncram_8d81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_w1:u_ch_98|altsyncram:altsyncram_component|altsyncram_9d81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_w2:u_ch_99|altsyncram:altsyncram_component|altsyncram_ad81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_x0:u_ch_100|altsyncram:altsyncram_component|altsyncram_bd81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_x1:u_ch_101|altsyncram:altsyncram_component|altsyncram_cd81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_x2:u_ch_102|altsyncram:altsyncram_component|altsyncram_dd81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_y0:u_ch_103|altsyncram:altsyncram_component|altsyncram_ed81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_y1:u_ch_104|altsyncram:altsyncram_component|altsyncram_fd81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_y2:u_ch_105|altsyncram:altsyncram_component|altsyncram_gd81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_y3:u_ch_106|altsyncram:altsyncram_component|altsyncram_hd81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_z0:u_ch_107|altsyncram:altsyncram_component|altsyncram_id81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_z1:u_ch_108|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_z2:u_ch_109|altsyncram:altsyncram_component|altsyncram_kd81:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|ram_block1a3"
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga640480:u1|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga640480:u1|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga640480:u1|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga640480:u1|Mult1"
Info (12130): Elaborated megafunction instantiation "vga640480:u1|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "vga640480:u1|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "28"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p3t.tdf
    Info (12023): Found entity 1: mult_p3t
Info (13014): Ignored 208 buffer(s)
    Info (13019): Ignored 208 SOFT buffer(s)
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "PS2clk" has no driver
Warning (13012): Latch rgb[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga640480:u1|disp_flag
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Controller:u_controller|SerialToString:u_serialToString|serial:u|state_r.s_init0" is converted into an equivalent circuit using register "Controller:u_controller|SerialToString:u_serialToString|serial:u|state_r.s_init0~_emulated" and latch "Controller:u_controller|SerialToString:u_serialToString|serial:u|state_r.s_init0~1"
    Warning (13310): Register "Controller:u_controller|SerialToString:u_serialToString|serial:u|state_r.s_start" is converted into an equivalent circuit using register "Controller:u_controller|SerialToString:u_serialToString|serial:u|state_r.s_start~_emulated" and latch "Controller:u_controller|SerialToString:u_serialToString|serial:u|state_r.s_start~1"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "eek" is stuck at GND
    Warning (13410): Pin "eer" is stuck at GND
    Warning (13410): Pin "erd" is stuck at GND
    Warning (13410): Pin "ewr" is stuck at GND
    Warning (13410): Pin "debug_input_clk" is stuck at VCC
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register Controller:u_controller|clock will power up to High
    Critical Warning (18010): Register vga640480:u1|vector_y[31] will power up to Low
    Critical Warning (18010): Register vga640480:u1|vector_y[0] will power up to Low
    Critical Warning (18010): Register vga640480:u1|vector_x[31] will power up to Low
    Critical Warning (18010): Register vga640480:u1|vector_x[0] will power up to Low
    Critical Warning (18010): Register vga640480:u1|address_tmp[0] will power up to Low
    Critical Warning (18010): Register Controller:u_controller|SerialToString:u_serialToString|clock will power up to High
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_sur:u2_63|altsyncram:altsyncram_component|altsyncram_9781:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_dot:u2_65|altsyncram:altsyncram_component|altsyncram_m681:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_que:u2_64|altsyncram:altsyncram_component|altsyncram_q681:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_K_caps:u2_37|altsyncram:altsyncram_component|altsyncram_6481:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_u:u2_21|altsyncram:altsyncram_component|altsyncram_4081:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_e:u2_5|altsyncram:altsyncram_component|altsyncram_kv71:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "num_0:u2_53|altsyncram:altsyncram_component|altsyncram_cv71:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_O_caps:u2_41|altsyncram:altsyncram_component|altsyncram_t281:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_y:u2_25|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_i:u2_9|altsyncram:altsyncram_component|altsyncram_ov71:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "num_4:u2_57|altsyncram:altsyncram_component|altsyncram_3u71:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_G_caps:u2_33|altsyncram:altsyncram_component|altsyncram_l281:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_q:u2_17|altsyncram:altsyncram_component|altsyncram_0081:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_a:u2_1|altsyncram:altsyncram_component|altsyncram_t081:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_W_caps:u2_49|altsyncram:altsyncram_component|altsyncram_i481:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_S_caps:u2_45|altsyncram:altsyncram_component|altsyncram_1381:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_C_caps:u2_29|altsyncram:altsyncram_component|altsyncram_h281:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_m:u2_13|altsyncram:altsyncram_component|altsyncram_9181:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "num_8:u2_61|altsyncram:altsyncram_component|altsyncram_lv71:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_z:u2_26|altsyncram:altsyncram_component|altsyncram_9081:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_P_caps:u2_42|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_j:u2_10|altsyncram:altsyncram_component|altsyncram_pv71:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "num_5:u2_58|altsyncram:altsyncram_component|altsyncram_jv71:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_L_caps:u2_38|altsyncram:altsyncram_component|altsyncram_q281:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_v:u2_22|altsyncram:altsyncram_component|altsyncram_5081:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_f:u2_6|altsyncram:altsyncram_component|altsyncram_2181:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "num_1:u2_54|altsyncram:altsyncram_component|altsyncram_0u71:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_H_caps:u2_34|altsyncram:altsyncram_component|altsyncram_3481:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_r:u2_18|altsyncram:altsyncram_component|altsyncram_e181:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_b:u2_2|altsyncram:altsyncram_component|altsyncram_hv71:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_X_caps:u2_50|altsyncram:altsyncram_component|altsyncram_6381:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_T_caps:u2_46|altsyncram:altsyncram_component|altsyncram_f481:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_D_caps:u2_30|altsyncram:altsyncram_component|altsyncram_v381:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_n:u2_14|altsyncram:altsyncram_component|altsyncram_tv71:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "num_9:u2_62|altsyncram:altsyncram_component|altsyncram_8u71:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_N_caps:u2_40|altsyncram:altsyncram_component|altsyncram_s281:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_x:u2_24|altsyncram:altsyncram_component|altsyncram_7081:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_h:u2_8|altsyncram:altsyncram_component|altsyncram_4181:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "num_3:u2_56|altsyncram:altsyncram_component|altsyncram_fv71:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_J_caps:u2_36|altsyncram:altsyncram_component|altsyncram_o281:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_t:u2_20|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_d:u2_4|altsyncram:altsyncram_component|altsyncram_0181:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_Z_caps:u2_52|altsyncram:altsyncram_component|altsyncram_8381:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_V_caps:u2_48|altsyncram:altsyncram_component|altsyncram_4381:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_F_caps:u2_32|altsyncram:altsyncram_component|altsyncram_1481:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_p:u2_16|altsyncram:altsyncram_component|altsyncram_c181:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_R_caps:u2_44|altsyncram:altsyncram_component|altsyncram_d481:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_B_caps:u2_28|altsyncram:altsyncram_component|altsyncram_g281:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_l:u2_12|altsyncram:altsyncram_component|altsyncram_rv71:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "num_7:u2_60|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_o:u2_15|altsyncram:altsyncram_component|altsyncram_uv71:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_Q_caps:u2_43|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_k:u2_11|altsyncram:altsyncram_component|altsyncram_7181:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_U_caps:u2_47|altsyncram:altsyncram_component|altsyncram_3381:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_Y_caps:u2_51|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_w:u2_23|altsyncram:altsyncram_component|altsyncram_j181:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_s:u2_19|altsyncram:altsyncram_component|altsyncram_2081:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "num_2:u2_55|altsyncram:altsyncram_component|altsyncram_1u71:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_g:u2_7|altsyncram:altsyncram_component|altsyncram_mv71:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_I_caps:u2_35|altsyncram:altsyncram_component|altsyncram_n281:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_c:u2_3|altsyncram:altsyncram_component|altsyncram_iv71:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_M_caps:u2_39|altsyncram:altsyncram_component|altsyncram_8481:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_E_caps:u2_31|altsyncram:altsyncram_component|altsyncram_j281:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "num_6:u2_59|altsyncram:altsyncram_component|altsyncram_5u71:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_A_caps:u2_27|altsyncram:altsyncram_component|altsyncram_s381:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "alpha_com:u2_66|altsyncram:altsyncram_component|altsyncram_e681:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_n3:u_ch_74|altsyncram:altsyncram_component|altsyncram_hc81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_b7:u_ch_14|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_b3:u_ch_10|altsyncram:altsyncram_component|altsyncram_ja81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_q0:u_ch_78|altsyncram:altsyncram_component|altsyncram_lc81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_q4:u_ch_82|altsyncram:altsyncram_component|altsyncram_pc81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_c2:u_ch_22|altsyncram:altsyncram_component|altsyncram_sa81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_bb:u_ch_18|altsyncram:altsyncram_component|altsyncram_tb81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_r2:u_ch_86|altsyncram:altsyncram_component|altsyncram_tc81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_l2:u_ch_66|altsyncram:altsyncram_component|altsyncram_9c81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_a5:u_ch_6|altsyncram:altsyncram_component|altsyncram_fa81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_a1:u_ch_2|altsyncram:altsyncram_component|altsyncram_ba81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_m2:u_ch_70|altsyncram:altsyncram_component|altsyncram_dc81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_s3:u_ch_90|altsyncram:altsyncram_component|altsyncram_1d81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_d4:u_ch_30|altsyncram:altsyncram_component|altsyncram_4b81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_d0:u_ch_26|altsyncram:altsyncram_component|altsyncram_0b81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_t1:u_ch_94|altsyncram:altsyncram_component|altsyncram_5d81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_n2:u_ch_73|altsyncram:altsyncram_component|altsyncram_gc81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_c5:u_ch_25|altsyncram:altsyncram_component|altsyncram_va81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_b2:u_ch_9|altsyncram:altsyncram_component|altsyncram_ia81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_s2:u_ch_89|altsyncram:altsyncram_component|altsyncram_0d81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_m1:u_ch_69|altsyncram:altsyncram_component|altsyncram_cc81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_c1:u_ch_21|altsyncram:altsyncram_component|altsyncram_ra81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_a4:u_ch_5|altsyncram:altsyncram_component|altsyncram_ea81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_r1:u_ch_85|altsyncram:altsyncram_component|altsyncram_sc81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_l1:u_ch_65|altsyncram:altsyncram_component|altsyncram_8c81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_ba:u_ch_17|altsyncram:altsyncram_component|altsyncram_sb81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_a0:u_ch_1|altsyncram:altsyncram_component|altsyncram_aa81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_q3:u_ch_81|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_p1:u_ch_77|altsyncram:altsyncram_component|altsyncram_kc81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_d3:u_ch_29|altsyncram:altsyncram_component|altsyncram_3b81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_b6:u_ch_13|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_t0:u_ch_93|altsyncram:altsyncram_component|altsyncram_4d81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_q2:u_ch_80|altsyncram:altsyncram_component|altsyncram_nc81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_c4:u_ch_24|altsyncram:altsyncram_component|altsyncram_ua81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_b9:u_ch_16|altsyncram:altsyncram_component|altsyncram_pa81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_s1:u_ch_88|altsyncram:altsyncram_component|altsyncram_vc81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_m0:u_ch_68|altsyncram:altsyncram_component|altsyncram_bc81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_b5:u_ch_12|altsyncram:altsyncram_component|altsyncram_la81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_a3:u_ch_4|altsyncram:altsyncram_component|altsyncram_da81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_p0:u_ch_76|altsyncram:altsyncram_component|altsyncram_jc81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_n1:u_ch_72|altsyncram:altsyncram_component|altsyncram_fc81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_l0:u_ch_64|altsyncram:altsyncram_component|altsyncram_7c81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_b1:u_ch_8|altsyncram:altsyncram_component|altsyncram_ha81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_r0:u_ch_84|altsyncram:altsyncram_component|altsyncram_rc81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_d2:u_ch_28|altsyncram:altsyncram_component|altsyncram_2b81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_c0:u_ch_20|altsyncram:altsyncram_component|altsyncram_qa81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_s5:u_ch_92|altsyncram:altsyncram_component|altsyncram_3d81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_q5:u_ch_83|altsyncram:altsyncram_component|altsyncram_qc81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_d1:u_ch_27|altsyncram:altsyncram_component|altsyncram_1b81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_bc:u_ch_19|altsyncram:altsyncram_component|altsyncram_ub81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_s4:u_ch_91|altsyncram:altsyncram_component|altsyncram_2d81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_n0:u_ch_71|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_b8:u_ch_15|altsyncram:altsyncram_component|altsyncram_oa81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_b0:u_ch_7|altsyncram:altsyncram_component|altsyncram_ga81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_q1:u_ch_79|altsyncram:altsyncram_component|altsyncram_mc81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_l3:u_ch_67|altsyncram:altsyncram_component|altsyncram_ac81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_b4:u_ch_11|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_a2:u_ch_3|altsyncram:altsyncram_component|altsyncram_ca81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_o0:u_ch_75|altsyncram:altsyncram_component|altsyncram_ic81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_s0:u_ch_87|altsyncram:altsyncram_component|altsyncram_uc81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_d5:u_ch_31|altsyncram:altsyncram_component|altsyncram_5b81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_c3:u_ch_23|altsyncram:altsyncram_component|altsyncram_ta81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_t2:u_ch_95|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_h4:u_ch_51|altsyncram:altsyncram_component|altsyncram_pb81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_j2:u_ch_58|altsyncram:altsyncram_component|altsyncram_2c81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_h3:u_ch_50|altsyncram:altsyncram_component|altsyncram_ob81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_k0:u_ch_59|altsyncram:altsyncram_component|altsyncram_3c81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_h6:u_ch_53|altsyncram:altsyncram_component|altsyncram_rb81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_k1:u_ch_60|altsyncram:altsyncram_component|altsyncram_4c81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_h5:u_ch_52|altsyncram:altsyncram_component|altsyncram_qb81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_k2:u_ch_61|altsyncram:altsyncram_component|altsyncram_5c81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_h2:u_ch_49|altsyncram:altsyncram_component|altsyncram_nb81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_j0:u_ch_56|altsyncram:altsyncram_component|altsyncram_0c81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_h1:u_ch_48|altsyncram:altsyncram_component|altsyncram_mb81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_j1:u_ch_57|altsyncram:altsyncram_component|altsyncram_1c81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_k3:u_ch_62|altsyncram:altsyncram_component|altsyncram_6c81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_h7:u_ch_54|altsyncram:altsyncram_component|altsyncram_vb81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_f1:u_ch_35|altsyncram:altsyncram_component|altsyncram_9b81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_f3:u_ch_37|altsyncram:altsyncram_component|altsyncram_bb81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_e0:u_ch_33|altsyncram:altsyncram_component|altsyncram_7b81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_f5:u_ch_39|altsyncram:altsyncram_component|altsyncram_db81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_g2:u_ch_42|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_g4:u_ch_44|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_g0:u_ch_40|altsyncram:altsyncram_component|altsyncram_eb81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_g6:u_ch_46|altsyncram:altsyncram_component|altsyncram_kb81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_f0:u_ch_34|altsyncram:altsyncram_component|altsyncram_8b81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_f2:u_ch_36|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_d6:u_ch_32|altsyncram:altsyncram_component|altsyncram_6b81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_f4:u_ch_38|altsyncram:altsyncram_component|altsyncram_cb81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_g3:u_ch_43|altsyncram:altsyncram_component|altsyncram_hb81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_g5:u_ch_45|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_g1:u_ch_41|altsyncram:altsyncram_component|altsyncram_fb81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_h0:u_ch_47|altsyncram:altsyncram_component|altsyncram_lb81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_y3:u_ch_106|altsyncram:altsyncram_component|altsyncram_hd81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_y2:u_ch_105|altsyncram:altsyncram_component|altsyncram_gd81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_y1:u_ch_104|altsyncram:altsyncram_component|altsyncram_fd81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_z0:u_ch_107|altsyncram:altsyncram_component|altsyncram_id81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_x1:u_ch_101|altsyncram:altsyncram_component|altsyncram_cd81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_x2:u_ch_102|altsyncram:altsyncram_component|altsyncram_dd81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_x0:u_ch_100|altsyncram:altsyncram_component|altsyncram_bd81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_y0:u_ch_103|altsyncram:altsyncram_component|altsyncram_ed81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_w0:u_ch_97|altsyncram:altsyncram_component|altsyncram_8d81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_w1:u_ch_98|altsyncram:altsyncram_component|altsyncram_9d81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_t3:u_ch_96|altsyncram:altsyncram_component|altsyncram_7d81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_w2:u_ch_99|altsyncram:altsyncram_component|altsyncram_ad81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_z3:u_ch_110|altsyncram:altsyncram_component|altsyncram_ld81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_z1:u_ch_108|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ch_z2:u_ch_109|altsyncram:altsyncram_component|altsyncram_kd81:auto_generated|ALTSYNCRAM"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 13344 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 75 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 13071 logic cells
    Info (21064): Implemented 174 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 16 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1111 warnings
    Info: Peak virtual memory: 714 megabytes
    Info: Processing ended: Tue Jun 10 02:42:24 2014
    Info: Elapsed time: 00:01:55
    Info: Total CPU time (on all processors): 00:01:54


