{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "yosys-dev",
	"source": "yosys",
	"version": "0.8-1",
	"section": "electronics",
	"priority": "optional",
	"architecture": "amd64",
	"installedSize": 312,
	"maintainer": "Debian Science Maintainers <debian-science-maintainers@lists.alioth.debian.org>",
	"description": "Framework for Verilog RTL synthesis (development files)",
	"homepage": "http://www.clifford.at/yosys",
	"filename": "pool/main/y/yosys/yosys-dev_0.8-1_amd64.deb",
	"size": 58224,
	"md5": "757d3200f053177eb825dfc208ab05a4",
	"sha256": "0fef18e64dd0244ce4ff8246613bfcc9485cd01eecc5ee18045e0fbf9c61f7e9",
	"descriptionMd5": "1046b72bf5b8ccf517ca1661cff5d331"
}