// [Asm] pre_assigned_registers: Mem(fref=f4, mref=m2) -> v6, Insn(iref=%3) -> v10, FnParam(fref=f4, fpref=$f.0) -> v2, Insn(iref=%2) -> v9, Insn(iref=%1) -> v8, Mem(fref=f4, mref=m1) -> v5, Self(fref=f4) -> v0, Mem(fref=f4, mref=m0) -> v4, FnParam(fref=f4, fpref=$f.1) -> v3, Insn(iref=%0) -> v7, Insn(iref=%4) -> v11
// [Asm] defs: []
// [Asm] live_set: [zero, a0, a1, s11]
// [Asm] move_origin: []
// [Asm] defs: [v2]
// [Asm] live_set: [zero, a1, s11, v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: [v3]
// [Asm] live_set: [v2, zero, s11, v3]
// [Asm] move_origin: [a1]
// [Asm] defined: v3 is X
// [Asm] defs: [v4]
// [Asm] live_set: [v2, zero, v4, v3]
// [Asm] move_origin: []
// [Asm] defined: v4 is X
// [Asm] defs: [s11]
// [Asm] live_set: [v2, zero, v4, s11, v3]
// [Asm] move_origin: []
// [Asm] defined: s11 is X
// [Asm] defs: []
// [Asm] live_set: [v2, zero, v4, s11, v3]
// [Asm] move_origin: []
// [Asm] defs: [v16]
// [Asm] live_set: [v2, v16, zero, v4, s11, v3]
// [Asm] move_origin: []
// [Asm] defined: v16 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v2, zero, v8, v4, s11, v3]
// [Asm] move_origin: []
// [Asm] defined: v8 is X
// [Asm] defs: [v14]
// [Asm] live_set: [v2, v14, zero, v8, v4, s11, v3]
// [Asm] move_origin: []
// [Asm] defined: v14 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v2, v5, zero, v8, v4, v3]
// [Asm] move_origin: []
// [Asm] defined: v5 is X
// [Asm] defs: [s11]
// [Asm] live_set: [v2, v5, zero, v8, v4, s11, v3]
// [Asm] move_origin: []
// [Asm] defined: s11 is X
// [Asm] defs: [a1]
// [Asm] live_set: [v2, v5, zero, v4, s11, v3]
// [Asm] move_origin: [v8]
// [Asm] defined: a1 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v2, v5, zero, v4, v6, v3]
// [Asm] move_origin: []
// [Asm] defined: v6 is X
// [Asm] defs: [s11]
// [Asm] live_set: [v2, v5, zero, v4, v6, v3]
// [Asm] move_origin: []
// [Asm] defined: s11 is X
// [Asm] defs: []
// [Asm] live_set: [v2, v5, zero, v4, v6, v3]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v2, v5, zero, v4, v6, v3]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v2, v5, zero, a0, v4, v6, v3]
// [Asm] move_origin: [zero]
// [Asm] defined: a0 is X
// [Asm] defs: [a1]
// [Asm] live_set: [v2, v5, zero, a0, a1, v6, v3]
// [Asm] move_origin: [v4]
// [Asm] defined: a1 is X
// [Asm] defs: [a2]
// [Asm] live_set: [v5, zero, a0, a2, a1, v6, v3]
// [Asm] move_origin: [v2]
// [Asm] defined: a2 is X
// [Asm] defs: [a3]
// [Asm] live_set: [zero, a0, a2, a1, v6, a3, v3]
// [Asm] move_origin: [v5]
// [Asm] defined: a3 is X
// [Asm] defs: [a4]
// [Asm] live_set: [zero, a0, a4, a2, a1, v6, a3]
// [Asm] move_origin: [v3]
// [Asm] defined: a4 is X
// [Asm] defs: [a5]
// [Asm] live_set: [a5, zero, a0, a4, a2, a1, a3]
// [Asm] move_origin: [v6]
// [Asm] defined: a5 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v11]
// [Asm] live_set: [zero]
// [Asm] move_origin: [a0]
// [Asm] defined: v11 is X
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [zero]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of bf5l1_4"];
// [Asm]   r0 [label="v2 ← a2", color=green];
// [Asm]   r20 [label="t2", color=blue];
// [Asm]   r23 [label="v11 ← a0", color=green];
// [Asm]   r3 [label="s11", color=blue];
// [Asm]   r9 [label="v5 ← a5", color=green];
// [Asm]   r6 [label="v16 ← a0", color=green];
// [Asm]   r13 [label="a3", color=blue];
// [Asm]   r4 [label="v3 ← a4", color=green];
// [Asm]   r1 [label="zero", color=blue];
// [Asm]   r11 [label="a0", color=blue];
// [Asm]   r7 [label="v8 ← a0", color=green];
// [Asm]   r10 [label="v6 ← a6", color=green];
// [Asm]   r22 [label="t4", color=blue];
// [Asm]   r14 [label="a4", color=blue];
// [Asm]   r8 [label="v14 ← a1", color=green];
// [Asm]   r5 [label="v4 ← a3", color=green];
// [Asm]   r15 [label="a5", color=blue];
// [Asm]   r2 [label="a1", color=blue];
// [Asm]   r16 [label="a6", color=blue];
// [Asm]   r18 [label="t0", color=blue];
// [Asm]   r19 [label="t1", color=blue];
// [Asm]   r21 [label="t3", color=blue];
// [Asm]   r17 [label="a7", color=blue];
// [Asm]   r12 [label="a2", color=blue];
// [Asm]   r4 -- r13;
// [Asm]   r13 -- r15;
// [Asm]   r1 -- r12;
// [Asm]   r4 -- r5;
// [Asm]   r11 -- r20;
// [Asm]   r2 -- r15;
// [Asm]   r11 -- r17;
// [Asm]   r1 -- r8;
// [Asm]   r2 -- r4;
// [Asm]   r5 -- r8;
// [Asm]   r5 -- r10;
// [Asm]   r1 -- r4;
// [Asm]   r11 -- r14;
// [Asm]   r3 -- r6;
// [Asm]   r1 -- r23;
// [Asm]   r12 -- r15;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r18;
// [Asm]   r11 -- r16;
// [Asm]   r1 -- r19;
// [Asm]   r1 -- r22;
// [Asm]   r1 -- r10;
// [Asm]   r10 -- r13;
// [Asm]   r2 -- r10;
// [Asm]   r3 -- r9;
// [Asm]   r11 -- r12;
// [Asm]   r1 -- r15;
// [Asm]   r1 -- r13;
// [Asm]   r1 -- r17;
// [Asm]   r1 -- r20;
// [Asm]   r11 -- r22;
// [Asm]   r2 -- r11;
// [Asm]   r11 -- r18;
// [Asm]   r1 -- r16;
// [Asm]   r7 -- r9;
// [Asm]   r5 -- r11;
// [Asm]   r3 -- r5;
// [Asm]   r11 -- r19;
// [Asm]   r0 -- r6;
// [Asm]   r3 -- r8;
// [Asm]   r1 -- r9;
// [Asm]   r9 -- r11;
// [Asm]   r5 -- r6;
// [Asm]   r4 -- r11;
// [Asm]   r3 -- r4;
// [Asm]   r12 -- r13;
// [Asm]   r11 -- r13;
// [Asm]   r2 -- r14;
// [Asm]   r0 -- r2;
// [Asm]   r5 -- r9;
// [Asm]   r0 -- r3;
// [Asm]   r10 -- r12;
// [Asm]   r1 -- r21;
// [Asm]   r0 -- r8;
// [Asm]   r0 -- r9;
// [Asm]   r9 -- r12;
// [Asm]   r13 -- r14;
// [Asm]   r2 -- r12;
// [Asm]   r10 -- r11;
// [Asm]   r3 -- r10;
// [Asm]   r0 -- r5;
// [Asm]   r1 -- r2;
// [Asm]   r4 -- r12;
// [Asm]   r2 -- r5;
// [Asm]   r0 -- r1;
// [Asm]   r2 -- r13;
// [Asm]   r0 -- r10;
// [Asm]   r4 -- r7;
// [Asm]   r1 -- r11;
// [Asm]   r5 -- r7;
// [Asm]   r4 -- r8;
// [Asm]   r9 -- r10;
// [Asm]   r11 -- r15;
// [Asm]   r0 -- r11;
// [Asm]   r12 -- r14;
// [Asm]   r1 -- r6;
// [Asm]   r3 -- r7;
// [Asm]   r1 -- r5;
// [Asm]   r0 -- r4;
// [Asm]   r2 -- r9;
// [Asm]   r4 -- r6;
// [Asm]   r4 -- r10;
// [Asm]   r1 -- r14;
// [Asm]   r1 -- r3;
// [Asm]   r7 -- r8;
// [Asm]   r0 -- r7;
// [Asm]   r2 -- r3;
// [Asm]   r4 -- r9;
// [Asm]   r14 -- r15;
// [Asm]   r11 -- r21;
// [Asm]   r10 -- r14;
// [Asm]   comment = "0:v2-> 1:zero-> 2:a1-> 3:s11-> 4:v3-> 5:v4-> 9:v5-> 10:v6-> 11:a0-> 7:v8-> 8:v14-> 12:a2-> 13:a3-> 14:a4-> 15:a5-> 6:v16-> 16:a6-> 17:a7-> 18:t0-> 19:t1-> 20:t2-> 21:t3-> 22:t4-> 23:v11"
// [Asm]   comment = "v2<-a2;v11<-a0;v5<-a5;v16<-a0;v3<-a4;v8<-a0;v6<-a6;v14<-a1;v4<-a3;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of bf5l1_4"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   mv v2, a0 ->   mv a2, a0
// [Asm] subst   mv v3, a1 ->   mv a4, a1
// [Asm] subst   addi v4, s11, -4 ->   addi a3, s11, -4
// [Asm] subst   andi s11, v4, -8 ->   andi s11, a3, -8
// [Asm] subst   sw zero, 0(v4) ->   sw zero, 0(a3)
// [Asm] subst   li v16, 1024 ->   li a0, 1024
// [Asm] subst   mul v8, v16, v16 ->   mul a0, a0, a0
// [Asm] subst   slliw v14, v8, 2 ->   slliw a1, a0, 2
// [Asm] subst   sub v5, s11, v14 ->   sub a5, s11, a1
// [Asm] subst   andi s11, v5, -8 ->   andi s11, a5, -8
// [Asm] subst   mv a1, v8 ->   mv a1, a0
// [Asm] subst   addi v6, s11, -4 ->   addi a6, s11, -4
// [Asm] subst   andi s11, v6, -8 ->   andi s11, a6, -8
// [Asm] subst   sw zero, 0(v6) ->   sw zero, 0(a6)
// [Asm] subst   mv a0, zero ->   mv a0, zero
// [Asm] subst   mv a1, v4 ->   mv a1, a3
// [Asm] subst   mv a3, v5 ->   mv a3, a5
// [Asm] subst   mv a5, v6 ->   mv a5, a6
// [Asm] subst   call aux40l3_3 ->   call aux40l3_3
// [Asm] subst   mv a0, zero ->   mv a0, zero
// [Asm] subst   ret ->   ret
// [Asm] pre_assigned_registers: BlockParam(bref=b12, bpref=$b.0) -> v28, Insn(iref=%15) -> v20, FnParam(fref=f8, fpref=$f.0) -> v2, FnParam(fref=f8, fpref=$f.1) -> v3, Insn(iref=%9) -> v15, Insn(iref=%8) -> v27, Insn(iref=%10) -> v16, BlockParam(bref=b0, bpref=$b.0) -> v7, Insn(iref=%14) -> v19, BlockParam(bref=b0, bpref=$b.1) -> v8, Insn(iref=%5) -> v24, Mem(fref=f8, mref=m1) -> v5, Insn(iref=%0) -> v9, Insn(iref=%4) -> v23, Insn(iref=%3) -> v14, Insn(iref=%13) -> v21, BlockParam(bref=b11, bpref=$b.0) -> v22, Insn(iref=%7) -> v26, Mem(fref=f8, mref=m0) -> v4, BlockParam(bref=b5, bpref=$b.0) -> v12, BlockParam(bref=b6, bpref=$b.0) -> v13, Insn(iref=%2) -> v11, Insn(iref=%1) -> v10, Insn(iref=%11) -> v17, Mem(fref=f8, mref=m2) -> v6, Self(fref=f8) -> v0, Insn(iref=%6) -> v25, Insn(iref=%12) -> v18
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%11), Int32(val=-1)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[BlockParam(bref=b6, bpref=$b.0), Int32(val=-1)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%0), Int32(val=13)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%0), Int32(val=10)])
// [Asm] defs: [v47]
// [Asm] live_set: [v7, v47, s11, zero, v8]
// [Asm] move_origin: []
// [Asm] defined: v47 is X
// [Asm] defs: [v12]
// [Asm] live_set: [v7, v12, s11, zero, v8]
// [Asm] move_origin: [v47]
// [Asm] defined: v12 is X
// [Asm] defs: [v12]
// [Asm] live_set: [v7, v12, s11, zero, v8]
// [Asm] move_origin: [v9]
// [Asm] defined: v12 is X
// [Asm] defs: []
// [Asm] live_set: [v7, v12, s11, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [v46]
// [Asm] live_set: [v7, v46, s11, zero, v8]
// [Asm] move_origin: []
// [Asm] defined: v46 is X
// [Asm] defs: [v13]
// [Asm] live_set: [v7, s11, v13, zero, v8]
// [Asm] move_origin: [v46]
// [Asm] defined: v13 is X
// [Asm] defs: []
// [Asm] live_set: [v7, s11, v13, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [v38]
// [Asm] live_set: [v38, v16, v17, s11, zero, v8]
// [Asm] move_origin: []
// [Asm] defined: v38 is X
// [Asm] defs: [v39]
// [Asm] live_set: [v16, v17, s11, zero, v39, v8]
// [Asm] move_origin: []
// [Asm] defined: v39 is X
// [Asm] defs: []
// [Asm] live_set: [v16, s11, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [v20]
// [Asm] live_set: [s11, zero, v20, v8]
// [Asm] move_origin: []
// [Asm] defined: v20 is X
// [Asm] defs: [v7]
// [Asm] live_set: [v7, s11, zero, v8]
// [Asm] move_origin: [v20]
// [Asm] defined: v7 is X
// [Asm] defs: []
// [Asm] live_set: [v7, s11, zero, v8]
// [Asm] move_origin: [v8]
// [Asm] defs: []
// [Asm] live_set: [v7, s11, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [v48]
// [Asm] live_set: [v7, s11, v48, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defined: v48 is X
// [Asm] defs: []
// [Asm] live_set: [v7, s11, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v7, s11, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v7, s11, zero, a0, v8]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v9]
// [Asm] live_set: [v7, s11, v9, zero, v8]
// [Asm] move_origin: [a0]
// [Asm] defined: v9 is X
// [Asm] defs: []
// [Asm] live_set: [v7, s11, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [v49]
// [Asm] live_set: [v7, s11, v49, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defined: v49 is X
// [Asm] defs: []
// [Asm] live_set: [v7, s11, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [v28]
// [Asm] live_set: [v28]
// [Asm] move_origin: [v22]
// [Asm] defined: v28 is X
// [Asm] defs: []
// [Asm] live_set: [v28]
// [Asm] move_origin: []
// [Asm] defs: [v43]
// [Asm] live_set: [v7, v43, s11, zero, v13, v8]
// [Asm] move_origin: []
// [Asm] defined: v43 is X
// [Asm] defs: [v44]
// [Asm] live_set: [v7, s11, v44, zero, v13, v8]
// [Asm] move_origin: []
// [Asm] defined: v44 is X
// [Asm] defs: []
// [Asm] live_set: [v7, s11, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [v16]
// [Asm] live_set: [v16, s11, zero, v8]
// [Asm] move_origin: []
// [Asm] defined: v16 is X
// [Asm] defs: []
// [Asm] live_set: [v16, s11, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v16, s11, zero, a0, v8]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v17]
// [Asm] live_set: [v16, v17, s11, zero, v8]
// [Asm] move_origin: [a0]
// [Asm] defined: v17 is X
// [Asm] defs: []
// [Asm] live_set: [v16, v17, s11, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [v40]
// [Asm] live_set: [v40, v16, v17, s11, zero, v8]
// [Asm] move_origin: []
// [Asm] defined: v40 is X
// [Asm] defs: []
// [Asm] live_set: [v16, v17, s11, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v16, v8]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0, v8]
// [Asm] move_origin: [v16]
// [Asm] defined: a0 is X
// [Asm] defs: [a1]
// [Asm] live_set: [a1, a0]
// [Asm] move_origin: [v8]
// [Asm] defined: a1 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v21]
// [Asm] live_set: [v21]
// [Asm] move_origin: [a0]
// [Asm] defined: v21 is X
// [Asm] defs: []
// [Asm] live_set: [v21]
// [Asm] move_origin: []
// [Asm] defs: [v22]
// [Asm] live_set: [v22]
// [Asm] move_origin: [v21]
// [Asm] defined: v22 is X
// [Asm] defs: [v45]
// [Asm] live_set: [v7, v45, s11, zero, v13, v8]
// [Asm] move_origin: []
// [Asm] defined: v45 is X
// [Asm] defs: []
// [Asm] live_set: [v7, s11, zero, v13, v8]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v28]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [v4]
// [Asm] live_set: [zero, v8, v7, v4]
// [Asm] move_origin: []
// [Asm] defined: v4 is X
// [Asm] defs: [s11]
// [Asm] live_set: [zero, v8, v7, v4, s11]
// [Asm] move_origin: []
// [Asm] defined: s11 is X
// [Asm] defs: []
// [Asm] live_set: [zero, v8, v7, v4, s11]
// [Asm] move_origin: []
// [Asm] defs: [v33]
// [Asm] live_set: [zero, v8, v7, v4, s11, v33]
// [Asm] move_origin: []
// [Asm] defined: v33 is X
// [Asm] defs: [v24]
// [Asm] live_set: [zero, v8, v7, v4, v24, s11]
// [Asm] move_origin: []
// [Asm] defined: v24 is X
// [Asm] defs: [v31]
// [Asm] live_set: [zero, v8, v7, v4, v24, s11, v31]
// [Asm] move_origin: []
// [Asm] defined: v31 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v5, zero, v8, v7, v4, v24]
// [Asm] move_origin: []
// [Asm] defined: v5 is X
// [Asm] defs: [s11]
// [Asm] live_set: [v5, zero, v8, v7, v4, s11, v24]
// [Asm] move_origin: []
// [Asm] defined: s11 is X
// [Asm] defs: [a1]
// [Asm] live_set: [v5, zero, v8, v7, v4, s11]
// [Asm] move_origin: [v24]
// [Asm] defined: a1 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v5, zero, v8, v7, v4, v6]
// [Asm] move_origin: []
// [Asm] defined: v6 is X
// [Asm] defs: [s11]
// [Asm] live_set: [v5, zero, v8, v7, v4, v6]
// [Asm] move_origin: []
// [Asm] defined: s11 is X
// [Asm] defs: []
// [Asm] live_set: [v5, zero, v8, v7, v4, v6]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v5, zero, v8, v7, v4, v6]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v5, zero, a0, v8, v7, v4, v6]
// [Asm] move_origin: [zero]
// [Asm] defined: a0 is X
// [Asm] defs: [a1]
// [Asm] live_set: [v5, zero, a0, v8, v7, a1, v6]
// [Asm] move_origin: [v4]
// [Asm] defined: a1 is X
// [Asm] defs: [a2]
// [Asm] live_set: [v5, zero, a0, v8, a2, a1, v6]
// [Asm] move_origin: [v7]
// [Asm] defined: a2 is X
// [Asm] defs: [a3]
// [Asm] live_set: [v5, zero, a0, a2, a1, v6, a3]
// [Asm] move_origin: [v8]
// [Asm] defined: a3 is X
// [Asm] defs: [a4]
// [Asm] live_set: [zero, a0, a4, a2, a1, v6, a3]
// [Asm] move_origin: [v5]
// [Asm] defined: a4 is X
// [Asm] defs: [a5]
// [Asm] live_set: [a5, zero, a0, a4, a2, a1, a3]
// [Asm] move_origin: [v6]
// [Asm] defined: a5 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v27]
// [Asm] live_set: [zero]
// [Asm] move_origin: [a0]
// [Asm] defined: v27 is X
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: [v28]
// [Asm] live_set: [v28]
// [Asm] move_origin: [zero]
// [Asm] defined: v28 is X
// [Asm] defs: []
// [Asm] live_set: [a1, s11, zero, a0]
// [Asm] move_origin: []
// [Asm] defs: [v2]
// [Asm] live_set: [a1, s11, zero, v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: [v3]
// [Asm] live_set: [v2, s11, zero, v3]
// [Asm] move_origin: [a1]
// [Asm] defined: v3 is X
// [Asm] defs: [v7]
// [Asm] live_set: [v3, s11, zero, v7]
// [Asm] move_origin: [v2]
// [Asm] defined: v7 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v7, s11, zero, v8]
// [Asm] move_origin: [v3]
// [Asm] defined: v8 is X
// [Asm] defs: [v13]
// [Asm] live_set: [v7, s11, v13, zero, v8]
// [Asm] move_origin: [v12]
// [Asm] defined: v13 is X
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of read_prog140l3_8"];
// [Asm]   r0 [label="v47 ← a0", color=green];
// [Asm]   r38 [label="v24 ← a0", color=green];
// [Asm]   r33 [label="v21 ← a0", color=green];
// [Asm]   r9 [label="v16 ← s0", color=green];
// [Asm]   r26 [label="t3", color=blue];
// [Asm]   r6 [label="v46 ← a0", color=green];
// [Asm]   r44 [label="v3 ← a1", color=green];
// [Asm]   r13 [label="v48 ← a0", color=green];
// [Asm]   r42 [label="v27 ← a0", color=green];
// [Asm]   r4 [label="v8 ← s1", color=green];
// [Asm]   r29 [label="v28 ← a0", color=green];
// [Asm]   r35 [label="v45 ← a1", color=green];
// [Asm]   r7 [label="v13 ← a0", color=green];
// [Asm]   r10 [label="v17 ← a1", color=green];
// [Asm]   r8 [label="v38 ← a0", color=green];
// [Asm]   r5 [label="v12 ← a0", color=green];
// [Asm]   r36 [label="v4 ← a2", color=green];
// [Asm]   r15 [label="a0", color=blue];
// [Asm]   r24 [label="t1", color=blue];
// [Asm]   r32 [label="v40 ← a0", color=green];
// [Asm]   r43 [label="v2 ← a0", color=green];
// [Asm]   r31 [label="v44 ← a1", color=green];
// [Asm]   r39 [label="v31 ← a1", color=green];
// [Asm]   r17 [label="a2", color=blue];
// [Asm]   r12 [label="v20 ← a0", color=green];
// [Asm]   r37 [label="v33 ← a0", color=green];
// [Asm]   r20 [label="a5", color=blue];
// [Asm]   r23 [label="t0", color=blue];
// [Asm]   r3 [label="zero", color=blue];
// [Asm]   r27 [label="t4", color=blue];
// [Asm]   r1 [label="v7 ← s0", color=green];
// [Asm]   r40 [label="v5 ← a4", color=green];
// [Asm]   r28 [label="v49 ← a0", color=green];
// [Asm]   r41 [label="v6 ← a5", color=green];
// [Asm]   r11 [label="v39 ← a0", color=green];
// [Asm]   r34 [label="v22 ← a0", color=green];
// [Asm]   r22 [label="a7", color=blue];
// [Asm]   r14 [label="v9 ← a1", color=green];
// [Asm]   r30 [label="v43 ← a1", color=green];
// [Asm]   r25 [label="t2", color=blue];
// [Asm]   r2 [label="s11", color=blue];
// [Asm]   r16 [label="a1", color=blue];
// [Asm]   r18 [label="a3", color=blue];
// [Asm]   r19 [label="a4", color=blue];
// [Asm]   r21 [label="a6", color=blue];
// [Asm]   r2 -- r32;
// [Asm]   r2 -- r31;
// [Asm]   r2 -- r38;
// [Asm]   r16 -- r20;
// [Asm]   r1 -- r26;
// [Asm]   r3 -- r15;
// [Asm]   r1 -- r30;
// [Asm]   r3 -- r16;
// [Asm]   r3 -- r6;
// [Asm]   r3 -- r42;
// [Asm]   r2 -- r43;
// [Asm]   r15 -- r36;
// [Asm]   r3 -- r9;
// [Asm]   r3 -- r11;
// [Asm]   r9 -- r26;
// [Asm]   r3 -- r37;
// [Asm]   r2 -- r37;
// [Asm]   r9 -- r17;
// [Asm]   r2 -- r7;
// [Asm]   r1 -- r16;
// [Asm]   r3 -- r26;
// [Asm]   r3 -- r31;
// [Asm]   r2 -- r41;
// [Asm]   r7 -- r35;
// [Asm]   r15 -- r25;
// [Asm]   r3 -- r5;
// [Asm]   r17 -- r19;
// [Asm]   r4 -- r31;
// [Asm]   r3 -- r8;
// [Asm]   r16 -- r36;
// [Asm]   r2 -- r25;
// [Asm]   r2 -- r6;
// [Asm]   r19 -- r41;
// [Asm]   r3 -- r39;
// [Asm]   r9 -- r23;
// [Asm]   r1 -- r40;
// [Asm]   r2 -- r12;
// [Asm]   r1 -- r2;
// [Asm]   r2 -- r5;
// [Asm]   r2 -- r13;
// [Asm]   r0 -- r1;
// [Asm]   r9 -- r20;
// [Asm]   r16 -- r41;
// [Asm]   r3 -- r17;
// [Asm]   r4 -- r25;
// [Asm]   r2 -- r36;
// [Asm]   r15 -- r23;
// [Asm]   r18 -- r20;
// [Asm]   r1 -- r38;
// [Asm]   r1 -- r41;
// [Asm]   r3 -- r35;
// [Asm]   r2 -- r22;
// [Asm]   r1 -- r5;
// [Asm]   r0 -- r4;
// [Asm]   r1 -- r35;
// [Asm]   r4 -- r14;
// [Asm]   r4 -- r13;
// [Asm]   r3 -- r19;
// [Asm]   r36 -- r40;
// [Asm]   r3 -- r25;
// [Asm]   r2 -- r26;
// [Asm]   r4 -- r23;
// [Asm]   r2 -- r4;
// [Asm]   r3 -- r38;
// [Asm]   r8 -- r9;
// [Asm]   r1 -- r22;
// [Asm]   r16 -- r43;
// [Asm]   r18 -- r40;
// [Asm]   r1 -- r13;
// [Asm]   r4 -- r18;
// [Asm]   r2 -- r11;
// [Asm]   r16 -- r18;
// [Asm]   r3 -- r22;
// [Asm]   r2 -- r44;
// [Asm]   r2 -- r40;
// [Asm]   r9 -- r11;
// [Asm]   r4 -- r15;
// [Asm]   r2 -- r14;
// [Asm]   r3 -- r21;
// [Asm]   r0 -- r3;
// [Asm]   r4 -- r32;
// [Asm]   r38 -- r40;
// [Asm]   r13 -- r14;
// [Asm]   r9 -- r24;
// [Asm]   r10 -- r11;
// [Asm]   r3 -- r20;
// [Asm]   r1 -- r25;
// [Asm]   r4 -- r36;
// [Asm]   r2 -- r17;
// [Asm]   r15 -- r24;
// [Asm]   r8 -- r10;
// [Asm]   r4 -- r7;
// [Asm]   r2 -- r30;
// [Asm]   r2 -- r35;
// [Asm]   r2 -- r9;
// [Asm]   r10 -- r32;
// [Asm]   r4 -- r6;
// [Asm]   r4 -- r10;
// [Asm]   r43 -- r44;
// [Asm]   r15 -- r20;
// [Asm]   r15 -- r19;
// [Asm]   r3 -- r23;
// [Asm]   r2 -- r27;
// [Asm]   r1 -- r24;
// [Asm]   r9 -- r21;
// [Asm]   r2 -- r39;
// [Asm]   r36 -- r38;
// [Asm]   r2 -- r20;
// [Asm]   r4 -- r38;
// [Asm]   r15 -- r41;
// [Asm]   r9 -- r25;
// [Asm]   r4 -- r41;
// [Asm]   r1 -- r37;
// [Asm]   r2 -- r15;
// [Asm]   r17 -- r40;
// [Asm]   r9 -- r27;
// [Asm]   r3 -- r43;
// [Asm]   r1 -- r4;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r18;
// [Asm]   r1 -- r19;
// [Asm]   r2 -- r10;
// [Asm]   r3 -- r32;
// [Asm]   r17 -- r41;
// [Asm]   r1 -- r17;
// [Asm]   r1 -- r20;
// [Asm]   r2 -- r16;
// [Asm]   r4 -- r27;
// [Asm]   r3 -- r24;
// [Asm]   r4 -- r22;
// [Asm]   r4 -- r40;
// [Asm]   r3 -- r18;
// [Asm]   r4 -- r35;
// [Asm]   r16 -- r17;
// [Asm]   r9 -- r18;
// [Asm]   r4 -- r21;
// [Asm]   r1 -- r31;
// [Asm]   r14 -- r28;
// [Asm]   r15 -- r18;
// [Asm]   r3 -- r30;
// [Asm]   r3 -- r4;
// [Asm]   r0 -- r2;
// [Asm]   r1 -- r21;
// [Asm]   r3 -- r13;
// [Asm]   r4 -- r28;
// [Asm]   r3 -- r40;
// [Asm]   r2 -- r8;
// [Asm]   r3 -- r10;
// [Asm]   r1 -- r27;
// [Asm]   r4 -- r12;
// [Asm]   r3 -- r27;
// [Asm]   r4 -- r8;
// [Asm]   r9 -- r10;
// [Asm]   r1 -- r6;
// [Asm]   r3 -- r7;
// [Asm]   r1 -- r44;
// [Asm]   r2 -- r24;
// [Asm]   r36 -- r41;
// [Asm]   r2 -- r23;
// [Asm]   r4 -- r9;
// [Asm]   r36 -- r37;
// [Asm]   r17 -- r20;
// [Asm]   r17 -- r18;
// [Asm]   r4 -- r16;
// [Asm]   r4 -- r24;
// [Asm]   r4 -- r5;
// [Asm]   r15 -- r26;
// [Asm]   r2 -- r18;
// [Asm]   r4 -- r37;
// [Asm]   r9 -- r15;
// [Asm]   r36 -- r39;
// [Asm]   r1 -- r23;
// [Asm]   r15 -- r22;
// [Asm]   r3 -- r12;
// [Asm]   r16 -- r19;
// [Asm]   r1 -- r15;
// [Asm]   r4 -- r20;
// [Asm]   r3 -- r28;
// [Asm]   r7 -- r30;
// [Asm]   r4 -- r30;
// [Asm]   r16 -- r40;
// [Asm]   r15 -- r27;
// [Asm]   r1 -- r28;
// [Asm]   r1 -- r39;
// [Asm]   r9 -- r22;
// [Asm]   r2 -- r28;
// [Asm]   r4 -- r11;
// [Asm]   r18 -- r19;
// [Asm]   r15 -- r17;
// [Asm]   r15 -- r21;
// [Asm]   r15 -- r40;
// [Asm]   r2 -- r21;
// [Asm]   r3 -- r41;
// [Asm]   r18 -- r41;
// [Asm]   r3 -- r14;
// [Asm]   r40 -- r41;
// [Asm]   r9 -- r16;
// [Asm]   r9 -- r32;
// [Asm]   r7 -- r31;
// [Asm]   r4 -- r39;
// [Asm]   r3 -- r36;
// [Asm]   r4 -- r17;
// [Asm]   r9 -- r19;
// [Asm]   r38 -- r39;
// [Asm]   r1 -- r36;
// [Asm]   r1 -- r14;
// [Asm]   r1 -- r3;
// [Asm]   r2 -- r19;
// [Asm]   r4 -- r26;
// [Asm]   r15 -- r16;
// [Asm]   r2 -- r3;
// [Asm]   r4 -- r19;
// [Asm]   r19 -- r20;
// [Asm]   r3 -- r44;
// [Asm]   comment = "0:v47-> 1:v7-> 2:s11-> 3:zero-> 4:v8-> 5:v12-> 6:v46-> 7:v13-> 30:v43-> 31:v44-> 35:v45-> 13:v48-> 14:v9-> 28:v49-> 15:a0-> 16:a1-> 17:a2-> 18:a3-> 19:a4-> 20:a5-> 9:v16-> 41:v6-> 40:v5-> 36:v4-> 21:a6-> 22:a7-> 23:t0-> 24:t1-> 25:t2-> 26:t3-> 27:t4-> 38:v24-> 39:v31-> 37:v33-> 8:v38-> 10:v17-> 11:v39-> 32:v40-> 12:v20-> 43:v2-> 44:v3-> 42:v27-> 29:v28-> 33:v21-> 34:v22"
// [Asm]   comment = "v47<-a0;v24<-a0;v21<-a0;v16<-s0;v46<-a0;v3<-a1;v48<-a0;v27<-a0;v8<-s1;v28<-a0;v45<-a1;v13<-a0;v17<-a1;v38<-a0;v12<-a0;v4<-a2;v40<-a0;v2<-a0;v44<-a1;v31<-a1;v20<-a0;v33<-a0;v7<-s0;v5<-a4;v49<-a0;v6<-a5;v39<-a0;v22<-a0;v9<-a1;v43<-a1;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of read_prog140l3_8"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   li v47, -1 ->   li a0, -1
// [Asm] subst   mv v12, v9 ->   mv a0, a1
// [Asm] subst   j .read_prog140l3_8_5 ->   j .read_prog140l3_8_5
// [Asm] subst   li v46, -1 ->   li a0, -1
// [Asm] subst   j .read_prog140l3_8_6 ->   j .read_prog140l3_8_6
// [Asm] subst   slliw v38, v16, 2 ->   slliw a0, s0, 2
// [Asm] subst   add v39, v8, v38 ->   add a0, s1, a0
// [Asm] subst   sw v17, 0(v39) ->   sw a1, 0(a0)
// [Asm] subst   addi v20, v16, 1 ->   addi a0, s0, 1
// [Asm] subst   mv v7, v20 ->   mv s0, a0
// [Asm] subst   j .read_prog140l3_8_0 ->   j .read_prog140l3_8_0
// [Asm] subst   li v48, 13 ->   li a0, 13
// [Asm] subst   bne v9, v48, .read_prog140l3_8_4 ->   bne a1, a0, .read_prog140l3_8_4
// [Asm] subst   call minimbt_read_char ->   call minimbt_read_char
// [Asm] subst   mv v9, a0 ->   mv a1, a0
// [Asm] subst   li v49, 10 ->   li a0, 10
// [Asm] subst   beq v9, v49, .read_prog140l3_8_1 ->   beq a1, a0, .read_prog140l3_8_1
// [Asm] subst   j .read_prog140l3_8_12 ->   j .read_prog140l3_8_12
// [Asm] subst   slliw v43, v7, 2 ->   slliw a1, s0, 2
// [Asm] subst   add v44, v8, v43 ->   add a1, s1, a1
// [Asm] subst   sw v13, 0(v44) ->   sw a0, 0(a1)
// [Asm] subst   addi v16, v7, 1 ->   addi s0, s0, 1
// [Asm] subst   call read_ch_until_newline_or_eof1l0_0 ->   call read_ch_until_newline_or_eof1l0_0
// [Asm] subst   mv v17, a0 ->   mv a1, a0
// [Asm] subst   li v40, -1 ->   li a0, -1
// [Asm] subst   beq v17, v40, .read_prog140l3_8_9 ->   beq a1, a0, .read_prog140l3_8_9
// [Asm] subst   mv a0, v16 ->   mv a0, s0
// [Asm] subst   mv a1, v8 ->   mv a1, s1
// [Asm] subst   call bf5l1_4 ->   call bf5l1_4
// [Asm] subst   li v45, -1 ->   li a1, -1
// [Asm] subst   beq v13, v45, .read_prog140l3_8_7 ->   beq a0, a1, .read_prog140l3_8_7
// [Asm] subst   ret ->   ret
// [Asm] subst   addi v4, s11, -4 ->   addi a2, s11, -4
// [Asm] subst   andi s11, v4, -8 ->   andi s11, a2, -8
// [Asm] subst   sw zero, 0(v4) ->   sw zero, 0(a2)
// [Asm] subst   li v33, 1024 ->   li a0, 1024
// [Asm] subst   mul v24, v33, v33 ->   mul a0, a0, a0
// [Asm] subst   slliw v31, v24, 2 ->   slliw a1, a0, 2
// [Asm] subst   sub v5, s11, v31 ->   sub a4, s11, a1
// [Asm] subst   andi s11, v5, -8 ->   andi s11, a4, -8
// [Asm] subst   mv a1, v24 ->   mv a1, a0
// [Asm] subst   addi v6, s11, -4 ->   addi a5, s11, -4
// [Asm] subst   andi s11, v6, -8 ->   andi s11, a5, -8
// [Asm] subst   sw zero, 0(v6) ->   sw zero, 0(a5)
// [Asm] subst   mv a0, zero ->   mv a0, zero
// [Asm] subst   mv a1, v4 ->   mv a1, a2
// [Asm] subst   mv a2, v7 ->   mv a2, s0
// [Asm] subst   mv a3, v8 ->   mv a3, s1
// [Asm] subst   call aux40.216l5_7 ->   call aux40.216l5_7
// [Asm] subst   mv v28, zero ->   mv a0, zero
// [Asm] subst   mv v7, v2 ->   mv s0, a0
// [Asm] subst   mv v8, v3 ->   mv s1, a1
// [Asm] pre_assigned_registers: Insn(iref=%3) -> v9, Self(fref=f9) -> v0, BlockParam(bref=b3, bpref=$b.0) -> v10, Insn(iref=%2) -> v5, Insn(iref=%1) -> v4, Mem(fref=f9, mref=m0) -> v2, Insn(iref=%6) -> v8, Insn(iref=%5) -> v7, Insn(iref=%0) -> v3, Insn(iref=%4) -> v6
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=-1)])
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [zero]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [zero, v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [zero, a0, v2]
// [Asm] move_origin: [zero]
// [Asm] defined: a0 is X
// [Asm] defs: [a1]
// [Asm] live_set: [a1, zero, a0]
// [Asm] move_origin: [v2]
// [Asm] defined: a1 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v9]
// [Asm] live_set: [zero, v9]
// [Asm] move_origin: [a0]
// [Asm] defined: v9 is X
// [Asm] defs: []
// [Asm] live_set: [zero, v9]
// [Asm] move_origin: []
// [Asm] defs: [v10]
// [Asm] live_set: [v10, zero]
// [Asm] move_origin: [v9]
// [Asm] defined: v10 is X
// [Asm] defs: []
// [Asm] live_set: [v10, zero]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [zero, v2]
// [Asm] move_origin: []
// [Asm] defs: [v13]
// [Asm] live_set: [zero, v13, v2]
// [Asm] move_origin: []
// [Asm] defined: v13 is X
// [Asm] defs: [v7]
// [Asm] live_set: [v7, zero, v2]
// [Asm] move_origin: []
// [Asm] defined: v7 is X
// [Asm] defs: []
// [Asm] live_set: [v7, zero, v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [zero, a0, v2]
// [Asm] move_origin: [v7]
// [Asm] defined: a0 is X
// [Asm] defs: [a1]
// [Asm] live_set: [a1, zero, a0]
// [Asm] move_origin: [v2]
// [Asm] defined: a1 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v8]
// [Asm] live_set: [zero, v8]
// [Asm] move_origin: [a0]
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [v10]
// [Asm] live_set: [v10, zero]
// [Asm] move_origin: [v8]
// [Asm] defined: v10 is X
// [Asm] defs: []
// [Asm] live_set: [s11, zero]
// [Asm] move_origin: []
// [Asm] defs: [v17]
// [Asm] live_set: [v17, s11, zero]
// [Asm] move_origin: []
// [Asm] defined: v17 is X
// [Asm] defs: [v2]
// [Asm] live_set: [zero, v2]
// [Asm] move_origin: []
// [Asm] defined: v2 is X
// [Asm] defs: [s11]
// [Asm] live_set: [zero, v2]
// [Asm] move_origin: []
// [Asm] defined: s11 is X
// [Asm] defs: [v19]
// [Asm] live_set: [v19, zero, v2]
// [Asm] move_origin: []
// [Asm] defined: v19 is X
// [Asm] defs: [a1]
// [Asm] live_set: [zero, v2]
// [Asm] move_origin: [v19]
// [Asm] defined: a1 is X
// [Asm] defs: []
// [Asm] live_set: [zero, v2]
// [Asm] move_origin: []
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0, v2]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v4]
// [Asm] live_set: [v4, zero, v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v4 is X
// [Asm] defs: []
// [Asm] live_set: [v4, zero, v2]
// [Asm] move_origin: []
// [Asm] defs: [v15]
// [Asm] live_set: [v4, v15, zero, v2]
// [Asm] move_origin: []
// [Asm] defined: v15 is X
// [Asm] defs: []
// [Asm] live_set: [v4, zero, v2]
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of main136l2_9"];
// [Asm]   r0 [label="a0", color=blue];
// [Asm]   r20 [label="v17 ← a0", color=green];
// [Asm]   r23 [label="v4 ← a0", color=green];
// [Asm]   r3 [label="a1", color=blue];
// [Asm]   r9 [label="a7", color=blue];
// [Asm]   r6 [label="a4", color=blue];
// [Asm]   r13 [label="t3", color=blue];
// [Asm]   r4 [label="a2", color=blue];
// [Asm]   r1 [label="zero", color=blue];
// [Asm]   r11 [label="t1", color=blue];
// [Asm]   r7 [label="a5", color=blue];
// [Asm]   r10 [label="t0", color=blue];
// [Asm]   r22 [label="v19 ← a0", color=green];
// [Asm]   r14 [label="t4", color=blue];
// [Asm]   r8 [label="a6", color=blue];
// [Asm]   r5 [label="a3", color=blue];
// [Asm]   r24 [label="v15 ← a1", color=green];
// [Asm]   r15 [label="v9 ← a0", color=green];
// [Asm]   r2 [label="v2 ← s0", color=green];
// [Asm]   r16 [label="v10 ← a0", color=green];
// [Asm]   r18 [label="v7 ← a0", color=green];
// [Asm]   r19 [label="v8 ← a0", color=green];
// [Asm]   r17 [label="v13 ← a0", color=green];
// [Asm]   r21 [label="s11", color=blue];
// [Asm]   r12 [label="t2", color=blue];
// [Asm]   r0 -- r13;
// [Asm]   r1 -- r12;
// [Asm]   r1 -- r8;
// [Asm]   r2 -- r4;
// [Asm]   r2 -- r18;
// [Asm]   r1 -- r4;
// [Asm]   r1 -- r23;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r18;
// [Asm]   r1 -- r19;
// [Asm]   r1 -- r22;
// [Asm]   r1 -- r10;
// [Asm]   r0 -- r14;
// [Asm]   r2 -- r10;
// [Asm]   r1 -- r15;
// [Asm]   r1 -- r13;
// [Asm]   r1 -- r17;
// [Asm]   r1 -- r20;
// [Asm]   r2 -- r11;
// [Asm]   r2 -- r7;
// [Asm]   r1 -- r16;
// [Asm]   r0 -- r6;
// [Asm]   r1 -- r9;
// [Asm]   r2 -- r6;
// [Asm]   r2 -- r14;
// [Asm]   r0 -- r2;
// [Asm]   r0 -- r3;
// [Asm]   r1 -- r21;
// [Asm]   r0 -- r8;
// [Asm]   r0 -- r9;
// [Asm]   r2 -- r12;
// [Asm]   r2 -- r8;
// [Asm]   r0 -- r5;
// [Asm]   r2 -- r21;
// [Asm]   r1 -- r2;
// [Asm]   r2 -- r5;
// [Asm]   r0 -- r1;
// [Asm]   r2 -- r13;
// [Asm]   r2 -- r17;
// [Asm]   r0 -- r10;
// [Asm]   r23 -- r24;
// [Asm]   r1 -- r11;
// [Asm]   r0 -- r12;
// [Asm]   r0 -- r11;
// [Asm]   r2 -- r22;
// [Asm]   r1 -- r6;
// [Asm]   r1 -- r5;
// [Asm]   r2 -- r9;
// [Asm]   r0 -- r4;
// [Asm]   r2 -- r24;
// [Asm]   r1 -- r14;
// [Asm]   r1 -- r3;
// [Asm]   r0 -- r7;
// [Asm]   r2 -- r3;
// [Asm]   r20 -- r21;
// [Asm]   r2 -- r23;
// [Asm]   r1 -- r24;
// [Asm]   comment = "0:a0-> 1:zero-> 2:v2-> 3:a1-> 4:a2-> 5:a3-> 6:a4-> 7:a5-> 8:a6-> 9:a7-> 10:t0-> 11:t1-> 12:t2-> 13:t3-> 14:t4-> 17:v13-> 18:v7-> 21:s11-> 20:v17-> 22:v19-> 23:v4-> 24:v15-> 15:v9-> 16:v10-> 19:v8"
// [Asm]   comment = "v17<-a0;v4<-a0;v19<-a0;v15<-a1;v9<-a0;v2<-s0;v10<-a0;v7<-a0;v8<-a0;v13<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of main136l2_9"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   mv a0, zero ->   mv a0, zero
// [Asm] subst   ret ->   ret
// [Asm] subst   mv a0, zero ->   mv a0, zero
// [Asm] subst   mv a1, v2 ->   mv a1, s0
// [Asm] subst   call bf5l1_4 ->   call bf5l1_4
// [Asm] subst   j .main136l2_9_3 ->   j .main136l2_9_3
// [Asm] subst   sw v4, 0(v2) ->   sw a0, 0(s0)
// [Asm] subst   li v13, 1 ->   li a0, 1
// [Asm] subst   addi v7, v13, 0 ->   addi a0, a0, 0
// [Asm] subst   mv a1, v2 ->   mv a1, s0
// [Asm] subst   call read_prog140l3_8 ->   call read_prog140l3_8
// [Asm] subst   li v17, 4096 ->   li a0, 4096
// [Asm] subst   sub v2, s11, v17 ->   sub s0, s11, a0
// [Asm] subst   andi s11, v2, -8 ->   andi s11, s0, -8
// [Asm] subst   li v19, 1024 ->   li a0, 1024
// [Asm] subst   mv a1, v19 ->   mv a1, a0
// [Asm] subst   call read_ch_until_newline_or_eof1l0_0 ->   call read_ch_until_newline_or_eof1l0_0
// [Asm] subst   li v15, -1 ->   li a1, -1
// [Asm] subst   beq v4, v15, .main136l2_9_1 ->   beq a0, a1, .main136l2_9_1
// [Asm] pre_assigned_registers: Insn(iref=%1) -> v3, BlockParam(bref=b5, bpref=$b.0) -> v5, Self(fref=f0) -> v0, BlockParam(bref=b6, bpref=$b.0) -> v6, Insn(iref=%0) -> v2, Insn(iref=%2) -> v4
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%0), Int32(val=13)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%0), Int32(val=10)])
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [v10]
// [Asm] live_set: [v10, v2]
// [Asm] move_origin: []
// [Asm] defined: v10 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [v8]
// [Asm] live_set: [v8]
// [Asm] move_origin: []
// [Asm] defined: v8 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v5]
// [Asm] move_origin: [v8]
// [Asm] defined: v5 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v5]
// [Asm] move_origin: [v2]
// [Asm] defined: v5 is X
// [Asm] defs: []
// [Asm] live_set: [v5]
// [Asm] move_origin: []
// [Asm] defs: [v6]
// [Asm] live_set: [v6]
// [Asm] move_origin: [v5]
// [Asm] defined: v6 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v9, v2]
// [Asm] move_origin: []
// [Asm] defined: v9 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [v7]
// [Asm] live_set: [v7]
// [Asm] move_origin: []
// [Asm] defined: v7 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v6]
// [Asm] move_origin: [v7]
// [Asm] defined: v6 is X
// [Asm] defs: []
// [Asm] live_set: [v6]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v6]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of read_ch_until_newline_or_eof1l0_0"];
// [Asm]   r0 [label="a0", color=blue];
// [Asm]   r3 [label="a3", color=blue];
// [Asm]   r9 [label="t1", color=blue];
// [Asm]   r6 [label="a6", color=blue];
// [Asm]   r13 [label="v2 ← a0", color=green];
// [Asm]   r4 [label="a4", color=blue];
// [Asm]   r1 [label="a1", color=blue];
// [Asm]   r11 [label="t3", color=blue];
// [Asm]   r7 [label="a7", color=blue];
// [Asm]   r10 [label="t2", color=blue];
// [Asm]   r14 [label="v10 ← a1", color=green];
// [Asm]   r8 [label="t0", color=blue];
// [Asm]   r5 [label="a5", color=blue];
// [Asm]   r15 [label="v8 ← a0", color=green];
// [Asm]   r2 [label="a2", color=blue];
// [Asm]   r16 [label="v5 ← a0", color=green];
// [Asm]   r18 [label="v9 ← a1", color=green];
// [Asm]   r19 [label="v7 ← a0", color=green];
// [Asm]   r17 [label="v6 ← a0", color=green];
// [Asm]   r12 [label="t4", color=blue];
// [Asm]   r0 -- r1;
// [Asm]   r0 -- r10;
// [Asm]   r13 -- r18;
// [Asm]   r0 -- r12;
// [Asm]   r0 -- r11;
// [Asm]   r0 -- r2;
// [Asm]   r0 -- r3;
// [Asm]   r0 -- r4;
// [Asm]   r0 -- r8;
// [Asm]   r0 -- r9;
// [Asm]   r0 -- r7;
// [Asm]   r13 -- r14;
// [Asm]   r0 -- r5;
// [Asm]   r0 -- r6;
// [Asm]   comment = "0:a0-> 1:a1-> 2:a2-> 3:a3-> 4:a4-> 5:a5-> 6:a6-> 7:a7-> 8:t0-> 9:t1-> 10:t2-> 11:t3-> 12:t4-> 13:v2-> 14:v10-> 18:v9-> 15:v8-> 16:v5-> 17:v6-> 19:v7"
// [Asm]   comment = "v2<-a0;v10<-a1;v8<-a0;v5<-a0;v9<-a1;v7<-a0;v6<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of read_ch_until_newline_or_eof1l0_0"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   call minimbt_read_char ->   call minimbt_read_char
// [Asm] subst   li v10, 10 ->   li a1, 10
// [Asm] subst   beq v2, v10, .read_ch_until_newline_or_eof1l0_0_1 ->   beq a0, a1, .read_ch_until_newline_or_eof1l0_0_1
// [Asm] subst   li v8, -1 ->   li a0, -1
// [Asm] subst   j .read_ch_until_newline_or_eof1l0_0_5 ->   j .read_ch_until_newline_or_eof1l0_0_5
// [Asm] subst   li v9, 13 ->   li a1, 13
// [Asm] subst   bne v2, v9, .read_ch_until_newline_or_eof1l0_0_4 ->   bne a0, a1, .read_ch_until_newline_or_eof1l0_0_4
// [Asm] subst   li v7, -1 ->   li a0, -1
// [Asm] subst   j .read_ch_until_newline_or_eof1l0_0_6 ->   j .read_ch_until_newline_or_eof1l0_0_6
// [Asm] subst   ret ->   ret
// [Asm] pre_assigned_registers: BlockParam(bref=b12, bpref=$b.0) -> v23, FnParam(fref=f1, fpref=$f.0) -> v2, FnParam(fref=f1, fpref=$f.3) -> v5, Insn(iref=%9) -> v17, Insn(iref=%8) -> v16, BlockParam(bref=b10, bpref=$b.0) -> v19, BlockParam(bref=b0, bpref=$b.3) -> v9, BlockParam(bref=b0, bpref=$b.0) -> v6, BlockParam(bref=b0, bpref=$b.1) -> v7, BlockParam(bref=b0, bpref=$b.2) -> v8, Insn(iref=%0) -> v10, Insn(iref=%4) -> v22, Insn(iref=%3) -> v21, BlockParam(bref=b11, bpref=$b.0) -> v20, FnParam(fref=f1, fpref=$f.1) -> v3, Insn(iref=%7) -> v15, FnParam(fref=f1, fpref=$f.2) -> v4, Insn(iref=%2) -> v12, Insn(iref=%1) -> v11, Insn(iref=%11) -> v14, Self(fref=f1) -> v0, Insn(iref=%6) -> v13, BlockParam(bref=b9, bpref=$b.0) -> v18
// [Asm] skipping Op(ty=Bool, op=Eq, args=[BlockParam(bref=b0, bpref=$b.1), Int32(val=0)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=93)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=91)])
// [Asm] skipping Op(ty=Bool, op=Le, args=[BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.0)])
// [Asm] defs: [v14]
// [Asm] live_set: [v7, v14, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defined: v14 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v14]
// [Asm] defined: v6 is X
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v7]
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v8]
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [v19]
// [Asm] live_set: [v19]
// [Asm] move_origin: [v18]
// [Asm] defined: v19 is X
// [Asm] defs: [v16]
// [Asm] live_set: [v7, v16, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defined: v16 is X
// [Asm] defs: [v17]
// [Asm] live_set: [v17, v16, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defined: v17 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v6, v17, v9, zero, v8]
// [Asm] move_origin: [v16]
// [Asm] defined: v6 is X
// [Asm] defs: [v7]
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v17]
// [Asm] defined: v7 is X
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v8]
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [v31]
// [Asm] live_set: [zero, v7, v8, v6, v31, v9]
// [Asm] move_origin: []
// [Asm] defined: v31 is X
// [Asm] defs: [v32]
// [Asm] live_set: [zero, v7, v8, v32, v6, v9]
// [Asm] move_origin: []
// [Asm] defined: v32 is X
// [Asm] defs: [v11]
// [Asm] live_set: [v11, zero, v7, v8, v6, v9]
// [Asm] move_origin: []
// [Asm] defined: v11 is X
// [Asm] defs: [v30]
// [Asm] live_set: [v11, zero, v30, v7, v8, v6, v9]
// [Asm] move_origin: []
// [Asm] defined: v30 is X
// [Asm] defs: []
// [Asm] live_set: [v7, v11, v6, zero, v9, v8]
// [Asm] move_origin: []
// [Asm] defs: [v23]
// [Asm] live_set: [v23]
// [Asm] move_origin: [v20]
// [Asm] defined: v23 is X
// [Asm] defs: []
// [Asm] live_set: [v23]
// [Asm] move_origin: []
// [Asm] defs: [v20]
// [Asm] live_set: [v20]
// [Asm] move_origin: [v19]
// [Asm] defined: v20 is X
// [Asm] defs: [v18]
// [Asm] live_set: [v18]
// [Asm] move_origin: [v6]
// [Asm] defined: v18 is X
// [Asm] defs: [v23]
// [Asm] live_set: [v23]
// [Asm] move_origin: [v6]
// [Asm] defined: v23 is X
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [v21]
// [Asm] live_set: [v7, v21, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defined: v21 is X
// [Asm] defs: [v22]
// [Asm] live_set: [v8, v21, v9, zero, v22]
// [Asm] move_origin: []
// [Asm] defined: v22 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v8, v6, v9, zero, v22]
// [Asm] move_origin: [v21]
// [Asm] defined: v6 is X
// [Asm] defs: [v7]
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v22]
// [Asm] defined: v7 is X
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v8]
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [v29]
// [Asm] live_set: [v11, zero, v29, v7, v8, v6, v9]
// [Asm] move_origin: []
// [Asm] defined: v29 is X
// [Asm] defs: []
// [Asm] live_set: [v7, v6, zero, v9, v8]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [a2, a1, a3, zero, a0]
// [Asm] move_origin: []
// [Asm] defs: [v2]
// [Asm] live_set: [a2, a1, a3, zero, v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: [v3]
// [Asm] live_set: [v2, a2, a3, zero, v3]
// [Asm] move_origin: [a1]
// [Asm] defined: v3 is X
// [Asm] defs: [v4]
// [Asm] live_set: [v2, v4, a3, zero, v3]
// [Asm] move_origin: [a2]
// [Asm] defined: v4 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v2, v4, v5, zero, v3]
// [Asm] move_origin: [a3]
// [Asm] defined: v5 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v4, v6, v5, zero, v3]
// [Asm] move_origin: [v2]
// [Asm] defined: v6 is X
// [Asm] defs: [v7]
// [Asm] live_set: [v4, v6, v5, zero, v7]
// [Asm] move_origin: [v3]
// [Asm] defined: v7 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v7, v6, v5, zero, v8]
// [Asm] move_origin: [v4]
// [Asm] defined: v8 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v5]
// [Asm] defined: v9 is X
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v23]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of skip21l2_1"];
// [Asm]   r0 [label="v14 ← a0", color=green];
// [Asm]   r20 [label="a2", color=blue];
// [Asm]   r23 [label="v3 ← a1", color=green];
// [Asm]   r3 [label="zero", color=blue];
// [Asm]   r9 [label="v31 ← a4", color=green];
// [Asm]   r26 [label="a0", color=blue];
// [Asm]   r6 [label="v19 ← a0", color=green];
// [Asm]   r13 [label="v23 ← a0", color=green];
// [Asm]   r4 [label="v8 ← a3", color=green];
// [Asm]   r1 [label="v7 ← a1", color=green];
// [Asm]   r11 [label="v11 ← a4", color=green];
// [Asm]   r7 [label="v16 ← a0", color=green];
// [Asm]   r10 [label="v32 ← a4", color=green];
// [Asm]   r22 [label="a3", color=blue];
// [Asm]   r14 [label="v20 ← a0", color=green];
// [Asm]   r8 [label="v17 ← a1", color=green];
// [Asm]   r5 [label="v6 ← a0", color=green];
// [Asm]   r15 [label="v18 ← a0", color=green];
// [Asm]   r24 [label="v4 ← a4", color=green];
// [Asm]   r25 [label="v5 ← a2", color=green];
// [Asm]   r2 [label="v9 ← a2", color=green];
// [Asm]   r16 [label="v21 ← a0", color=green];
// [Asm]   r18 [label="v29 ← a5", color=green];
// [Asm]   r19 [label="v2 ← a0", color=green];
// [Asm]   r17 [label="v22 ← a1", color=green];
// [Asm]   r21 [label="a1", color=blue];
// [Asm]   r12 [label="v30 ← a5", color=green];
// [Asm]   r3 -- r19;
// [Asm]   r4 -- r16;
// [Asm]   r3 -- r25;
// [Asm]   r1 -- r12;
// [Asm]   r4 -- r5;
// [Asm]   r5 -- r8;
// [Asm]   r3 -- r16;
// [Asm]   r2 -- r4;
// [Asm]   r2 -- r18;
// [Asm]   r5 -- r10;
// [Asm]   r1 -- r4;
// [Asm]   r5 -- r23;
// [Asm]   r5 -- r17;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r18;
// [Asm]   r3 -- r12;
// [Asm]   r1 -- r10;
// [Asm]   r5 -- r18;
// [Asm]   r2 -- r10;
// [Asm]   r3 -- r9;
// [Asm]   r11 -- r12;
// [Asm]   r3 -- r11;
// [Asm]   r19 -- r24;
// [Asm]   r2 -- r16;
// [Asm]   r3 -- r24;
// [Asm]   r4 -- r18;
// [Asm]   r2 -- r7;
// [Asm]   r2 -- r11;
// [Asm]   r11 -- r18;
// [Asm]   r1 -- r16;
// [Asm]   r19 -- r21;
// [Asm]   r3 -- r18;
// [Asm]   r5 -- r11;
// [Asm]   r3 -- r5;
// [Asm]   r22 -- r24;
// [Asm]   r16 -- r17;
// [Asm]   r3 -- r8;
// [Asm]   r20 -- r23;
// [Asm]   r1 -- r9;
// [Asm]   r4 -- r11;
// [Asm]   r23 -- r25;
// [Asm]   r3 -- r4;
// [Asm]   r19 -- r23;
// [Asm]   r0 -- r2;
// [Asm]   r5 -- r9;
// [Asm]   r5 -- r24;
// [Asm]   r0 -- r3;
// [Asm]   r19 -- r22;
// [Asm]   r2 -- r12;
// [Asm]   r2 -- r8;
// [Asm]   r22 -- r23;
// [Asm]   r3 -- r10;
// [Asm]   r1 -- r25;
// [Asm]   r1 -- r2;
// [Asm]   r4 -- r12;
// [Asm]   r2 -- r5;
// [Asm]   r0 -- r1;
// [Asm]   r2 -- r17;
// [Asm]   r4 -- r7;
// [Asm]   r23 -- r24;
// [Asm]   r1 -- r11;
// [Asm]   r3 -- r17;
// [Asm]   r4 -- r25;
// [Asm]   r4 -- r8;
// [Asm]   r5 -- r25;
// [Asm]   r4 -- r17;
// [Asm]   r3 -- r7;
// [Asm]   r1 -- r5;
// [Asm]   r0 -- r4;
// [Asm]   r2 -- r9;
// [Asm]   r4 -- r10;
// [Asm]   r1 -- r3;
// [Asm]   r7 -- r8;
// [Asm]   r24 -- r25;
// [Asm]   r19 -- r25;
// [Asm]   r2 -- r3;
// [Asm]   r3 -- r23;
// [Asm]   r4 -- r9;
// [Asm]   r19 -- r20;
// [Asm]   r1 -- r24;
// [Asm]   r5 -- r12;
// [Asm]   comment = "0:v14-> 1:v7-> 2:v9-> 3:zero-> 4:v8-> 5:v6-> 9:v31-> 10:v32-> 11:v11-> 12:v30-> 18:v29-> 7:v16-> 8:v17-> 16:v21-> 17:v22-> 25:v5-> 24:v4-> 23:v3-> 19:v2-> 22:a3-> 20:a2-> 21:a1-> 6:v19-> 13:v23-> 14:v20-> 15:v18-> 26:a0"
// [Asm]   comment = "v14<-a0;v3<-a1;v31<-a4;v19<-a0;v23<-a0;v8<-a3;v7<-a1;v11<-a4;v16<-a0;v32<-a4;v20<-a0;v17<-a1;v6<-a0;v18<-a0;v4<-a4;v5<-a2;v9<-a2;v21<-a0;v29<-a5;v2<-a0;v22<-a1;v30<-a5;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of skip21l2_1"];
// [Asm]   comment = ""
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   addi v14, v6, 1 ->   addi a0, a0, 1
// [Asm] subst   j .skip21l2_1_0 ->   j .skip21l2_1_0
// [Asm] subst   addi v16, v6, 1 ->   addi a0, a0, 1
// [Asm] subst   addi v17, v7, -1 ->   addi a1, a1, -1
// [Asm] subst   j .skip21l2_1_0 ->   j .skip21l2_1_0
// [Asm] subst   slliw v31, v6, 2 ->   slliw a4, a0, 2
// [Asm] subst   add v32, v9, v31 ->   add a4, a2, a4
// [Asm] subst   lw v11, 0(v32) ->   lw a4, 0(a4)
// [Asm] subst   li v30, 91 ->   li a5, 91
// [Asm] subst   beq v11, v30, .skip21l2_1_3 ->   beq a4, a5, .skip21l2_1_3
// [Asm] subst   j .skip21l2_1_12 ->   j .skip21l2_1_12
// [Asm] subst   beq v7, zero, .skip21l2_1_7 ->   beq a1, zero, .skip21l2_1_7
// [Asm] subst   bge v6, v8, .skip21l2_1_1 ->   bge a0, a3, .skip21l2_1_1
// [Asm] subst   addi v21, v6, 1 ->   addi a0, a0, 1
// [Asm] subst   addi v22, v7, 1 ->   addi a1, a1, 1
// [Asm] subst   j .skip21l2_1_0 ->   j .skip21l2_1_0
// [Asm] subst   li v29, 93 ->   li a5, 93
// [Asm] subst   bne v11, v29, .skip21l2_1_6 ->   bne a4, a5, .skip21l2_1_6
// [Asm] subst   mv v4, a2 ->   mv a4, a2
// [Asm] subst   mv v5, a3 ->   mv a2, a3
// [Asm] subst   mv v8, v4 ->   mv a3, a4
// [Asm] subst   ret ->   ret
// [Asm] pre_assigned_registers: Insn(iref=%15) -> v23, BlockParam(bref=b0, bpref=$b.5) -> v13, Insn(iref=%8) -> v19, Insn(iref=%10) -> v21, BlockParam(bref=b0, bpref=$b.4) -> v12, BlockParam(bref=b0, bpref=$b.3) -> v11, Insn(iref=%14) -> v28, Insn(iref=%4) -> v31, FnParam(fref=f2, fpref=$f.5) -> v7, BlockParam(bref=b6, bpref=$b.0) -> v33, FnParam(fref=f2, fpref=$f.1) -> v3, Insn(iref=%1) -> v15, Insn(iref=%11) -> v22, Insn(iref=%6) -> v17, FnParam(fref=f2, fpref=$f.0) -> v2, FnParam(fref=f2, fpref=$f.2) -> v4, FnParam(fref=f2, fpref=$f.4) -> v6, Insn(iref=%9) -> v20, Insn(iref=%16) -> v24, Self(fref=f2) -> v0, BlockParam(bref=b0, bpref=$b.0) -> v8, BlockParam(bref=b0, bpref=$b.1) -> v9, BlockParam(bref=b0, bpref=$b.2) -> v10, Insn(iref=%5) -> v32, Insn(iref=%0) -> v14, Insn(iref=%3) -> v30, Insn(iref=%13) -> v27, Insn(iref=%7) -> v18, BlockParam(bref=b5, bpref=$b.0) -> v29, Insn(iref=%17) -> v25, Insn(iref=%2) -> v16, Insn(iref=%12) -> v26, FnParam(fref=f2, fpref=$f.3) -> v5
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%10), Int32(val=0)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=0)])
// [Asm] defs: [v17]
// [Asm] live_set: [v11, v10, zero, v13, v8, v17, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v17 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v8, v17, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v11, v10, zero, v13, a0, v8, v12, v9]
// [Asm] move_origin: [v17]
// [Asm] defined: a0 is X
// [Asm] defs: [a1]
// [Asm] live_set: [v11, v10, zero, v13, a0, v8, a1, v12, v9]
// [Asm] move_origin: [v8]
// [Asm] defined: a1 is X
// [Asm] defs: [a2]
// [Asm] live_set: [v11, v10, zero, v13, a0, v8, a2, a1, v12, v9]
// [Asm] move_origin: [v9]
// [Asm] defined: a2 is X
// [Asm] defs: [a3]
// [Asm] live_set: [v11, v10, zero, v13, a0, v8, a2, a1, a3, v12, v9]
// [Asm] move_origin: [v11]
// [Asm] defined: a3 is X
// [Asm] defs: [a4]
// [Asm] live_set: [v11, v10, zero, v13, a0, a4, v8, a2, a1, a3, v12, v9]
// [Asm] move_origin: [v12]
// [Asm] defined: a4 is X
// [Asm] defs: [a5]
// [Asm] live_set: [v11, v10, a5, zero, v13, a0, a4, v8, a2, a1, a3, v12, v9]
// [Asm] move_origin: [v13]
// [Asm] defined: a5 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v11, v10, zero, v13, a0, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v18]
// [Asm] live_set: [v11, v10, v18, zero, v13, v8, v12, v9]
// [Asm] move_origin: [a0]
// [Asm] defined: v18 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v18, zero, v13, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v20]
// [Asm] live_set: [v11, v10, zero, v13, v20, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v20 is X
// [Asm] defs: [v40]
// [Asm] live_set: [v11, v10, zero, v13, v8, v12, v9, v40]
// [Asm] move_origin: []
// [Asm] defined: v40 is X
// [Asm] defs: [v41]
// [Asm] live_set: [v11, v10, zero, v13, v8, v41, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v41 is X
// [Asm] defs: [v21]
// [Asm] live_set: [v11, v10, v21, zero, v13, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v21 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v33]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [v26]
// [Asm] live_set: [v26, v12, zero, v13, v9]
// [Asm] move_origin: []
// [Asm] defined: v26 is X
// [Asm] defs: []
// [Asm] live_set: [v26, v12, zero, v13, v9]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v9, v12, zero, v13, a0]
// [Asm] move_origin: [v26]
// [Asm] defined: a0 is X
// [Asm] defs: [a1]
// [Asm] live_set: [v9, a1, v12, zero, v13, a0]
// [Asm] move_origin: [zero]
// [Asm] defined: a1 is X
// [Asm] defs: [a2]
// [Asm] live_set: [a2, a1, v12, zero, v13, a0]
// [Asm] move_origin: [v9]
// [Asm] defined: a2 is X
// [Asm] defs: [a3]
// [Asm] live_set: [a2, a1, a3, zero, v13, a0]
// [Asm] move_origin: [v12]
// [Asm] defined: a3 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, v13, a0]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v27]
// [Asm] live_set: [zero, v13, v27]
// [Asm] move_origin: [a0]
// [Asm] defined: v27 is X
// [Asm] defs: []
// [Asm] live_set: [zero, v13, v27]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: [v29]
// [Asm] live_set: [v29]
// [Asm] move_origin: [zero]
// [Asm] defined: v29 is X
// [Asm] defs: []
// [Asm] live_set: [a5, zero, a0, a4, a2, a1, a3]
// [Asm] move_origin: []
// [Asm] defs: [v2]
// [Asm] live_set: [a5, zero, a4, a2, a1, a3, v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: [v3]
// [Asm] live_set: [v2, a5, zero, a4, a2, a3, v3]
// [Asm] move_origin: [a1]
// [Asm] defined: v3 is X
// [Asm] defs: [v4]
// [Asm] live_set: [v2, a5, zero, a4, v4, a3, v3]
// [Asm] move_origin: [a2]
// [Asm] defined: v4 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v2, v5, a5, zero, a4, v4, v3]
// [Asm] move_origin: [a3]
// [Asm] defined: v5 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v2, v5, a5, zero, v4, v6, v3]
// [Asm] move_origin: [a4]
// [Asm] defined: v6 is X
// [Asm] defs: [v7]
// [Asm] live_set: [v2, v5, zero, v7, v4, v6, v3]
// [Asm] move_origin: [a5]
// [Asm] defined: v7 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v5, zero, v8, v7, v4, v6, v3]
// [Asm] move_origin: [v2]
// [Asm] defined: v8 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v5, zero, v8, v7, v4, v6, v9]
// [Asm] move_origin: [v3]
// [Asm] defined: v9 is X
// [Asm] defs: [v10]
// [Asm] live_set: [v5, v10, zero, v8, v7, v6, v9]
// [Asm] move_origin: [v4]
// [Asm] defined: v10 is X
// [Asm] defs: [v11]
// [Asm] live_set: [v11, v10, zero, v8, v7, v6, v9]
// [Asm] move_origin: [v5]
// [Asm] defined: v11 is X
// [Asm] defs: [v12]
// [Asm] live_set: [v11, v10, zero, v8, v7, v12, v9]
// [Asm] move_origin: [v6]
// [Asm] defined: v12 is X
// [Asm] defs: [v13]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v7]
// [Asm] defined: v13 is X
// [Asm] defs: [v14]
// [Asm] live_set: [v11, v14, v10, zero, v13, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v14 is X
// [Asm] defs: [v46]
// [Asm] live_set: [v11, v46, v10, zero, v13, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v46 is X
// [Asm] defs: [v47]
// [Asm] live_set: [v11, v10, zero, v13, v8, v47, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v47 is X
// [Asm] defs: [v15]
// [Asm] live_set: [v11, v10, zero, v13, v8, v12, v15, v9]
// [Asm] move_origin: []
// [Asm] defined: v15 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v30]
// [Asm] live_set: [v30, v12, zero, v13, v9]
// [Asm] move_origin: []
// [Asm] defined: v30 is X
// [Asm] defs: []
// [Asm] live_set: [v30, v12, zero, v13, v9]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v9, v12, zero, v13, a0]
// [Asm] move_origin: [v30]
// [Asm] defined: a0 is X
// [Asm] defs: [a1]
// [Asm] live_set: [v9, a1, v12, zero, v13, a0]
// [Asm] move_origin: [zero]
// [Asm] defined: a1 is X
// [Asm] defs: [a2]
// [Asm] live_set: [a2, a1, v12, zero, v13, a0]
// [Asm] move_origin: [v9]
// [Asm] defined: a2 is X
// [Asm] defs: [a3]
// [Asm] live_set: [a2, a1, a3, zero, v13, a0]
// [Asm] move_origin: [v12]
// [Asm] defined: a3 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, v13, a0]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v31]
// [Asm] live_set: [v31, zero, v13]
// [Asm] move_origin: [a0]
// [Asm] defined: v31 is X
// [Asm] defs: []
// [Asm] live_set: [v31, zero, v13]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: [v33]
// [Asm] live_set: [v33]
// [Asm] move_origin: [zero]
// [Asm] defined: v33 is X
// [Asm] defs: []
// [Asm] live_set: [v33]
// [Asm] move_origin: []
// [Asm] defs: [v23]
// [Asm] live_set: [v11, v10, v13, zero, v23, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v23 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v23, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm] move_origin: [v23]
// [Asm] defined: a0 is X
// [Asm] defs: [a1]
// [Asm] live_set: [v11, v10, v13, zero, a0, v8, a1, v12, v9]
// [Asm] move_origin: [v8]
// [Asm] defined: a1 is X
// [Asm] defs: [a2]
// [Asm] live_set: [v11, v10, v13, zero, a0, v8, a2, a1, v12, v9]
// [Asm] move_origin: [v9]
// [Asm] defined: a2 is X
// [Asm] defs: [a3]
// [Asm] live_set: [v11, v10, v13, zero, a0, v8, a2, a1, a3, v12, v9]
// [Asm] move_origin: [v11]
// [Asm] defined: a3 is X
// [Asm] defs: [a4]
// [Asm] live_set: [v11, v10, v13, zero, a0, a4, v8, a2, a1, a3, v12, v9]
// [Asm] move_origin: [v12]
// [Asm] defined: a4 is X
// [Asm] defs: [a5]
// [Asm] live_set: [v11, v10, a5, v13, zero, a0, a4, v8, a2, a1, a3, v12, v9]
// [Asm] move_origin: [v13]
// [Asm] defined: a5 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v24]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v24, v9]
// [Asm] move_origin: [a0]
// [Asm] defined: v24 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v24, v9]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v8]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v10]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v11]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v12]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v13]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v33]
// [Asm] live_set: [v33]
// [Asm] move_origin: [v29]
// [Asm] defined: v33 is X
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of lp108l4_2"];
// [Asm]   r0 [label="v17 ← a0", color=green];
// [Asm]   r38 [label="v15 ← a0", color=green];
// [Asm]   r33 [label="v6 ← a4", color=green];
// [Asm]   r9 [label="a1", color=blue];
// [Asm]   r26 [label="v26 ← a0", color=green];
// [Asm]   r6 [label="v12 ← s4", color=green];
// [Asm]   r13 [label="a5", color=blue];
// [Asm]   r42 [label="v23 ← a0", color=green];
// [Asm]   r4 [label="v13 ← s2", color=green];
// [Asm]   r29 [label="v2 ← a0", color=green];
// [Asm]   r35 [label="v14 ← a0", color=green];
// [Asm]   r7 [label="v9 ← s5", color=green];
// [Asm]   r10 [label="a2", color=blue];
// [Asm]   r8 [label="a0", color=blue];
// [Asm]   r5 [label="v8 ← s3", color=green];
// [Asm]   r36 [label="v46 ← a0", color=green];
// [Asm]   r15 [label="a7", color=blue];
// [Asm]   r24 [label="v41 ← a0", color=green];
// [Asm]   r32 [label="v5 ← a3", color=green];
// [Asm]   r43 [label="v24 ← a0", color=green];
// [Asm]   r31 [label="v4 ← a2", color=green];
// [Asm]   r39 [label="v30 ← a0", color=green];
// [Asm]   r17 [label="t1", color=blue];
// [Asm]   r12 [label="a4", color=blue];
// [Asm]   r37 [label="v47 ← a0", color=green];
// [Asm]   r20 [label="t4", color=blue];
// [Asm]   r23 [label="v40 ← a0", color=green];
// [Asm]   r3 [label="zero", color=blue];
// [Asm]   r27 [label="v27 ← a0", color=green];
// [Asm]   r1 [label="v11 ← s0", color=green];
// [Asm]   r40 [label="v31 ← a0", color=green];
// [Asm]   r28 [label="v29 ← a0", color=green];
// [Asm]   r41 [label="v33 ← a0", color=green];
// [Asm]   r11 [label="a3", color=blue];
// [Asm]   r34 [label="v7 ← a5", color=green];
// [Asm]   r22 [label="v20 ← a0", color=green];
// [Asm]   r14 [label="a6", color=blue];
// [Asm]   r30 [label="v3 ← a1", color=green];
// [Asm]   r25 [label="v21 ← a0", color=green];
// [Asm]   r2 [label="v10 ← s1", color=green];
// [Asm]   r16 [label="t0", color=blue];
// [Asm]   r18 [label="t2", color=blue];
// [Asm]   r19 [label="t3", color=blue];
// [Asm]   r21 [label="v18 ← a0", color=green];
// [Asm]   r2 -- r32;
// [Asm]   r12 -- r29;
// [Asm]   r2 -- r38;
// [Asm]   r12 -- r32;
// [Asm]   r5 -- r21;
// [Asm]   r5 -- r33;
// [Asm]   r3 -- r15;
// [Asm]   r6 -- r35;
// [Asm]   r3 -- r16;
// [Asm]   r5 -- r10;
// [Asm]   r13 -- r32;
// [Asm]   r3 -- r6;
// [Asm]   r5 -- r17;
// [Asm]   r3 -- r42;
// [Asm]   r5 -- r22;
// [Asm]   r2 -- r43;
// [Asm]   r7 -- r25;
// [Asm]   r5 -- r18;
// [Asm]   r3 -- r9;
// [Asm]   r13 -- r31;
// [Asm]   r3 -- r11;
// [Asm]   r3 -- r37;
// [Asm]   r2 -- r37;
// [Asm]   r2 -- r7;
// [Asm]   r1 -- r16;
// [Asm]   r1 -- r33;
// [Asm]   r3 -- r26;
// [Asm]   r3 -- r31;
// [Asm]   r30 -- r34;
// [Asm]   r2 -- r42;
// [Asm]   r7 -- r32;
// [Asm]   r7 -- r35;
// [Asm]   r3 -- r5;
// [Asm]   r8 -- r12;
// [Asm]   r2 -- r34;
// [Asm]   r0 -- r6;
// [Asm]   r5 -- r31;
// [Asm]   r3 -- r8;
// [Asm]   r1 -- r9;
// [Asm]   r2 -- r25;
// [Asm]   r5 -- r35;
// [Asm]   r13 -- r30;
// [Asm]   r2 -- r6;
// [Asm]   r5 -- r6;
// [Asm]   r13 -- r33;
// [Asm]   r8 -- r16;
// [Asm]   r11 -- r13;
// [Asm]   r3 -- r39;
// [Asm]   r10 -- r12;
// [Asm]   r29 -- r33;
// [Asm]   r9 -- r12;
// [Asm]   r7 -- r38;
// [Asm]   r2 -- r12;
// [Asm]   r5 -- r32;
// [Asm]   r1 -- r2;
// [Asm]   r3 -- r33;
// [Asm]   r2 -- r5;
// [Asm]   r2 -- r13;
// [Asm]   r0 -- r1;
// [Asm]   r1 -- r11;
// [Asm]   r3 -- r17;
// [Asm]   r4 -- r25;
// [Asm]   r32 -- r34;
// [Asm]   r2 -- r36;
// [Asm]   r1 -- r38;
// [Asm]   r2 -- r22;
// [Asm]   r3 -- r35;
// [Asm]   r1 -- r5;
// [Asm]   r6 -- r23;
// [Asm]   r1 -- r35;
// [Asm]   r0 -- r4;
// [Asm]   r7 -- r42;
// [Asm]   r4 -- r14;
// [Asm]   r5 -- r36;
// [Asm]   r6 -- r25;
// [Asm]   r4 -- r13;
// [Asm]   r3 -- r19;
// [Asm]   r3 -- r25;
// [Asm]   r1 -- r43;
// [Asm]   r1 -- r8;
// [Asm]   r4 -- r23;
// [Asm]   r2 -- r4;
// [Asm]   r3 -- r38;
// [Asm]   r1 -- r34;
// [Asm]   r7 -- r24;
// [Asm]   r29 -- r30;
// [Asm]   r30 -- r32;
// [Asm]   r8 -- r9;
// [Asm]   r1 -- r22;
// [Asm]   r7 -- r20;
// [Asm]   r11 -- r12;
// [Asm]   r5 -- r19;
// [Asm]   r1 -- r13;
// [Asm]   r10 -- r29;
// [Asm]   r4 -- r18;
// [Asm]   r2 -- r11;
// [Asm]   r6 -- r22;
// [Asm]   r5 -- r11;
// [Asm]   r8 -- r20;
// [Asm]   r5 -- r38;
// [Asm]   r6 -- r20;
// [Asm]   r3 -- r22;
// [Asm]   r7 -- r17;
// [Asm]   r6 -- r19;
// [Asm]   r7 -- r22;
// [Asm]   r9 -- r11;
// [Asm]   r4 -- r15;
// [Asm]   r7 -- r19;
// [Asm]   r12 -- r13;
// [Asm]   r2 -- r14;
// [Asm]   r32 -- r33;
// [Asm]   r3 -- r21;
// [Asm]   r5 -- r9;
// [Asm]   r0 -- r3;
// [Asm]   r8 -- r15;
// [Asm]   r7 -- r15;
// [Asm]   r8 -- r18;
// [Asm]   r10 -- r11;
// [Asm]   r3 -- r29;
// [Asm]   r3 -- r20;
// [Asm]   r7 -- r36;
// [Asm]   r0 -- r5;
// [Asm]   r1 -- r25;
// [Asm]   r4 -- r36;
// [Asm]   r8 -- r10;
// [Asm]   r2 -- r17;
// [Asm]   r4 -- r7;
// [Asm]   r6 -- r39;
// [Asm]   r5 -- r25;
// [Asm]   r7 -- r16;
// [Asm]   r31 -- r33;
// [Asm]   r6 -- r38;
// [Asm]   r7 -- r18;
// [Asm]   r2 -- r35;
// [Asm]   r2 -- r9;
// [Asm]   r4 -- r10;
// [Asm]   r4 -- r6;
// [Asm]   r9 -- r13;
// [Asm]   r7 -- r12;
// [Asm]   r3 -- r23;
// [Asm]   r7 -- r14;
// [Asm]   r11 -- r29;
// [Asm]   r1 -- r24;
// [Asm]   r1 -- r42;
// [Asm]   r5 -- r12;
// [Asm]   r2 -- r20;
// [Asm]   r6 -- r21;
// [Asm]   r4 -- r38;
// [Asm]   r1 -- r12;
// [Asm]   r7 -- r21;
// [Asm]   r6 -- r36;
// [Asm]   r1 -- r37;
// [Asm]   r2 -- r15;
// [Asm]   r5 -- r8;
// [Asm]   r3 -- r43;
// [Asm]   r1 -- r4;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r18;
// [Asm]   r1 -- r19;
// [Asm]   r1 -- r10;
// [Asm]   r10 -- r13;
// [Asm]   r30 -- r31;
// [Asm]   r11 -- r31;
// [Asm]   r2 -- r10;
// [Asm]   r3 -- r32;
// [Asm]   r29 -- r31;
// [Asm]   r5 -- r42;
// [Asm]   r1 -- r17;
// [Asm]   r1 -- r20;
// [Asm]   r2 -- r16;
// [Asm]   r4 -- r27;
// [Asm]   r3 -- r24;
// [Asm]   r4 -- r22;
// [Asm]   r4 -- r40;
// [Asm]   r3 -- r18;
// [Asm]   r4 -- r42;
// [Asm]   r3 -- r34;
// [Asm]   r4 -- r35;
// [Asm]   r4 -- r21;
// [Asm]   r6 -- r13;
// [Asm]   r7 -- r34;
// [Asm]   r2 -- r33;
// [Asm]   r3 -- r30;
// [Asm]   r8 -- r17;
// [Asm]   r3 -- r4;
// [Asm]   r4 -- r43;
// [Asm]   r0 -- r2;
// [Asm]   r1 -- r21;
// [Asm]   r3 -- r13;
// [Asm]   r6 -- r18;
// [Asm]   r6 -- r43;
// [Asm]   r7 -- r10;
// [Asm]   r6 -- r10;
// [Asm]   r3 -- r40;
// [Asm]   r2 -- r8;
// [Asm]   r3 -- r10;
// [Asm]   r4 -- r12;
// [Asm]   r3 -- r27;
// [Asm]   r10 -- r30;
// [Asm]   r5 -- r7;
// [Asm]   r4 -- r8;
// [Asm]   r9 -- r10;
// [Asm]   r5 -- r14;
// [Asm]   r8 -- r11;
// [Asm]   r3 -- r7;
// [Asm]   r1 -- r6;
// [Asm]   r2 -- r24;
// [Asm]   r31 -- r34;
// [Asm]   r8 -- r14;
// [Asm]   r7 -- r8;
// [Asm]   r11 -- r30;
// [Asm]   r13 -- r29;
// [Asm]   r4 -- r9;
// [Asm]   r2 -- r23;
// [Asm]   r30 -- r33;
// [Asm]   r5 -- r34;
// [Asm]   r6 -- r7;
// [Asm]   r6 -- r9;
// [Asm]   r4 -- r16;
// [Asm]   r6 -- r11;
// [Asm]   r4 -- r24;
// [Asm]   r29 -- r32;
// [Asm]   r4 -- r5;
// [Asm]   r6 -- r15;
// [Asm]   r5 -- r20;
// [Asm]   r2 -- r18;
// [Asm]   r4 -- r37;
// [Asm]   r6 -- r14;
// [Asm]   r1 -- r23;
// [Asm]   r5 -- r23;
// [Asm]   r9 -- r29;
// [Asm]   r8 -- r19;
// [Asm]   r3 -- r12;
// [Asm]   r7 -- r26;
// [Asm]   r5 -- r13;
// [Asm]   r7 -- r13;
// [Asm]   r1 -- r15;
// [Asm]   r4 -- r20;
// [Asm]   r6 -- r16;
// [Asm]   r7 -- r9;
// [Asm]   r5 -- r16;
// [Asm]   r6 -- r26;
// [Asm]   r6 -- r12;
// [Asm]   r6 -- r24;
// [Asm]   r6 -- r8;
// [Asm]   r33 -- r34;
// [Asm]   r6 -- r34;
// [Asm]   r7 -- r37;
// [Asm]   r6 -- r37;
// [Asm]   r4 -- r11;
// [Asm]   r8 -- r13;
// [Asm]   r5 -- r24;
// [Asm]   r12 -- r31;
// [Asm]   r7 -- r33;
// [Asm]   r5 -- r37;
// [Asm]   r6 -- r42;
// [Asm]   r7 -- r11;
// [Asm]   r2 -- r21;
// [Asm]   r6 -- r17;
// [Asm]   r7 -- r39;
// [Asm]   r3 -- r14;
// [Asm]   r7 -- r43;
// [Asm]   r12 -- r30;
// [Asm]   r29 -- r34;
// [Asm]   r7 -- r31;
// [Asm]   r4 -- r39;
// [Asm]   r3 -- r36;
// [Asm]   r4 -- r17;
// [Asm]   r31 -- r32;
// [Asm]   r7 -- r23;
// [Asm]   r1 -- r14;
// [Asm]   r1 -- r36;
// [Asm]   r4 -- r26;
// [Asm]   r1 -- r3;
// [Asm]   r2 -- r19;
// [Asm]   r0 -- r7;
// [Asm]   r5 -- r43;
// [Asm]   r5 -- r30;
// [Asm]   r2 -- r3;
// [Asm]   r5 -- r15;
// [Asm]   r4 -- r19;
// [Asm]   comment = "0:v17-> 1:v11-> 2:v10-> 3:zero-> 4:v13-> 5:v8-> 6:v12-> 7:v9-> 8:a0-> 9:a1-> 10:a2-> 11:a3-> 12:a4-> 13:a5-> 14:a6-> 15:a7-> 16:t0-> 17:t1-> 18:t2-> 19:t3-> 20:t4-> 21:v18-> 22:v20-> 23:v40-> 24:v41-> 25:v21-> 35:v14-> 36:v46-> 37:v47-> 38:v15-> 42:v23-> 43:v24-> 29:v2-> 30:v3-> 31:v4-> 32:v5-> 33:v6-> 34:v7-> 26:v26-> 39:v30-> 27:v27-> 40:v31-> 28:v29-> 41:v33"
// [Asm]   comment = "v17<-a0;v15<-a0;v6<-a4;v26<-a0;v12<-s4;v23<-a0;v13<-s2;v2<-a0;v14<-a0;v9<-s5;v8<-s3;v46<-a0;v41<-a0;v5<-a3;v24<-a0;v4<-a2;v30<-a0;v47<-a0;v40<-a0;v27<-a0;v11<-s0;v31<-a0;v29<-a0;v33<-a0;v7<-a5;v20<-a0;v3<-a1;v21<-a0;v10<-s1;v18<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of lp108l4_2"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   addi v17, v10, 1 ->   addi a0, s1, 1
// [Asm] subst   mv a1, v8 ->   mv a1, s3
// [Asm] subst   mv a2, v9 ->   mv a2, s5
// [Asm] subst   mv a3, v11 ->   mv a3, s0
// [Asm] subst   mv a4, v12 ->   mv a4, s4
// [Asm] subst   mv a5, v13 ->   mv a5, s2
// [Asm] subst   call aux40l3_3 ->   call aux40l3_3
// [Asm] subst   sw v18, 0(v13) ->   sw a0, 0(s2)
// [Asm] subst   lw v20, 0(v8) ->   lw a0, 0(s3)
// [Asm] subst   slliw v40, v20, 2 ->   slliw a0, a0, 2
// [Asm] subst   add v41, v11, v40 ->   add a0, s0, a0
// [Asm] subst   lw v21, 0(v41) ->   lw a0, 0(a0)
// [Asm] subst   bne v21, zero, .lp108l4_2_4 ->   bne a0, zero, .lp108l4_2_4
// [Asm] subst   ret ->   ret
// [Asm] subst   addi v26, v10, 1 ->   addi a0, s1, 1
// [Asm] subst   mv a1, zero ->   mv a1, zero
// [Asm] subst   mv a2, v9 ->   mv a2, s5
// [Asm] subst   mv a3, v12 ->   mv a3, s4
// [Asm] subst   call skip21l2_1 ->   call skip21l2_1
// [Asm] subst   sw v27, 0(v13) ->   sw a0, 0(s2)
// [Asm] subst   mv v29, zero ->   mv a0, zero
// [Asm] subst   mv v8, v2 ->   mv s3, a0
// [Asm] subst   mv v9, v3 ->   mv s5, a1
// [Asm] subst   mv v10, v4 ->   mv s1, a2
// [Asm] subst   mv v11, v5 ->   mv s0, a3
// [Asm] subst   mv v12, v6 ->   mv s4, a4
// [Asm] subst   mv v13, v7 ->   mv s2, a5
// [Asm] subst   lw v14, 0(v8) ->   lw a0, 0(s3)
// [Asm] subst   slliw v46, v14, 2 ->   slliw a0, a0, 2
// [Asm] subst   add v47, v11, v46 ->   add a0, s0, a0
// [Asm] subst   lw v15, 0(v47) ->   lw a0, 0(a0)
// [Asm] subst   beq v15, zero, .lp108l4_2_1 ->   beq a0, zero, .lp108l4_2_1
// [Asm] subst   addi v30, v10, 1 ->   addi a0, s1, 1
// [Asm] subst   mv a1, zero ->   mv a1, zero
// [Asm] subst   mv a2, v9 ->   mv a2, s5
// [Asm] subst   mv a3, v12 ->   mv a3, s4
// [Asm] subst   call skip21l2_1 ->   call skip21l2_1
// [Asm] subst   sw v31, 0(v13) ->   sw a0, 0(s2)
// [Asm] subst   mv v33, zero ->   mv a0, zero
// [Asm] subst   j .lp108l4_2_6 ->   j .lp108l4_2_6
// [Asm] subst   addi v23, v10, 1 ->   addi a0, s1, 1
// [Asm] subst   mv a1, v8 ->   mv a1, s3
// [Asm] subst   mv a2, v9 ->   mv a2, s5
// [Asm] subst   mv a3, v11 ->   mv a3, s0
// [Asm] subst   mv a4, v12 ->   mv a4, s4
// [Asm] subst   mv a5, v13 ->   mv a5, s2
// [Asm] subst   call aux40l3_3 ->   call aux40l3_3
// [Asm] subst   sw v24, 0(v13) ->   sw a0, 0(s2)
// [Asm] subst   j .lp108l4_2_0 ->   j .lp108l4_2_0
// [Asm] pre_assigned_registers: Insn(iref=%15) -> v63, Insn(iref=%41) -> v52, BlockParam(bref=b28, bpref=$b.0) -> v24, Insn(iref=%33) -> v56, Insn(iref=%8) -> v17, Insn(iref=%10) -> v69, BlockParam(bref=b0, bpref=$b.4) -> v12, BlockParam(bref=b34, bpref=$b.0) -> v30, Insn(iref=%27) -> v61, FnParam(fref=f3, fpref=$f.3) -> v5, Insn(iref=%25) -> v59, Insn(iref=%39) -> v48, Insn(iref=%59) -> v23, BlockParam(bref=b35, bpref=$b.0) -> v31, Insn(iref=%4) -> v73, BlockParam(bref=b25, bpref=$b.0) -> v43, Insn(iref=%56) -> v44, Insn(iref=%49) -> v40, Insn(iref=%42) -> v53, Insn(iref=%26) -> v60, Insn(iref=%31) -> v54, BlockParam(bref=b19, bpref=$b.0) -> v50, Insn(iref=%38) -> v47, Insn(iref=%53) -> v37, BlockParam(bref=b0, bpref=$b.1) -> v9, Insn(iref=%54) -> v38, Insn(iref=%5) -> v74, Insn(iref=%19) -> v66, BlockParam(bref=b33, bpref=$b.0) -> v29, Insn(iref=%55) -> v39, Insn(iref=%48) -> v35, Insn(iref=%23) -> v58, Insn(iref=%20) -> v67, Insn(iref=%34) -> v57, BlockParam(bref=b20, bpref=$b.0) -> v51, Insn(iref=%36) -> v21, BlockParam(bref=b31, bpref=$b.0) -> v27, FnParam(fref=f3, fpref=$f.4) -> v6, BlockParam(bref=b0, bpref=$b.5) -> v13, BlockParam(bref=b0, bpref=$b.3) -> v11, Insn(iref=%50) -> v41, Insn(iref=%14) -> v18, Insn(iref=%51) -> v42, FnParam(fref=f3, fpref=$f.0) -> v2, FnParam(fref=f3, fpref=$f.5) -> v7, Self(fref=f3) -> v0, Insn(iref=%52) -> v36, Insn(iref=%44) -> v22, Insn(iref=%32) -> v55, Insn(iref=%1) -> v15, Insn(iref=%11) -> v70, Insn(iref=%57) -> v45, Insn(iref=%6) -> v75, BlockParam(bref=b32, bpref=$b.0) -> v28, FnParam(fref=f3, fpref=$f.2) -> v4, BlockParam(bref=b36, bpref=$b.0) -> v76, BlockParam(bref=b29, bpref=$b.0) -> v25, Insn(iref=%46) -> v33, Insn(iref=%28) -> v62, Insn(iref=%9) -> v68, Insn(iref=%37) -> v46, BlockParam(bref=b0, bpref=$b.0) -> v8, Insn(iref=%45) -> v32, BlockParam(bref=b0, bpref=$b.2) -> v10, Insn(iref=%47) -> v34, Insn(iref=%0) -> v14, Insn(iref=%18) -> v65, Insn(iref=%3) -> v72, Insn(iref=%22) -> v19, Insn(iref=%17) -> v64, FnParam(fref=f3, fpref=$f.1) -> v3, Insn(iref=%2) -> v16, Insn(iref=%30) -> v20, BlockParam(bref=b30, bpref=$b.0) -> v26, Insn(iref=%40) -> v49, Insn(iref=%12) -> v71
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%38), Int32(val=13)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%38), Int32(val=10)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%47), Int32(val=0)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=93)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=91)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=44)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=46)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=45)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=43)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=60)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=62)])
// [Asm] skipping Op(ty=Bool, op=Le, args=[BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.0)])
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v29]
// [Asm] live_set: [v29]
// [Asm] move_origin: [v28]
// [Asm] defined: v29 is X
// [Asm] defs: [v30]
// [Asm] live_set: [v30]
// [Asm] move_origin: [v29]
// [Asm] defined: v30 is X
// [Asm] defs: [v31]
// [Asm] live_set: [v31]
// [Asm] move_origin: [v30]
// [Asm] defined: v31 is X
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v76]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v33]
// [Asm] live_set: [v11, v10, zero, v13, v8, v12, v9, v33]
// [Asm] move_origin: []
// [Asm] defined: v33 is X
// [Asm] defs: [v121]
// [Asm] live_set: [v11, v10, v121, zero, v13, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v121 is X
// [Asm] defs: [v122]
// [Asm] live_set: [v11, v10, zero, v13, v8, v12, v9, v122]
// [Asm] move_origin: []
// [Asm] defined: v122 is X
// [Asm] defs: [v34]
// [Asm] live_set: [v11, v10, zero, v13, v8, v12, v9, v34]
// [Asm] move_origin: []
// [Asm] defined: v34 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v76]
// [Asm] live_set: [v76]
// [Asm] move_origin: [v31]
// [Asm] defined: v76 is X
// [Asm] defs: []
// [Asm] live_set: [v76]
// [Asm] move_origin: []
// [Asm] defs: [v130]
// [Asm] live_set: [v11, v10, v130, v13, zero, v8, v12, v15, v9]
// [Asm] move_origin: []
// [Asm] defined: v130 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] move_origin: []
// [Asm] defs: [v24]
// [Asm] live_set: [v24]
// [Asm] move_origin: [v8]
// [Asm] defined: v24 is X
// [Asm] defs: [v44]
// [Asm] live_set: [v11, v10, v13, zero, v12, v44, v9]
// [Asm] move_origin: []
// [Asm] defined: v44 is X
// [Asm] defs: [v45]
// [Asm] live_set: [v11, v10, v13, zero, v45, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v45 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v45]
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v10]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v11]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v12]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v13]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v54]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9, v54]
// [Asm] move_origin: []
// [Asm] defined: v54 is X
// [Asm] defs: [v101]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9, v101]
// [Asm] move_origin: []
// [Asm] defined: v101 is X
// [Asm] defs: [v102]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v102, v9]
// [Asm] move_origin: []
// [Asm] defined: v102 is X
// [Asm] defs: [v55]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9, v55]
// [Asm] move_origin: []
// [Asm] defined: v55 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9, v55]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm] move_origin: [v55]
// [Asm] defined: a0 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v56]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [a0]
// [Asm] defined: v56 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v57]
// [Asm] live_set: [v11, v10, v13, zero, v12, v57, v9]
// [Asm] move_origin: []
// [Asm] defined: v57 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v57]
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v10]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v11]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v12]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v13]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v63]
// [Asm] live_set: [v11, v63, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v63 is X
// [Asm] defs: [v87]
// [Asm] live_set: [v11, v63, v87, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v87 is X
// [Asm] defs: [v88]
// [Asm] live_set: [v11, v63, v10, v13, zero, v8, v88, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v88 is X
// [Asm] defs: [v64]
// [Asm] live_set: [v11, v63, v10, v13, zero, v8, v12, v9, v64]
// [Asm] move_origin: []
// [Asm] defined: v64 is X
// [Asm] defs: [v65]
// [Asm] live_set: [v11, v63, v10, v13, zero, v8, v65, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v65 is X
// [Asm] defs: [v84]
// [Asm] live_set: [v11, v10, v13, zero, v8, v84, v65, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v84 is X
// [Asm] defs: [v85]
// [Asm] live_set: [v11, v10, v13, zero, v8, v85, v65, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v85 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v67]
// [Asm] live_set: [v11, v10, v13, zero, v67, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v67 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v67]
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v10]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v11]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v12]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v13]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v51]
// [Asm] live_set: [v11, v46, v10, v13, zero, v8, v12, v9, v51]
// [Asm] move_origin: [v50]
// [Asm] defined: v51 is X
// [Asm] defs: [v110]
// [Asm] live_set: [v11, v46, v10, v13, zero, v110, v8, v47, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v110 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v46, v10, v13, zero, v8, v47, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v125]
// [Asm] live_set: [v15, v125, v8]
// [Asm] move_origin: []
// [Asm] defined: v125 is X
// [Asm] defs: []
// [Asm] live_set: [v8]
// [Asm] move_origin: []
// [Asm] defs: [v129]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v15, v9, v129]
// [Asm] move_origin: []
// [Asm] defined: v129 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] move_origin: []
// [Asm] defs: [v40]
// [Asm] live_set: [v11, v10, v13, zero, v12, v9, v40]
// [Asm] move_origin: []
// [Asm] defined: v40 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v12, v9, v40]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v11, v10, v13, zero, a0, v12, v9]
// [Asm] move_origin: [v40]
// [Asm] defined: a0 is X
// [Asm] defs: [a1]
// [Asm] live_set: [v11, v10, v13, zero, a0, a1, v12, v9]
// [Asm] move_origin: [zero]
// [Asm] defined: a1 is X
// [Asm] defs: [a2]
// [Asm] live_set: [v11, v10, v13, zero, a0, a2, a1, v12, v9]
// [Asm] move_origin: [v10]
// [Asm] defined: a2 is X
// [Asm] defs: [a3]
// [Asm] live_set: [v11, v10, v13, zero, a0, a2, a1, v12, a3, v9]
// [Asm] move_origin: [v12]
// [Asm] defined: a3 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v11, v10, v13, zero, a0, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v41]
// [Asm] live_set: [v11, v10, v13, zero, v41, v12, v9]
// [Asm] move_origin: [a0]
// [Asm] defined: v41 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v41, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v43]
// [Asm] live_set: [v11, v10, v13, zero, v43, v12, v9]
// [Asm] move_origin: [zero]
// [Asm] defined: v43 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v43, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v36]
// [Asm] live_set: [v11, v10, v13, zero, v8, v36, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v36 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v36, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm] move_origin: [v36]
// [Asm] defined: a0 is X
// [Asm] defs: [a1]
// [Asm] live_set: [v11, v10, v13, zero, a0, v8, a1, v12, v9]
// [Asm] move_origin: [v9]
// [Asm] defined: a1 is X
// [Asm] defs: [a2]
// [Asm] live_set: [v11, v10, v13, zero, a0, v8, a2, a1, v12, v9]
// [Asm] move_origin: [v10]
// [Asm] defined: a2 is X
// [Asm] defs: [a3]
// [Asm] live_set: [v11, v10, v13, zero, a0, v8, a2, a1, a3, v12, v9]
// [Asm] move_origin: [v11]
// [Asm] defined: a3 is X
// [Asm] defs: [a4]
// [Asm] live_set: [v11, v10, v13, zero, a0, a4, v8, a2, a1, a3, v12, v9]
// [Asm] move_origin: [v12]
// [Asm] defined: a4 is X
// [Asm] defs: [a5]
// [Asm] live_set: [v11, v10, a5, v13, zero, a0, a4, v8, a2, a1, a3, v12, v9]
// [Asm] move_origin: [v13]
// [Asm] defined: a5 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v37]
// [Asm] live_set: [v11, v10, v13, zero, v8, v37, v12, v9]
// [Asm] move_origin: [a0]
// [Asm] defined: v37 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v37, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm] move_origin: [v9]
// [Asm] defined: a0 is X
// [Asm] defs: [a1]
// [Asm] live_set: [v11, v10, v13, zero, a0, v8, a1, v12, v9]
// [Asm] move_origin: [v10]
// [Asm] defined: a1 is X
// [Asm] defs: [a2]
// [Asm] live_set: [v11, v10, v13, zero, a0, a2, a1, v12, v9]
// [Asm] move_origin: [v8]
// [Asm] defined: a2 is X
// [Asm] defs: [a3]
// [Asm] live_set: [v11, v10, v13, zero, a0, a2, a1, v12, a3, v9]
// [Asm] move_origin: [v11]
// [Asm] defined: a3 is X
// [Asm] defs: [a4]
// [Asm] live_set: [v11, v10, v13, zero, a0, a4, a2, a1, v12, a3, v9]
// [Asm] move_origin: [v12]
// [Asm] defined: a4 is X
// [Asm] defs: [a5]
// [Asm] live_set: [v11, v10, a5, v13, zero, a0, a4, a2, a1, v12, a3, v9]
// [Asm] move_origin: [v13]
// [Asm] defined: a5 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v11, v10, v13, zero, a0, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v39]
// [Asm] live_set: [v11, v10, v13, zero, v12, v9, v39]
// [Asm] move_origin: [a0]
// [Asm] defined: v39 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v12, v9, v39]
// [Asm] move_origin: []
// [Asm] defs: [v43]
// [Asm] live_set: [v11, v10, v13, zero, v43, v12, v9]
// [Asm] move_origin: [v39]
// [Asm] defined: v43 is X
// [Asm] defs: [v24]
// [Asm] live_set: [v24]
// [Asm] move_origin: [v8]
// [Asm] defined: v24 is X
// [Asm] defs: []
// [Asm] live_set: [v24]
// [Asm] move_origin: []
// [Asm] defs: [v28]
// [Asm] live_set: [v28]
// [Asm] move_origin: [v27]
// [Asm] defined: v28 is X
// [Asm] defs: [v26]
// [Asm] live_set: [v26]
// [Asm] move_origin: [v25]
// [Asm] defined: v26 is X
// [Asm] defs: [v106]
// [Asm] live_set: [v11, v106, v10, v13, zero, v8, v12, v9, v51]
// [Asm] move_origin: []
// [Asm] defined: v106 is X
// [Asm] defs: [v107]
// [Asm] live_set: [v11, v10, v13, zero, v8, v107, v12, v9, v51]
// [Asm] move_origin: []
// [Asm] defined: v107 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v53]
// [Asm] live_set: [v11, v10, v53, v13, zero, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v53 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v53]
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v10]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v11]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v12]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v13]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v76]
// [Asm] live_set: [v76]
// [Asm] move_origin: [v8]
// [Asm] defined: v76 is X
// [Asm] defs: [v108]
// [Asm] live_set: [v11, v46, v10, v13, zero, v8, v108, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v108 is X
// [Asm] defs: [v51]
// [Asm] live_set: [v11, v46, v10, v13, zero, v8, v12, v9, v51]
// [Asm] move_origin: [v108]
// [Asm] defined: v51 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v46, v10, v13, zero, v8, v12, v9, v51]
// [Asm] move_origin: []
// [Asm] defs: [v50]
// [Asm] live_set: [v11, v46, v10, v13, zero, v50, v8, v12, v9]
// [Asm] move_origin: [v47]
// [Asm] defined: v50 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v46, v10, v13, zero, v50, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v68]
// [Asm] live_set: [v11, v10, v13, zero, v68, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v68 is X
// [Asm] defs: [v69]
// [Asm] live_set: [v11, v69, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v69 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v71]
// [Asm] live_set: [v11, v71, v10, v13, zero, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v71 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v71]
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v10]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v11]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v12]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v13]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v109]
// [Asm] live_set: [v11, v109, v46, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v109 is X
// [Asm] defs: [v50]
// [Asm] live_set: [v11, v46, v10, v13, zero, v50, v8, v12, v9]
// [Asm] move_origin: [v109]
// [Asm] defined: v50 is X
// [Asm] defs: [v27]
// [Asm] live_set: [v27]
// [Asm] move_origin: [v26]
// [Asm] defined: v27 is X
// [Asm] defs: [v25]
// [Asm] live_set: [v25]
// [Asm] move_origin: [v24]
// [Asm] defined: v25 is X
// [Asm] defs: [v46]
// [Asm] live_set: [v11, v46, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v46 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v46, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v11, v46, v10, v13, zero, a0, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v47]
// [Asm] live_set: [v11, v46, v10, v13, zero, v8, v47, v12, v9]
// [Asm] move_origin: [a0]
// [Asm] defined: v47 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v46, v10, v13, zero, v8, v47, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v111]
// [Asm] live_set: [v11, v46, v10, v13, zero, v8, v47, v111, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v111 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v46, v10, v13, zero, v8, v47, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v128]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v15, v128, v9]
// [Asm] move_origin: []
// [Asm] defined: v128 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] move_origin: []
// [Asm] defs: [v72]
// [Asm] live_set: [v11, v72, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v72 is X
// [Asm] defs: [v73]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9, v73]
// [Asm] move_origin: []
// [Asm] defined: v73 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v75]
// [Asm] live_set: [v11, v10, v75, v13, zero, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v75 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v75]
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v10]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v11]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v12]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v13]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v58]
// [Asm] live_set: [v11, v58, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v58 is X
// [Asm] defs: [v95]
// [Asm] live_set: [v11, v58, v10, v13, zero, v8, v95, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v95 is X
// [Asm] defs: [v96]
// [Asm] live_set: [v11, v58, v10, v96, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v96 is X
// [Asm] defs: [v59]
// [Asm] live_set: [v11, v58, v10, v13, zero, v8, v59, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v59 is X
// [Asm] defs: [v60]
// [Asm] live_set: [v11, v58, v10, v13, zero, v8, v12, v9, v60]
// [Asm] move_origin: []
// [Asm] defined: v60 is X
// [Asm] defs: [v92]
// [Asm] live_set: [v11, v10, v13, zero, v8, v92, v12, v9, v60]
// [Asm] move_origin: []
// [Asm] defined: v92 is X
// [Asm] defs: [v93]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9, v60, v93]
// [Asm] move_origin: []
// [Asm] defined: v93 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v62]
// [Asm] live_set: [v11, v62, v10, v13, zero, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v62 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v62]
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v10]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v11]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v12]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v13]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v126]
// [Asm] live_set: [v11, v10, v13, zero, v126, v8, v15, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v126 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v15, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v131]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v15, v131, v9]
// [Asm] move_origin: []
// [Asm] defined: v131 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] move_origin: []
// [Asm] defs: [v127]
// [Asm] live_set: [v11, v10, v127, v13, zero, v8, v15, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v127 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v15, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [a5, zero, a0, a4, a2, a1, a3]
// [Asm] move_origin: []
// [Asm] defs: [v2]
// [Asm] live_set: [a5, zero, a4, a2, a1, a3, v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: [v3]
// [Asm] live_set: [v2, a5, zero, a4, a2, a3, v3]
// [Asm] move_origin: [a1]
// [Asm] defined: v3 is X
// [Asm] defs: [v4]
// [Asm] live_set: [v2, a5, zero, a4, v4, a3, v3]
// [Asm] move_origin: [a2]
// [Asm] defined: v4 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v2, v5, a5, zero, a4, v4, v3]
// [Asm] move_origin: [a3]
// [Asm] defined: v5 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v2, v5, a5, zero, v4, v6, v3]
// [Asm] move_origin: [a4]
// [Asm] defined: v6 is X
// [Asm] defs: [v7]
// [Asm] live_set: [v2, v5, zero, v7, v4, v6, v3]
// [Asm] move_origin: [a5]
// [Asm] defined: v7 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v5, zero, v8, v7, v4, v6, v3]
// [Asm] move_origin: [v2]
// [Asm] defined: v8 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v5, zero, v8, v7, v4, v6, v9]
// [Asm] move_origin: [v3]
// [Asm] defined: v9 is X
// [Asm] defs: [v10]
// [Asm] live_set: [v5, v10, zero, v8, v7, v6, v9]
// [Asm] move_origin: [v4]
// [Asm] defined: v10 is X
// [Asm] defs: [v11]
// [Asm] live_set: [v11, v10, zero, v8, v7, v6, v9]
// [Asm] move_origin: [v5]
// [Asm] defined: v11 is X
// [Asm] defs: [v12]
// [Asm] live_set: [v11, v10, zero, v8, v7, v12, v9]
// [Asm] move_origin: [v6]
// [Asm] defined: v12 is X
// [Asm] defs: [v13]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v7]
// [Asm] defined: v13 is X
// [Asm] defs: [v133]
// [Asm] live_set: [v11, v10, v13, zero, v133, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v133 is X
// [Asm] defs: [v134]
// [Asm] live_set: [v11, v10, v13, zero, v8, v134, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v134 is X
// [Asm] defs: [v15]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] move_origin: []
// [Asm] defined: v15 is X
// [Asm] defs: [v132]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v15, v9, v132]
// [Asm] move_origin: []
// [Asm] defined: v132 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of aux40l3_3"];
// [Asm]   r0 [label="v29 ← a0", color=green];
// [Asm]   r46 [label="v67 ← a0", color=green];
// [Asm]   r33 [label="t1", color=blue];
// [Asm]   r76 [label="v75 ← a0", color=green];
// [Asm]   r59 [label="v28 ← a0", color=green];
// [Asm]   r9 [label="v8 ← s3", color=green];
// [Asm]   r26 [label="a2", color=blue];
// [Asm]   r86 [label="v131 ← a0", color=green];
// [Asm]   r44 [label="v84 ← a0", color=green];
// [Asm]   r53 [label="v40 ← a0", color=green];
// [Asm]   r56 [label="v36 ← a0", color=green];
// [Asm]   r10 [label="v12 ← s4", color=green];
// [Asm]   r5 [label="v11 ← s0", color=green];
// [Asm]   r54 [label="v41 ← a0", color=green];
// [Asm]   r24 [label="v55 ← a0", color=green];
// [Asm]   r43 [label="v65 ← a1", color=green];
// [Asm]   r88 [label="v2 ← a0", color=green];
// [Asm]   r80 [label="v59 ← a1", color=green];
// [Asm]   r31 [label="a7", color=blue];
// [Asm]   r39 [label="v63 ← a0", color=green];
// [Asm]   r17 [label="v15 ← a1", color=green];
// [Asm]   r65 [label="v50 ← a0", color=green];
// [Asm]   r52 [label="v129 ← a0", color=green];
// [Asm]   r79 [label="v96 ← a1", color=green];
// [Asm]   r20 [label="v45 ← a0", color=green];
// [Asm]   r61 [label="v106 ← a1", color=green];
// [Asm]   r23 [label="v102 ← a0", color=green];
// [Asm]   r3 [label="a0", color=blue];
// [Asm]   r82 [label="v92 ← a0", color=green];
// [Asm]   r67 [label="v69 ← a0", color=green];
// [Asm]   r75 [label="v73 ← a0", color=green];
// [Asm]   r27 [label="a3", color=blue];
// [Asm]   r77 [label="v58 ← a0", color=green];
// [Asm]   r62 [label="v107 ← a1", color=green];
// [Asm]   r40 [label="v87 ← a1", color=green];
// [Asm]   r11 [label="v9 ← s5", color=green];
// [Asm]   r58 [label="v39 ← a0", color=green];
// [Asm]   r34 [label="t2", color=blue];
// [Asm]   r83 [label="v93 ← a0", color=green];
// [Asm]   r14 [label="v34 ← a0", color=green];
// [Asm]   r96 [label="v132 ← a0", color=green];
// [Asm]   r51 [label="v125 ← a0", color=green];
// [Asm]   r78 [label="v95 ← a1", color=green];
// [Asm]   r55 [label="v43 ← a0", color=green];
// [Asm]   r16 [label="v130 ← a0", color=green];
// [Asm]   r21 [label="v54 ← a0", color=green];
// [Asm]   r60 [label="v26 ← a0", color=green];
// [Asm]   r73 [label="v128 ← a0", color=green];
// [Asm]   r93 [label="v7 ← a5", color=green];
// [Asm]   r38 [label="v57 ← a0", color=green];
// [Asm]   r72 [label="v111 ← a0", color=green];
// [Asm]   r87 [label="v127 ← a0", color=green];
// [Asm]   r85 [label="v126 ← a0", color=green];
// [Asm]   r47 [label="v51 ← a0", color=green];
// [Asm]   r6 [label="v10 ← s1", color=green];
// [Asm]   r13 [label="v122 ← a0", color=green];
// [Asm]   r42 [label="v64 ← a1", color=green];
// [Asm]   r4 [label="v33 ← a0", color=green];
// [Asm]   r29 [label="a5", color=blue];
// [Asm]   r95 [label="v134 ← a0", color=green];
// [Asm]   r35 [label="t3", color=blue];
// [Asm]   r7 [label="zero", color=blue];
// [Asm]   r64 [label="v108 ← a0", color=green];
// [Asm]   r8 [label="v13 ← s2", color=green];
// [Asm]   r36 [label="t4", color=blue];
// [Asm]   r66 [label="v68 ← a0", color=green];
// [Asm]   r15 [label="v76 ← a0", color=green];
// [Asm]   r32 [label="t0", color=blue];
// [Asm]   r49 [label="v110 ← a0", color=green];
// [Asm]   r57 [label="v37 ← a0", color=green];
// [Asm]   r74 [label="v72 ← a0", color=green];
// [Asm]   r68 [label="v71 ← a0", color=green];
// [Asm]   r91 [label="v5 ← a3", color=green];
// [Asm]   r70 [label="v27 ← a0", color=green];
// [Asm]   r12 [label="v121 ← a0", color=green];
// [Asm]   r48 [label="v46 ← s6", color=green];
// [Asm]   r37 [label="v56 ← a0", color=green];
// [Asm]   r1 [label="v30 ← a0", color=green];
// [Asm]   r28 [label="a4", color=blue];
// [Asm]   r41 [label="v88 ← a1", color=green];
// [Asm]   r71 [label="v25 ← a0", color=green];
// [Asm]   r69 [label="v109 ← a0", color=green];
// [Asm]   r22 [label="v101 ← a0", color=green];
// [Asm]   r84 [label="v62 ← a0", color=green];
// [Asm]   r89 [label="v3 ← a1", color=green];
// [Asm]   r50 [label="v47 ← a1", color=green];
// [Asm]   r30 [label="a6", color=blue];
// [Asm]   r45 [label="v85 ← a0", color=green];
// [Asm]   r92 [label="v6 ← a4", color=green];
// [Asm]   r25 [label="a1", color=blue];
// [Asm]   r63 [label="v53 ← a0", color=green];
// [Asm]   r2 [label="v31 ← a0", color=green];
// [Asm]   r18 [label="v24 ← a0", color=green];
// [Asm]   r19 [label="v44 ← a0", color=green];
// [Asm]   r90 [label="v4 ← a2", color=green];
// [Asm]   r81 [label="v60 ← a1", color=green];
// [Asm]   r94 [label="v133 ← a0", color=green];
// [Asm]   r10 -- r64;
// [Asm]   r5 -- r69;
// [Asm]   r32 -- r48;
// [Asm]   r11 -- r61;
// [Asm]   r6 -- r48;
// [Asm]   r10 -- r53;
// [Asm]   r11 -- r78;
// [Asm]   r6 -- r75;
// [Asm]   r11 -- r35;
// [Asm]   r39 -- r41;
// [Asm]   r8 -- r36;
// [Asm]   r6 -- r68;
// [Asm]   r7 -- r25;
// [Asm]   r7 -- r72;
// [Asm]   r88 -- r89;
// [Asm]   r29 -- r91;
// [Asm]   r48 -- r72;
// [Asm]   r6 -- r84;
// [Asm]   r3 -- r9;
// [Asm]   r9 -- r78;
// [Asm]   r7 -- r78;
// [Asm]   r17 -- r87;
// [Asm]   r3 -- r11;
// [Asm]   r9 -- r26;
// [Asm]   r5 -- r65;
// [Asm]   r11 -- r55;
// [Asm]   r27 -- r28;
// [Asm]   r10 -- r69;
// [Asm]   r3 -- r26;
// [Asm]   r3 -- r31;
// [Asm]   r7 -- r62;
// [Asm]   r7 -- r32;
// [Asm]   r7 -- r35;
// [Asm]   r11 -- r19;
// [Asm]   r29 -- r48;
// [Asm]   r9 -- r73;
// [Asm]   r9 -- r82;
// [Asm]   r10 -- r93;
// [Asm]   r6 -- r86;
// [Asm]   r3 -- r48;
// [Asm]   r9 -- r14;
// [Asm]   r10 -- r67;
// [Asm]   r8 -- r34;
// [Asm]   r3 -- r8;
// [Asm]   r29 -- r92;
// [Asm]   r9 -- r56;
// [Asm]   r25 -- r48;
// [Asm]   r26 -- r28;
// [Asm]   r28 -- r91;
// [Asm]   r9 -- r62;
// [Asm]   r6 -- r69;
// [Asm]   r26 -- r27;
// [Asm]   r8 -- r95;
// [Asm]   r9 -- r75;
// [Asm]   r5 -- r35;
// [Asm]   r25 -- r29;
// [Asm]   r5 -- r6;
// [Asm]   r11 -- r80;
// [Asm]   r8 -- r16;
// [Asm]   r9 -- r66;
// [Asm]   r7 -- r79;
// [Asm]   r10 -- r33;
// [Asm]   r9 -- r12;
// [Asm]   r48 -- r50;
// [Asm]   r5 -- r58;
// [Asm]   r5 -- r32;
// [Asm]   r5 -- r54;
// [Asm]   r8 -- r23;
// [Asm]   r26 -- r88;
// [Asm]   r11 -- r73;
// [Asm]   r10 -- r22;
// [Asm]   r8 -- r72;
// [Asm]   r3 -- r33;
// [Asm]   r11 -- r43;
// [Asm]   r39 -- r40;
// [Asm]   r6 -- r72;
// [Asm]   r6 -- r50;
// [Asm]   r3 -- r35;
// [Asm]   r88 -- r90;
// [Asm]   r8 -- r32;
// [Asm]   r6 -- r56;
// [Asm]   r9 -- r39;
// [Asm]   r5 -- r36;
// [Asm]   r6 -- r25;
// [Asm]   r90 -- r91;
// [Asm]   r26 -- r89;
// [Asm]   r27 -- r88;
// [Asm]   r7 -- r44;
// [Asm]   r11 -- r62;
// [Asm]   r3 -- r25;
// [Asm]   r6 -- r62;
// [Asm]   r10 -- r94;
// [Asm]   r6 -- r41;
// [Asm]   r9 -- r40;
// [Asm]   r34 -- r48;
// [Asm]   r9 -- r93;
// [Asm]   r7 -- r20;
// [Asm]   r9 -- r61;
// [Asm]   r8 -- r76;
// [Asm]   r5 -- r19;
// [Asm]   r6 -- r46;
// [Asm]   r6 -- r53;
// [Asm]   r11 -- r23;
// [Asm]   r9 -- r30;
// [Asm]   r11 -- r86;
// [Asm]   r43 -- r45;
// [Asm]   r8 -- r42;
// [Asm]   r11 -- r46;
// [Asm]   r5 -- r11;
// [Asm]   r11 -- r85;
// [Asm]   r8 -- r25;
// [Asm]   r90 -- r92;
// [Asm]   r11 -- r94;
// [Asm]   r5 -- r38;
// [Asm]   r11 -- r37;
// [Asm]   r7 -- r75;
// [Asm]   r10 -- r16;
// [Asm]   r5 -- r74;
// [Asm]   r88 -- r93;
// [Asm]   r10 -- r81;
// [Asm]   r8 -- r81;
// [Asm]   r6 -- r19;
// [Asm]   r7 -- r22;
// [Asm]   r9 -- r11;
// [Asm]   r9 -- r83;
// [Asm]   r8 -- r62;
// [Asm]   r7 -- r19;
// [Asm]   r5 -- r93;
// [Asm]   r11 -- r52;
// [Asm]   r48 -- r49;
// [Asm]   r9 -- r24;
// [Asm]   r5 -- r68;
// [Asm]   r8 -- r35;
// [Asm]   r9 -- r36;
// [Asm]   r11 -- r41;
// [Asm]   r3 -- r29;
// [Asm]   r7 -- r36;
// [Asm]   r10 -- r57;
// [Asm]   r5 -- r81;
// [Asm]   r4 -- r7;
// [Asm]   r6 -- r39;
// [Asm]   r88 -- r91;
// [Asm]   r5 -- r25;
// [Asm]   r10 -- r36;
// [Asm]   r89 -- r91;
// [Asm]   r6 -- r38;
// [Asm]   r6 -- r74;
// [Asm]   r10 -- r32;
// [Asm]   r11 -- r87;
// [Asm]   r4 -- r10;
// [Asm]   r43 -- r44;
// [Asm]   r11 -- r28;
// [Asm]   r77 -- r80;
// [Asm]   r17 -- r86;
// [Asm]   r11 -- r90;
// [Asm]   r11 -- r56;
// [Asm]   r7 -- r46;
// [Asm]   r11 -- r29;
// [Asm]   r9 -- r21;
// [Asm]   r6 -- r52;
// [Asm]   r10 -- r86;
// [Asm]   r10 -- r62;
// [Asm]   r5 -- r12;
// [Asm]   r11 -- r44;
// [Asm]   r6 -- r95;
// [Asm]   r25 -- r28;
// [Asm]   r10 -- r79;
// [Asm]   r9 -- r25;
// [Asm]   r35 -- r48;
// [Asm]   r11 -- r68;
// [Asm]   r5 -- r63;
// [Asm]   r6 -- r36;
// [Asm]   r5 -- r8;
// [Asm]   r47 -- r61;
// [Asm]   r7 -- r56;
// [Asm]   r6 -- r66;
// [Asm]   r5 -- r95;
// [Asm]   r7 -- r77;
// [Asm]   r8 -- r68;
// [Asm]   r29 -- r88;
// [Asm]   r10 -- r13;
// [Asm]   r10 -- r19;
// [Asm]   r3 -- r32;
// [Asm]   r6 -- r54;
// [Asm]   r39 -- r42;
// [Asm]   r5 -- r42;
// [Asm]   r6 -- r63;
// [Asm]   r9 -- r31;
// [Asm]   r9 -- r45;
// [Asm]   r10 -- r47;
// [Asm]   r11 -- r24;
// [Asm]   r5 -- r92;
// [Asm]   r9 -- r41;
// [Asm]   r6 -- r77;
// [Asm]   r11 -- r53;
// [Asm]   r8 -- r79;
// [Asm]   r10 -- r56;
// [Asm]   r10 -- r20;
// [Asm]   r3 -- r30;
// [Asm]   r5 -- r86;
// [Asm]   r6 -- r96;
// [Asm]   r11 -- r48;
// [Asm]   r5 -- r83;
// [Asm]   r7 -- r93;
// [Asm]   r9 -- r28;
// [Asm]   r8 -- r77;
// [Asm]   r6 -- r43;
// [Asm]   r7 -- r63;
// [Asm]   r8 -- r78;
// [Asm]   r6 -- r10;
// [Asm]   r8 -- r94;
// [Asm]   r29 -- r90;
// [Asm]   r11 -- r54;
// [Asm]   r77 -- r79;
// [Asm]   r9 -- r87;
// [Asm]   r3 -- r10;
// [Asm]   r7 -- r95;
// [Asm]   r10 -- r75;
// [Asm]   r3 -- r27;
// [Asm]   r5 -- r80;
// [Asm]   r8 -- r29;
// [Asm]   r8 -- r63;
// [Asm]   r5 -- r7;
// [Asm]   r11 -- r96;
// [Asm]   r8 -- r11;
// [Asm]   r3 -- r7;
// [Asm]   r10 -- r25;
// [Asm]   r11 -- r47;
// [Asm]   r10 -- r35;
// [Asm]   r7 -- r54;
// [Asm]   r9 -- r95;
// [Asm]   r9 -- r47;
// [Asm]   r6 -- r32;
// [Asm]   r11 -- r25;
// [Asm]   r7 -- r82;
// [Asm]   r6 -- r92;
// [Asm]   r10 -- r17;
// [Asm]   r10 -- r95;
// [Asm]   r8 -- r82;
// [Asm]   r7 -- r52;
// [Asm]   r6 -- r11;
// [Asm]   r4 -- r5;
// [Asm]   r8 -- r66;
// [Asm]   r29 -- r89;
// [Asm]   r9 -- r57;
// [Asm]   r8 -- r56;
// [Asm]   r6 -- r49;
// [Asm]   r11 -- r57;
// [Asm]   r7 -- r88;
// [Asm]   r11 -- r91;
// [Asm]   r6 -- r14;
// [Asm]   r5 -- r23;
// [Asm]   r89 -- r92;
// [Asm]   r5 -- r48;
// [Asm]   r9 -- r29;
// [Asm]   r11 -- r49;
// [Asm]   r8 -- r19;
// [Asm]   r5 -- r79;
// [Asm]   r8 -- r43;
// [Asm]   r25 -- r26;
// [Asm]   r6 -- r16;
// [Asm]   r5 -- r87;
// [Asm]   r10 -- r41;
// [Asm]   r10 -- r27;
// [Asm]   r9 -- r67;
// [Asm]   r6 -- r12;
// [Asm]   r7 -- r81;
// [Asm]   r6 -- r24;
// [Asm]   r9 -- r51;
// [Asm]   r9 -- r44;
// [Asm]   r28 -- r88;
// [Asm]   r8 -- r54;
// [Asm]   r7 -- r73;
// [Asm]   r11 -- r83;
// [Asm]   r7 -- r37;
// [Asm]   r6 -- r37;
// [Asm]   r10 -- r28;
// [Asm]   r4 -- r11;
// [Asm]   r9 -- r34;
// [Asm]   r10 -- r63;
// [Asm]   r48 -- r65;
// [Asm]   r8 -- r52;
// [Asm]   r5 -- r24;
// [Asm]   r5 -- r26;
// [Asm]   r7 -- r33;
// [Asm]   r9 -- r33;
// [Asm]   r10 -- r73;
// [Asm]   r8 -- r67;
// [Asm]   r6 -- r28;
// [Asm]   r11 -- r39;
// [Asm]   r9 -- r69;
// [Asm]   r17 -- r96;
// [Asm]   r10 -- r23;
// [Asm]   r11 -- r50;
// [Asm]   r7 -- r47;
// [Asm]   r7 -- r11;
// [Asm]   r6 -- r67;
// [Asm]   r28 -- r48;
// [Asm]   r9 -- r37;
// [Asm]   r6 -- r82;
// [Asm]   r11 -- r79;
// [Asm]   r7 -- r39;
// [Asm]   r8 -- r73;
// [Asm]   r7 -- r43;
// [Asm]   r9 -- r65;
// [Asm]   r11 -- r26;
// [Asm]   r8 -- r58;
// [Asm]   r9 -- r32;
// [Asm]   r9 -- r16;
// [Asm]   r11 -- r58;
// [Asm]   r3 -- r36;
// [Asm]   r28 -- r90;
// [Asm]   r11 -- r27;
// [Asm]   r7 -- r50;
// [Asm]   r7 -- r68;
// [Asm]   r5 -- r43;
// [Asm]   r5 -- r30;
// [Asm]   r7 -- r69;
// [Asm]   r10 -- r96;
// [Asm]   r5 -- r76;
// [Asm]   r49 -- r50;
// [Asm]   r10 -- r21;
// [Asm]   r9 -- r50;
// [Asm]   r11 -- r21;
// [Asm]   r10 -- r66;
// [Asm]   r92 -- r93;
// [Asm]   r8 -- r31;
// [Asm]   r6 -- r81;
// [Asm]   r81 -- r82;
// [Asm]   r5 -- r82;
// [Asm]   r5 -- r21;
// [Asm]   r11 -- r76;
// [Asm]   r6 -- r73;
// [Asm]   r5 -- r33;
// [Asm]   r10 -- r61;
// [Asm]   r6 -- r35;
// [Asm]   r9 -- r86;
// [Asm]   r5 -- r72;
// [Asm]   r11 -- r74;
// [Asm]   r9 -- r79;
// [Asm]   r88 -- r92;
// [Asm]   r5 -- r10;
// [Asm]   r11 -- r14;
// [Asm]   r3 -- r6;
// [Asm]   r5 -- r17;
// [Asm]   r5 -- r85;
// [Asm]   r5 -- r22;
// [Asm]   r11 -- r66;
// [Asm]   r7 -- r84;
// [Asm]   r50 -- r72;
// [Asm]   r5 -- r47;
// [Asm]   r11 -- r67;
// [Asm]   r5 -- r29;
// [Asm]   r77 -- r81;
// [Asm]   r11 -- r45;
// [Asm]   r9 -- r17;
// [Asm]   r10 -- r40;
// [Asm]   r9 -- r49;
// [Asm]   r7 -- r27;
// [Asm]   r3 -- r5;
// [Asm]   r6 -- r85;
// [Asm]   r7 -- r91;
// [Asm]   r8 -- r12;
// [Asm]   r8 -- r61;
// [Asm]   r5 -- r31;
// [Asm]   r8 -- r45;
// [Asm]   r8 -- r24;
// [Asm]   r8 -- r75;
// [Asm]   r5 -- r62;
// [Asm]   r26 -- r48;
// [Asm]   r5 -- r57;
// [Asm]   r6 -- r80;
// [Asm]   r89 -- r93;
// [Asm]   r6 -- r91;
// [Asm]   r11 -- r13;
// [Asm]   r10 -- r38;
// [Asm]   r10 -- r45;
// [Asm]   r10 -- r12;
// [Asm]   r9 -- r23;
// [Asm]   r5 -- r78;
// [Asm]   r7 -- r94;
// [Asm]   r7 -- r38;
// [Asm]   r5 -- r67;
// [Asm]   r8 -- r48;
// [Asm]   r6 -- r83;
// [Asm]   r10 -- r31;
// [Asm]   r11 -- r93;
// [Asm]   r10 -- r42;
// [Asm]   r6 -- r64;
// [Asm]   r9 -- r74;
// [Asm]   r7 -- r80;
// [Asm]   r5 -- r55;
// [Asm]   r5 -- r66;
// [Asm]   r6 -- r55;
// [Asm]   r6 -- r23;
// [Asm]   r7 -- r42;
// [Asm]   r6 -- r65;
// [Asm]   r11 -- r36;
// [Asm]   r8 -- r86;
// [Asm]   r7 -- r65;
// [Asm]   r7 -- r67;
// [Asm]   r9 -- r89;
// [Asm]   r8 -- r30;
// [Asm]   r11 -- r84;
// [Asm]   r6 -- r76;
// [Asm]   r7 -- r76;
// [Asm]   r7 -- r29;
// [Asm]   r27 -- r90;
// [Asm]   r11 -- r20;
// [Asm]   r11 -- r77;
// [Asm]   r11 -- r64;
// [Asm]   r7 -- r24;
// [Asm]   r8 -- r27;
// [Asm]   r27 -- r89;
// [Asm]   r9 -- r91;
// [Asm]   r27 -- r48;
// [Asm]   r47 -- r48;
// [Asm]   r8 -- r9;
// [Asm]   r6 -- r33;
// [Asm]   r9 -- r94;
// [Asm]   r11 -- r16;
// [Asm]   r6 -- r30;
// [Asm]   r11 -- r12;
// [Asm]   r10 -- r29;
// [Asm]   r9 -- r64;
// [Asm]   r11 -- r22;
// [Asm]   r10 -- r48;
// [Asm]   r7 -- r74;
// [Asm]   r7 -- r48;
// [Asm]   r6 -- r22;
// [Asm]   r7 -- r49;
// [Asm]   r8 -- r20;
// [Asm]   r8 -- r47;
// [Asm]   r6 -- r20;
// [Asm]   r9 -- r52;
// [Asm]   r7 -- r17;
// [Asm]   r8 -- r64;
// [Asm]   r8 -- r41;
// [Asm]   r9 -- r85;
// [Asm]   r6 -- r27;
// [Asm]   r11 -- r65;
// [Asm]   r5 -- r28;
// [Asm]   r10 -- r43;
// [Asm]   r8 -- r53;
// [Asm]   r5 -- r9;
// [Asm]   r30 -- r48;
// [Asm]   r6 -- r57;
// [Asm]   r7 -- r85;
// [Asm]   r6 -- r87;
// [Asm]   r5 -- r45;
// [Asm]   r17 -- r73;
// [Asm]   r10 -- r11;
// [Asm]   r10 -- r85;
// [Asm]   r81 -- r83;
// [Asm]   r5 -- r56;
// [Asm]   r5 -- r94;
// [Asm]   r5 -- r61;
// [Asm]   r10 -- r46;
// [Asm]   r7 -- r41;
// [Asm]   r11 -- r34;
// [Asm]   r8 -- r10;
// [Asm]   r5 -- r39;
// [Asm]   r8 -- r26;
// [Asm]   r7 -- r57;
// [Asm]   r8 -- r83;
// [Asm]   r10 -- r54;
// [Asm]   r11 -- r72;
// [Asm]   r7 -- r16;
// [Asm]   r7 -- r87;
// [Asm]   r10 -- r65;
// [Asm]   r9 -- r48;
// [Asm]   r4 -- r6;
// [Asm]   r9 -- r13;
// [Asm]   r7 -- r12;
// [Asm]   r7 -- r14;
// [Asm]   r8 -- r50;
// [Asm]   r9 -- r81;
// [Asm]   r6 -- r21;
// [Asm]   r8 -- r57;
// [Asm]   r17 -- r85;
// [Asm]   r91 -- r92;
// [Asm]   r5 -- r41;
// [Asm]   r7 -- r21;
// [Asm]   r8 -- r84;
// [Asm]   r6 -- r47;
// [Asm]   r9 -- r27;
// [Asm]   r7 -- r40;
// [Asm]   r10 -- r26;
// [Asm]   r27 -- r29;
// [Asm]   r9 -- r77;
// [Asm]   r48 -- r64;
// [Asm]   r11 -- r92;
// [Asm]   r5 -- r96;
// [Asm]   r6 -- r29;
// [Asm]   r11 -- r31;
// [Asm]   r7 -- r53;
// [Asm]   r11 -- r32;
// [Asm]   r5 -- r49;
// [Asm]   r89 -- r90;
// [Asm]   r10 -- r77;
// [Asm]   r5 -- r73;
// [Asm]   r10 -- r58;
// [Asm]   r3 -- r34;
// [Asm]   r7 -- r83;
// [Asm]   r16 -- r17;
// [Asm]   r25 -- r88;
// [Asm]   r6 -- r13;
// [Asm]   r10 -- r49;
// [Asm]   r7 -- r34;
// [Asm]   r7 -- r90;
// [Asm]   r7 -- r55;
// [Asm]   r10 -- r37;
// [Asm]   r8 -- r17;
// [Asm]   r11 -- r81;
// [Asm]   r8 -- r69;
// [Asm]   r5 -- r75;
// [Asm]   r11 -- r82;
// [Asm]   r8 -- r37;
// [Asm]   r5 -- r53;
// [Asm]   r6 -- r93;
// [Asm]   r10 -- r74;
// [Asm]   r7 -- r10;
// [Asm]   r90 -- r93;
// [Asm]   r6 -- r94;
// [Asm]   r6 -- r31;
// [Asm]   r8 -- r44;
// [Asm]   r28 -- r29;
// [Asm]   r6 -- r78;
// [Asm]   r11 -- r63;
// [Asm]   r8 -- r39;
// [Asm]   r8 -- r80;
// [Asm]   r7 -- r61;
// [Asm]   r10 -- r30;
// [Asm]   r6 -- r45;
// [Asm]   r8 -- r22;
// [Asm]   r4 -- r8;
// [Asm]   r8 -- r21;
// [Asm]   r9 -- r10;
// [Asm]   r5 -- r14;
// [Asm]   r5 -- r50;
// [Asm]   r8 -- r96;
// [Asm]   r7 -- r96;
// [Asm]   r8 -- r14;
// [Asm]   r7 -- r8;
// [Asm]   r8 -- r87;
// [Asm]   r10 -- r55;
// [Asm]   r11 -- r30;
// [Asm]   r6 -- r61;
// [Asm]   r4 -- r9;
// [Asm]   r5 -- r34;
// [Asm]   r7 -- r64;
// [Asm]   r6 -- r58;
// [Asm]   r9 -- r90;
// [Asm]   r9 -- r72;
// [Asm]   r6 -- r7;
// [Asm]   r6 -- r9;
// [Asm]   r10 -- r83;
// [Asm]   r10 -- r72;
// [Asm]   r10 -- r87;
// [Asm]   r11 -- r40;
// [Asm]   r9 -- r35;
// [Asm]   r11 -- r17;
// [Asm]   r5 -- r20;
// [Asm]   r7 -- r45;
// [Asm]   r9 -- r96;
// [Asm]   r6 -- r44;
// [Asm]   r10 -- r68;
// [Asm]   r5 -- r77;
// [Asm]   r10 -- r78;
// [Asm]   r48 -- r69;
// [Asm]   r25 -- r27;
// [Asm]   r7 -- r89;
// [Asm]   r7 -- r26;
// [Asm]   r6 -- r79;
// [Asm]   r5 -- r13;
// [Asm]   r31 -- r48;
// [Asm]   r7 -- r13;
// [Asm]   r39 -- r43;
// [Asm]   r91 -- r93;
// [Asm]   r5 -- r84;
// [Asm]   r5 -- r52;
// [Asm]   r9 -- r42;
// [Asm]   r47 -- r62;
// [Asm]   r10 -- r76;
// [Asm]   r8 -- r55;
// [Asm]   r5 -- r44;
// [Asm]   r7 -- r86;
// [Asm]   r7 -- r30;
// [Asm]   r3 -- r28;
// [Asm]   r8 -- r38;
// [Asm]   r33 -- r48;
// [Asm]   r8 -- r33;
// [Asm]   r7 -- r9;
// [Asm]   r8 -- r65;
// [Asm]   r5 -- r16;
// [Asm]   r6 -- r26;
// [Asm]   r10 -- r34;
// [Asm]   r6 -- r40;
// [Asm]   r8 -- r49;
// [Asm]   r7 -- r66;
// [Asm]   r7 -- r28;
// [Asm]   r6 -- r8;
// [Asm]   r6 -- r34;
// [Asm]   r5 -- r64;
// [Asm]   r8 -- r28;
// [Asm]   r28 -- r89;
// [Asm]   r9 -- r22;
// [Asm]   r9 -- r92;
// [Asm]   r9 -- r80;
// [Asm]   r7 -- r92;
// [Asm]   r10 -- r50;
// [Asm]   r11 -- r42;
// [Asm]   r77 -- r78;
// [Asm]   r11 -- r33;
// [Asm]   r11 -- r75;
// [Asm]   r5 -- r46;
// [Asm]   r17 -- r51;
// [Asm]   r8 -- r13;
// [Asm]   r10 -- r84;
// [Asm]   r5 -- r37;
// [Asm]   r8 -- r74;
// [Asm]   r11 -- r95;
// [Asm]   r8 -- r40;
// [Asm]   r8 -- r85;
// [Asm]   r10 -- r44;
// [Asm]   r9 -- r43;
// [Asm]   r10 -- r52;
// [Asm]   r6 -- r42;
// [Asm]   r10 -- r39;
// [Asm]   r6 -- r17;
// [Asm]   r7 -- r58;
// [Asm]   r36 -- r48;
// [Asm]   r10 -- r82;
// [Asm]   r11 -- r38;
// [Asm]   r11 -- r69;
// [Asm]   r7 -- r31;
// [Asm]   r17 -- r52;
// [Asm]   r26 -- r29;
// [Asm]   r5 -- r27;
// [Asm]   r7 -- r23;
// [Asm]   r10 -- r80;
// [Asm]   r10 -- r24;
// [Asm]   r8 -- r46;
// [Asm]   r5 -- r40;
// [Asm]   r10 -- r14;
// [Asm]   comment = "0:v29-> 1:v30-> 2:v31-> 3:a0-> 5:v11-> 6:v10-> 7:zero-> 8:v13-> 9:v8-> 10:v12-> 11:v9-> 25:a1-> 26:a2-> 27:a3-> 28:a4-> 29:a5-> 48:v46-> 30:a6-> 31:a7-> 32:t0-> 33:t1-> 34:t2-> 35:t3-> 36:t4-> 47:v51-> 49:v110-> 50:v47-> 72:v111-> 61:v106-> 62:v107-> 64:v108-> 65:v50-> 69:v109-> 4:v33-> 12:v121-> 13:v122-> 14:v34-> 16:v130-> 17:v15-> 52:v129-> 73:v128-> 85:v126-> 86:v131-> 87:v127-> 96:v132-> 21:v54-> 22:v101-> 23:v102-> 24:v55-> 37:v56-> 39:v63-> 40:v87-> 41:v88-> 42:v64-> 43:v65-> 44:v84-> 45:v85-> 56:v36-> 57:v37-> 66:v68-> 67:v69-> 74:v72-> 75:v73-> 77:v58-> 78:v95-> 79:v96-> 80:v59-> 81:v60-> 82:v92-> 83:v93-> 94:v133-> 95:v134-> 19:v44-> 20:v45-> 38:v57-> 46:v67-> 53:v40-> 54:v41-> 55:v43-> 58:v39-> 63:v53-> 68:v71-> 76:v75-> 84:v62-> 88:v2-> 89:v3-> 90:v4-> 91:v5-> 92:v6-> 93:v7-> 51:v125-> 15:v76-> 18:v24-> 59:v28-> 60:v26-> 70:v27-> 71:v25"
// [Asm]   comment = "v29<-a0;v67<-a0;v75<-a0;v28<-a0;v8<-s3;v131<-a0;v84<-a0;v40<-a0;v36<-a0;v12<-s4;v11<-s0;v41<-a0;v55<-a0;v65<-a1;v2<-a0;v59<-a1;v63<-a0;v15<-a1;v50<-a0;v129<-a0;v96<-a1;v45<-a0;v106<-a1;v102<-a0;v92<-a0;v69<-a0;v73<-a0;v58<-a0;v107<-a1;v87<-a1;v9<-s5;v39<-a0;v93<-a0;v34<-a0;v132<-a0;v125<-a0;v95<-a1;v43<-a0;v130<-a0;v54<-a0;v26<-a0;v128<-a0;v7<-a5;v57<-a0;v111<-a0;v127<-a0;v126<-a0;v51<-a0;v10<-s1;v122<-a0;v64<-a1;v33<-a0;v134<-a0;v108<-a0;v13<-s2;v68<-a0;v76<-a0;v110<-a0;v37<-a0;v72<-a0;v71<-a0;v5<-a3;v27<-a0;v121<-a0;v46<-s6;v56<-a0;v30<-a0;v88<-a1;v25<-a0;v109<-a0;v101<-a0;v62<-a0;v3<-a1;v47<-a1;v85<-a0;v6<-a4;v53<-a0;v31<-a0;v24<-a0;v44<-a0;v4<-a2;v60<-a1;v133<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of aux40l3_3"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   bge v8, v10, .aux40l3_3_1 ->   bge s3, s1, .aux40l3_3_1
// [Asm] subst   ret ->   ret
// [Asm] subst   sw v8, 0(v13) ->   sw s3, 0(s2)
// [Asm] subst   lw v33, 0(v9) ->   lw a0, 0(s5)
// [Asm] subst   slliw v121, v33, 2 ->   slliw a0, a0, 2
// [Asm] subst   add v122, v11, v121 ->   add a0, s0, a0
// [Asm] subst   lw v34, 0(v122) ->   lw a0, 0(a0)
// [Asm] subst   beq v34, zero, .aux40l3_3_23 ->   beq a0, zero, .aux40l3_3_23
// [Asm] subst   j .aux40l3_3_36 ->   j .aux40l3_3_36
// [Asm] subst   li v130, 43 ->   li a0, 43
// [Asm] subst   beq v15, v130, .aux40l3_3_7 ->   beq a1, a0, .aux40l3_3_7
// [Asm] subst   mv v24, v8 ->   mv a0, s3
// [Asm] subst   lw v44, 0(v13) ->   lw a0, 0(s2)
// [Asm] subst   addi v45, v44, 1 ->   addi a0, a0, 1
// [Asm] subst   mv v8, v45 ->   mv s3, a0
// [Asm] subst   j .aux40l3_3_0 ->   j .aux40l3_3_0
// [Asm] subst   lw v54, 0(v9) ->   lw a0, 0(s5)
// [Asm] subst   slliw v101, v54, 2 ->   slliw a0, a0, 2
// [Asm] subst   add v102, v11, v101 ->   add a0, s0, a0
// [Asm] subst   lw v55, 0(v102) ->   lw a0, 0(a0)
// [Asm] subst   call minimbt_print_char ->   call minimbt_print_char
// [Asm] subst   addi v57, v8, 1 ->   addi a0, s3, 1
// [Asm] subst   mv v8, v57 ->   mv s3, a0
// [Asm] subst   j .aux40l3_3_0 ->   j .aux40l3_3_0
// [Asm] subst   lw v63, 0(v9) ->   lw a0, 0(s5)
// [Asm] subst   slliw v87, v63, 2 ->   slliw a1, a0, 2
// [Asm] subst   add v88, v11, v87 ->   add a1, s0, a1
// [Asm] subst   lw v64, 0(v88) ->   lw a1, 0(a1)
// [Asm] subst   addi v65, v64, 1 ->   addi a1, a1, 1
// [Asm] subst   slliw v84, v63, 2 ->   slliw a0, a0, 2
// [Asm] subst   add v85, v11, v84 ->   add a0, s0, a0
// [Asm] subst   sw v65, 0(v85) ->   sw a1, 0(a0)
// [Asm] subst   addi v67, v8, 1 ->   addi a0, s3, 1
// [Asm] subst   mv v8, v67 ->   mv s3, a0
// [Asm] subst   j .aux40l3_3_0 ->   j .aux40l3_3_0
// [Asm] subst   li v110, 13 ->   li a0, 13
// [Asm] subst   bne v47, v110, .aux40l3_3_18 ->   bne a1, a0, .aux40l3_3_18
// [Asm] subst   li v125, 93 ->   li a0, 93
// [Asm] subst   bne v15, v125, .aux40l3_3_27 ->   bne a1, a0, .aux40l3_3_27
// [Asm] subst   li v129, 45 ->   li a0, 45
// [Asm] subst   beq v15, v129, .aux40l3_3_9 ->   beq a1, a0, .aux40l3_3_9
// [Asm] subst   addi v40, v8, 1 ->   addi a0, s3, 1
// [Asm] subst   mv a1, zero ->   mv a1, zero
// [Asm] subst   mv a2, v10 ->   mv a2, s1
// [Asm] subst   mv a3, v12 ->   mv a3, s4
// [Asm] subst   call skip21l2_1 ->   call skip21l2_1
// [Asm] subst   sw v41, 0(v13) ->   sw a0, 0(s2)
// [Asm] subst   mv v43, zero ->   mv a0, zero
// [Asm] subst   j .aux40l3_3_25 ->   j .aux40l3_3_25
// [Asm] subst   addi v36, v8, 1 ->   addi a0, s3, 1
// [Asm] subst   mv a1, v9 ->   mv a1, s5
// [Asm] subst   mv a2, v10 ->   mv a2, s1
// [Asm] subst   mv a3, v11 ->   mv a3, s0
// [Asm] subst   mv a4, v12 ->   mv a4, s4
// [Asm] subst   mv a5, v13 ->   mv a5, s2
// [Asm] subst   call aux40l3_3 ->   call aux40l3_3
// [Asm] subst   sw v37, 0(v13) ->   sw a0, 0(s2)
// [Asm] subst   mv a0, v9 ->   mv a0, s5
// [Asm] subst   mv a1, v10 ->   mv a1, s1
// [Asm] subst   mv a2, v8 ->   mv a2, s3
// [Asm] subst   mv a3, v11 ->   mv a3, s0
// [Asm] subst   mv a4, v12 ->   mv a4, s4
// [Asm] subst   mv a5, v13 ->   mv a5, s2
// [Asm] subst   call lp108l4_2 ->   call lp108l4_2
// [Asm] subst   mv v24, v8 ->   mv a0, s3
// [Asm] subst   j .aux40l3_3_28 ->   j .aux40l3_3_28
// [Asm] subst   slliw v106, v46, 2 ->   slliw a1, s6, 2
// [Asm] subst   add v107, v11, v106 ->   add a1, s0, a1
// [Asm] subst   sw v51, 0(v107) ->   sw a0, 0(a1)
// [Asm] subst   addi v53, v8, 1 ->   addi a0, s3, 1
// [Asm] subst   mv v8, v53 ->   mv s3, a0
// [Asm] subst   j .aux40l3_3_0 ->   j .aux40l3_3_0
// [Asm] subst   mv v76, v8 ->   mv a0, s3
// [Asm] subst   li v108, -1 ->   li a0, -1
// [Asm] subst   j .aux40l3_3_20 ->   j .aux40l3_3_20
// [Asm] subst   mv v50, v47 ->   mv a0, a1
// [Asm] subst   j .aux40l3_3_19 ->   j .aux40l3_3_19
// [Asm] subst   lw v68, 0(v9) ->   lw a0, 0(s5)
// [Asm] subst   addi v69, v68, -1 ->   addi a0, a0, -1
// [Asm] subst   sw v69, 0(v9) ->   sw a0, 0(s5)
// [Asm] subst   addi v71, v8, 1 ->   addi a0, s3, 1
// [Asm] subst   mv v8, v71 ->   mv s3, a0
// [Asm] subst   j .aux40l3_3_0 ->   j .aux40l3_3_0
// [Asm] subst   li v109, -1 ->   li a0, -1
// [Asm] subst   lw v46, 0(v9) ->   lw s6, 0(s5)
// [Asm] subst   call minimbt_read_char ->   call minimbt_read_char
// [Asm] subst   mv v47, a0 ->   mv a1, a0
// [Asm] subst   li v111, 10 ->   li a0, 10
// [Asm] subst   beq v47, v111, .aux40l3_3_15 ->   beq a1, a0, .aux40l3_3_15
// [Asm] subst   li v128, 46 ->   li a0, 46
// [Asm] subst   beq v15, v128, .aux40l3_3_11 ->   beq a1, a0, .aux40l3_3_11
// [Asm] subst   lw v72, 0(v9) ->   lw a0, 0(s5)
// [Asm] subst   addi v73, v72, 1 ->   addi a0, a0, 1
// [Asm] subst   sw v73, 0(v9) ->   sw a0, 0(s5)
// [Asm] subst   addi v75, v8, 1 ->   addi a0, s3, 1
// [Asm] subst   mv v8, v75 ->   mv s3, a0
// [Asm] subst   j .aux40l3_3_0 ->   j .aux40l3_3_0
// [Asm] subst   lw v58, 0(v9) ->   lw a0, 0(s5)
// [Asm] subst   slliw v95, v58, 2 ->   slliw a1, a0, 2
// [Asm] subst   add v96, v11, v95 ->   add a1, s0, a1
// [Asm] subst   lw v59, 0(v96) ->   lw a1, 0(a1)
// [Asm] subst   addi v60, v59, -1 ->   addi a1, a1, -1
// [Asm] subst   slliw v92, v58, 2 ->   slliw a0, a0, 2
// [Asm] subst   add v93, v11, v92 ->   add a0, s0, a0
// [Asm] subst   sw v60, 0(v93) ->   sw a1, 0(a0)
// [Asm] subst   addi v62, v8, 1 ->   addi a0, s3, 1
// [Asm] subst   mv v8, v62 ->   mv s3, a0
// [Asm] subst   j .aux40l3_3_0 ->   j .aux40l3_3_0
// [Asm] subst   li v126, 91 ->   li a0, 91
// [Asm] subst   bne v15, v126, .aux40l3_3_22 ->   bne a1, a0, .aux40l3_3_22
// [Asm] subst   li v131, 60 ->   li a0, 60
// [Asm] subst   beq v15, v131, .aux40l3_3_5 ->   beq a1, a0, .aux40l3_3_5
// [Asm] subst   li v127, 44 ->   li a0, 44
// [Asm] subst   bne v15, v127, .aux40l3_3_14 ->   bne a1, a0, .aux40l3_3_14
// [Asm] subst   mv v8, v2 ->   mv s3, a0
// [Asm] subst   mv v9, v3 ->   mv s5, a1
// [Asm] subst   mv v10, v4 ->   mv s1, a2
// [Asm] subst   mv v11, v5 ->   mv s0, a3
// [Asm] subst   mv v12, v6 ->   mv s4, a4
// [Asm] subst   mv v13, v7 ->   mv s2, a5
// [Asm] subst   slliw v133, v8, 2 ->   slliw a0, s3, 2
// [Asm] subst   add v134, v12, v133 ->   add a0, s4, a0
// [Asm] subst   lw v15, 0(v134) ->   lw a1, 0(a0)
// [Asm] subst   li v132, 62 ->   li a0, 62
// [Asm] subst   beq v15, v132, .aux40l3_3_3 ->   beq a1, a0, .aux40l3_3_3
// [Asm] pre_assigned_registers: BlockParam(bref=b69, bpref=$b.0) -> v60, Insn(iref=%15) -> v83, Insn(iref=%33) -> v76, Self(fref=f7) -> v0, BlockParam(bref=b49, bpref=$b.4) -> v37, Insn(iref=%8) -> v17, Insn(iref=%10) -> v89, BlockParam(bref=b49, bpref=$b.0) -> v33, BlockParam(bref=b0, bpref=$b.4) -> v12, Insn(iref=%27) -> v81, Insn(iref=%25) -> v79, Insn(iref=%39) -> v72, BlockParam(bref=b26, bpref=$b.0) -> v31, Insn(iref=%59) -> v51, BlockParam(bref=b67, bpref=$b.0) -> v58, Insn(iref=%4) -> v93, FnParam(fref=f7, fpref=$f.4) -> v6, BlockParam(bref=b25, bpref=$b.0) -> v30, Insn(iref=%56) -> v43, Insn(iref=%49) -> v39, Insn(iref=%42) -> v22, Insn(iref=%65) -> v55, FnParam(fref=f7, fpref=$f.2) -> v4, FnParam(fref=f7, fpref=$f.0) -> v2, Insn(iref=%26) -> v80, BlockParam(bref=b49, bpref=$b.2) -> v35, BlockParam(bref=b23, bpref=$b.0) -> v28, BlockParam(bref=b49, bpref=$b.5) -> v38, BlockParam(bref=b24, bpref=$b.0) -> v29, Insn(iref=%31) -> v74, Insn(iref=%64) -> v53, BlockParam(bref=b19, bpref=$b.0) -> v24, BlockParam(bref=b22, bpref=$b.0) -> v27, Insn(iref=%38) -> v71, BlockParam(bref=b0, bpref=$b.1) -> v9, Insn(iref=%54) -> v65, Insn(iref=%60) -> v52, Insn(iref=%67) -> v57, Insn(iref=%5) -> v94, Insn(iref=%19) -> v86, Insn(iref=%55) -> v42, BlockParam(bref=b27, bpref=$b.0) -> v96, Insn(iref=%66) -> v56, Insn(iref=%48) -> v23, Insn(iref=%23) -> v78, Insn(iref=%20) -> v87, FnParam(fref=f7, fpref=$f.3) -> v5, BlockParam(bref=b21, bpref=$b.0) -> v26, BlockParam(bref=b58, bpref=$b.2) -> v48, Insn(iref=%34) -> v77, BlockParam(bref=b20, bpref=$b.0) -> v25, Insn(iref=%36) -> v21, BlockParam(bref=b70, bpref=$b.0) -> v63, BlockParam(bref=b0, bpref=$b.5) -> v13, BlockParam(bref=b0, bpref=$b.3) -> v11, Insn(iref=%50) -> v40, Insn(iref=%14) -> v18, Insn(iref=%51) -> v41, BlockParam(bref=b58, bpref=$b.0) -> v46, Insn(iref=%52) -> v45, BlockParam(bref=b68, bpref=$b.0) -> v59, Insn(iref=%32) -> v75, Insn(iref=%58) -> v50, Insn(iref=%1) -> v15, BlockParam(bref=b58, bpref=$b.1) -> v47, Insn(iref=%11) -> v90, BlockParam(bref=b55, bpref=$b.0) -> v64, Insn(iref=%57) -> v44, Insn(iref=%6) -> v95, Insn(iref=%62) -> v62, FnParam(fref=f7, fpref=$f.1) -> v3, FnParam(fref=f7, fpref=$f.5) -> v7, Insn(iref=%46) -> v69, Insn(iref=%28) -> v82, Insn(iref=%9) -> v88, Insn(iref=%37) -> v70, BlockParam(bref=b58, bpref=$b.3) -> v49, BlockParam(bref=b0, bpref=$b.0) -> v8, Insn(iref=%45) -> v68, BlockParam(bref=b0, bpref=$b.2) -> v10, BlockParam(bref=b49, bpref=$b.3) -> v36, Insn(iref=%0) -> v14, Insn(iref=%61) -> v61, Insn(iref=%18) -> v85, Insn(iref=%3) -> v92, BlockParam(bref=b52, bpref=$b.0) -> v66, Insn(iref=%22) -> v19, Insn(iref=%17) -> v84, Insn(iref=%2) -> v16, Insn(iref=%43) -> v32, Insn(iref=%30) -> v20, BlockParam(bref=b30, bpref=$b.0) -> v67, Insn(iref=%40) -> v73, BlockParam(bref=b49, bpref=$b.1) -> v34, Insn(iref=%69) -> v54, Insn(iref=%12) -> v91
// [Asm] skipping Op(ty=Bool, op=Eq, args=[BlockParam(bref=b58, bpref=$b.1), Int32(val=0)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%59), Int32(val=93)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%59), Int32(val=91)])
// [Asm] skipping Op(ty=Bool, op=Le, args=[BlockParam(bref=b58, bpref=$b.2), BlockParam(bref=b58, bpref=$b.0)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%50), Int32(val=0)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=93)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=91)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=44)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=46)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=45)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=43)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=60)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=62)])
// [Asm] skipping Op(ty=Bool, op=Le, args=[BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.0)])
// [Asm] defs: [v83]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v83, v9]
// [Asm] move_origin: []
// [Asm] defined: v83 is X
// [Asm] defs: [v107]
// [Asm] live_set: [v11, v10, v13, zero, v8, v107, v12, v83, v9]
// [Asm] move_origin: []
// [Asm] defined: v107 is X
// [Asm] defs: [v108]
// [Asm] live_set: [v11, v10, v13, zero, v8, v108, v12, v83, v9]
// [Asm] move_origin: []
// [Asm] defined: v108 is X
// [Asm] defs: [v84]
// [Asm] live_set: [v11, v10, v13, zero, v8, v84, v12, v83, v9]
// [Asm] move_origin: []
// [Asm] defined: v84 is X
// [Asm] defs: [v85]
// [Asm] live_set: [v11, v10, v13, zero, v8, v85, v12, v83, v9]
// [Asm] move_origin: []
// [Asm] defined: v85 is X
// [Asm] defs: [v104]
// [Asm] live_set: [v11, v10, v13, zero, v8, v85, v104, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v104 is X
// [Asm] defs: [v105]
// [Asm] live_set: [v11, v10, v13, zero, v8, v85, v105, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v105 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v87]
// [Asm] live_set: [v11, v87, v10, v13, zero, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v87 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v87]
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v10]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v11]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v12]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v13]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v137]
// [Asm] live_set: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9, v137, v51]
// [Asm] move_origin: []
// [Asm] defined: v137 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v66]
// [Asm] live_set: [v66, v11, v10, v13, zero, v12, v9]
// [Asm] move_origin: [zero]
// [Asm] defined: v66 is X
// [Asm] defs: [v42]
// [Asm] live_set: [v11, v10, v13, v42, v36, v37, v12, v9, v33, zero, v35, v38, v34]
// [Asm] move_origin: []
// [Asm] defined: v42 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, v42, v36, v37, v12, v9, v33, zero, v35, v38, v34]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v11, v10, v13, a0, v36, v37, v12, v9, v33, zero, v35, v38, v34]
// [Asm] move_origin: [v42]
// [Asm] defined: a0 is X
// [Asm] defs: [a1]
// [Asm] live_set: [v11, v10, v13, a0, v36, v37, a1, v12, v9, v33, zero, v35, v38, v34]
// [Asm] move_origin: [v33]
// [Asm] defined: a1 is X
// [Asm] defs: [a2]
// [Asm] live_set: [v11, v10, v13, a0, v36, v37, a2, a1, v12, v9, v33, zero, v35, v38, v34]
// [Asm] move_origin: [v34]
// [Asm] defined: a2 is X
// [Asm] defs: [a3]
// [Asm] live_set: [v11, v10, v13, a0, v36, v37, a2, a1, v12, a3, v9, v33, zero, v35, v38, v34]
// [Asm] move_origin: [v36]
// [Asm] defined: a3 is X
// [Asm] defs: [a4]
// [Asm] live_set: [v11, v10, v13, a0, v36, v37, a2, a1, v12, a3, v9, v33, zero, a4, v35, v38, v34]
// [Asm] move_origin: [v37]
// [Asm] defined: a4 is X
// [Asm] defs: [a5]
// [Asm] live_set: [v11, v10, a5, v13, a0, v36, v37, a2, a1, v12, a3, v9, v33, zero, a4, v35, v38, v34]
// [Asm] move_origin: [v38]
// [Asm] defined: a5 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v11, v10, v13, a0, v36, v37, v12, v33, v9, zero, v35, v38, v34]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v43]
// [Asm] live_set: [v11, v10, v13, v36, v37, v43, v12, v33, v9, zero, v35, v38, v34]
// [Asm] move_origin: [a0]
// [Asm] defined: v43 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, v36, v37, v43, v12, v33, v9, zero, v35, v38, v34]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9]
// [Asm] move_origin: [v33]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9]
// [Asm] move_origin: [v34]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9]
// [Asm] move_origin: [v35]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9]
// [Asm] move_origin: [v36]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9]
// [Asm] move_origin: [v37]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9]
// [Asm] move_origin: [v38]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9]
// [Asm] move_origin: []
// [Asm] defs: [v67]
// [Asm] live_set: [v11, v10, v13, zero, v67, v12, v9]
// [Asm] move_origin: [v66]
// [Asm] defined: v67 is X
// [Asm] defs: [v58]
// [Asm] live_set: [v11, v58, v10, zero, v13, v38, v12, v9]
// [Asm] move_origin: [v46]
// [Asm] defined: v58 is X
// [Asm] defs: [v92]
// [Asm] live_set: [v11, v10, v13, zero, v8, v92, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v92 is X
// [Asm] defs: [v93]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9, v93]
// [Asm] move_origin: []
// [Asm] defined: v93 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v95]
// [Asm] live_set: [v11, v10, v13, zero, v95, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v95 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v95]
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v10]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v11]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v12]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v13]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v28]
// [Asm] live_set: [v28]
// [Asm] move_origin: [v27]
// [Asm] defined: v28 is X
// [Asm] defs: [v152]
// [Asm] live_set: [v11, v10, v13, zero, v8, v152, v12, v15, v9]
// [Asm] move_origin: []
// [Asm] defined: v152 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] move_origin: []
// [Asm] defs: [v139]
// [Asm] live_set: [v11, v46, v48, v49, v10, zero, v13, v47, v38, v12, v139, v9]
// [Asm] move_origin: []
// [Asm] defined: v139 is X
// [Asm] defs: [v140]
// [Asm] live_set: [v11, v46, v48, v49, v10, zero, v13, v47, v38, v140, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v140 is X
// [Asm] defs: [v51]
// [Asm] live_set: [v11, v46, v48, v49, v10, zero, v13, v47, v38, v12, v9, v51]
// [Asm] move_origin: []
// [Asm] defined: v51 is X
// [Asm] defs: [v138]
// [Asm] live_set: [v11, v46, v48, v49, v10, zero, v13, v47, v38, v12, v9, v138, v51]
// [Asm] move_origin: []
// [Asm] defined: v138 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v46, v48, v49, v10, zero, v13, v47, v38, v12, v9, v51]
// [Asm] move_origin: []
// [Asm] defs: [v96]
// [Asm] live_set: [v96]
// [Asm] move_origin: [v8]
// [Asm] defined: v96 is X
// [Asm] defs: []
// [Asm] live_set: [v96]
// [Asm] move_origin: []
// [Asm] defs: [v60]
// [Asm] live_set: [v11, v10, zero, v13, v38, v12, v9, v60]
// [Asm] move_origin: [v59]
// [Asm] defined: v60 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v46, v48, v49, v10, zero, v13, v47, v38, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v68]
// [Asm] live_set: [v11, v10, v13, zero, v68, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v68 is X
// [Asm] defs: [v69]
// [Asm] live_set: [v11, v69, v10, v13, zero, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v69 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v69]
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v10]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v11]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v12]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v13]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v31]
// [Asm] live_set: [v31]
// [Asm] move_origin: [v30]
// [Asm] defined: v31 is X
// [Asm] defs: [v24]
// [Asm] live_set: [v24]
// [Asm] move_origin: [v8]
// [Asm] defined: v24 is X
// [Asm] defs: []
// [Asm] live_set: [v24]
// [Asm] move_origin: []
// [Asm] defs: [v149]
// [Asm] live_set: [v15, v149, v8]
// [Asm] move_origin: []
// [Asm] defined: v149 is X
// [Asm] defs: []
// [Asm] live_set: [v8]
// [Asm] move_origin: []
// [Asm] defs: [v64]
// [Asm] live_set: [v11, v10, zero, v13, v38, v12, v64, v9]
// [Asm] move_origin: [v63]
// [Asm] defined: v64 is X
// [Asm] defs: [v39]
// [Asm] live_set: [v11, v10, v13, v36, v37, v12, v33, v9, v39, zero, v35, v38, v34]
// [Asm] move_origin: []
// [Asm] defined: v39 is X
// [Asm] defs: [v145]
// [Asm] live_set: [v11, v10, v13, v36, v37, v12, v33, v9, v145, zero, v35, v38, v34]
// [Asm] move_origin: []
// [Asm] defined: v145 is X
// [Asm] defs: [v146]
// [Asm] live_set: [v11, v10, v13, v36, v37, v12, v33, v9, v146, zero, v35, v38, v34]
// [Asm] move_origin: []
// [Asm] defined: v146 is X
// [Asm] defs: [v40]
// [Asm] live_set: [v11, v10, v13, v36, v37, v12, v33, v9, zero, v35, v38, v34, v40]
// [Asm] move_origin: []
// [Asm] defined: v40 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9]
// [Asm] move_origin: []
// [Asm] defs: [v46]
// [Asm] live_set: [v11, v46, v10, zero, v13, v36, v38, v12, v9, v34]
// [Asm] move_origin: [v45]
// [Asm] defined: v46 is X
// [Asm] defs: [v47]
// [Asm] live_set: [v11, v46, v10, zero, v13, v36, v47, v38, v12, v9, v34]
// [Asm] move_origin: [zero]
// [Asm] defined: v47 is X
// [Asm] defs: [v48]
// [Asm] live_set: [v11, v46, v48, v10, zero, v13, v36, v47, v38, v12, v9]
// [Asm] move_origin: [v34]
// [Asm] defined: v48 is X
// [Asm] defs: [v49]
// [Asm] live_set: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] move_origin: [v36]
// [Asm] defined: v49 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v78]
// [Asm] live_set: [v11, v10, v13, zero, v78, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v78 is X
// [Asm] defs: [v115]
// [Asm] live_set: [v11, v115, v10, v13, zero, v78, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v115 is X
// [Asm] defs: [v116]
// [Asm] live_set: [v11, v116, v10, v13, zero, v78, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v116 is X
// [Asm] defs: [v79]
// [Asm] live_set: [v11, v10, v13, zero, v79, v78, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v79 is X
// [Asm] defs: [v80]
// [Asm] live_set: [v11, v10, v13, zero, v78, v8, v80, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v80 is X
// [Asm] defs: [v112]
// [Asm] live_set: [v11, v112, v10, v13, zero, v8, v80, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v112 is X
// [Asm] defs: [v113]
// [Asm] live_set: [v11, v10, v13, zero, v8, v80, v12, v9, v113]
// [Asm] move_origin: []
// [Asm] defined: v113 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v82]
// [Asm] live_set: [v11, v82, v10, v13, zero, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v82 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v82]
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v10]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v11]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v12]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v13]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v54]
// [Asm] live_set: [v11, v49, v48, v10, zero, v13, v47, v38, v12, v9, v54]
// [Asm] move_origin: []
// [Asm] defined: v54 is X
// [Asm] defs: [v46]
// [Asm] live_set: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] move_origin: [v54]
// [Asm] defined: v46 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] move_origin: [v47]
// [Asm] defs: []
// [Asm] live_set: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] move_origin: [v48]
// [Asm] defs: []
// [Asm] live_set: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] move_origin: [v49]
// [Asm] defs: []
// [Asm] live_set: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v29]
// [Asm] live_set: [v29]
// [Asm] move_origin: [v28]
// [Asm] defined: v29 is X
// [Asm] defs: [v33]
// [Asm] live_set: [v11, v10, zero, v13, v8, v12, v33, v9]
// [Asm] move_origin: [v9]
// [Asm] defined: v33 is X
// [Asm] defs: [v34]
// [Asm] live_set: [v11, v10, zero, v13, v8, v12, v33, v34, v9]
// [Asm] move_origin: [v10]
// [Asm] defined: v34 is X
// [Asm] defs: [v35]
// [Asm] live_set: [v11, v10, zero, v13, v35, v12, v33, v34, v9]
// [Asm] move_origin: [v8]
// [Asm] defined: v35 is X
// [Asm] defs: [v36]
// [Asm] live_set: [v11, v10, zero, v13, v35, v36, v12, v33, v34, v9]
// [Asm] move_origin: [v11]
// [Asm] defined: v36 is X
// [Asm] defs: [v37]
// [Asm] live_set: [v11, v10, zero, v13, v35, v36, v37, v12, v33, v34, v9]
// [Asm] move_origin: [v12]
// [Asm] defined: v37 is X
// [Asm] defs: [v38]
// [Asm] live_set: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9]
// [Asm] move_origin: [v13]
// [Asm] defined: v38 is X
// [Asm] defs: [v27]
// [Asm] live_set: [v27]
// [Asm] move_origin: [v26]
// [Asm] defined: v27 is X
// [Asm] defs: [v26]
// [Asm] live_set: [v26]
// [Asm] move_origin: [v25]
// [Asm] defined: v26 is X
// [Asm] defs: [v157]
// [Asm] live_set: [v11, v10, v13, zero, v8, v157, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v157 is X
// [Asm] defs: [v158]
// [Asm] live_set: [v11, v10, v13, zero, v158, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v158 is X
// [Asm] defs: [v15]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] move_origin: []
// [Asm] defined: v15 is X
// [Asm] defs: [v156]
// [Asm] live_set: [v11, v10, v156, v13, zero, v8, v12, v15, v9]
// [Asm] move_origin: []
// [Asm] defined: v156 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] move_origin: []
// [Asm] defs: [v45]
// [Asm] live_set: [v11, v10, zero, v13, v45, v36, v38, v12, v34, v9]
// [Asm] move_origin: []
// [Asm] defined: v45 is X
// [Asm] defs: [v30]
// [Asm] live_set: [v30]
// [Asm] move_origin: [v29]
// [Asm] defined: v30 is X
// [Asm] defs: [v63]
// [Asm] live_set: [v11, v63, v10, zero, v13, v38, v12, v9]
// [Asm] move_origin: [v46]
// [Asm] defined: v63 is X
// [Asm] defs: [v56]
// [Asm] live_set: [v11, v49, v48, v10, v56, v13, zero, v38, v47, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v56 is X
// [Asm] defs: [v57]
// [Asm] live_set: [v11, v49, v48, v10, v56, v13, zero, v38, v12, v57, v9]
// [Asm] move_origin: []
// [Asm] defined: v57 is X
// [Asm] defs: [v46]
// [Asm] live_set: [v11, v46, v49, v48, v10, zero, v13, v38, v12, v57, v9]
// [Asm] move_origin: [v56]
// [Asm] defined: v46 is X
// [Asm] defs: [v47]
// [Asm] live_set: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] move_origin: [v57]
// [Asm] defined: v47 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] move_origin: [v48]
// [Asm] defs: []
// [Asm] live_set: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] move_origin: [v49]
// [Asm] defs: []
// [Asm] live_set: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v150]
// [Asm] live_set: [v11, v10, v13, zero, v8, v150, v15, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v150 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v15, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v74]
// [Asm] live_set: [v11, v10, v13, zero, v8, v74, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v74 is X
// [Asm] defs: [v121]
// [Asm] live_set: [v11, v10, v121, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v121 is X
// [Asm] defs: [v122]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9, v122]
// [Asm] move_origin: []
// [Asm] defined: v122 is X
// [Asm] defs: [v75]
// [Asm] live_set: [v11, v10, v75, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v75 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v75, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm] move_origin: [v75]
// [Asm] defined: a0 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v76]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [a0]
// [Asm] defined: v76 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v77]
// [Asm] live_set: [v11, v10, v13, zero, v77, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v77 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v77]
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v10]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v11]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v12]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v13]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v151]
// [Asm] live_set: [v11, v10, v13, zero, v8, v151, v12, v15, v9]
// [Asm] move_origin: []
// [Asm] defined: v151 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] move_origin: []
// [Asm] defs: [v154]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v15, v154, v9]
// [Asm] move_origin: []
// [Asm] defined: v154 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] move_origin: []
// [Asm] defs: [v153]
// [Asm] live_set: [v11, v153, v10, v13, zero, v8, v12, v15, v9]
// [Asm] move_origin: []
// [Asm] defined: v153 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] move_origin: []
// [Asm] defs: [v59]
// [Asm] live_set: [v11, v10, zero, v13, v59, v38, v12, v9]
// [Asm] move_origin: [v58]
// [Asm] defined: v59 is X
// [Asm] defs: [v63]
// [Asm] live_set: [v11, v63, v10, zero, v13, v38, v12, v9]
// [Asm] move_origin: [v60]
// [Asm] defined: v63 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v63, v10, zero, v13, v38, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v61]
// [Asm] live_set: [v11, v49, v48, v10, zero, v13, v38, v47, v12, v61, v9]
// [Asm] move_origin: []
// [Asm] defined: v61 is X
// [Asm] defs: [v62]
// [Asm] live_set: [v11, v62, v49, v48, v10, zero, v13, v38, v12, v61, v9]
// [Asm] move_origin: []
// [Asm] defined: v62 is X
// [Asm] defs: [v46]
// [Asm] live_set: [v11, v62, v46, v49, v48, v10, zero, v13, v38, v12, v9]
// [Asm] move_origin: [v61]
// [Asm] defined: v46 is X
// [Asm] defs: [v47]
// [Asm] live_set: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] move_origin: [v62]
// [Asm] defined: v47 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] move_origin: [v48]
// [Asm] defs: []
// [Asm] live_set: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] move_origin: [v49]
// [Asm] defs: []
// [Asm] live_set: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v96]
// [Asm] live_set: [v96]
// [Asm] move_origin: [v31]
// [Asm] defined: v96 is X
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v96]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [v24]
// [Asm] live_set: [v24]
// [Asm] move_origin: [v8]
// [Asm] defined: v24 is X
// [Asm] defs: [v25]
// [Asm] live_set: [v25]
// [Asm] move_origin: [v24]
// [Asm] defined: v25 is X
// [Asm] defs: [v155]
// [Asm] live_set: [v11, v155, v10, v13, zero, v8, v12, v15, v9]
// [Asm] move_origin: []
// [Asm] defined: v155 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] move_origin: []
// [Asm] defs: [v88]
// [Asm] live_set: [v11, v10, v13, zero, v8, v88, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v88 is X
// [Asm] defs: [v89]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9, v89]
// [Asm] move_origin: []
// [Asm] defined: v89 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v91]
// [Asm] live_set: [v11, v91, v10, v13, zero, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v91 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v91]
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v10]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v11]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v12]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v13]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [a5, zero, a0, a4, a2, a1, a3]
// [Asm] move_origin: []
// [Asm] defs: [v2]
// [Asm] live_set: [a5, zero, a4, a2, a1, a3, v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: [v3]
// [Asm] live_set: [v2, a5, zero, a4, a2, a3, v3]
// [Asm] move_origin: [a1]
// [Asm] defined: v3 is X
// [Asm] defs: [v4]
// [Asm] live_set: [v2, a5, zero, a4, v4, a3, v3]
// [Asm] move_origin: [a2]
// [Asm] defined: v4 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v2, v5, a5, zero, a4, v4, v3]
// [Asm] move_origin: [a3]
// [Asm] defined: v5 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v2, v5, a5, zero, v4, v6, v3]
// [Asm] move_origin: [a4]
// [Asm] defined: v6 is X
// [Asm] defs: [v7]
// [Asm] live_set: [v2, v5, zero, v7, v4, v6, v3]
// [Asm] move_origin: [a5]
// [Asm] defined: v7 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v5, zero, v8, v7, v4, v6, v3]
// [Asm] move_origin: [v2]
// [Asm] defined: v8 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v5, zero, v8, v7, v4, v6, v9]
// [Asm] move_origin: [v3]
// [Asm] defined: v9 is X
// [Asm] defs: [v10]
// [Asm] live_set: [v5, v10, zero, v8, v7, v6, v9]
// [Asm] move_origin: [v4]
// [Asm] defined: v10 is X
// [Asm] defs: [v11]
// [Asm] live_set: [v11, v10, zero, v8, v7, v6, v9]
// [Asm] move_origin: [v5]
// [Asm] defined: v11 is X
// [Asm] defs: [v12]
// [Asm] live_set: [v11, v10, zero, v8, v7, v12, v9]
// [Asm] move_origin: [v6]
// [Asm] defined: v12 is X
// [Asm] defs: [v13]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v7]
// [Asm] defined: v13 is X
// [Asm] defs: [v70]
// [Asm] live_set: [v11, v10, v13, zero, v8, v70, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v70 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v70, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v11, v10, v13, zero, a0, v8, v70, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v71]
// [Asm] live_set: [v11, v71, v10, v13, zero, v8, v70, v12, v9]
// [Asm] move_origin: [a0]
// [Asm] defined: v71 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v71, v10, v13, zero, v8, v70, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v126]
// [Asm] live_set: [v11, v71, v10, v13, zero, v126, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v126 is X
// [Asm] defs: [v127]
// [Asm] live_set: [v11, v71, v10, v127, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v127 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [v73]
// [Asm] live_set: [v11, v10, v13, zero, v12, v9, v73]
// [Asm] move_origin: []
// [Asm] defined: v73 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v73]
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v10]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v11]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v12]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: [v13]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of aux40.216l5_7"];
// [Asm]   r0 [label="v83 ← a0", color=green];
// [Asm]   r46 [label="v93 ← a0", color=green];
// [Asm]   r33 [label="a4", color=blue];
// [Asm]   r59 [label="v24 ← a0", color=green];
// [Asm]   r76 [label="v27 ← a0", color=green];
// [Asm]   r9 [label="v108 ← a1", color=green];
// [Asm]   r26 [label="v33 ← s5", color=green];
// [Asm]   r86 [label="v150 ← a0", color=green];
// [Asm]   r44 [label="v58 ← a0", color=green];
// [Asm]   r53 [label="v138 ← a3", color=green];
// [Asm]   r56 [label="v68 ← a0", color=green];
// [Asm]   r10 [label="v84 ← a1", color=green];
// [Asm]   r111 [label="v71 ← a0", color=green];
// [Asm]   r5 [label="v8 ← s3", color=green];
// [Asm]   r54 [label="v96 ← a0", color=green];
// [Asm]   r24 [label="v36 ← s0", color=green];
// [Asm]   r43 [label="v67 ← a0", color=green];
// [Asm]   r80 [label="v156 ← a0", color=green];
// [Asm]   r88 [label="v121 ← a0", color=green];
// [Asm]   r31 [label="a2", color=blue];
// [Asm]   r39 [label="t2", color=blue];
// [Asm]   r99 [label="v25 ← a0", color=green];
// [Asm]   r17 [label="v49 ← a4", color=green];
// [Asm]   r52 [label="v140 ← a3", color=green];
// [Asm]   r65 [label="v40 ← a0", color=green];
// [Asm]   r79 [label="v158 ← a0", color=green];
// [Asm]   r20 [label="v38 ← s2", color=green];
// [Asm]   r61 [label="v64 ← a0", color=green];
// [Asm]   r113 [label="v127 ← a1", color=green];
// [Asm]   r23 [label="v42 ← a0", color=green];
// [Asm]   r3 [label="v13 ← s2", color=green];
// [Asm]   r108 [label="v6 ← a4", color=green];
// [Asm]   r82 [label="v30 ← a0", color=green];
// [Asm]   r67 [label="v115 ← a1", color=green];
// [Asm]   r27 [label="v35 ← s3", color=green];
// [Asm]   r77 [label="v26 ← a0", color=green];
// [Asm]   r75 [label="v29 ← a0", color=green];
// [Asm]   r62 [label="v39 ← a0", color=green];
// [Asm]   r40 [label="t3", color=blue];
// [Asm]   r11 [label="v85 ← a1", color=green];
// [Asm]   r58 [label="v31 ← a0", color=green];
// [Asm]   r110 [label="v70 ← s6", color=green];
// [Asm]   r34 [label="a5", color=blue];
// [Asm]   r105 [label="v3 ← a1", color=green];
// [Asm]   r83 [label="v63 ← a0", color=green];
// [Asm]   r103 [label="v91 ← a0", color=green];
// [Asm]   r14 [label="v87 ← a0", color=green];
// [Asm]   r96 [label="v59 ← a0", color=green];
// [Asm]   r51 [label="v139 ← a3", color=green];
// [Asm]   r78 [label="v157 ← a0", color=green];
// [Asm]   r55 [label="v60 ← a0", color=green];
// [Asm]   r16 [label="v46 ← a0", color=green];
// [Asm]   r21 [label="v51 ← a5", color=green];
// [Asm]   r60 [label="v149 ← a0", color=green];
// [Asm]   r93 [label="v151 ← a0", color=green];
// [Asm]   r73 [label="v82 ← a0", color=green];
// [Asm]   r38 [label="t1", color=blue];
// [Asm]   r72 [label="v113 ← a0", color=green];
// [Asm]   r104 [label="v2 ← a0", color=green];
// [Asm]   r87 [label="v74 ← a0", color=green];
// [Asm]   r100 [label="v155 ← a0", color=green];
// [Asm]   r85 [label="v57 ← a1", color=green];
// [Asm]   r47 [label="v95 ← a0", color=green];
// [Asm]   r6 [label="v12 ← s4", color=green];
// [Asm]   r13 [label="v105 ← a0", color=green];
// [Asm]   r42 [label="v43 ← a0", color=green];
// [Asm]   r4 [label="zero", color=blue];
// [Asm]   r95 [label="v153 ← a0", color=green];
// [Asm]   r29 [label="a0", color=blue];
// [Asm]   r35 [label="a6", color=blue];
// [Asm]   r7 [label="v9 ← s5", color=green];
// [Asm]   r114 [label="v73 ← a0", color=green];
// [Asm]   r64 [label="v146 ← a0", color=green];
// [Asm]   r8 [label="v107 ← a1", color=green];
// [Asm]   r112 [label="v126 ← a1", color=green];
// [Asm]   r36 [label="a7", color=blue];
// [Asm]   r66 [label="v78 ← a0", color=green];
// [Asm]   r32 [label="a3", color=blue];
// [Asm]   r15 [label="v137 ← a3", color=green];
// [Asm]   r49 [label="v152 ← a0", color=green];
// [Asm]   r74 [label="v54 ← a0", color=green];
// [Asm]   r57 [label="v69 ← a0", color=green];
// [Asm]   r68 [label="v116 ← a1", color=green];
// [Asm]   r98 [label="v62 ← a1", color=green];
// [Asm]   r91 [label="v76 ← a0", color=green];
// [Asm]   r70 [label="v80 ← a1", color=green];
// [Asm]   r48 [label="v28 ← a0", color=green];
// [Asm]   r12 [label="v104 ← a0", color=green];
// [Asm]   r37 [label="t0", color=blue];
// [Asm]   r102 [label="v89 ← a0", color=green];
// [Asm]   r106 [label="v4 ← a2", color=green];
// [Asm]   r109 [label="v7 ← a5", color=green];
// [Asm]   r1 [label="v11 ← s0", color=green];
// [Asm]   r41 [label="t4", color=blue];
// [Asm]   r28 [label="v34 ← s1", color=green];
// [Asm]   r71 [label="v112 ← a0", color=green];
// [Asm]   r22 [label="v66 ← a0", color=green];
// [Asm]   r69 [label="v79 ← a1", color=green];
// [Asm]   r84 [label="v56 ← a0", color=green];
// [Asm]   r89 [label="v122 ← a0", color=green];
// [Asm]   r50 [label="v15 ← a1", color=green];
// [Asm]   r30 [label="a1", color=blue];
// [Asm]   r92 [label="v77 ← a0", color=green];
// [Asm]   r45 [label="v92 ← a0", color=green];
// [Asm]   r107 [label="v5 ← a3", color=green];
// [Asm]   r25 [label="v37 ← s4", color=green];
// [Asm]   r63 [label="v145 ← a0", color=green];
// [Asm]   r2 [label="v10 ← s1", color=green];
// [Asm]   r18 [label="v48 ← a2", color=green];
// [Asm]   r19 [label="v47 ← a1", color=green];
// [Asm]   r97 [label="v61 ← a0", color=green];
// [Asm]   r90 [label="v75 ← a0", color=green];
// [Asm]   r81 [label="v45 ← a0", color=green];
// [Asm]   r101 [label="v88 ← a0", color=green];
// [Asm]   r94 [label="v154 ← a0", color=green];
// [Asm]   r5 -- r105;
// [Asm]   r5 -- r69;
// [Asm]   r6 -- r102;
// [Asm]   r7 -- r112;
// [Asm]   r2 -- r38;
// [Asm]   r6 -- r70;
// [Asm]   r2 -- r78;
// [Asm]   r16 -- r20;
// [Asm]   r27 -- r36;
// [Asm]   r6 -- r68;
// [Asm]   r4 -- r101;
// [Asm]   r4 -- r44;
// [Asm]   r6 -- r88;
// [Asm]   r4 -- r90;
// [Asm]   r20 -- r34;
// [Asm]   r3 -- r9;
// [Asm]   r2 -- r91;
// [Asm]   r7 -- r78;
// [Asm]   r3 -- r86;
// [Asm]   r2 -- r51;
// [Asm]   r18 -- r85;
// [Asm]   r20 -- r36;
// [Asm]   r3 -- r26;
// [Asm]   r3 -- r70;
// [Asm]   r3 -- r31;
// [Asm]   r7 -- r62;
// [Asm]   r4 -- r113;
// [Asm]   r2 -- r41;
// [Asm]   r33 -- r105;
// [Asm]   r7 -- r32;
// [Asm]   r33 -- r107;
// [Asm]   r1 -- r68;
// [Asm]   r20 -- r30;
// [Asm]   r0 -- r6;
// [Asm]   r26 -- r64;
// [Asm]   r1 -- r112;
// [Asm]   r6 -- r69;
// [Asm]   r24 -- r41;
// [Asm]   r26 -- r27;
// [Asm]   r5 -- r35;
// [Asm]   r25 -- r29;
// [Asm]   r5 -- r107;
// [Asm]   r4 -- r83;
// [Asm]   r29 -- r33;
// [Asm]   r5 -- r32;
// [Asm]   r20 -- r84;
// [Asm]   r29 -- r40;
// [Asm]   r1 -- r2;
// [Asm]   r28 -- r33;
// [Asm]   r4 -- r29;
// [Asm]   r34 -- r105;
// [Asm]   r97 -- r98;
// [Asm]   r1 -- r11;
// [Asm]   r32 -- r34;
// [Asm]   r2 -- r98;
// [Asm]   r25 -- r37;
// [Asm]   r1 -- r35;
// [Asm]   r6 -- r56;
// [Asm]   r2 -- r69;
// [Asm]   r6 -- r114;
// [Asm]   r26 -- r38;
// [Asm]   r27 -- r40;
// [Asm]   r7 -- r44;
// [Asm]   r27 -- r42;
// [Asm]   r2 -- r73;
// [Asm]   r6 -- r62;
// [Asm]   r20 -- r98;
// [Asm]   r28 -- r81;
// [Asm]   r3 -- r103;
// [Asm]   r2 -- r4;
// [Asm]   r27 -- r41;
// [Asm]   r1 -- r55;
// [Asm]   r29 -- r30;
// [Asm]   r7 -- r103;
// [Asm]   r18 -- r84;
// [Asm]   r2 -- r50;
// [Asm]   r6 -- r46;
// [Asm]   r3 -- r83;
// [Asm]   r4 -- r18;
// [Asm]   r2 -- r11;
// [Asm]   r1 -- r114;
// [Asm]   r3 -- r113;
// [Asm]   r5 -- r11;
// [Asm]   r24 -- r29;
// [Asm]   r16 -- r18;
// [Asm]   r28 -- r63;
// [Asm]   r18 -- r51;
// [Asm]   r18 -- r53;
// [Asm]   r24 -- r81;
// [Asm]   r3 -- r65;
// [Asm]   r5 -- r93;
// [Asm]   r2 -- r14;
// [Asm]   r4 -- r100;
// [Asm]   r50 -- r100;
// [Asm]   r24 -- r34;
// [Asm]   r28 -- r41;
// [Asm]   r6 -- r113;
// [Asm]   r7 -- r36;
// [Asm]   r1 -- r72;
// [Asm]   r4 -- r7;
// [Asm]   r70 -- r72;
// [Asm]   r4 -- r63;
// [Asm]   r25 -- r42;
// [Asm]   r6 -- r38;
// [Asm]   r15 -- r19;
// [Asm]   r3 -- r23;
// [Asm]   r7 -- r46;
// [Asm]   r26 -- r32;
// [Asm]   r20 -- r85;
// [Asm]   r5 -- r12;
// [Asm]   r6 -- r95;
// [Asm]   r2 -- r45;
// [Asm]   r4 -- r41;
// [Asm]   r2 -- r15;
// [Asm]   r66 -- r68;
// [Asm]   r5 -- r8;
// [Asm]   r3 -- r112;
// [Asm]   r7 -- r56;
// [Asm]   r3 -- r56;
// [Asm]   r6 -- r66;
// [Asm]   r4 -- r110;
// [Asm]   r1 -- r10;
// [Asm]   r1 -- r85;
// [Asm]   r3 -- r32;
// [Asm]   r27 -- r32;
// [Asm]   r29 -- r31;
// [Asm]   r18 -- r97;
// [Asm]   r1 -- r17;
// [Asm]   r4 -- r78;
// [Asm]   r4 -- r91;
// [Asm]   r3 -- r89;
// [Asm]   r3 -- r18;
// [Asm]   r4 -- r35;
// [Asm]   r4 -- r69;
// [Asm]   r1 -- r70;
// [Asm]   r1 -- r31;
// [Asm]   r1 -- r103;
// [Asm]   r26 -- r41;
// [Asm]   r1 -- r87;
// [Asm]   r24 -- r31;
// [Asm]   r3 -- r97;
// [Asm]   r5 -- r86;
// [Asm]   r104 -- r107;
// [Asm]   r4 -- r86;
// [Asm]   r17 -- r74;
// [Asm]   r6 -- r96;
// [Asm]   r7 -- r93;
// [Asm]   r2 -- r46;
// [Asm]   r7 -- r63;
// [Asm]   r6 -- r18;
// [Asm]   r4 -- r28;
// [Asm]   r106 -- r107;
// [Asm]   r3 -- r40;
// [Asm]   r3 -- r69;
// [Asm]   r3 -- r27;
// [Asm]   r5 -- r80;
// [Asm]   r2 -- r97;
// [Asm]   r3 -- r95;
// [Asm]   r5 -- r7;
// [Asm]   r2 -- r103;
// [Asm]   r0 -- r11;
// [Asm]   r3 -- r7;
// [Asm]   r1 -- r110;
// [Asm]   r25 -- r63;
// [Asm]   r4 -- r49;
// [Asm]   r105 -- r106;
// [Asm]   r30 -- r33;
// [Asm]   r6 -- r32;
// [Asm]   r27 -- r37;
// [Asm]   r106 -- r109;
// [Asm]   r17 -- r20;
// [Asm]   r2 -- r72;
// [Asm]   r20 -- r24;
// [Asm]   r7 -- r111;
// [Asm]   r28 -- r37;
// [Asm]   r7 -- r88;
// [Asm]   r1 -- r23;
// [Asm]   r6 -- r14;
// [Asm]   r20 -- r63;
// [Asm]   r4 -- r79;
// [Asm]   r16 -- r19;
// [Asm]   r7 -- r71;
// [Asm]   r4 -- r20;
// [Asm]   r6 -- r16;
// [Asm]   r25 -- r26;
// [Asm]   r5 -- r87;
// [Asm]   r4 -- r30;
// [Asm]   r1 -- r65;
// [Asm]   r1 -- r66;
// [Asm]   r1 -- r39;
// [Asm]   r2 -- r63;
// [Asm]   r66 -- r69;
// [Asm]   r20 -- r83;
// [Asm]   r7 -- r37;
// [Asm]   r2 -- r57;
// [Asm]   r4 -- r11;
// [Asm]   r6 -- r112;
// [Asm]   r15 -- r17;
// [Asm]   r3 -- r84;
// [Asm]   r50 -- r86;
// [Asm]   r7 -- r33;
// [Asm]   r4 -- r72;
// [Asm]   r7 -- r114;
// [Asm]   r24 -- r35;
// [Asm]   r3 -- r55;
// [Asm]   r1 -- r83;
// [Asm]   r1 -- r84;
// [Asm]   r19 -- r52;
// [Asm]   r4 -- r39;
// [Asm]   r111 -- r112;
// [Asm]   r1 -- r73;
// [Asm]   r2 -- r71;
// [Asm]   r7 -- r50;
// [Asm]   r7 -- r68;
// [Asm]   r0 -- r7;
// [Asm]   r2 -- r110;
// [Asm]   r7 -- r69;
// [Asm]   r16 -- r52;
// [Asm]   r1 -- r93;
// [Asm]   r25 -- r64;
// [Asm]   r3 -- r44;
// [Asm]   r7 -- r106;
// [Asm]   r4 -- r111;
// [Asm]   r17 -- r98;
// [Asm]   r7 -- r51;
// [Asm]   r6 -- r81;
// [Asm]   r26 -- r42;
// [Asm]   r17 -- r84;
// [Asm]   r3 -- r91;
// [Asm]   r1 -- r90;
// [Asm]   r5 -- r33;
// [Asm]   r4 -- r34;
// [Asm]   r1 -- r30;
// [Asm]   r7 -- r97;
// [Asm]   r4 -- r97;
// [Asm]   r5 -- r10;
// [Asm]   r3 -- r6;
// [Asm]   r2 -- r81;
// [Asm]   r6 -- r100;
// [Asm]   r7 -- r84;
// [Asm]   r1 -- r45;
// [Asm]   r1 -- r52;
// [Asm]   r5 -- r29;
// [Asm]   r34 -- r106;
// [Asm]   r6 -- r101;
// [Asm]   r30 -- r34;
// [Asm]   r3 -- r5;
// [Asm]   r6 -- r89;
// [Asm]   r4 -- r31;
// [Asm]   r20 -- r23;
// [Asm]   r3 -- r92;
// [Asm]   r2 -- r25;
// [Asm]   r30 -- r104;
// [Asm]   r2 -- r83;
// [Asm]   r32 -- r106;
// [Asm]   r2 -- r67;
// [Asm]   r20 -- r27;
// [Asm]   r4 -- r56;
// [Asm]   r0 -- r1;
// [Asm]   r5 -- r101;
// [Asm]   r23 -- r24;
// [Asm]   r4 -- r25;
// [Asm]   r3 -- r49;
// [Asm]   r2 -- r36;
// [Asm]   r1 -- r80;
// [Asm]   r6 -- r55;
// [Asm]   r27 -- r35;
// [Asm]   r7 -- r42;
// [Asm]   r6 -- r23;
// [Asm]   r16 -- r24;
// [Asm]   r3 -- r46;
// [Asm]   r4 -- r14;
// [Asm]   r7 -- r67;
// [Asm]   r7 -- r65;
// [Asm]   r1 -- r111;
// [Asm]   r18 -- r24;
// [Asm]   r33 -- r104;
// [Asm]   r20 -- r51;
// [Asm]   r3 -- r45;
// [Asm]   r4 -- r106;
// [Asm]   r2 -- r26;
// [Asm]   r1 -- r43;
// [Asm]   r4 -- r23;
// [Asm]   r20 -- r26;
// [Asm]   r1 -- r34;
// [Asm]   r7 -- r24;
// [Asm]   r6 -- r33;
// [Asm]   r2 -- r65;
// [Asm]   r2 -- r88;
// [Asm]   r2 -- r80;
// [Asm]   r50 -- r94;
// [Asm]   r6 -- r22;
// [Asm]   r28 -- r36;
// [Asm]   r24 -- r62;
// [Asm]   r20 -- r35;
// [Asm]   r5 -- r113;
// [Asm]   r3 -- r114;
// [Asm]   r2 -- r44;
// [Asm]   r104 -- r108;
// [Asm]   r4 -- r71;
// [Asm]   r3 -- r57;
// [Asm]   r6 -- r27;
// [Asm]   r2 -- r40;
// [Asm]   r4 -- r80;
// [Asm]   r4 -- r15;
// [Asm]   r23 -- r25;
// [Asm]   r5 -- r28;
// [Asm]   r32 -- r33;
// [Asm]   r1 -- r81;
// [Asm]   r25 -- r35;
// [Asm]   r0 -- r3;
// [Asm]   r1 -- r94;
// [Asm]   r7 -- r15;
// [Asm]   r7 -- r85;
// [Asm]   r6 -- r87;
// [Asm]   r6 -- r57;
// [Asm]   r25 -- r34;
// [Asm]   r4 -- r109;
// [Asm]   r20 -- r62;
// [Asm]   r25 -- r31;
// [Asm]   r5 -- r70;
// [Asm]   r7 -- r41;
// [Asm]   r104 -- r105;
// [Asm]   r4 -- r114;
// [Asm]   r2 -- r30;
// [Asm]   r5 -- r39;
// [Asm]   r7 -- r57;
// [Asm]   r20 -- r28;
// [Asm]   r7 -- r16;
// [Asm]   r26 -- r31;
// [Asm]   r7 -- r18;
// [Asm]   r7 -- r12;
// [Asm]   r15 -- r20;
// [Asm]   r20 -- r21;
// [Asm]   r7 -- r14;
// [Asm]   r28 -- r34;
// [Asm]   r2 -- r39;
// [Asm]   r6 -- r71;
// [Asm]   r6 -- r21;
// [Asm]   r4 -- r87;
// [Asm]   r4 -- r38;
// [Asm]   r2 -- r94;
// [Asm]   r4 -- r66;
// [Asm]   r27 -- r65;
// [Asm]   r1 -- r12;
// [Asm]   r6 -- r47;
// [Asm]   r7 -- r40;
// [Asm]   r27 -- r29;
// [Asm]   r5 -- r88;
// [Asm]   r2 -- r95;
// [Asm]   r3 -- r100;
// [Asm]   r1 -- r4;
// [Asm]   r4 -- r105;
// [Asm]   r19 -- r51;
// [Asm]   r7 -- r100;
// [Asm]   r1 -- r18;
// [Asm]   r7 -- r109;
// [Asm]   r30 -- r31;
// [Asm]   r2 -- r10;
// [Asm]   r1 -- r69;
// [Asm]   r6 -- r109;
// [Asm]   r1 -- r20;
// [Asm]   r2 -- r111;
// [Asm]   r3 -- r24;
// [Asm]   r24 -- r63;
// [Asm]   r4 -- r40;
// [Asm]   r34 -- r110;
// [Asm]   r3 -- r51;
// [Asm]   r38 -- r110;
// [Asm]   r3 -- r34;
// [Asm]   r16 -- r17;
// [Asm]   r2 -- r74;
// [Asm]   r1 -- r46;
// [Asm]   r25 -- r39;
// [Asm]   r7 -- r34;
// [Asm]   r15 -- r18;
// [Asm]   r7 -- r55;
// [Asm]   r41 -- r110;
// [Asm]   r18 -- r52;
// [Asm]   r4 -- r43;
// [Asm]   r4 -- r98;
// [Asm]   r24 -- r36;
// [Asm]   r20 -- r65;
// [Asm]   r106 -- r108;
// [Asm]   r7 -- r10;
// [Asm]   r3 -- r80;
// [Asm]   r2 -- r47;
// [Asm]   r6 -- r94;
// [Asm]   r24 -- r27;
// [Asm]   r7 -- r70;
// [Asm]   r1 -- r27;
// [Asm]   r2 -- r79;
// [Asm]   r28 -- r29;
// [Asm]   r7 -- r98;
// [Asm]   r7 -- r61;
// [Asm]   r3 -- r102;
// [Asm]   r4 -- r50;
// [Asm]   r4 -- r8;
// [Asm]   r24 -- r65;
// [Asm]   r5 -- r50;
// [Asm]   r1 -- r49;
// [Asm]   r7 -- r96;
// [Asm]   r2 -- r24;
// [Asm]   r7 -- r113;
// [Asm]   r7 -- r64;
// [Asm]   r2 -- r70;
// [Asm]   r2 -- r87;
// [Asm]   r28 -- r40;
// [Asm]   r17 -- r18;
// [Asm]   r4 -- r24;
// [Asm]   r6 -- r15;
// [Asm]   r20 -- r39;
// [Asm]   r66 -- r67;
// [Asm]   r6 -- r44;
// [Asm]   r25 -- r27;
// [Asm]   r3 -- r12;
// [Asm]   r6 -- r79;
// [Asm]   r6 -- r51;
// [Asm]   r1 -- r78;
// [Asm]   r19 -- r24;
// [Asm]   r3 -- r28;
// [Asm]   r20 -- r97;
// [Asm]   r19 -- r74;
// [Asm]   r19 -- r84;
// [Asm]   r7 -- r9;
// [Asm]   r6 -- r40;
// [Asm]   r20 -- r25;
// [Asm]   r7 -- r66;
// [Asm]   r1 -- r28;
// [Asm]   r7 -- r28;
// [Asm]   r6 -- r8;
// [Asm]   r6 -- r34;
// [Asm]   r3 -- r111;
// [Asm]   r20 -- r41;
// [Asm]   r7 -- r92;
// [Asm]   r26 -- r35;
// [Asm]   r19 -- r53;
// [Asm]   r18 -- r19;
// [Asm]   r4 -- r73;
// [Asm]   r5 -- r46;
// [Asm]   r17 -- r51;
// [Asm]   r2 -- r56;
// [Asm]   r23 -- r28;
// [Asm]   r3 -- r64;
// [Asm]   r6 -- r42;
// [Asm]   r3 -- r81;
// [Asm]   r2 -- r109;
// [Asm]   r27 -- r64;
// [Asm]   r28 -- r62;
// [Asm]   r50 -- r60;
// [Asm]   r7 -- r31;
// [Asm]   r4 -- r96;
// [Asm]   r17 -- r52;
// [Asm]   r1 -- r113;
// [Asm]   r4 -- r17;
// [Asm]   r1 -- r36;
// [Asm]   r6 -- r111;
// [Asm]   r15 -- r16;
// [Asm]   r2 -- r3;
// [Asm]   r3 -- r63;
// [Asm]   r20 -- r96;
// [Asm]   r24 -- r33;
// [Asm]   r5 -- r40;
// [Asm]   r19 -- r20;
// [Asm]   r5 -- r112;
// [Asm]   r2 -- r31;
// [Asm]   r3 -- r52;
// [Asm]   r1 -- r26;
// [Asm]   r28 -- r32;
// [Asm]   r66 -- r70;
// [Asm]   r3 -- r15;
// [Asm]   r24 -- r40;
// [Asm]   r4 -- r51;
// [Asm]   r3 -- r16;
// [Asm]   r3 -- r53;
// [Asm]   r2 -- r49;
// [Asm]   r19 -- r97;
// [Asm]   r7 -- r72;
// [Asm]   r7 -- r25;
// [Asm]   r4 -- r64;
// [Asm]   r3 -- r62;
// [Asm]   r28 -- r30;
// [Asm]   r29 -- r41;
// [Asm]   r6 -- r84;
// [Asm]   r3 -- r11;
// [Asm]   r34 -- r104;
// [Asm]   r29 -- r110;
// [Asm]   r31 -- r110;
// [Asm]   r1 -- r102;
// [Asm]   r27 -- r28;
// [Asm]   r2 -- r7;
// [Asm]   r27 -- r34;
// [Asm]   r2 -- r42;
// [Asm]   r7 -- r35;
// [Asm]   r4 -- r57;
// [Asm]   r17 -- r19;
// [Asm]   r1 -- r50;
// [Asm]   r6 -- r86;
// [Asm]   r3 -- r8;
// [Asm]   r3 -- r85;
// [Asm]   r1 -- r9;
// [Asm]   r26 -- r28;
// [Asm]   r2 -- r112;
// [Asm]   r5 -- r6;
// [Asm]   r1 -- r64;
// [Asm]   r3 -- r74;
// [Asm]   r7 -- r79;
// [Asm]   r3 -- r39;
// [Asm]   r24 -- r64;
// [Asm]   r5 -- r106;
// [Asm]   r5 -- r60;
// [Asm]   r2 -- r5;
// [Asm]   r3 -- r33;
// [Asm]   r3 -- r71;
// [Asm]   r2 -- r13;
// [Asm]   r1 -- r51;
// [Asm]   r3 -- r17;
// [Asm]   r6 -- r72;
// [Asm]   r18 -- r20;
// [Asm]   r6 -- r50;
// [Asm]   r1 -- r38;
// [Asm]   r1 -- r41;
// [Asm]   r2 -- r96;
// [Asm]   r3 -- r35;
// [Asm]   r2 -- r22;
// [Asm]   r1 -- r5;
// [Asm]   r24 -- r25;
// [Asm]   r5 -- r111;
// [Asm]   r5 -- r36;
// [Asm]   r2 -- r86;
// [Asm]   r3 -- r94;
// [Asm]   r4 -- r13;
// [Asm]   r27 -- r62;
// [Asm]   r3 -- r25;
// [Asm]   r3 -- r110;
// [Asm]   r4 -- r62;
// [Asm]   r28 -- r31;
// [Asm]   r1 -- r109;
// [Asm]   r6 -- r41;
// [Asm]   r26 -- r63;
// [Asm]   r4 -- r88;
// [Asm]   r6 -- r98;
// [Asm]   r16 -- r51;
// [Asm]   r2 -- r84;
// [Asm]   r4 -- r81;
// [Asm]   r20 -- r52;
// [Asm]   r7 -- r20;
// [Asm]   r6 -- r53;
// [Asm]   r27 -- r63;
// [Asm]   r5 -- r38;
// [Asm]   r24 -- r26;
// [Asm]   r3 -- r22;
// [Asm]   r23 -- r26;
// [Asm]   r6 -- r19;
// [Asm]   r7 -- r22;
// [Asm]   r4 -- r55;
// [Asm]   r7 -- r19;
// [Asm]   r1 -- r79;
// [Asm]   r2 -- r89;
// [Asm]   r1 -- r97;
// [Asm]   r5 -- r68;
// [Asm]   r3 -- r29;
// [Asm]   r1 -- r89;
// [Asm]   r3 -- r66;
// [Asm]   r39 -- r110;
// [Asm]   r1 -- r95;
// [Asm]   r4 -- r36;
// [Asm]   r36 -- r110;
// [Asm]   r6 -- r39;
// [Asm]   r20 -- r42;
// [Asm]   r2 -- r93;
// [Asm]   r31 -- r33;
// [Asm]   r6 -- r74;
// [Asm]   r50 -- r95;
// [Asm]   r4 -- r74;
// [Asm]   r4 -- r10;
// [Asm]   r25 -- r65;
// [Asm]   r2 -- r27;
// [Asm]   r1 -- r42;
// [Asm]   r6 -- r52;
// [Asm]   r20 -- r55;
// [Asm]   r24 -- r39;
// [Asm]   r4 -- r108;
// [Asm]   r2 -- r62;
// [Asm]   r3 -- r67;
// [Asm]   r25 -- r28;
// [Asm]   r4 -- r102;
// [Asm]   r6 -- r36;
// [Asm]   r1 -- r37;
// [Asm]   r105 -- r108;
// [Asm]   r1 -- r98;
// [Asm]   r5 -- r95;
// [Asm]   r1 -- r19;
// [Asm]   r1 -- r88;
// [Asm]   r30 -- r110;
// [Asm]   r24 -- r32;
// [Asm]   r20 -- r64;
// [Asm]   r6 -- r63;
// [Asm]   r31 -- r105;
// [Asm]   r2 -- r16;
// [Asm]   r28 -- r65;
// [Asm]   r27 -- r39;
// [Asm]   r1 -- r62;
// [Asm]   r7 -- r108;
// [Asm]   r1 -- r67;
// [Asm]   r2 -- r101;
// [Asm]   r4 -- r107;
// [Asm]   r2 -- r92;
// [Asm]   r2 -- r68;
// [Asm]   r4 -- r33;
// [Asm]   r3 -- r30;
// [Asm]   r32 -- r110;
// [Asm]   r3 -- r13;
// [Asm]   r20 -- r32;
// [Asm]   r6 -- r43;
// [Asm]   r6 -- r10;
// [Asm]   r3 -- r10;
// [Asm]   r7 -- r95;
// [Asm]   r5 -- r91;
// [Asm]   r4 -- r104;
// [Asm]   r4 -- r12;
// [Asm]   r4 -- r92;
// [Asm]   r31 -- r104;
// [Asm]   r7 -- r102;
// [Asm]   r4 -- r84;
// [Asm]   r1 -- r108;
// [Asm]   r5 -- r90;
// [Asm]   r1 -- r6;
// [Asm]   r2 -- r23;
// [Asm]   r6 -- r92;
// [Asm]   r105 -- r107;
// [Asm]   r5 -- r109;
// [Asm]   r5 -- r89;
// [Asm]   r25 -- r33;
// [Asm]   r18 -- r98;
// [Asm]   r26 -- r62;
// [Asm]   r7 -- r52;
// [Asm]   r4 -- r16;
// [Asm]   r6 -- r11;
// [Asm]   r25 -- r36;
// [Asm]   r6 -- r110;
// [Asm]   r29 -- r32;
// [Asm]   r20 -- r31;
// [Asm]   r4 -- r5;
// [Asm]   r4 -- r95;
// [Asm]   r6 -- r49;
// [Asm]   r1 -- r53;
// [Asm]   r26 -- r36;
// [Asm]   r5 -- r79;
// [Asm]   r3 -- r87;
// [Asm]   r25 -- r30;
// [Asm]   r1 -- r15;
// [Asm]   r3 -- r47;
// [Asm]   r2 -- r55;
// [Asm]   r4 -- r112;
// [Asm]   r4 -- r89;
// [Asm]   r16 -- r28;
// [Asm]   r6 -- r12;
// [Asm]   r7 -- r81;
// [Asm]   r24 -- r38;
// [Asm]   r6 -- r24;
// [Asm]   r107 -- r109;
// [Asm]   r24 -- r30;
// [Asm]   r7 -- r73;
// [Asm]   r20 -- r38;
// [Asm]   r2 -- r29;
// [Asm]   r6 -- r37;
// [Asm]   r5 -- r110;
// [Asm]   r5 -- r26;
// [Asm]   r0 -- r8;
// [Asm]   r16 -- r98;
// [Asm]   r6 -- r28;
// [Asm]   r4 -- r85;
// [Asm]   r25 -- r41;
// [Asm]   r26 -- r30;
// [Asm]   r1 -- r74;
// [Asm]   r7 -- r47;
// [Asm]   r6 -- r67;
// [Asm]   r7 -- r11;
// [Asm]   r108 -- r109;
// [Asm]   r6 -- r90;
// [Asm]   r7 -- r39;
// [Asm]   r4 -- r47;
// [Asm]   r7 -- r43;
// [Asm]   r2 -- r100;
// [Asm]   r3 -- r36;
// [Asm]   r31 -- r32;
// [Asm]   r3 -- r93;
// [Asm]   r32 -- r104;
// [Asm]   r1 -- r3;
// [Asm]   r5 -- r30;
// [Asm]   r1 -- r92;
// [Asm]   r49 -- r50;
// [Asm]   r4 -- r52;
// [Asm]   r4 -- r19;
// [Asm]   r2 -- r64;
// [Asm]   r4 -- r53;
// [Asm]   r2 -- r32;
// [Asm]   r20 -- r33;
// [Asm]   r4 -- r68;
// [Asm]   r6 -- r73;
// [Asm]   r26 -- r39;
// [Asm]   r3 -- r98;
// [Asm]   r6 -- r35;
// [Asm]   r20 -- r74;
// [Asm]   r1 -- r86;
// [Asm]   r1 -- r57;
// [Asm]   r5 -- r72;
// [Asm]   r3 -- r42;
// [Asm]   r37 -- r110;
// [Asm]   r2 -- r43;
// [Asm]   r4 -- r103;
// [Asm]   r107 -- r108;
// [Asm]   r18 -- r21;
// [Asm]   r3 -- r37;
// [Asm]   r33 -- r110;
// [Asm]   r2 -- r37;
// [Asm]   r1 -- r33;
// [Asm]   r1 -- r16;
// [Asm]   r84 -- r85;
// [Asm]   r3 -- r68;
// [Asm]   r7 -- r27;
// [Asm]   r6 -- r85;
// [Asm]   r7 -- r91;
// [Asm]   r2 -- r34;
// [Asm]   r5 -- r31;
// [Asm]   r110 -- r111;
// [Asm]   r28 -- r39;
// [Asm]   r3 -- r78;
// [Asm]   r2 -- r6;
// [Asm]   r6 -- r80;
// [Asm]   r6 -- r91;
// [Asm]   r11 -- r13;
// [Asm]   r4 -- r67;
// [Asm]   r0 -- r9;
// [Asm]   r25 -- r32;
// [Asm]   r24 -- r42;
// [Asm]   r4 -- r65;
// [Asm]   r5 -- r78;
// [Asm]   r7 -- r94;
// [Asm]   r7 -- r38;
// [Asm]   r1 -- r40;
// [Asm]   r2 -- r12;
// [Asm]   r5 -- r67;
// [Asm]   r6 -- r83;
// [Asm]   r0 -- r10;
// [Asm]   r6 -- r64;
// [Asm]   r7 -- r80;
// [Asm]   r2 -- r108;
// [Asm]   r5 -- r66;
// [Asm]   r20 -- r40;
// [Asm]   r16 -- r21;
// [Asm]   r0 -- r4;
// [Asm]   r6 -- r65;
// [Asm]   r28 -- r38;
// [Asm]   r27 -- r31;
// [Asm]   r26 -- r34;
// [Asm]   r17 -- r97;
// [Asm]   r3 -- r19;
// [Asm]   r7 -- r29;
// [Asm]   r50 -- r93;
// [Asm]   r20 -- r53;
// [Asm]   r1 -- r8;
// [Asm]   r3 -- r101;
// [Asm]   r3 -- r38;
// [Asm]   r1 -- r47;
// [Asm]   r5 -- r71;
// [Asm]   r2 -- r90;
// [Asm]   r30 -- r32;
// [Asm]   r18 -- r74;
// [Asm]   r6 -- r30;
// [Asm]   r1 -- r22;
// [Asm]   r20 -- r29;
// [Asm]   r2 -- r52;
// [Asm]   r11 -- r12;
// [Asm]   r7 -- r107;
// [Asm]   r1 -- r13;
// [Asm]   r7 -- r74;
// [Asm]   r111 -- r113;
// [Asm]   r2 -- r114;
// [Asm]   r7 -- r49;
// [Asm]   r24 -- r28;
// [Asm]   r6 -- r20;
// [Asm]   r3 -- r50;
// [Asm]   r7 -- r17;
// [Asm]   r40 -- r110;
// [Asm]   r2 -- r107;
// [Asm]   r19 -- r28;
// [Asm]   r35 -- r110;
// [Asm]   r27 -- r38;
// [Asm]   r20 -- r81;
// [Asm]   r2 -- r102;
// [Asm]   r3 -- r21;
// [Asm]   r5 -- r9;
// [Asm]   r28 -- r42;
// [Asm]   r4 -- r32;
// [Asm]   r1 -- r29;
// [Asm]   r5 -- r45;
// [Asm]   r0 -- r5;
// [Asm]   r1 -- r25;
// [Asm]   r5 -- r94;
// [Asm]   r1 -- r61;
// [Asm]   r2 -- r17;
// [Asm]   r3 -- r73;
// [Asm]   r20 -- r61;
// [Asm]   r27 -- r33;
// [Asm]   r7 -- r87;
// [Asm]   r2 -- r35;
// [Asm]   r2 -- r9;
// [Asm]   r4 -- r6;
// [Asm]   r4 -- r93;
// [Asm]   r26 -- r65;
// [Asm]   r1 -- r100;
// [Asm]   r2 -- r20;
// [Asm]   r17 -- r85;
// [Asm]   r26 -- r33;
// [Asm]   r5 -- r41;
// [Asm]   r17 -- r21;
// [Asm]   r1 -- r71;
// [Asm]   r7 -- r21;
// [Asm]   r26 -- r40;
// [Asm]   r3 -- r43;
// [Asm]   r21 -- r53;
// [Asm]   r25 -- r62;
// [Asm]   r2 -- r85;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r56;
// [Asm]   r3 -- r79;
// [Asm]   r1 -- r63;
// [Asm]   r6 -- r29;
// [Asm]   r7 -- r53;
// [Asm]   r5 -- r49;
// [Asm]   r1 -- r91;
// [Asm]   r50 -- r80;
// [Asm]   r4 -- r27;
// [Asm]   r19 -- r21;
// [Asm]   r4 -- r42;
// [Asm]   r29 -- r36;
// [Asm]   r7 -- r83;
// [Asm]   r16 -- r85;
// [Asm]   r27 -- r30;
// [Asm]   r29 -- r38;
// [Asm]   r4 -- r21;
// [Asm]   r6 -- r13;
// [Asm]   r104 -- r106;
// [Asm]   r7 -- r90;
// [Asm]   r2 -- r33;
// [Asm]   r25 -- r38;
// [Asm]   r104 -- r109;
// [Asm]   r3 -- r96;
// [Asm]   r3 -- r4;
// [Asm]   r32 -- r105;
// [Asm]   r0 -- r2;
// [Asm]   r1 -- r21;
// [Asm]   r6 -- r93;
// [Asm]   r5 -- r108;
// [Asm]   r2 -- r8;
// [Asm]   r28 -- r64;
// [Asm]   r6 -- r103;
// [Asm]   r70 -- r71;
// [Asm]   r6 -- r31;
// [Asm]   r6 -- r78;
// [Asm]   r33 -- r106;
// [Asm]   r6 -- r45;
// [Asm]   r1 -- r44;
// [Asm]   r3 -- r61;
// [Asm]   r31 -- r34;
// [Asm]   r7 -- r110;
// [Asm]   r4 -- r94;
// [Asm]   r7 -- r8;
// [Asm]   r24 -- r37;
// [Asm]   r6 -- r61;
// [Asm]   r6 -- r97;
// [Asm]   r4 -- r9;
// [Asm]   r3 -- r88;
// [Asm]   r5 -- r34;
// [Asm]   r2 -- r53;
// [Asm]   r29 -- r35;
// [Asm]   r2 -- r61;
// [Asm]   r6 -- r7;
// [Asm]   r6 -- r9;
// [Asm]   r5 -- r100;
// [Asm]   r105 -- r109;
// [Asm]   r4 -- r37;
// [Asm]   r7 -- r45;
// [Asm]   r2 -- r18;
// [Asm]   r20 -- r37;
// [Asm]   r7 -- r89;
// [Asm]   r5 -- r13;
// [Asm]   r1 -- r32;
// [Asm]   r7 -- r13;
// [Asm]   r34 -- r107;
// [Asm]   r7 -- r86;
// [Asm]   r7 -- r30;
// [Asm]   r23 -- r27;
// [Asm]   r16 -- r53;
// [Asm]   r3 -- r90;
// [Asm]   r6 -- r26;
// [Asm]   r1 -- r101;
// [Asm]   r4 -- r70;
// [Asm]   r33 -- r34;
// [Asm]   r1 -- r96;
// [Asm]   r4 -- r46;
// [Asm]   r4 -- r45;
// [Asm]   r15 -- r21;
// [Asm]   r5 -- r37;
// [Asm]   r2 -- r113;
// [Asm]   r29 -- r37;
// [Asm]   r2 -- r66;
// [Asm]   r3 -- r72;
// [Asm]   r28 -- r35;
// [Asm]   r17 -- r53;
// [Asm]   r29 -- r39;
// [Asm]   r34 -- r108;
// [Asm]   r2 -- r21;
// [Asm]   r3 -- r41;
// [Asm]   r5 -- r102;
// [Asm]   r6 -- r17;
// [Asm]   r3 -- r14;
// [Asm]   r29 -- r34;
// [Asm]   r26 -- r37;
// [Asm]   r26 -- r29;
// [Asm]   r7 -- r23;
// [Asm]   r1 -- r14;
// [Asm]   r2 -- r19;
// [Asm]   r4 -- r26;
// [Asm]   r20 -- r44;
// [Asm]   r25 -- r40;
// [Asm]   r7 -- r101;
// [Asm]   r4 -- r61;
// [Asm]   comment = "0:v83-> 1:v11-> 2:v10-> 3:v13-> 4:zero-> 5:v8-> 6:v12-> 7:v9-> 8:v107-> 9:v108-> 10:v84-> 11:v85-> 12:v104-> 13:v105-> 29:a0-> 30:a1-> 31:a2-> 32:a3-> 33:a4-> 34:a5-> 110:v70-> 26:v33-> 27:v35-> 28:v34-> 20:v38-> 24:v36-> 25:v37-> 35:a6-> 36:a7-> 37:t0-> 38:t1-> 39:t2-> 40:t3-> 41:t4-> 23:v42-> 42:v43-> 62:v39-> 63:v145-> 64:v146-> 65:v40-> 16:v46-> 19:v47-> 18:v48-> 15:v137-> 17:v49-> 21:v51-> 53:v138-> 51:v139-> 52:v140-> 74:v54-> 84:v56-> 85:v57-> 97:v61-> 98:v62-> 81:v45-> 111:v71-> 112:v126-> 113:v127-> 44:v58-> 45:v92-> 46:v93-> 49:v152-> 50:v15-> 80:v156-> 86:v150-> 93:v151-> 94:v154-> 95:v153-> 100:v155-> 55:v60-> 61:v64-> 66:v78-> 67:v115-> 68:v116-> 69:v79-> 70:v80-> 71:v112-> 72:v113-> 78:v157-> 79:v158-> 83:v63-> 87:v74-> 88:v121-> 89:v122-> 90:v75-> 91:v76-> 96:v59-> 101:v88-> 102:v89-> 14:v87-> 43:v67-> 47:v95-> 56:v68-> 57:v69-> 73:v82-> 92:v77-> 103:v91-> 104:v2-> 105:v3-> 106:v4-> 107:v5-> 108:v6-> 109:v7-> 114:v73-> 22:v66-> 60:v149-> 48:v28-> 54:v96-> 58:v31-> 59:v24-> 75:v29-> 76:v27-> 77:v26-> 82:v30-> 99:v25"
// [Asm]   comment = "v83<-a0;v93<-a0;v24<-a0;v27<-a0;v108<-a1;v33<-s5;v150<-a0;v58<-a0;v138<-a3;v68<-a0;v84<-a1;v71<-a0;v8<-s3;v96<-a0;v36<-s0;v67<-a0;v156<-a0;v121<-a0;v25<-a0;v49<-a4;v140<-a3;v40<-a0;v158<-a0;v38<-s2;v64<-a0;v127<-a1;v42<-a0;v13<-s2;v6<-a4;v30<-a0;v115<-a1;v35<-s3;v26<-a0;v29<-a0;v39<-a0;v85<-a1;v31<-a0;v70<-s6;v3<-a1;v63<-a0;v91<-a0;v87<-a0;v59<-a0;v139<-a3;v157<-a0;v60<-a0;v46<-a0;v51<-a5;v149<-a0;v151<-a0;v82<-a0;v113<-a0;v2<-a0;v74<-a0;v155<-a0;v57<-a1;v95<-a0;v12<-s4;v105<-a0;v43<-a0;v153<-a0;v9<-s5;v73<-a0;v146<-a0;v107<-a1;v126<-a1;v78<-a0;v137<-a3;v152<-a0;v54<-a0;v69<-a0;v116<-a1;v62<-a1;v76<-a0;v80<-a1;v28<-a0;v104<-a0;v89<-a0;v4<-a2;v7<-a5;v11<-s0;v34<-s1;v112<-a0;v66<-a0;v79<-a1;v56<-a0;v122<-a0;v15<-a1;v77<-a0;v92<-a0;v5<-a3;v37<-s4;v145<-a0;v10<-s1;v48<-a2;v47<-a1;v61<-a0;v75<-a0;v45<-a0;v88<-a0;v154<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of aux40.216l5_7"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   lw v70, 0(v9) ->   lw s6, 0(s5)
// [Asm] subst   call read_ch_until_newline_or_eof1l0_0 ->   call read_ch_until_newline_or_eof1l0_0
// [Asm] subst   slliw v126, v70, 2 ->   slliw a1, s6, 2
// [Asm] subst   add v127, v12, v126 ->   add a1, s4, a1
// [Asm] subst   sw v71, 0(v127) ->   sw a0, 0(a1)
// [Asm] subst   addi v73, v8, 1 ->   addi a0, s3, 1
// [Asm] subst   mv v8, v73 ->   mv s3, a0
// [Asm] subst   j .aux40.216l5_7_0 ->   j .aux40.216l5_7_0
// [Asm] subst   li v137, 93 ->   li a3, 93
// [Asm] subst   bne v51, v137, .aux40.216l5_7_64 ->   bne a5, a3, .aux40.216l5_7_64
// [Asm] subst   sw v64, 0(v38) ->   sw a0, 0(s2)
// [Asm] subst   mv v66, zero ->   mv a0, zero
// [Asm] subst   addi v42, v35, 1 ->   addi a0, s3, 1
// [Asm] subst   mv a1, v33 ->   mv a1, s5
// [Asm] subst   mv a2, v34 ->   mv a2, s1
// [Asm] subst   mv a3, v36 ->   mv a3, s0
// [Asm] subst   mv a4, v37 ->   mv a4, s4
// [Asm] subst   mv a5, v38 ->   mv a5, s2
// [Asm] subst   call aux40.216l5_7 ->   call aux40.216l5_7
// [Asm] subst   sw v43, 0(v38) ->   sw a0, 0(s2)
// [Asm] subst   j .aux40.216l5_7_49 ->   j .aux40.216l5_7_49
// [Asm] subst   lw v92, 0(v9) ->   lw a0, 0(s5)
// [Asm] subst   addi v93, v92, 1 ->   addi a0, a0, 1
// [Asm] subst   sw v93, 0(v9) ->   sw a0, 0(s5)
// [Asm] subst   addi v95, v8, 1 ->   addi a0, s3, 1
// [Asm] subst   mv v8, v95 ->   mv s3, a0
// [Asm] subst   j .aux40.216l5_7_0 ->   j .aux40.216l5_7_0
// [Asm] subst   li v152, 46 ->   li a0, 46
// [Asm] subst   beq v15, v152, .aux40.216l5_7_11 ->   beq a1, a0, .aux40.216l5_7_11
// [Asm] subst   slliw v139, v46, 2 ->   slliw a3, a0, 2
// [Asm] subst   add v140, v49, v139 ->   add a3, a4, a3
// [Asm] subst   lw v51, 0(v140) ->   lw a5, 0(a3)
// [Asm] subst   li v138, 91 ->   li a3, 91
// [Asm] subst   beq v51, v138, .aux40.216l5_7_61 ->   beq a5, a3, .aux40.216l5_7_61
// [Asm] subst   mv v96, v8 ->   mv a0, s3
// [Asm] subst   j .aux40.216l5_7_27 ->   j .aux40.216l5_7_27
// [Asm] subst   bge v46, v48, .aux40.216l5_7_59 ->   bge a0, a2, .aux40.216l5_7_59
// [Asm] subst   lw v68, 0(v13) ->   lw a0, 0(s2)
// [Asm] subst   addi v69, v68, 1 ->   addi a0, a0, 1
// [Asm] subst   mv v8, v69 ->   mv s3, a0
// [Asm] subst   j .aux40.216l5_7_0 ->   j .aux40.216l5_7_0
// [Asm] subst   mv v24, v8 ->   mv a0, s3
// [Asm] subst   j .aux40.216l5_7_19 ->   j .aux40.216l5_7_19
// [Asm] subst   li v149, 93 ->   li a0, 93
// [Asm] subst   bne v15, v149, .aux40.216l5_7_18 ->   bne a1, a0, .aux40.216l5_7_18
// [Asm] subst   lw v39, 0(v33) ->   lw a0, 0(s5)
// [Asm] subst   slliw v145, v39, 2 ->   slliw a0, a0, 2
// [Asm] subst   add v146, v37, v145 ->   add a0, s4, a0
// [Asm] subst   lw v40, 0(v146) ->   lw a0, 0(a0)
// [Asm] subst   beq v40, zero, .aux40.216l5_7_50 ->   beq a0, zero, .aux40.216l5_7_50
// [Asm] subst   mv v47, zero ->   mv a1, zero
// [Asm] subst   mv v48, v34 ->   mv a2, s1
// [Asm] subst   mv v49, v36 ->   mv a4, s0
// [Asm] subst   beq v47, zero, .aux40.216l5_7_65 ->   beq a1, zero, .aux40.216l5_7_65
// [Asm] subst   bge v8, v10, .aux40.216l5_7_1 ->   bge s3, s1, .aux40.216l5_7_1
// [Asm] subst   sw v8, 0(v13) ->   sw s3, 0(s2)
// [Asm] subst   lw v78, 0(v9) ->   lw a0, 0(s5)
// [Asm] subst   slliw v115, v78, 2 ->   slliw a1, a0, 2
// [Asm] subst   add v116, v12, v115 ->   add a1, s4, a1
// [Asm] subst   lw v79, 0(v116) ->   lw a1, 0(a1)
// [Asm] subst   addi v80, v79, -1 ->   addi a1, a1, -1
// [Asm] subst   slliw v112, v78, 2 ->   slliw a0, a0, 2
// [Asm] subst   add v113, v12, v112 ->   add a0, s4, a0
// [Asm] subst   sw v80, 0(v113) ->   sw a1, 0(a0)
// [Asm] subst   addi v82, v8, 1 ->   addi a0, s3, 1
// [Asm] subst   mv v8, v82 ->   mv s3, a0
// [Asm] subst   j .aux40.216l5_7_0 ->   j .aux40.216l5_7_0
// [Asm] subst   addi v54, v46, 1 ->   addi a0, a0, 1
// [Asm] subst   j .aux40.216l5_7_58 ->   j .aux40.216l5_7_58
// [Asm] subst   slliw v157, v8, 2 ->   slliw a0, s3, 2
// [Asm] subst   add v158, v11, v157 ->   add a0, s0, a0
// [Asm] subst   lw v15, 0(v158) ->   lw a1, 0(a0)
// [Asm] subst   li v156, 62 ->   li a0, 62
// [Asm] subst   beq v15, v156, .aux40.216l5_7_3 ->   beq a1, a0, .aux40.216l5_7_3
// [Asm] subst   addi v45, v35, 1 ->   addi a0, s3, 1
// [Asm] subst   addi v56, v46, 1 ->   addi a0, a0, 1
// [Asm] subst   addi v57, v47, -1 ->   addi a1, a1, -1
// [Asm] subst   j .aux40.216l5_7_58 ->   j .aux40.216l5_7_58
// [Asm] subst   li v150, 91 ->   li a0, 91
// [Asm] subst   beq v15, v150, .aux40.216l5_7_15 ->   beq a1, a0, .aux40.216l5_7_15
// [Asm] subst   lw v74, 0(v9) ->   lw a0, 0(s5)
// [Asm] subst   slliw v121, v74, 2 ->   slliw a0, a0, 2
// [Asm] subst   add v122, v12, v121 ->   add a0, s4, a0
// [Asm] subst   lw v75, 0(v122) ->   lw a0, 0(a0)
// [Asm] subst   call minimbt_print_char ->   call minimbt_print_char
// [Asm] subst   addi v77, v8, 1 ->   addi a0, s3, 1
// [Asm] subst   mv v8, v77 ->   mv s3, a0
// [Asm] subst   j .aux40.216l5_7_0 ->   j .aux40.216l5_7_0
// [Asm] subst   li v151, 44 ->   li a0, 44
// [Asm] subst   beq v15, v151, .aux40.216l5_7_13 ->   beq a1, a0, .aux40.216l5_7_13
// [Asm] subst   li v154, 43 ->   li a0, 43
// [Asm] subst   beq v15, v154, .aux40.216l5_7_7 ->   beq a1, a0, .aux40.216l5_7_7
// [Asm] subst   li v153, 45 ->   li a0, 45
// [Asm] subst   beq v15, v153, .aux40.216l5_7_9 ->   beq a1, a0, .aux40.216l5_7_9
// [Asm] subst   j .aux40.216l5_7_70 ->   j .aux40.216l5_7_70
// [Asm] subst   addi v61, v46, 1 ->   addi a0, a0, 1
// [Asm] subst   addi v62, v47, 1 ->   addi a1, a1, 1
// [Asm] subst   j .aux40.216l5_7_58 ->   j .aux40.216l5_7_58
// [Asm] subst   ret ->   ret
// [Asm] subst   mv v24, v8 ->   mv a0, s3
// [Asm] subst   li v155, 60 ->   li a0, 60
// [Asm] subst   beq v15, v155, .aux40.216l5_7_5 ->   beq a1, a0, .aux40.216l5_7_5
// [Asm] subst   lw v88, 0(v9) ->   lw a0, 0(s5)
// [Asm] subst   addi v89, v88, -1 ->   addi a0, a0, -1
// [Asm] subst   sw v89, 0(v9) ->   sw a0, 0(s5)
// [Asm] subst   addi v91, v8, 1 ->   addi a0, s3, 1
// [Asm] subst   mv v8, v91 ->   mv s3, a0
// [Asm] subst   j .aux40.216l5_7_0 ->   j .aux40.216l5_7_0
// [Asm] subst   mv v8, v2 ->   mv s3, a0
// [Asm] subst   mv v9, v3 ->   mv s5, a1
// [Asm] subst   mv v10, v4 ->   mv s1, a2
// [Asm] subst   mv v11, v5 ->   mv s0, a3
// [Asm] subst   mv v12, v6 ->   mv s4, a4
// [Asm] subst   mv v13, v7 ->   mv s2, a5
// [Asm] subst   lw v83, 0(v9) ->   lw a0, 0(s5)
// [Asm] subst   slliw v107, v83, 2 ->   slliw a1, a0, 2
// [Asm] subst   add v108, v12, v107 ->   add a1, s4, a1
// [Asm] subst   lw v84, 0(v108) ->   lw a1, 0(a1)
// [Asm] subst   addi v85, v84, 1 ->   addi a1, a1, 1
// [Asm] subst   slliw v104, v83, 2 ->   slliw a0, a0, 2
// [Asm] subst   add v105, v12, v104 ->   add a0, s4, a0
// [Asm] subst   sw v85, 0(v105) ->   sw a1, 0(a0)
// [Asm] subst   addi v87, v8, 1 ->   addi a0, s3, 1
// [Asm] subst   mv v8, v87 ->   mv s3, a0
// [Asm] subst   j .aux40.216l5_7_0 ->   j .aux40.216l5_7_0
// [Asm] pre_assigned_registers: Self(fref=f20) -> v0, Insn(iref=%0) -> v2
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v2]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of T$start_20"];
// [Asm]   r0 [label="a0", color=blue];
// [Asm]   r5 [label="a5", color=blue];
// [Asm]   r3 [label="a3", color=blue];
// [Asm]   r2 [label="a2", color=blue];
// [Asm]   r9 [label="t1", color=blue];
// [Asm]   r6 [label="a6", color=blue];
// [Asm]   r13 [label="v2 ← a0", color=green];
// [Asm]   r4 [label="a4", color=blue];
// [Asm]   r1 [label="a1", color=blue];
// [Asm]   r11 [label="t3", color=blue];
// [Asm]   r7 [label="a7", color=blue];
// [Asm]   r10 [label="t2", color=blue];
// [Asm]   r12 [label="t4", color=blue];
// [Asm]   r8 [label="t0", color=blue];
// [Asm]   r0 -- r3;
// [Asm]   r0 -- r4;
// [Asm]   r0 -- r8;
// [Asm]   r0 -- r9;
// [Asm]   r0 -- r1;
// [Asm]   r0 -- r7;
// [Asm]   r0 -- r10;
// [Asm]   r0 -- r12;
// [Asm]   r0 -- r11;
// [Asm]   r0 -- r5;
// [Asm]   r0 -- r6;
// [Asm]   r0 -- r2;
// [Asm]   comment = "0:a0-> 1:a1-> 2:a2-> 3:a3-> 4:a4-> 5:a5-> 6:a6-> 7:a7-> 8:t0-> 9:t1-> 10:t2-> 11:t3-> 12:t4-> 13:v2"
// [Asm]   comment = "v2<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of T$start_20"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   call main136l2_9 ->   call main136l2_9
// [Asm] subst   ret ->   ret
// [Asm] before colored: # leaf true
// [Asm] skip21l2_1:
// [Asm] # block info: defs: [v2, v5, v7, v8, v4, v6, v9, v3], uses: [v2, v5, a0, a2, v4, a1, a3, v3], upward_exposed: [a2, a1, a3, a0], params_defs: []
// [Asm] # live_in: [a2, a1, a3, a0, zero], live_out: [v8, v6, v9, zero, v7]
// [Asm] # block parameters: []
// [Asm] .skip21l2_1_14:
// [Asm]   # save_ctx1  # live: [a2, a1, a3, zero, a0]
// [Asm]   mv v2, a0  # live: [a2, a1, a3, zero, v2]
// [Asm]   mv v3, a1  # live: [v2, a2, a3, zero, v3]
// [Asm]   mv v4, a2  # live: [v2, v4, a3, zero, v3]
// [Asm]   mv v5, a3  # live: [v2, v4, v5, zero, v3]
// [Asm] # control
// [Asm]   mv v6, v2  # live: [v4, v6, v5, zero, v3]
// [Asm]   mv v7, v3  # live: [v4, v6, v5, zero, v7]
// [Asm]   mv v8, v4  # live: [v7, v6, v5, zero, v8]
// [Asm]   mv v9, v5  # live: [v7, v6, v9, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [], uses: [v6, v8], upward_exposed: [v6, v8], params_defs: [v8, v6, v9, v7]
// [Asm] # live_in: [v7, v6, v9, zero, v8], live_out: [v8, v6, v9, zero, v7]
// [Asm] # block parameters: [v6, v7, v8, v9]
// [Asm] .skip21l2_1_0:
// [Asm] # control
// [Asm]   bge v6, v8, .skip21l2_1_1  # live: [v7, v6, v9, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [v11, v32, v31, v30], uses: [v11, v32, v6, v31, v9, v30], upward_exposed: [v6, v9], params_defs: []
// [Asm] # live_in: [v7, v6, v9, zero, v8], live_out: [v11, zero, v8, v7, v6, v9]
// [Asm] # block parameters: []
// [Asm] .skip21l2_1_2:
// [Asm]   slliw v31, v6, 2  # live: [zero, v7, v8, v6, v31, v9]
// [Asm]   add v32, v9, v31  # live: [zero, v7, v8, v32, v6, v9]
// [Asm]   lw v11, 0(v32)  # live: [v11, zero, v7, v8, v6, v9]
// [Asm] # control
// [Asm]   li v30, 91  # live: [v11, zero, v30, v7, v8, v6, v9]
// [Asm]   beq v11, v30, .skip21l2_1_3  # live: [v7, v11, v6, zero, v9, v8]
// [Asm] 
// [Asm] # block info: defs: [v29], uses: [v11, v29], upward_exposed: [v11], params_defs: []
// [Asm] # live_in: [v11, zero, v7, v8, v6, v9], live_out: [v8, v6, zero, v9, v7]
// [Asm] # block parameters: []
// [Asm] .skip21l2_1_4:
// [Asm] # control
// [Asm]   li v29, 93  # live: [v11, zero, v29, v7, v8, v6, v9]
// [Asm]   bne v11, v29, .skip21l2_1_6  # live: [v7, v6, zero, v9, v8]
// [Asm] 
// [Asm] # block info: defs: [], uses: [zero, v7], upward_exposed: [zero, v7], params_defs: []
// [Asm] # live_in: [v8, v6, zero, v9, v7], live_out: [v8, v6, v9, zero, v7]
// [Asm] # block parameters: []
// [Asm] .skip21l2_1_5:
// [Asm] # control
// [Asm]   beq v7, zero, .skip21l2_1_7  # live: [v7, v6, v9, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [v16, v17, v6, v7], uses: [v8, v6, v16, v17, v9, v7], upward_exposed: [v8, v6, v9, v7], params_defs: []
// [Asm] # live_in: [v7, v6, v9, zero, v8], live_out: [v8, v6, v9, zero, v7]
// [Asm] # block parameters: []
// [Asm] .skip21l2_1_8:
// [Asm]   addi v16, v6, 1  # live: [v7, v16, v9, zero, v8]
// [Asm]   addi v17, v7, -1  # live: [v17, v16, v9, zero, v8]
// [Asm] # control
// [Asm]   mv v6, v16  # live: [v6, v17, v9, zero, v8]
// [Asm]   mv v7, v17  # live: [v7, v6, v9, zero, v8]
// [Asm]   mv v8, v8  # live: [v7, v6, v9, zero, v8]
// [Asm]   mv v9, v9  # live: [v7, v6, v9, zero, v8]
// [Asm]   j .skip21l2_1_0  # live: [v7, v6, v9, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [v23], uses: [v6], upward_exposed: [v6], params_defs: []
// [Asm] # live_in: [v6], live_out: [v23]
// [Asm] # block parameters: []
// [Asm] .skip21l2_1_1:
// [Asm] # control
// [Asm]   mv v23, v6  # live: [v23]
// [Asm] 
// [Asm] # block info: defs: [a0], uses: [a0, v23], upward_exposed: [v23], params_defs: [v23]
// [Asm] # live_in: [v23], live_out: []
// [Asm] # block parameters: [v23]
// [Asm] .skip21l2_1_12:
// [Asm] # control
// [Asm]   mv a0, v23  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # block info: defs: [v6, v21, v22, v7], uses: [v8, v6, v21, v9, v22, v7], upward_exposed: [v8, v6, v9, v7], params_defs: []
// [Asm] # live_in: [v7, v6, v9, zero, v8], live_out: [v8, v6, v9, zero, v7]
// [Asm] # block parameters: []
// [Asm] .skip21l2_1_3:
// [Asm]   addi v21, v6, 1  # live: [v7, v21, v9, zero, v8]
// [Asm]   addi v22, v7, 1  # live: [v8, v21, v9, zero, v22]
// [Asm] # control
// [Asm]   mv v6, v21  # live: [v8, v6, v9, zero, v22]
// [Asm]   mv v7, v22  # live: [v7, v6, v9, zero, v8]
// [Asm]   mv v8, v8  # live: [v7, v6, v9, zero, v8]
// [Asm]   mv v9, v9  # live: [v7, v6, v9, zero, v8]
// [Asm]   j .skip21l2_1_0  # live: [v7, v6, v9, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [v14, v6], uses: [v8, v6, v14, v9, v7], upward_exposed: [v8, v6, v9, v7], params_defs: []
// [Asm] # live_in: [v7, v6, v9, zero, v8], live_out: [v8, v6, v9, zero, v7]
// [Asm] # block parameters: []
// [Asm] .skip21l2_1_6:
// [Asm]   addi v14, v6, 1  # live: [v7, v14, v9, zero, v8]
// [Asm] # control
// [Asm]   mv v6, v14  # live: [v7, v6, v9, zero, v8]
// [Asm]   mv v7, v7  # live: [v7, v6, v9, zero, v8]
// [Asm]   mv v8, v8  # live: [v7, v6, v9, zero, v8]
// [Asm]   mv v9, v9  # live: [v7, v6, v9, zero, v8]
// [Asm]   j .skip21l2_1_0  # live: [v7, v6, v9, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [v18], uses: [v6], upward_exposed: [v6], params_defs: []
// [Asm] # live_in: [v6], live_out: [v18]
// [Asm] # block parameters: []
// [Asm] .skip21l2_1_7:
// [Asm] # control
// [Asm]   mv v18, v6  # live: [v18]
// [Asm] 
// [Asm] # block info: defs: [v19], uses: [v18], upward_exposed: [v18], params_defs: [v18]
// [Asm] # live_in: [v18], live_out: [v19]
// [Asm] # block parameters: [v18]
// [Asm] .skip21l2_1_9:
// [Asm] # control
// [Asm]   mv v19, v18  # live: [v19]
// [Asm] 
// [Asm] # block info: defs: [v20], uses: [v19], upward_exposed: [v19], params_defs: [v19]
// [Asm] # live_in: [v19], live_out: [v20]
// [Asm] # block parameters: [v19]
// [Asm] .skip21l2_1_10:
// [Asm] # control
// [Asm]   mv v20, v19  # live: [v20]
// [Asm] 
// [Asm] # block info: defs: [v23], uses: [v20], upward_exposed: [v20], params_defs: [v20]
// [Asm] # live_in: [v20], live_out: [v23]
// [Asm] # block parameters: [v20]
// [Asm] .skip21l2_1_11:
// [Asm] # control
// [Asm]   mv v23, v20  # live: [v23]
// [Asm]   j .skip21l2_1_12  # live: [v23]
// [Asm] 
// [Asm] # leaf false
// [Asm] main136l2_9:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, s11, fa1, fa2, ft6, a4, fa6, v19, a6, ft5, ft10, v4, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, v17, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v15, v2], uses: [a0, v19, v4, v17, s11, v15, v2], upward_exposed: [s11], params_defs: []
// [Asm] # live_in: [s11, zero], live_out: [v4, zero, v2]
// [Asm] # block parameters: []
// [Asm] .main136l2_9_0:
// [Asm]   # save_ctx1  # live: [s11, zero]
// [Asm]   li v17, 4096  # live: [v17, s11, zero]
// [Asm]   sub v2, s11, v17  # live: [zero, v2]
// [Asm]   andi s11, v2, -8  # live: [zero, v2]
// [Asm]   li v19, 1024  # live: [v19, zero, v2]
// [Asm]   mv a1, v19  # live: [zero, v2]
// [Asm]   # save_ctx2  # live: [zero, v2]
// [Asm]   call read_ch_until_newline_or_eof1l0_0  # live: [zero, a0, v2]
// [Asm]   mv v4, a0  # live: [v4, zero, v2]
// [Asm]   # restore_ctx2  # live: [v4, zero, v2]
// [Asm] # control
// [Asm]   li v15, -1  # live: [v4, v15, zero, v2]
// [Asm]   beq v4, v15, .main136l2_9_1  # live: [v4, zero, v2]
// [Asm] 
// [Asm] # block info: defs: [t1, v13, v7, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, v8, a6, ft10, ft5, ft7, ft4, ft9, v10, a5, fa4, a0, ft2, a2, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [v13, a0, v7, v8, v4, a1, v2], upward_exposed: [v4, v2], params_defs: []
// [Asm] # live_in: [v4, zero, v2], live_out: [v10, zero]
// [Asm] # block parameters: []
// [Asm] .main136l2_9_2:
// [Asm]   sw v4, 0(v2)  # live: [zero, v2]
// [Asm]   li v13, 1  # live: [zero, v13, v2]
// [Asm]   addi v7, v13, 0  # live: [v7, zero, v2]
// [Asm]   # save_ctx2  # live: [v7, zero, v2]
// [Asm]   mv a0, v7  # live: [zero, a0, v2]
// [Asm]   mv a1, v2  # live: [a1, zero, a0]
// [Asm]   call read_prog140l3_8  # live: [zero, a0]
// [Asm]   mv v8, a0  # live: [zero, v8]
// [Asm]   # restore_ctx2  # live: [zero, v8]
// [Asm] # control
// [Asm]   mv v10, v8  # live: [v10, zero]
// [Asm] 
// [Asm] # block info: defs: [a0], uses: [zero, a0], upward_exposed: [zero], params_defs: [v10]
// [Asm] # live_in: [v10, zero], live_out: []
// [Asm] # block parameters: [v10]
// [Asm] .main136l2_9_3:
// [Asm] # control
// [Asm]   mv a0, zero  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, v10, a5, fa4, a0, ft2, a2, a3, v9, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [v2, a1, zero, a0, v9], upward_exposed: [zero, v2], params_defs: []
// [Asm] # live_in: [zero, v2], live_out: [v10, zero]
// [Asm] # block parameters: []
// [Asm] .main136l2_9_1:
// [Asm]   # save_ctx2  # live: [zero, v2]
// [Asm]   mv a0, zero  # live: [zero, a0, v2]
// [Asm]   mv a1, v2  # live: [a1, zero, a0]
// [Asm]   call bf5l1_4  # live: [zero, a0]
// [Asm]   mv v9, a0  # live: [zero, v9]
// [Asm]   # restore_ctx2  # live: [zero, v9]
// [Asm] # control
// [Asm]   mv v10, v9  # live: [v10, zero]
// [Asm]   j .main136l2_9_3  # live: [v10, zero]
// [Asm] 
// [Asm] # leaf false
// [Asm] lp108l4_2:
// [Asm] # block info: defs: [v2, v11, v5, v10, v13, v7, v8, v4, v6, v12, v9, v3], uses: [v3, v5, a5, a0, a4, v7, a2, v4, a1, v6, a3, v2], upward_exposed: [a2, a1, a3, a5, a0, a4], params_defs: []
// [Asm] # live_in: [a5, a0, zero, a4, a2, a1, a3], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .lp108l4_2_8:
// [Asm]   # save_ctx1  # live: [a5, zero, a0, a4, a2, a1, a3]
// [Asm]   mv v2, a0  # live: [a5, zero, a4, a2, a1, a3, v2]
// [Asm]   mv v3, a1  # live: [v2, a5, zero, a4, a2, a3, v3]
// [Asm]   mv v4, a2  # live: [v2, a5, zero, a4, v4, a3, v3]
// [Asm]   mv v5, a3  # live: [v2, v5, a5, zero, a4, v4, v3]
// [Asm]   mv v6, a4  # live: [v2, v5, a5, zero, v4, v6, v3]
// [Asm]   mv v7, a5  # live: [v2, v5, zero, v7, v4, v6, v3]
// [Asm] # control
// [Asm]   mv v8, v2  # live: [v5, zero, v8, v7, v4, v6, v3]
// [Asm]   mv v9, v3  # live: [v5, zero, v8, v7, v4, v6, v9]
// [Asm]   mv v10, v4  # live: [v5, v10, zero, v8, v7, v6, v9]
// [Asm]   mv v11, v5  # live: [v11, v10, zero, v8, v7, v6, v9]
// [Asm]   mv v12, v6  # live: [v11, v10, zero, v8, v7, v12, v9]
// [Asm]   mv v13, v7  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v47, v14, v46, v15], uses: [v11, v14, v46, zero, v8, v47, v15], upward_exposed: [v11, zero, v8], params_defs: [v11, v10, v12, v9, v13, v8]
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, zero, v13, v8, v12, v9]
// [Asm] # block parameters: [v8, v9, v10, v11, v12, v13]
// [Asm] .lp108l4_2_0:
// [Asm]   lw v14, 0(v8)  # live: [v11, v14, v10, zero, v13, v8, v12, v9]
// [Asm]   slliw v46, v14, 2  # live: [v11, v46, v10, zero, v13, v8, v12, v9]
// [Asm]   add v47, v11, v46  # live: [v11, v10, zero, v13, v8, v47, v12, v9]
// [Asm]   lw v15, 0(v47)  # live: [v11, v10, zero, v13, v8, v12, v15, v9]
// [Asm] # control
// [Asm]   beq v15, zero, .lp108l4_2_1  # live: [v11, v10, zero, v13, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, v41, a1, fa1, fa2, ft6, a4, fa6, v20, a6, ft10, ft5, ft7, ft4, ft9, v21, a5, fa4, a0, ft2, a2, v17, a3, ft8, a7, t3, fa7, t0, fa5, v18, fa3, ft3, fa0, t4, t2, v40], uses: [v11, v10, v21, a5, a0, v13, a2, v41, a1, v17, a3, v12, v9, v18, zero, a4, v20, v8, v40], upward_exposed: [v11, v10, v13, zero, v8, v12, v9], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, zero, v13, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .lp108l4_2_2:
// [Asm]   addi v17, v10, 1  # live: [v11, v10, zero, v13, v8, v17, v12, v9]
// [Asm]   # save_ctx2  # live: [v11, v10, zero, v13, v8, v17, v12, v9]
// [Asm]   mv a0, v17  # live: [v11, v10, zero, v13, a0, v8, v12, v9]
// [Asm]   mv a1, v8  # live: [v11, v10, zero, v13, a0, v8, a1, v12, v9]
// [Asm]   mv a2, v9  # live: [v11, v10, zero, v13, a0, v8, a2, a1, v12, v9]
// [Asm]   mv a3, v11  # live: [v11, v10, zero, v13, a0, v8, a2, a1, a3, v12, v9]
// [Asm]   mv a4, v12  # live: [v11, v10, zero, v13, a0, a4, v8, a2, a1, a3, v12, v9]
// [Asm]   mv a5, v13  # live: [v11, v10, a5, zero, v13, a0, a4, v8, a2, a1, a3, v12, v9]
// [Asm]   call aux40l3_3  # live: [v11, v10, zero, v13, a0, v8, v12, v9]
// [Asm]   mv v18, a0  # live: [v11, v10, v18, zero, v13, v8, v12, v9]
// [Asm]   # restore_ctx2  # live: [v11, v10, v18, zero, v13, v8, v12, v9]
// [Asm]   sw v18, 0(v13)  # live: [v11, v10, zero, v13, v8, v12, v9]
// [Asm]   lw v20, 0(v8)  # live: [v11, v10, zero, v13, v20, v8, v12, v9]
// [Asm]   slliw v40, v20, 2  # live: [v11, v10, zero, v13, v8, v12, v9, v40]
// [Asm]   add v41, v11, v40  # live: [v11, v10, zero, v13, v8, v41, v12, v9]
// [Asm]   lw v21, 0(v41)  # live: [v11, v10, v21, zero, v13, v8, v12, v9]
// [Asm] # control
// [Asm]   bne v21, zero, .lp108l4_2_4  # live: [v11, v10, zero, v13, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [t1, v26, ft0, ft1, a1, fa1, fa2, ft6, v29, fa6, v27, a4, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [v10, a0, v26, zero, v13, v27, a2, a1, a3, v12, v9], upward_exposed: [v10, v12, zero, v9, v13], params_defs: []
// [Asm] # live_in: [v10, v12, zero, v9, v13], live_out: [v29]
// [Asm] # block parameters: []
// [Asm] .lp108l4_2_3:
// [Asm]   addi v26, v10, 1  # live: [v26, v12, zero, v13, v9]
// [Asm]   # save_ctx2  # live: [v26, v12, zero, v13, v9]
// [Asm]   mv a0, v26  # live: [v9, v12, zero, v13, a0]
// [Asm]   mv a1, zero  # live: [v9, a1, v12, zero, v13, a0]
// [Asm]   mv a2, v9  # live: [a2, a1, v12, zero, v13, a0]
// [Asm]   mv a3, v12  # live: [a2, a1, a3, zero, v13, a0]
// [Asm]   call skip21l2_1  # live: [zero, v13, a0]
// [Asm]   mv v27, a0  # live: [zero, v13, v27]
// [Asm]   # restore_ctx2  # live: [zero, v13, v27]
// [Asm]   sw v27, 0(v13)  # live: [zero]
// [Asm] # control
// [Asm]   mv v29, zero  # live: [v29]
// [Asm] 
// [Asm] # block info: defs: [v33], uses: [v29], upward_exposed: [v29], params_defs: [v29]
// [Asm] # live_in: [v29], live_out: [v33]
// [Asm] # block parameters: [v29]
// [Asm] .lp108l4_2_5:
// [Asm] # control
// [Asm]   mv v33, v29  # live: [v33]
// [Asm] 
// [Asm] # block info: defs: [a0], uses: [v33, a0], upward_exposed: [v33], params_defs: [v33]
// [Asm] # live_in: [v33], live_out: []
// [Asm] # block parameters: [v33]
// [Asm] .lp108l4_2_6:
// [Asm] # control
// [Asm]   mv a0, v33  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, v33, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, v30, ft2, a2, a3, v31, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [v10, zero, a0, v13, v30, a2, a1, v12, a3, v31, v9], upward_exposed: [v10, v12, zero, v9, v13], params_defs: []
// [Asm] # live_in: [v10, v12, zero, v9, v13], live_out: [v33]
// [Asm] # block parameters: []
// [Asm] .lp108l4_2_1:
// [Asm]   addi v30, v10, 1  # live: [v30, v12, zero, v13, v9]
// [Asm]   # save_ctx2  # live: [v30, v12, zero, v13, v9]
// [Asm]   mv a0, v30  # live: [v9, v12, zero, v13, a0]
// [Asm]   mv a1, zero  # live: [v9, a1, v12, zero, v13, a0]
// [Asm]   mv a2, v9  # live: [a2, a1, v12, zero, v13, a0]
// [Asm]   mv a3, v12  # live: [a2, a1, a3, zero, v13, a0]
// [Asm]   call skip21l2_1  # live: [zero, v13, a0]
// [Asm]   mv v31, a0  # live: [v31, zero, v13]
// [Asm]   # restore_ctx2  # live: [v31, zero, v13]
// [Asm]   sw v31, 0(v13)  # live: [zero]
// [Asm] # control
// [Asm]   mv v33, zero  # live: [v33]
// [Asm]   j .lp108l4_2_6  # live: [v33]
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, v24, ft8, a7, t3, fa7, t0, fa5, fa3, v23, ft3, fa0, t4, t2], uses: [v11, v10, a5, v13, a0, a2, a1, a3, v12, v24, v9, v23, a4, v8], upward_exposed: [v11, v10, v13, v8, v12, v9], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .lp108l4_2_4:
// [Asm]   addi v23, v10, 1  # live: [v11, v10, v13, zero, v23, v8, v12, v9]
// [Asm]   # save_ctx2  # live: [v11, v10, v13, zero, v23, v8, v12, v9]
// [Asm]   mv a0, v23  # live: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm]   mv a1, v8  # live: [v11, v10, v13, zero, a0, v8, a1, v12, v9]
// [Asm]   mv a2, v9  # live: [v11, v10, v13, zero, a0, v8, a2, a1, v12, v9]
// [Asm]   mv a3, v11  # live: [v11, v10, v13, zero, a0, v8, a2, a1, a3, v12, v9]
// [Asm]   mv a4, v12  # live: [v11, v10, v13, zero, a0, a4, v8, a2, a1, a3, v12, v9]
// [Asm]   mv a5, v13  # live: [v11, v10, a5, v13, zero, a0, a4, v8, a2, a1, a3, v12, v9]
// [Asm]   call aux40l3_3  # live: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm]   mv v24, a0  # live: [v11, v10, v13, zero, v8, v12, v24, v9]
// [Asm]   # restore_ctx2  # live: [v11, v10, v13, zero, v8, v12, v24, v9]
// [Asm]   sw v24, 0(v13)  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # control
// [Asm]   mv v8, v8  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .lp108l4_2_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # leaf false
// [Asm] bf5l1_4:
// [Asm] # block info: defs: [v2, t1, v16, v14, ft0, ft1, a1, s11, fa1, fa2, ft6, a4, fa6, v8, a6, ft5, ft10, v4, v6, ft7, v11, ft4, v5, ft9, a5, a0, fa4, ft2, a2, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v3], uses: [v2, v16, v14, v5, a5, a0, a2, a1, s11, a3, zero, a4, v8, v4, v6, v3], upward_exposed: [a1, s11, a0, zero], params_defs: []
// [Asm] # live_in: [a1, s11, a0, zero], live_out: []
// [Asm] # block parameters: []
// [Asm] .bf5l1_4_0:
// [Asm]   # save_ctx1  # live: [zero, a0, a1, s11]
// [Asm]   mv v2, a0  # live: [zero, a1, s11, v2]
// [Asm]   mv v3, a1  # live: [v2, zero, s11, v3]
// [Asm]   addi v4, s11, -4  # live: [v2, zero, v4, v3]
// [Asm]   andi s11, v4, -8  # live: [v2, zero, v4, s11, v3]
// [Asm]   sw zero, 0(v4)  # live: [v2, zero, v4, s11, v3]
// [Asm]   li v16, 1024  # live: [v2, v16, zero, v4, s11, v3]
// [Asm]   mul v8, v16, v16  # live: [v2, zero, v8, v4, s11, v3]
// [Asm]   slliw v14, v8, 2  # live: [v2, v14, zero, v8, v4, s11, v3]
// [Asm]   sub v5, s11, v14  # live: [v2, v5, zero, v8, v4, v3]
// [Asm]   andi s11, v5, -8  # live: [v2, v5, zero, v8, v4, s11, v3]
// [Asm]   mv a1, v8  # live: [v2, v5, zero, v4, s11, v3]
// [Asm]   addi v6, s11, -4  # live: [v2, v5, zero, v4, v6, v3]
// [Asm]   andi s11, v6, -8  # live: [v2, v5, zero, v4, v6, v3]
// [Asm]   sw zero, 0(v6)  # live: [v2, v5, zero, v4, v6, v3]
// [Asm]   # save_ctx2  # live: [v2, v5, zero, v4, v6, v3]
// [Asm]   mv a0, zero  # live: [v2, v5, zero, a0, v4, v6, v3]
// [Asm]   mv a1, v4  # live: [v2, v5, zero, a0, a1, v6, v3]
// [Asm]   mv a2, v2  # live: [v5, zero, a0, a2, a1, v6, v3]
// [Asm]   mv a3, v5  # live: [zero, a0, a2, a1, v6, a3, v3]
// [Asm]   mv a4, v3  # live: [zero, a0, a4, a2, a1, v6, a3]
// [Asm]   mv a5, v6  # live: [a5, zero, a0, a4, a2, a1, a3]
// [Asm]   call aux40l3_3  # live: [zero, a0]
// [Asm]   mv v11, a0  # live: [zero]
// [Asm]   # restore_ctx2  # live: [zero]
// [Asm] # control
// [Asm]   mv a0, zero  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] T$start_20:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v2], uses: [a0, v2], upward_exposed: [], params_defs: []
// [Asm] # live_in: [], live_out: []
// [Asm] # block parameters: []
// [Asm] .T$start_20_0:
// [Asm]   # save_ctx1  # live: []
// [Asm]   # save_ctx2  # live: []
// [Asm]   call main136l2_9  # live: [a0]
// [Asm]   mv v2, a0  # live: [v2]
// [Asm]   # restore_ctx2  # live: [v2]
// [Asm] # control
// [Asm]   mv a0, v2  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] read_prog140l3_8:
// [Asm] # block info: defs: [v3, v7, v8, v2], uses: [v3, a1, a0, v2], upward_exposed: [a1, a0], params_defs: []
// [Asm] # live_in: [a1, s11, a0, zero], live_out: [v8, s11, zero, v7]
// [Asm] # block parameters: []
// [Asm] .read_prog140l3_8_14:
// [Asm]   # save_ctx1  # live: [a1, s11, zero, a0]
// [Asm]   mv v2, a0  # live: [a1, s11, zero, v2]
// [Asm]   mv v3, a1  # live: [v2, s11, zero, v3]
// [Asm] # control
// [Asm]   mv v7, v2  # live: [v3, s11, zero, v7]
// [Asm]   mv v8, v3  # live: [v7, s11, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, v49, a5, fa4, a0, ft2, a2, a3, v9, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [v49, a0, v9], upward_exposed: [], params_defs: [v8, v7]
// [Asm] # live_in: [v7, s11, zero, v8], live_out: [v8, s11, v9, zero, v7]
// [Asm] # block parameters: [v7, v8]
// [Asm] .read_prog140l3_8_0:
// [Asm]   # save_ctx2  # live: [v7, s11, zero, v8]
// [Asm]   call minimbt_read_char  # live: [v7, s11, zero, a0, v8]
// [Asm]   mv v9, a0  # live: [v7, s11, v9, zero, v8]
// [Asm]   # restore_ctx2  # live: [v7, s11, v9, zero, v8]
// [Asm] # control
// [Asm]   li v49, 10  # live: [v7, s11, v49, v9, zero, v8]
// [Asm]   beq v9, v49, .read_prog140l3_8_1  # live: [v7, s11, v9, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [v48], uses: [v48, v9], upward_exposed: [v9], params_defs: []
// [Asm] # live_in: [v7, s11, v9, zero, v8], live_out: [v8, s11, v9, zero, v7]
// [Asm] # block parameters: []
// [Asm] .read_prog140l3_8_2:
// [Asm] # control
// [Asm]   li v48, 13  # live: [v7, s11, v48, v9, zero, v8]
// [Asm]   bne v9, v48, .read_prog140l3_8_4  # live: [v7, s11, v9, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [v47, v12], uses: [v47], upward_exposed: [], params_defs: []
// [Asm] # live_in: [v7, s11, zero, v8], live_out: [v8, v12, s11, zero, v7]
// [Asm] # block parameters: []
// [Asm] .read_prog140l3_8_3:
// [Asm] # control
// [Asm]   li v47, -1  # live: [v7, v47, s11, zero, v8]
// [Asm]   mv v12, v47  # live: [v7, v12, s11, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [v13], uses: [v12], upward_exposed: [v12], params_defs: [v12]
// [Asm] # live_in: [v7, v12, s11, zero, v8], live_out: [v8, s11, v13, zero, v7]
// [Asm] # block parameters: [v12]
// [Asm] .read_prog140l3_8_5:
// [Asm] # control
// [Asm]   mv v13, v12  # live: [v7, s11, v13, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [v45], uses: [v13, v45], upward_exposed: [v13], params_defs: [v13]
// [Asm] # live_in: [v7, s11, v13, zero, v8], live_out: [v8, s11, zero, v13, v7]
// [Asm] # block parameters: [v13]
// [Asm] .read_prog140l3_8_6:
// [Asm] # control
// [Asm]   li v45, -1  # live: [v7, v45, s11, zero, v13, v8]
// [Asm]   beq v13, v45, .read_prog140l3_8_7  # live: [v7, s11, zero, v13, v8]
// [Asm] 
// [Asm] # block info: defs: [t1, v16, ft0, ft1, a1, v44, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, v43, v17, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v40], uses: [v13, a0, v8, v7, v43, v17, v44, v40], upward_exposed: [v8, v13, v7], params_defs: []
// [Asm] # live_in: [v7, s11, v13, zero, v8], live_out: [v16, v17, s11, zero, v8]
// [Asm] # block parameters: []
// [Asm] .read_prog140l3_8_8:
// [Asm]   slliw v43, v7, 2  # live: [v7, v43, s11, zero, v13, v8]
// [Asm]   add v44, v8, v43  # live: [v7, s11, v44, zero, v13, v8]
// [Asm]   sw v13, 0(v44)  # live: [v7, s11, zero, v8]
// [Asm]   addi v16, v7, 1  # live: [v16, s11, zero, v8]
// [Asm]   # save_ctx2  # live: [v16, s11, zero, v8]
// [Asm]   call read_ch_until_newline_or_eof1l0_0  # live: [v16, s11, zero, a0, v8]
// [Asm]   mv v17, a0  # live: [v16, v17, s11, zero, v8]
// [Asm]   # restore_ctx2  # live: [v16, v17, s11, zero, v8]
// [Asm] # control
// [Asm]   li v40, -1  # live: [v40, v16, v17, s11, zero, v8]
// [Asm]   beq v17, v40, .read_prog140l3_8_9  # live: [v16, v17, s11, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [v7, v38, v39, v20], uses: [v16, v20, v8, v38, v17, v39], upward_exposed: [v16, v17, v8], params_defs: []
// [Asm] # live_in: [v16, v17, s11, zero, v8], live_out: [v8, s11, zero, v7]
// [Asm] # block parameters: []
// [Asm] .read_prog140l3_8_10:
// [Asm]   slliw v38, v16, 2  # live: [v38, v16, v17, s11, zero, v8]
// [Asm]   add v39, v8, v38  # live: [v16, v17, s11, zero, v39, v8]
// [Asm]   sw v17, 0(v39)  # live: [v16, s11, zero, v8]
// [Asm]   addi v20, v16, 1  # live: [s11, zero, v20, v8]
// [Asm] # control
// [Asm]   mv v7, v20  # live: [v7, s11, zero, v8]
// [Asm]   mv v8, v8  # live: [v7, s11, zero, v8]
// [Asm]   j .read_prog140l3_8_0  # live: [v7, s11, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [v46, v13], uses: [v46], upward_exposed: [], params_defs: []
// [Asm] # live_in: [v7, s11, zero, v8], live_out: [v8, s11, v13, zero, v7]
// [Asm] # block parameters: []
// [Asm] .read_prog140l3_8_1:
// [Asm] # control
// [Asm]   li v46, -1  # live: [v7, v46, s11, zero, v8]
// [Asm]   mv v13, v46  # live: [v7, s11, v13, zero, v8]
// [Asm]   j .read_prog140l3_8_6  # live: [v7, s11, v13, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [v12], uses: [v9], upward_exposed: [v9], params_defs: []
// [Asm] # live_in: [v7, s11, v9, zero, v8], live_out: [v8, v12, s11, zero, v7]
// [Asm] # block parameters: []
// [Asm] .read_prog140l3_8_4:
// [Asm] # control
// [Asm]   mv v12, v9  # live: [v7, v12, s11, zero, v8]
// [Asm]   j .read_prog140l3_8_5  # live: [v7, v12, s11, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, a1, s11, v28, fa1, v33, fa2, ft6, a4, fa6, v27, a6, ft5, ft10, v4, v6, ft7, ft4, v5, ft9, a5, a0, fa4, ft2, a2, a3, v24, v31, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [v5, a5, a0, v7, a2, a1, s11, v24, a3, v31, v33, zero, a4, v8, v4, v6], upward_exposed: [v8, s11, zero, v7], params_defs: []
// [Asm] # live_in: [v7, s11, zero, v8], live_out: [v28]
// [Asm] # block parameters: []
// [Asm] .read_prog140l3_8_7:
// [Asm]   addi v4, s11, -4  # live: [zero, v8, v7, v4]
// [Asm]   andi s11, v4, -8  # live: [zero, v8, v7, v4, s11]
// [Asm]   sw zero, 0(v4)  # live: [zero, v8, v7, v4, s11]
// [Asm]   li v33, 1024  # live: [zero, v8, v7, v4, s11, v33]
// [Asm]   mul v24, v33, v33  # live: [zero, v8, v7, v4, v24, s11]
// [Asm]   slliw v31, v24, 2  # live: [zero, v8, v7, v4, v24, s11, v31]
// [Asm]   sub v5, s11, v31  # live: [v5, zero, v8, v7, v4, v24]
// [Asm]   andi s11, v5, -8  # live: [v5, zero, v8, v7, v4, s11, v24]
// [Asm]   mv a1, v24  # live: [v5, zero, v8, v7, v4, s11]
// [Asm]   addi v6, s11, -4  # live: [v5, zero, v8, v7, v4, v6]
// [Asm]   andi s11, v6, -8  # live: [v5, zero, v8, v7, v4, v6]
// [Asm]   sw zero, 0(v6)  # live: [v5, zero, v8, v7, v4, v6]
// [Asm]   # save_ctx2  # live: [v5, zero, v8, v7, v4, v6]
// [Asm]   mv a0, zero  # live: [v5, zero, a0, v8, v7, v4, v6]
// [Asm]   mv a1, v4  # live: [v5, zero, a0, v8, v7, a1, v6]
// [Asm]   mv a2, v7  # live: [v5, zero, a0, v8, a2, a1, v6]
// [Asm]   mv a3, v8  # live: [v5, zero, a0, a2, a1, v6, a3]
// [Asm]   mv a4, v5  # live: [zero, a0, a4, a2, a1, v6, a3]
// [Asm]   mv a5, v6  # live: [a5, zero, a0, a4, a2, a1, a3]
// [Asm]   call aux40.216l5_7  # live: [zero, a0]
// [Asm]   mv v27, a0  # live: [zero]
// [Asm]   # restore_ctx2  # live: [zero]
// [Asm] # control
// [Asm]   mv v28, zero  # live: [v28]
// [Asm] 
// [Asm] # block info: defs: [a0], uses: [v28, a0], upward_exposed: [v28], params_defs: [v28]
// [Asm] # live_in: [v28], live_out: []
// [Asm] # block parameters: [v28]
// [Asm] .read_prog140l3_8_12:
// [Asm] # control
// [Asm]   mv a0, v28  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # block info: defs: [t1, v22, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, v21, a5, fa4, a0, ft2, a2, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [v16, a1, v21, a0, v8], upward_exposed: [v16, v8], params_defs: []
// [Asm] # live_in: [v16, v8], live_out: [v22]
// [Asm] # block parameters: []
// [Asm] .read_prog140l3_8_9:
// [Asm]   # save_ctx2  # live: [v16, v8]
// [Asm]   mv a0, v16  # live: [a0, v8]
// [Asm]   mv a1, v8  # live: [a1, a0]
// [Asm]   call bf5l1_4  # live: [a0]
// [Asm]   mv v21, a0  # live: [v21]
// [Asm]   # restore_ctx2  # live: [v21]
// [Asm] # control
// [Asm]   mv v22, v21  # live: [v22]
// [Asm] 
// [Asm] # block info: defs: [v28], uses: [v22], upward_exposed: [v22], params_defs: [v22]
// [Asm] # live_in: [v22], live_out: [v28]
// [Asm] # block parameters: [v22]
// [Asm] .read_prog140l3_8_11:
// [Asm] # control
// [Asm]   mv v28, v22  # live: [v28]
// [Asm]   j .read_prog140l3_8_12  # live: [v28]
// [Asm] 
// [Asm] # leaf false
// [Asm] read_ch_until_newline_or_eof1l0_0:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, v10, a5, fa4, a0, ft2, a2, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v2], uses: [v10, a0, v2], upward_exposed: [], params_defs: []
// [Asm] # live_in: [], live_out: [v2]
// [Asm] # block parameters: []
// [Asm] .read_ch_until_newline_or_eof1l0_0_0:
// [Asm]   # save_ctx1  # live: []
// [Asm]   # save_ctx2  # live: []
// [Asm]   call minimbt_read_char  # live: [a0]
// [Asm]   mv v2, a0  # live: [v2]
// [Asm]   # restore_ctx2  # live: [v2]
// [Asm] # control
// [Asm]   li v10, 10  # live: [v10, v2]
// [Asm]   beq v2, v10, .read_ch_until_newline_or_eof1l0_0_1  # live: [v2]
// [Asm] 
// [Asm] # block info: defs: [v9], uses: [v9, v2], upward_exposed: [v2], params_defs: []
// [Asm] # live_in: [v2], live_out: [v2]
// [Asm] # block parameters: []
// [Asm] .read_ch_until_newline_or_eof1l0_0_2:
// [Asm] # control
// [Asm]   li v9, 13  # live: [v9, v2]
// [Asm]   bne v2, v9, .read_ch_until_newline_or_eof1l0_0_4  # live: [v2]
// [Asm] 
// [Asm] # block info: defs: [v5, v8], uses: [v8], upward_exposed: [], params_defs: []
// [Asm] # live_in: [], live_out: [v5]
// [Asm] # block parameters: []
// [Asm] .read_ch_until_newline_or_eof1l0_0_3:
// [Asm] # control
// [Asm]   li v8, -1  # live: [v8]
// [Asm]   mv v5, v8  # live: [v5]
// [Asm] 
// [Asm] # block info: defs: [v6], uses: [v5], upward_exposed: [v5], params_defs: [v5]
// [Asm] # live_in: [v5], live_out: [v6]
// [Asm] # block parameters: [v5]
// [Asm] .read_ch_until_newline_or_eof1l0_0_5:
// [Asm] # control
// [Asm]   mv v6, v5  # live: [v6]
// [Asm] 
// [Asm] # block info: defs: [a0], uses: [v6, a0], upward_exposed: [v6], params_defs: [v6]
// [Asm] # live_in: [v6], live_out: []
// [Asm] # block parameters: [v6]
// [Asm] .read_ch_until_newline_or_eof1l0_0_6:
// [Asm] # control
// [Asm]   mv a0, v6  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # block info: defs: [v6, v7], uses: [v7], upward_exposed: [], params_defs: []
// [Asm] # live_in: [], live_out: [v6]
// [Asm] # block parameters: []
// [Asm] .read_ch_until_newline_or_eof1l0_0_1:
// [Asm] # control
// [Asm]   li v7, -1  # live: [v7]
// [Asm]   mv v6, v7  # live: [v6]
// [Asm]   j .read_ch_until_newline_or_eof1l0_0_6  # live: [v6]
// [Asm] 
// [Asm] # block info: defs: [v5], uses: [v2], upward_exposed: [v2], params_defs: []
// [Asm] # live_in: [v2], live_out: [v5]
// [Asm] # block parameters: []
// [Asm] .read_ch_until_newline_or_eof1l0_0_4:
// [Asm] # control
// [Asm]   mv v5, v2  # live: [v5]
// [Asm]   j .read_ch_until_newline_or_eof1l0_0_5  # live: [v5]
// [Asm] 
// [Asm] # leaf false
// [Asm] aux40l3_3:
// [Asm] # block info: defs: [v2, v11, v5, v10, v13, v7, v8, v4, v6, v12, v9, v3], uses: [v3, v5, a5, a0, a4, v7, a2, v4, a1, v6, a3, v2], upward_exposed: [a2, a1, a3, a5, a0, a4], params_defs: []
// [Asm] # live_in: [a5, a0, zero, a4, a2, a1, a3], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_38:
// [Asm]   # save_ctx1  # live: [a5, zero, a0, a4, a2, a1, a3]
// [Asm]   mv v2, a0  # live: [a5, zero, a4, a2, a1, a3, v2]
// [Asm]   mv v3, a1  # live: [v2, a5, zero, a4, a2, a3, v3]
// [Asm]   mv v4, a2  # live: [v2, a5, zero, a4, v4, a3, v3]
// [Asm]   mv v5, a3  # live: [v2, v5, a5, zero, a4, v4, v3]
// [Asm]   mv v6, a4  # live: [v2, v5, a5, zero, v4, v6, v3]
// [Asm]   mv v7, a5  # live: [v2, v5, zero, v7, v4, v6, v3]
// [Asm] # control
// [Asm]   mv v8, v2  # live: [v5, zero, v8, v7, v4, v6, v3]
// [Asm]   mv v9, v3  # live: [v5, zero, v8, v7, v4, v6, v9]
// [Asm]   mv v10, v4  # live: [v5, v10, zero, v8, v7, v6, v9]
// [Asm]   mv v11, v5  # live: [v11, v10, zero, v8, v7, v6, v9]
// [Asm]   mv v12, v6  # live: [v11, v10, zero, v8, v7, v12, v9]
// [Asm]   mv v13, v7  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [], uses: [v10, v8], upward_exposed: [v10, v8], params_defs: [v11, v10, v12, v9, v13, v8]
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: [v8, v9, v10, v11, v12, v13]
// [Asm] .aux40l3_3_0:
// [Asm] # control
// [Asm]   bge v8, v10, .aux40l3_3_1  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v134, v15, v133, v132], uses: [v132, v134, v12, v15, v133, v8], upward_exposed: [v12, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_2:
// [Asm]   slliw v133, v8, 2  # live: [v11, v10, v13, zero, v133, v8, v12, v9]
// [Asm]   add v134, v12, v133  # live: [v11, v10, v13, zero, v8, v134, v12, v9]
// [Asm]   lw v15, 0(v134)  # live: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] # control
// [Asm]   li v132, 62  # live: [v11, v10, v13, zero, v8, v12, v15, v9, v132]
// [Asm]   beq v15, v132, .aux40l3_3_3  # live: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] 
// [Asm] # block info: defs: [v131], uses: [v15, v131], upward_exposed: [v15], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v15, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_4:
// [Asm] # control
// [Asm]   li v131, 60  # live: [v11, v10, v13, zero, v8, v12, v15, v131, v9]
// [Asm]   beq v15, v131, .aux40l3_3_5  # live: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] 
// [Asm] # block info: defs: [v130], uses: [v15, v130], upward_exposed: [v15], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v15, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_6:
// [Asm] # control
// [Asm]   li v130, 43  # live: [v11, v10, v130, v13, zero, v8, v12, v15, v9]
// [Asm]   beq v15, v130, .aux40l3_3_7  # live: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] 
// [Asm] # block info: defs: [v129], uses: [v15, v129], upward_exposed: [v15], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v15, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_8:
// [Asm] # control
// [Asm]   li v129, 45  # live: [v11, v10, v13, zero, v8, v12, v15, v9, v129]
// [Asm]   beq v15, v129, .aux40l3_3_9  # live: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] 
// [Asm] # block info: defs: [v128], uses: [v15, v128], upward_exposed: [v15], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v15, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_10:
// [Asm] # control
// [Asm]   li v128, 46  # live: [v11, v10, v13, zero, v8, v12, v15, v128, v9]
// [Asm]   beq v15, v128, .aux40l3_3_11  # live: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] 
// [Asm] # block info: defs: [v127], uses: [v15, v127], upward_exposed: [v15], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v15, v12, v9], live_out: [v11, v10, v13, zero, v8, v15, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_12:
// [Asm] # control
// [Asm]   li v127, 44  # live: [v11, v10, v127, v13, zero, v8, v15, v12, v9]
// [Asm]   bne v15, v127, .aux40l3_3_14  # live: [v11, v10, v13, zero, v8, v15, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, v47, ft7, ft4, v46, ft9, a5, a0, fa4, ft2, a2, v111, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [v47, v111, v9, a0], upward_exposed: [v9], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v46, v10, v13, zero, v8, v47, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_13:
// [Asm]   lw v46, 0(v9)  # live: [v11, v46, v10, v13, zero, v8, v12, v9]
// [Asm]   # save_ctx2  # live: [v11, v46, v10, v13, zero, v8, v12, v9]
// [Asm]   call minimbt_read_char  # live: [v11, v46, v10, v13, zero, a0, v8, v12, v9]
// [Asm]   mv v47, a0  # live: [v11, v46, v10, v13, zero, v8, v47, v12, v9]
// [Asm]   # restore_ctx2  # live: [v11, v46, v10, v13, zero, v8, v47, v12, v9]
// [Asm] # control
// [Asm]   li v111, 10  # live: [v11, v46, v10, v13, zero, v8, v47, v111, v12, v9]
// [Asm]   beq v47, v111, .aux40l3_3_15  # live: [v11, v46, v10, v13, zero, v8, v47, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v110], uses: [v47, v110], upward_exposed: [v47], params_defs: []
// [Asm] # live_in: [v11, v46, v10, v13, zero, v8, v47, v12, v9], live_out: [v11, v46, v10, v13, zero, v8, v47, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_16:
// [Asm] # control
// [Asm]   li v110, 13  # live: [v11, v46, v10, v13, zero, v110, v8, v47, v12, v9]
// [Asm]   bne v47, v110, .aux40l3_3_18  # live: [v11, v46, v10, v13, zero, v8, v47, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v109, v50], uses: [v109], upward_exposed: [], params_defs: []
// [Asm] # live_in: [v11, v46, v10, v13, zero, v8, v12, v9], live_out: [v11, v46, v10, v13, zero, v50, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_17:
// [Asm] # control
// [Asm]   li v109, -1  # live: [v11, v109, v46, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v50, v109  # live: [v11, v46, v10, v13, zero, v50, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v51], uses: [v50], upward_exposed: [v50], params_defs: [v50]
// [Asm] # live_in: [v11, v46, v10, v13, zero, v50, v8, v12, v9], live_out: [v11, v46, v10, v13, zero, v8, v12, v9, v51]
// [Asm] # block parameters: [v50]
// [Asm] .aux40l3_3_19:
// [Asm] # control
// [Asm]   mv v51, v50  # live: [v11, v46, v10, v13, zero, v8, v12, v9, v51]
// [Asm] 
// [Asm] # block info: defs: [v106, v107, v53, v8], uses: [v106, v11, v46, v53, v10, v13, v8, v107, v12, v9, v51], upward_exposed: [v11, v46, v10, v13, v8, v12, v9, v51], params_defs: [v51]
// [Asm] # live_in: [v11, v46, v10, v13, zero, v8, v12, v9, v51], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: [v51]
// [Asm] .aux40l3_3_20:
// [Asm]   slliw v106, v46, 2  # live: [v11, v106, v10, v13, zero, v8, v12, v9, v51]
// [Asm]   add v107, v11, v106  # live: [v11, v10, v13, zero, v8, v107, v12, v9, v51]
// [Asm]   sw v51, 0(v107)  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   addi v53, v8, 1  # live: [v11, v10, v53, v13, zero, v12, v9]
// [Asm] # control
// [Asm]   mv v8, v53  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .aux40l3_3_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v76], uses: [v8], upward_exposed: [v8], params_defs: []
// [Asm] # live_in: [v8], live_out: [v76]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_1:
// [Asm] # control
// [Asm]   mv v76, v8  # live: [v76]
// [Asm] 
// [Asm] # block info: defs: [a0], uses: [a0, v76], upward_exposed: [v76], params_defs: [v76]
// [Asm] # live_in: [v76], live_out: []
// [Asm] # block parameters: [v76]
// [Asm] .aux40l3_3_36:
// [Asm] # control
// [Asm]   mv a0, v76  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # block info: defs: [v8, v72, v75, v73], uses: [v11, v72, v75, v10, v13, v8, v12, v9, v73], upward_exposed: [v11, v10, v12, v9, v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_3:
// [Asm]   lw v72, 0(v9)  # live: [v11, v72, v10, v13, zero, v8, v12, v9]
// [Asm]   addi v73, v72, 1  # live: [v11, v10, v13, zero, v8, v12, v9, v73]
// [Asm]   sw v73, 0(v9)  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   addi v75, v8, 1  # live: [v11, v10, v75, v13, zero, v12, v9]
// [Asm] # control
// [Asm]   mv v8, v75  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .aux40l3_3_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v69, v71, v68, v8], uses: [v11, v69, v71, v10, v68, v13, v8, v12, v9], upward_exposed: [v11, v10, v12, v9, v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_5:
// [Asm]   lw v68, 0(v9)  # live: [v11, v10, v13, zero, v68, v8, v12, v9]
// [Asm]   addi v69, v68, -1  # live: [v11, v69, v10, v13, zero, v8, v12, v9]
// [Asm]   sw v69, 0(v9)  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   addi v71, v8, 1  # live: [v11, v71, v10, v13, zero, v12, v9]
// [Asm] # control
// [Asm]   mv v8, v71  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .aux40l3_3_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v63, v87, v67, v85, v8, v84, v88, v65, v64], uses: [v11, v87, v10, v13, v67, v88, v65, v12, v9, v64, v63, v85, v8, v84], upward_exposed: [v11, v10, v12, v9, v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_7:
// [Asm]   lw v63, 0(v9)  # live: [v11, v63, v10, v13, zero, v8, v12, v9]
// [Asm]   slliw v87, v63, 2  # live: [v11, v63, v87, v10, v13, zero, v8, v12, v9]
// [Asm]   add v88, v11, v87  # live: [v11, v63, v10, v13, zero, v8, v88, v12, v9]
// [Asm]   lw v64, 0(v88)  # live: [v11, v63, v10, v13, zero, v8, v12, v9, v64]
// [Asm]   addi v65, v64, 1  # live: [v11, v63, v10, v13, zero, v8, v65, v12, v9]
// [Asm]   slliw v84, v63, 2  # live: [v11, v10, v13, zero, v8, v84, v65, v12, v9]
// [Asm]   add v85, v11, v84  # live: [v11, v10, v13, zero, v8, v85, v65, v12, v9]
// [Asm]   sw v65, 0(v85)  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   addi v67, v8, 1  # live: [v11, v10, v13, zero, v67, v12, v9]
// [Asm] # control
// [Asm]   mv v8, v67  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .aux40l3_3_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v62, v58, v96, v8, v95, v92, v59, v60, v93], uses: [v11, v62, v58, v10, v13, v95, v92, v12, v9, v60, v93, v96, v8, v59], upward_exposed: [v11, v10, v12, v9, v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_9:
// [Asm]   lw v58, 0(v9)  # live: [v11, v58, v10, v13, zero, v8, v12, v9]
// [Asm]   slliw v95, v58, 2  # live: [v11, v58, v10, v13, zero, v8, v95, v12, v9]
// [Asm]   add v96, v11, v95  # live: [v11, v58, v10, v96, v13, zero, v8, v12, v9]
// [Asm]   lw v59, 0(v96)  # live: [v11, v58, v10, v13, zero, v8, v59, v12, v9]
// [Asm]   addi v60, v59, -1  # live: [v11, v58, v10, v13, zero, v8, v12, v9, v60]
// [Asm]   slliw v92, v58, 2  # live: [v11, v10, v13, zero, v8, v92, v12, v9, v60]
// [Asm]   add v93, v11, v92  # live: [v11, v10, v13, zero, v8, v12, v9, v60, v93]
// [Asm]   sw v60, 0(v93)  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   addi v62, v8, 1  # live: [v11, v62, v10, v13, zero, v12, v9]
// [Asm] # control
// [Asm]   mv v8, v62  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .aux40l3_3_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, v8, a6, ft10, ft5, v57, v102, v54, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, v101, ft8, t3, a7, fa7, t0, fa5, v56, fa3, ft3, fa0, t4, t2, v55], uses: [v9, v101, v11, v10, a0, v13, v8, v102, v57, v12, v54, v55], upward_exposed: [v11, v10, v12, v9, v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_11:
// [Asm]   lw v54, 0(v9)  # live: [v11, v10, v13, zero, v8, v12, v9, v54]
// [Asm]   slliw v101, v54, 2  # live: [v11, v10, v13, zero, v8, v12, v9, v101]
// [Asm]   add v102, v11, v101  # live: [v11, v10, v13, zero, v8, v12, v102, v9]
// [Asm]   lw v55, 0(v102)  # live: [v11, v10, v13, zero, v8, v12, v9, v55]
// [Asm]   # save_ctx2  # live: [v11, v10, v13, zero, v8, v12, v9, v55]
// [Asm]   mv a0, v55  # live: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm]   call minimbt_print_char  # live: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm]   mv v56, a0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   # restore_ctx2  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   addi v57, v8, 1  # live: [v11, v10, v13, zero, v12, v57, v9]
// [Asm] # control
// [Asm]   mv v8, v57  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .aux40l3_3_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v126], uses: [v15, v126], upward_exposed: [v15], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v15, v12, v9], live_out: [v11, v10, v13, zero, v8, v15, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_14:
// [Asm] # control
// [Asm]   li v126, 91  # live: [v11, v10, v13, zero, v126, v8, v15, v12, v9]
// [Asm]   bne v15, v126, .aux40l3_3_22  # live: [v11, v10, v13, zero, v8, v15, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v121, v33, v34, v122], uses: [v122, v11, v121, v13, zero, v8, v9, v33, v34], upward_exposed: [v8, v11, v13, v9, zero], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, zero, v13, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_21:
// [Asm]   sw v8, 0(v13)  # live: [v11, v10, zero, v13, v8, v12, v9]
// [Asm]   lw v33, 0(v9)  # live: [v11, v10, zero, v13, v8, v12, v9, v33]
// [Asm]   slliw v121, v33, 2  # live: [v11, v10, v121, zero, v13, v8, v12, v9]
// [Asm]   add v122, v11, v121  # live: [v11, v10, zero, v13, v8, v12, v9, v122]
// [Asm]   lw v34, 0(v122)  # live: [v11, v10, zero, v13, v8, v12, v9, v34]
// [Asm] # control
// [Asm]   beq v34, zero, .aux40l3_3_23  # live: [v11, v10, zero, v13, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, v36, ft2, a2, v37, v43, a3, v39, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [v11, v10, a5, v13, a0, v36, a2, v37, a1, v12, a3, v9, v39, a4, v8], upward_exposed: [v11, v10, v13, v8, v12, v9], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v43, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_24:
// [Asm]   addi v36, v8, 1  # live: [v11, v10, v13, zero, v8, v36, v12, v9]
// [Asm]   # save_ctx2  # live: [v11, v10, v13, zero, v8, v36, v12, v9]
// [Asm]   mv a0, v36  # live: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm]   mv a1, v9  # live: [v11, v10, v13, zero, a0, v8, a1, v12, v9]
// [Asm]   mv a2, v10  # live: [v11, v10, v13, zero, a0, v8, a2, a1, v12, v9]
// [Asm]   mv a3, v11  # live: [v11, v10, v13, zero, a0, v8, a2, a1, a3, v12, v9]
// [Asm]   mv a4, v12  # live: [v11, v10, v13, zero, a0, a4, v8, a2, a1, a3, v12, v9]
// [Asm]   mv a5, v13  # live: [v11, v10, a5, v13, zero, a0, a4, v8, a2, a1, a3, v12, v9]
// [Asm]   call aux40l3_3  # live: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm]   mv v37, a0  # live: [v11, v10, v13, zero, v8, v37, v12, v9]
// [Asm]   # restore_ctx2  # live: [v11, v10, v13, zero, v8, v37, v12, v9]
// [Asm]   sw v37, 0(v13)  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   # save_ctx2  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv a0, v9  # live: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm]   mv a1, v10  # live: [v11, v10, v13, zero, a0, v8, a1, v12, v9]
// [Asm]   mv a2, v8  # live: [v11, v10, v13, zero, a0, a2, a1, v12, v9]
// [Asm]   mv a3, v11  # live: [v11, v10, v13, zero, a0, a2, a1, v12, a3, v9]
// [Asm]   mv a4, v12  # live: [v11, v10, v13, zero, a0, a4, a2, a1, v12, a3, v9]
// [Asm]   mv a5, v13  # live: [v11, v10, a5, v13, zero, a0, a4, a2, a1, v12, a3, v9]
// [Asm]   call lp108l4_2  # live: [v11, v10, v13, zero, a0, v12, v9]
// [Asm]   mv v39, a0  # live: [v11, v10, v13, zero, v12, v9, v39]
// [Asm]   # restore_ctx2  # live: [v11, v10, v13, zero, v12, v9, v39]
// [Asm] # control
// [Asm]   mv v43, v39  # live: [v11, v10, v13, zero, v43, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v8, v44, v45], uses: [v11, v10, v13, v45, v12, v44, v9], upward_exposed: [v11, v10, v12, v13, v9], params_defs: [v43]
// [Asm] # live_in: [v11, v10, v13, zero, v43, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: [v43]
// [Asm] .aux40l3_3_25:
// [Asm]   lw v44, 0(v13)  # live: [v11, v10, v13, zero, v12, v44, v9]
// [Asm]   addi v45, v44, 1  # live: [v11, v10, v13, zero, v45, v12, v9]
// [Asm] # control
// [Asm]   mv v8, v45  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .aux40l3_3_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v125], uses: [v15, v125], upward_exposed: [v15], params_defs: []
// [Asm] # live_in: [v15, v8], live_out: [v8]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_22:
// [Asm] # control
// [Asm]   li v125, 93  # live: [v15, v125, v8]
// [Asm]   bne v15, v125, .aux40l3_3_27  # live: [v8]
// [Asm] 
// [Asm] # block info: defs: [v24], uses: [v8], upward_exposed: [v8], params_defs: []
// [Asm] # live_in: [v8], live_out: [v24]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_26:
// [Asm] # control
// [Asm]   mv v24, v8  # live: [v24]
// [Asm] 
// [Asm] # block info: defs: [v25], uses: [v24], upward_exposed: [v24], params_defs: [v24]
// [Asm] # live_in: [v24], live_out: [v25]
// [Asm] # block parameters: [v24]
// [Asm] .aux40l3_3_28:
// [Asm] # control
// [Asm]   mv v25, v24  # live: [v25]
// [Asm] 
// [Asm] # block info: defs: [v26], uses: [v25], upward_exposed: [v25], params_defs: [v25]
// [Asm] # live_in: [v25], live_out: [v26]
// [Asm] # block parameters: [v25]
// [Asm] .aux40l3_3_29:
// [Asm] # control
// [Asm]   mv v26, v25  # live: [v26]
// [Asm] 
// [Asm] # block info: defs: [v27], uses: [v26], upward_exposed: [v26], params_defs: [v26]
// [Asm] # live_in: [v26], live_out: [v27]
// [Asm] # block parameters: [v26]
// [Asm] .aux40l3_3_30:
// [Asm] # control
// [Asm]   mv v27, v26  # live: [v27]
// [Asm] 
// [Asm] # block info: defs: [v28], uses: [v27], upward_exposed: [v27], params_defs: [v27]
// [Asm] # live_in: [v27], live_out: [v28]
// [Asm] # block parameters: [v27]
// [Asm] .aux40l3_3_31:
// [Asm] # control
// [Asm]   mv v28, v27  # live: [v28]
// [Asm] 
// [Asm] # block info: defs: [v29], uses: [v28], upward_exposed: [v28], params_defs: [v28]
// [Asm] # live_in: [v28], live_out: [v29]
// [Asm] # block parameters: [v28]
// [Asm] .aux40l3_3_32:
// [Asm] # control
// [Asm]   mv v29, v28  # live: [v29]
// [Asm] 
// [Asm] # block info: defs: [v30], uses: [v29], upward_exposed: [v29], params_defs: [v29]
// [Asm] # live_in: [v29], live_out: [v30]
// [Asm] # block parameters: [v29]
// [Asm] .aux40l3_3_33:
// [Asm] # control
// [Asm]   mv v30, v29  # live: [v30]
// [Asm] 
// [Asm] # block info: defs: [v31], uses: [v30], upward_exposed: [v30], params_defs: [v30]
// [Asm] # live_in: [v30], live_out: [v31]
// [Asm] # block parameters: [v30]
// [Asm] .aux40l3_3_34:
// [Asm] # control
// [Asm]   mv v31, v30  # live: [v31]
// [Asm] 
// [Asm] # block info: defs: [v76], uses: [v31], upward_exposed: [v31], params_defs: [v31]
// [Asm] # live_in: [v31], live_out: [v76]
// [Asm] # block parameters: [v31]
// [Asm] .aux40l3_3_35:
// [Asm] # control
// [Asm]   mv v76, v31  # live: [v76]
// [Asm]   j .aux40l3_3_36  # live: [v76]
// [Asm] 
// [Asm] # block info: defs: [v24], uses: [v8], upward_exposed: [v8], params_defs: []
// [Asm] # live_in: [v8], live_out: [v24]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_27:
// [Asm] # control
// [Asm]   mv v24, v8  # live: [v24]
// [Asm]   j .aux40l3_3_28  # live: [v24]
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, v41, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, v43, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v40], uses: [v10, zero, a0, v13, v8, a2, v41, a1, a3, v12, v40], upward_exposed: [v10, v12, zero, v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, zero, v13, v8, v12, v9], live_out: [v11, v10, v13, zero, v43, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_23:
// [Asm]   addi v40, v8, 1  # live: [v11, v10, v13, zero, v12, v9, v40]
// [Asm]   # save_ctx2  # live: [v11, v10, v13, zero, v12, v9, v40]
// [Asm]   mv a0, v40  # live: [v11, v10, v13, zero, a0, v12, v9]
// [Asm]   mv a1, zero  # live: [v11, v10, v13, zero, a0, a1, v12, v9]
// [Asm]   mv a2, v10  # live: [v11, v10, v13, zero, a0, a2, a1, v12, v9]
// [Asm]   mv a3, v12  # live: [v11, v10, v13, zero, a0, a2, a1, v12, a3, v9]
// [Asm]   call skip21l2_1  # live: [v11, v10, v13, zero, a0, v12, v9]
// [Asm]   mv v41, a0  # live: [v11, v10, v13, zero, v41, v12, v9]
// [Asm]   # restore_ctx2  # live: [v11, v10, v13, zero, v41, v12, v9]
// [Asm]   sw v41, 0(v13)  # live: [v11, v10, v13, zero, v12, v9]
// [Asm] # control
// [Asm]   mv v43, zero  # live: [v11, v10, v13, zero, v43, v12, v9]
// [Asm]   j .aux40l3_3_25  # live: [v11, v10, v13, zero, v43, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v108, v51], uses: [v108], upward_exposed: [], params_defs: []
// [Asm] # live_in: [v11, v46, v10, v13, zero, v8, v12, v9], live_out: [v11, v46, v10, v13, zero, v8, v12, v9, v51]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_15:
// [Asm] # control
// [Asm]   li v108, -1  # live: [v11, v46, v10, v13, zero, v8, v108, v12, v9]
// [Asm]   mv v51, v108  # live: [v11, v46, v10, v13, zero, v8, v12, v9, v51]
// [Asm]   j .aux40l3_3_20  # live: [v11, v46, v10, v13, zero, v8, v12, v9, v51]
// [Asm] 
// [Asm] # block info: defs: [v50], uses: [v47], upward_exposed: [v47], params_defs: []
// [Asm] # live_in: [v11, v46, v10, v13, zero, v8, v47, v12, v9], live_out: [v11, v46, v10, v13, zero, v50, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40l3_3_18:
// [Asm] # control
// [Asm]   mv v50, v47  # live: [v11, v46, v10, v13, zero, v50, v8, v12, v9]
// [Asm]   j .aux40l3_3_19  # live: [v11, v46, v10, v13, zero, v50, v8, v12, v9]
// [Asm] 
// [Asm] # leaf false
// [Asm] minimbt_main:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, s11, ra, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, s0, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, sp, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [sp, s0, ra, s11, a0], upward_exposed: [s0, ra, s11], params_defs: []
// [Asm] # live_in: [s0, ra, s11], live_out: []
// [Asm] # block parameters: []
// [Asm] .minimbt_main_b0:
// [Asm]   addi sp, sp, -32  # live: [s0, ra, s11]
// [Asm]   sd ra, 0(sp)  # live: [s0, s11]
// [Asm]   sd s0, 8(sp)  # live: [s11]
// [Asm]   sd s11, 16(sp)  # live: []
// [Asm]   la s11, large_heap_end  # live: []
// [Asm]   mv s0, sp  # live: [s0]
// [Asm]   la sp, large_stack_end  # live: [s0]
// [Asm]   call T$start_20  # live: [s0, a0]
// [Asm]   mv sp, s0  # live: [a0]
// [Asm]   ld ra, 0(sp)  # live: [a0]
// [Asm]   ld s0, 8(sp)  # live: [a0]
// [Asm]   ld s11, 16(sp)  # live: [a0]
// [Asm]   addi sp, sp, 32  # live: [a0]
// [Asm] # control
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] aux40.216l5_7:
// [Asm] # block info: defs: [v2, v11, v5, v10, v13, v7, v8, v4, v6, v12, v9, v3], uses: [v3, v5, a5, a0, a4, v7, a2, v4, a1, v6, a3, v2], upward_exposed: [a2, a1, a3, a5, a0, a4], params_defs: []
// [Asm] # live_in: [a5, a0, zero, a4, a2, a1, a3], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_29:
// [Asm]   # save_ctx1  # live: [a5, zero, a0, a4, a2, a1, a3]
// [Asm]   mv v2, a0  # live: [a5, zero, a4, a2, a1, a3, v2]
// [Asm]   mv v3, a1  # live: [v2, a5, zero, a4, a2, a3, v3]
// [Asm]   mv v4, a2  # live: [v2, a5, zero, a4, v4, a3, v3]
// [Asm]   mv v5, a3  # live: [v2, v5, a5, zero, a4, v4, v3]
// [Asm]   mv v6, a4  # live: [v2, v5, a5, zero, v4, v6, v3]
// [Asm]   mv v7, a5  # live: [v2, v5, zero, v7, v4, v6, v3]
// [Asm] # control
// [Asm]   mv v8, v2  # live: [v5, zero, v8, v7, v4, v6, v3]
// [Asm]   mv v9, v3  # live: [v5, zero, v8, v7, v4, v6, v9]
// [Asm]   mv v10, v4  # live: [v5, v10, zero, v8, v7, v6, v9]
// [Asm]   mv v11, v5  # live: [v11, v10, zero, v8, v7, v6, v9]
// [Asm]   mv v12, v6  # live: [v11, v10, zero, v8, v7, v12, v9]
// [Asm]   mv v13, v7  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [], uses: [v10, v8], upward_exposed: [v10, v8], params_defs: [v11, v10, v12, v9, v13, v8]
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: [v8, v9, v10, v11, v12, v13]
// [Asm] .aux40.216l5_7_0:
// [Asm] # control
// [Asm]   bge v8, v10, .aux40.216l5_7_1  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v15, v156, v158, v157], uses: [v157, v11, v15, v156, v158, v8], upward_exposed: [v11, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_2:
// [Asm]   slliw v157, v8, 2  # live: [v11, v10, v13, zero, v8, v157, v12, v9]
// [Asm]   add v158, v11, v157  # live: [v11, v10, v13, zero, v158, v8, v12, v9]
// [Asm]   lw v15, 0(v158)  # live: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] # control
// [Asm]   li v156, 62  # live: [v11, v10, v156, v13, zero, v8, v12, v15, v9]
// [Asm]   beq v15, v156, .aux40.216l5_7_3  # live: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] 
// [Asm] # block info: defs: [v155], uses: [v155, v15], upward_exposed: [v15], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v15, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_4:
// [Asm] # control
// [Asm]   li v155, 60  # live: [v11, v155, v10, v13, zero, v8, v12, v15, v9]
// [Asm]   beq v15, v155, .aux40.216l5_7_5  # live: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] 
// [Asm] # block info: defs: [v154], uses: [v15, v154], upward_exposed: [v15], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v15, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_6:
// [Asm] # control
// [Asm]   li v154, 43  # live: [v11, v10, v13, zero, v8, v12, v15, v154, v9]
// [Asm]   beq v15, v154, .aux40.216l5_7_7  # live: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] 
// [Asm] # block info: defs: [v153], uses: [v153, v15], upward_exposed: [v15], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v15, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_8:
// [Asm] # control
// [Asm]   li v153, 45  # live: [v11, v153, v10, v13, zero, v8, v12, v15, v9]
// [Asm]   beq v15, v153, .aux40.216l5_7_9  # live: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] 
// [Asm] # block info: defs: [v152], uses: [v15, v152], upward_exposed: [v15], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v15, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_10:
// [Asm] # control
// [Asm]   li v152, 46  # live: [v11, v10, v13, zero, v8, v152, v12, v15, v9]
// [Asm]   beq v15, v152, .aux40.216l5_7_11  # live: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] 
// [Asm] # block info: defs: [v151], uses: [v151, v15], upward_exposed: [v15], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v15, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_12:
// [Asm] # control
// [Asm]   li v151, 44  # live: [v11, v10, v13, zero, v8, v151, v12, v15, v9]
// [Asm]   beq v15, v151, .aux40.216l5_7_13  # live: [v11, v10, v13, zero, v8, v12, v15, v9]
// [Asm] 
// [Asm] # block info: defs: [v150], uses: [v15, v150], upward_exposed: [v15], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v15, v12, v9], live_out: [v11, v10, v13, zero, v8, v15, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_14:
// [Asm] # control
// [Asm]   li v150, 91  # live: [v11, v10, v13, zero, v8, v150, v15, v12, v9]
// [Asm]   beq v15, v150, .aux40.216l5_7_15  # live: [v11, v10, v13, zero, v8, v15, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v149], uses: [v15, v149], upward_exposed: [v15], params_defs: []
// [Asm] # live_in: [v15, v8], live_out: [v8]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_16:
// [Asm] # control
// [Asm]   li v149, 93  # live: [v15, v149, v8]
// [Asm]   bne v15, v149, .aux40.216l5_7_18  # live: [v8]
// [Asm] 
// [Asm] # block info: defs: [v24], uses: [v8], upward_exposed: [v8], params_defs: []
// [Asm] # live_in: [v8], live_out: [v24]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_17:
// [Asm] # control
// [Asm]   mv v24, v8  # live: [v24]
// [Asm] 
// [Asm] # block info: defs: [v25], uses: [v24], upward_exposed: [v24], params_defs: [v24]
// [Asm] # live_in: [v24], live_out: [v25]
// [Asm] # block parameters: [v24]
// [Asm] .aux40.216l5_7_19:
// [Asm] # control
// [Asm]   mv v25, v24  # live: [v25]
// [Asm] 
// [Asm] # block info: defs: [v26], uses: [v25], upward_exposed: [v25], params_defs: [v25]
// [Asm] # live_in: [v25], live_out: [v26]
// [Asm] # block parameters: [v25]
// [Asm] .aux40.216l5_7_20:
// [Asm] # control
// [Asm]   mv v26, v25  # live: [v26]
// [Asm] 
// [Asm] # block info: defs: [v27], uses: [v26], upward_exposed: [v26], params_defs: [v26]
// [Asm] # live_in: [v26], live_out: [v27]
// [Asm] # block parameters: [v26]
// [Asm] .aux40.216l5_7_21:
// [Asm] # control
// [Asm]   mv v27, v26  # live: [v27]
// [Asm] 
// [Asm] # block info: defs: [v28], uses: [v27], upward_exposed: [v27], params_defs: [v27]
// [Asm] # live_in: [v27], live_out: [v28]
// [Asm] # block parameters: [v27]
// [Asm] .aux40.216l5_7_22:
// [Asm] # control
// [Asm]   mv v28, v27  # live: [v28]
// [Asm] 
// [Asm] # block info: defs: [v29], uses: [v28], upward_exposed: [v28], params_defs: [v28]
// [Asm] # live_in: [v28], live_out: [v29]
// [Asm] # block parameters: [v28]
// [Asm] .aux40.216l5_7_23:
// [Asm] # control
// [Asm]   mv v29, v28  # live: [v29]
// [Asm] 
// [Asm] # block info: defs: [v30], uses: [v29], upward_exposed: [v29], params_defs: [v29]
// [Asm] # live_in: [v29], live_out: [v30]
// [Asm] # block parameters: [v29]
// [Asm] .aux40.216l5_7_24:
// [Asm] # control
// [Asm]   mv v30, v29  # live: [v30]
// [Asm] 
// [Asm] # block info: defs: [v31], uses: [v30], upward_exposed: [v30], params_defs: [v30]
// [Asm] # live_in: [v30], live_out: [v31]
// [Asm] # block parameters: [v30]
// [Asm] .aux40.216l5_7_25:
// [Asm] # control
// [Asm]   mv v31, v30  # live: [v31]
// [Asm] 
// [Asm] # block info: defs: [v96], uses: [v31], upward_exposed: [v31], params_defs: [v31]
// [Asm] # live_in: [v31], live_out: [v96]
// [Asm] # block parameters: [v31]
// [Asm] .aux40.216l5_7_26:
// [Asm] # control
// [Asm]   mv v96, v31  # live: [v96]
// [Asm] 
// [Asm] # block info: defs: [a0], uses: [v96, a0], upward_exposed: [v96], params_defs: [v96]
// [Asm] # live_in: [v96], live_out: []
// [Asm] # block parameters: [v96]
// [Asm] .aux40.216l5_7_27:
// [Asm] # control
// [Asm]   mv a0, v96  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # block info: defs: [v96], uses: [v8], upward_exposed: [v8], params_defs: []
// [Asm] # live_in: [v8], live_out: [v96]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_1:
// [Asm] # control
// [Asm]   mv v96, v8  # live: [v96]
// [Asm]   j .aux40.216l5_7_27  # live: [v96]
// [Asm] 
// [Asm] # block info: defs: [v8, v95, v92, v93], uses: [v11, v10, v13, v8, v92, v95, v12, v9, v93], upward_exposed: [v11, v10, v12, v9, v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_3:
// [Asm]   lw v92, 0(v9)  # live: [v11, v10, v13, zero, v8, v92, v12, v9]
// [Asm]   addi v93, v92, 1  # live: [v11, v10, v13, zero, v8, v12, v9, v93]
// [Asm]   sw v93, 0(v9)  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   addi v95, v8, 1  # live: [v11, v10, v13, zero, v95, v12, v9]
// [Asm] # control
// [Asm]   mv v8, v95  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .aux40.216l5_7_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v88, v91, v89, v8], uses: [v11, v91, v10, v13, v8, v88, v12, v9, v89], upward_exposed: [v11, v10, v12, v9, v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_5:
// [Asm]   lw v88, 0(v9)  # live: [v11, v10, v13, zero, v8, v88, v12, v9]
// [Asm]   addi v89, v88, -1  # live: [v11, v10, v13, zero, v8, v12, v9, v89]
// [Asm]   sw v89, 0(v9)  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   addi v91, v8, 1  # live: [v11, v91, v10, v13, zero, v12, v9]
// [Asm] # control
// [Asm]   mv v8, v91  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .aux40.216l5_7_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v87, v85, v8, v84, v104, v105, v107, v108, v83], uses: [v11, v87, v10, v13, v107, v108, v12, v9, v85, v8, v84, v104, v105, v83], upward_exposed: [v11, v12, v10, v9, v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_7:
// [Asm]   lw v83, 0(v9)  # live: [v11, v10, v13, zero, v8, v12, v83, v9]
// [Asm]   slliw v107, v83, 2  # live: [v11, v10, v13, zero, v8, v107, v12, v83, v9]
// [Asm]   add v108, v12, v107  # live: [v11, v10, v13, zero, v8, v108, v12, v83, v9]
// [Asm]   lw v84, 0(v108)  # live: [v11, v10, v13, zero, v8, v84, v12, v83, v9]
// [Asm]   addi v85, v84, 1  # live: [v11, v10, v13, zero, v8, v85, v12, v83, v9]
// [Asm]   slliw v104, v83, 2  # live: [v11, v10, v13, zero, v8, v85, v104, v12, v9]
// [Asm]   add v105, v12, v104  # live: [v11, v10, v13, zero, v8, v85, v105, v12, v9]
// [Asm]   sw v85, 0(v105)  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   addi v87, v8, 1  # live: [v11, v87, v10, v13, zero, v12, v9]
// [Asm] # control
// [Asm]   mv v8, v87  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .aux40.216l5_7_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v115, v116, v112, v82, v79, v78, v8, v80, v113], uses: [v116, v11, v10, v79, v13, v78, v12, v9, v113, v115, v112, v82, v8, v80], upward_exposed: [v11, v12, v10, v9, v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_9:
// [Asm]   lw v78, 0(v9)  # live: [v11, v10, v13, zero, v78, v8, v12, v9]
// [Asm]   slliw v115, v78, 2  # live: [v11, v115, v10, v13, zero, v78, v8, v12, v9]
// [Asm]   add v116, v12, v115  # live: [v11, v116, v10, v13, zero, v78, v8, v12, v9]
// [Asm]   lw v79, 0(v116)  # live: [v11, v10, v13, zero, v79, v78, v8, v12, v9]
// [Asm]   addi v80, v79, -1  # live: [v11, v10, v13, zero, v78, v8, v80, v12, v9]
// [Asm]   slliw v112, v78, 2  # live: [v11, v112, v10, v13, zero, v8, v80, v12, v9]
// [Asm]   add v113, v12, v112  # live: [v11, v10, v13, zero, v8, v80, v12, v9, v113]
// [Asm]   sw v80, 0(v113)  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   addi v82, v8, 1  # live: [v11, v82, v10, v13, zero, v12, v9]
// [Asm] # control
// [Asm]   mv v8, v82  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .aux40.216l5_7_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, v8, a6, ft10, ft5, v74, v122, ft7, ft4, v121, ft9, a5, a0, fa4, ft2, a2, a3, ft8, a7, t3, fa7, t0, fa5, v75, fa3, ft3, v77, fa0, t4, t2, v76], uses: [v11, v121, v75, v10, a0, v13, v77, v8, v74, v12, v9, v122], upward_exposed: [v11, v12, v10, v9, v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_11:
// [Asm]   lw v74, 0(v9)  # live: [v11, v10, v13, zero, v8, v74, v12, v9]
// [Asm]   slliw v121, v74, 2  # live: [v11, v10, v121, v13, zero, v8, v12, v9]
// [Asm]   add v122, v12, v121  # live: [v11, v10, v13, zero, v8, v12, v9, v122]
// [Asm]   lw v75, 0(v122)  # live: [v11, v10, v75, v13, zero, v8, v12, v9]
// [Asm]   # save_ctx2  # live: [v11, v10, v75, v13, zero, v8, v12, v9]
// [Asm]   mv a0, v75  # live: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm]   call minimbt_print_char  # live: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm]   mv v76, a0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   # restore_ctx2  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   addi v77, v8, 1  # live: [v11, v10, v13, zero, v77, v12, v9]
// [Asm] # control
// [Asm]   mv v8, v77  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .aux40.216l5_7_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [t1, v127, ft0, ft1, a1, fa1, v73, fa2, ft6, v126, fa6, a4, v8, a6, ft5, ft10, ft7, ft4, v71, ft9, a5, a0, fa4, ft2, a2, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v70], uses: [v11, v71, v10, v127, a0, v126, v13, v8, v70, v12, v9, v73], upward_exposed: [v11, v12, v10, v9, v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_13:
// [Asm]   lw v70, 0(v9)  # live: [v11, v10, v13, zero, v8, v70, v12, v9]
// [Asm]   # save_ctx2  # live: [v11, v10, v13, zero, v8, v70, v12, v9]
// [Asm]   call read_ch_until_newline_or_eof1l0_0  # live: [v11, v10, v13, zero, a0, v8, v70, v12, v9]
// [Asm]   mv v71, a0  # live: [v11, v71, v10, v13, zero, v8, v70, v12, v9]
// [Asm]   # restore_ctx2  # live: [v11, v71, v10, v13, zero, v8, v70, v12, v9]
// [Asm]   slliw v126, v70, 2  # live: [v11, v71, v10, v13, zero, v126, v8, v12, v9]
// [Asm]   add v127, v12, v126  # live: [v11, v71, v10, v127, v13, zero, v8, v12, v9]
// [Asm]   sw v71, 0(v127)  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   addi v73, v8, 1  # live: [v11, v10, v13, zero, v12, v9, v73]
// [Asm] # control
// [Asm]   mv v8, v73  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .aux40.216l5_7_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [], uses: [v13, v8], upward_exposed: [v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_15:
// [Asm]   sw v8, 0(v13)  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # control
// [Asm] 
// [Asm] # block info: defs: [v36, v37, v38, v33, v34, v35], uses: [v11, v10, v12, v9, v13, v8], upward_exposed: [v11, v10, v12, v9, v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v33, v34, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_54:
// [Asm] # control
// [Asm]   mv v33, v9  # live: [v11, v10, zero, v13, v8, v12, v33, v9]
// [Asm]   mv v34, v10  # live: [v11, v10, zero, v13, v8, v12, v33, v34, v9]
// [Asm]   mv v35, v8  # live: [v11, v10, zero, v13, v35, v12, v33, v34, v9]
// [Asm]   mv v36, v11  # live: [v11, v10, zero, v13, v35, v36, v12, v33, v34, v9]
// [Asm]   mv v37, v12  # live: [v11, v10, zero, v13, v35, v36, v37, v12, v33, v34, v9]
// [Asm]   mv v38, v13  # live: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9]
// [Asm] 
// [Asm] # block info: defs: [v146, v145, v39, v40], uses: [v40, v146, zero, v37, v33, v145, v39], upward_exposed: [v37, v33, zero], params_defs: [v36, v37, v38, v33, v34, v35]
// [Asm] # live_in: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9], live_out: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v33, v34, v9]
// [Asm] # block parameters: [v33, v34, v35, v36, v37, v38]
// [Asm] .aux40.216l5_7_49:
// [Asm]   lw v39, 0(v33)  # live: [v11, v10, v13, v36, v37, v12, v33, v9, v39, zero, v35, v38, v34]
// [Asm]   slliw v145, v39, 2  # live: [v11, v10, v13, v36, v37, v12, v33, v9, v145, zero, v35, v38, v34]
// [Asm]   add v146, v37, v145  # live: [v11, v10, v13, v36, v37, v12, v33, v9, v146, zero, v35, v38, v34]
// [Asm]   lw v40, 0(v146)  # live: [v11, v10, v13, v36, v37, v12, v33, v9, zero, v35, v38, v34, v40]
// [Asm] # control
// [Asm]   beq v40, zero, .aux40.216l5_7_50  # live: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9]
// [Asm] 
// [Asm] # block info: defs: [t1, v42, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, v43, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [a5, v42, a0, v36, a2, v37, a1, v43, a3, v33, a4, v35, v38, v34], upward_exposed: [v36, v35, v37, v38, v33, v34], params_defs: []
// [Asm] # live_in: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9], live_out: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v33, v34, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_51:
// [Asm]   addi v42, v35, 1  # live: [v11, v10, v13, v42, v36, v37, v12, v9, v33, zero, v35, v38, v34]
// [Asm]   # save_ctx2  # live: [v11, v10, v13, v42, v36, v37, v12, v9, v33, zero, v35, v38, v34]
// [Asm]   mv a0, v42  # live: [v11, v10, v13, a0, v36, v37, v12, v9, v33, zero, v35, v38, v34]
// [Asm]   mv a1, v33  # live: [v11, v10, v13, a0, v36, v37, a1, v12, v9, v33, zero, v35, v38, v34]
// [Asm]   mv a2, v34  # live: [v11, v10, v13, a0, v36, v37, a2, a1, v12, v9, v33, zero, v35, v38, v34]
// [Asm]   mv a3, v36  # live: [v11, v10, v13, a0, v36, v37, a2, a1, v12, a3, v9, v33, zero, v35, v38, v34]
// [Asm]   mv a4, v37  # live: [v11, v10, v13, a0, v36, v37, a2, a1, v12, a3, v9, v33, zero, a4, v35, v38, v34]
// [Asm]   mv a5, v38  # live: [v11, v10, a5, v13, a0, v36, v37, a2, a1, v12, a3, v9, v33, zero, a4, v35, v38, v34]
// [Asm]   call aux40.216l5_7  # live: [v11, v10, v13, a0, v36, v37, v12, v33, v9, zero, v35, v38, v34]
// [Asm]   mv v43, a0  # live: [v11, v10, v13, v36, v37, v43, v12, v33, v9, zero, v35, v38, v34]
// [Asm]   # restore_ctx2  # live: [v11, v10, v13, v36, v37, v43, v12, v33, v9, zero, v35, v38, v34]
// [Asm]   sw v43, 0(v38)  # live: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9]
// [Asm] # control
// [Asm]   mv v33, v33  # live: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9]
// [Asm]   mv v34, v34  # live: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9]
// [Asm]   mv v35, v35  # live: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9]
// [Asm]   mv v36, v36  # live: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9]
// [Asm]   mv v37, v37  # live: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9]
// [Asm]   mv v38, v38  # live: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9]
// [Asm]   j .aux40.216l5_7_49  # live: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v33, v34, v9]
// [Asm] 
// [Asm] # block info: defs: [v45], uses: [v35], upward_exposed: [v35], params_defs: []
// [Asm] # live_in: [v11, v10, zero, v13, v36, v35, v38, v12, v34, v9], live_out: [v11, v10, zero, v13, v36, v45, v38, v12, v34, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_50:
// [Asm]   addi v45, v35, 1  # live: [v11, v10, zero, v13, v45, v36, v38, v12, v34, v9]
// [Asm] # control
// [Asm] 
// [Asm] # block info: defs: [v47, v46, v48, v49], uses: [v36, zero, v34, v45], upward_exposed: [v36, zero, v34, v45], params_defs: []
// [Asm] # live_in: [v11, v10, zero, v13, v45, v36, v38, v12, v34, v9], live_out: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_72:
// [Asm] # control
// [Asm]   mv v46, v45  # live: [v11, v46, v10, zero, v13, v36, v38, v12, v9, v34]
// [Asm]   mv v47, zero  # live: [v11, v46, v10, zero, v13, v36, v47, v38, v12, v9, v34]
// [Asm]   mv v48, v34  # live: [v11, v46, v48, v10, zero, v13, v36, v47, v38, v12, v9]
// [Asm]   mv v49, v36  # live: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [], uses: [v46, v48], upward_exposed: [v46, v48], params_defs: [v47, v46, v48, v49]
// [Asm] # live_in: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9], live_out: [v11, v46, v48, v49, v10, zero, v13, v47, v38, v12, v9]
// [Asm] # block parameters: [v46, v47, v48, v49]
// [Asm] .aux40.216l5_7_58:
// [Asm] # control
// [Asm]   bge v46, v48, .aux40.216l5_7_59  # live: [v11, v46, v48, v49, v10, zero, v13, v47, v38, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v140, v139, v138, v51], uses: [v46, v140, v49, v139, v138, v51], upward_exposed: [v46, v49], params_defs: []
// [Asm] # live_in: [v11, v46, v48, v49, v10, zero, v13, v47, v38, v12, v9], live_out: [v11, v46, v48, v49, v10, zero, v13, v47, v38, v12, v9, v51]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_60:
// [Asm]   slliw v139, v46, 2  # live: [v11, v46, v48, v49, v10, zero, v13, v47, v38, v12, v139, v9]
// [Asm]   add v140, v49, v139  # live: [v11, v46, v48, v49, v10, zero, v13, v47, v38, v140, v12, v9]
// [Asm]   lw v51, 0(v140)  # live: [v11, v46, v48, v49, v10, zero, v13, v47, v38, v12, v9, v51]
// [Asm] # control
// [Asm]   li v138, 91  # live: [v11, v46, v48, v49, v10, zero, v13, v47, v38, v12, v9, v138, v51]
// [Asm]   beq v51, v138, .aux40.216l5_7_61  # live: [v11, v46, v48, v49, v10, zero, v13, v47, v38, v12, v9, v51]
// [Asm] 
// [Asm] # block info: defs: [v137], uses: [v137, v51], upward_exposed: [v51], params_defs: []
// [Asm] # live_in: [v11, v46, v48, v49, v10, zero, v13, v47, v38, v12, v9, v51], live_out: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_62:
// [Asm] # control
// [Asm]   li v137, 93  # live: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9, v137, v51]
// [Asm]   bne v51, v137, .aux40.216l5_7_64  # live: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [], uses: [v47, zero], upward_exposed: [v47, zero], params_defs: []
// [Asm] # live_in: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9], live_out: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_63:
// [Asm] # control
// [Asm]   beq v47, zero, .aux40.216l5_7_65  # live: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v47, v46, v56, v57], uses: [v47, v46, v56, v57, v48, v49], upward_exposed: [v47, v46, v48, v49], params_defs: []
// [Asm] # live_in: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9], live_out: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_66:
// [Asm]   addi v56, v46, 1  # live: [v11, v49, v48, v10, v56, v13, zero, v38, v47, v12, v9]
// [Asm]   addi v57, v47, -1  # live: [v11, v49, v48, v10, v56, v13, zero, v38, v12, v57, v9]
// [Asm] # control
// [Asm]   mv v46, v56  # live: [v11, v46, v49, v48, v10, zero, v13, v38, v12, v57, v9]
// [Asm]   mv v47, v57  # live: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm]   mv v48, v48  # live: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm]   mv v49, v49  # live: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm]   j .aux40.216l5_7_58  # live: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v63], uses: [v46], upward_exposed: [v46], params_defs: []
// [Asm] # live_in: [v11, v46, v10, zero, v13, v38, v12, v9], live_out: [v11, v63, v10, zero, v13, v38, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_59:
// [Asm] # control
// [Asm]   mv v63, v46  # live: [v11, v63, v10, zero, v13, v38, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v64], uses: [v63], upward_exposed: [v63], params_defs: [v63]
// [Asm] # live_in: [v11, v63, v10, zero, v13, v38, v12, v9], live_out: [v11, v10, zero, v13, v38, v12, v64, v9]
// [Asm] # block parameters: [v63]
// [Asm] .aux40.216l5_7_70:
// [Asm] # control
// [Asm]   mv v64, v63  # live: [v11, v10, zero, v13, v38, v12, v64, v9]
// [Asm] 
// [Asm] # block info: defs: [v66], uses: [v38, v64, zero], upward_exposed: [v38, v64, zero], params_defs: [v64]
// [Asm] # live_in: [v11, v10, zero, v13, v38, v12, v64, v9], live_out: [v66, v11, v10, v13, zero, v12, v9]
// [Asm] # block parameters: [v64]
// [Asm] .aux40.216l5_7_55:
// [Asm]   sw v64, 0(v38)  # live: [v11, v10, v13, zero, v12, v9]
// [Asm] # control
// [Asm]   mv v66, zero  # live: [v66, v11, v10, v13, zero, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v67], uses: [v66], upward_exposed: [v66], params_defs: [v66]
// [Asm] # live_in: [v66, v11, v10, v13, zero, v12, v9], live_out: [v11, v10, v13, zero, v67, v12, v9]
// [Asm] # block parameters: [v66]
// [Asm] .aux40.216l5_7_52:
// [Asm] # control
// [Asm]   mv v67, v66  # live: [v11, v10, v13, zero, v67, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v69, v68, v8], uses: [v11, v69, v10, v13, v68, v12, v9], upward_exposed: [v11, v10, v12, v13, v9], params_defs: [v67]
// [Asm] # live_in: [v11, v10, v13, zero, v67, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: [v67]
// [Asm] .aux40.216l5_7_30:
// [Asm]   lw v68, 0(v13)  # live: [v11, v10, v13, zero, v68, v12, v9]
// [Asm]   addi v69, v68, 1  # live: [v11, v69, v10, v13, zero, v12, v9]
// [Asm] # control
// [Asm]   mv v8, v69  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .aux40.216l5_7_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v62, v47, v46, v61], uses: [v62, v47, v46, v61, v48, v49], upward_exposed: [v47, v46, v48, v49], params_defs: []
// [Asm] # live_in: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9], live_out: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_61:
// [Asm]   addi v61, v46, 1  # live: [v11, v49, v48, v10, zero, v13, v38, v47, v12, v61, v9]
// [Asm]   addi v62, v47, 1  # live: [v11, v62, v49, v48, v10, zero, v13, v38, v12, v61, v9]
// [Asm] # control
// [Asm]   mv v46, v61  # live: [v11, v62, v46, v49, v48, v10, zero, v13, v38, v12, v9]
// [Asm]   mv v47, v62  # live: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm]   mv v48, v48  # live: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm]   mv v49, v49  # live: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm]   j .aux40.216l5_7_58  # live: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v46, v54], uses: [v47, v46, v48, v49, v54], upward_exposed: [v47, v46, v48, v49], params_defs: []
// [Asm] # live_in: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9], live_out: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_64:
// [Asm]   addi v54, v46, 1  # live: [v11, v49, v48, v10, zero, v13, v47, v38, v12, v9, v54]
// [Asm] # control
// [Asm]   mv v46, v54  # live: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm]   mv v47, v47  # live: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm]   mv v48, v48  # live: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm]   mv v49, v49  # live: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm]   j .aux40.216l5_7_58  # live: [v11, v46, v49, v48, v10, zero, v13, v47, v38, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v58], uses: [v46], upward_exposed: [v46], params_defs: []
// [Asm] # live_in: [v11, v46, v10, zero, v13, v38, v12, v9], live_out: [v11, v58, v10, zero, v13, v38, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_65:
// [Asm] # control
// [Asm]   mv v58, v46  # live: [v11, v58, v10, zero, v13, v38, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v59], uses: [v58], upward_exposed: [v58], params_defs: [v58]
// [Asm] # live_in: [v11, v58, v10, zero, v13, v38, v12, v9], live_out: [v11, v10, zero, v13, v59, v38, v12, v9]
// [Asm] # block parameters: [v58]
// [Asm] .aux40.216l5_7_67:
// [Asm] # control
// [Asm]   mv v59, v58  # live: [v11, v10, zero, v13, v59, v38, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v60], uses: [v59], upward_exposed: [v59], params_defs: [v59]
// [Asm] # live_in: [v11, v10, zero, v13, v59, v38, v12, v9], live_out: [v11, v10, zero, v13, v38, v12, v9, v60]
// [Asm] # block parameters: [v59]
// [Asm] .aux40.216l5_7_68:
// [Asm] # control
// [Asm]   mv v60, v59  # live: [v11, v10, zero, v13, v38, v12, v9, v60]
// [Asm] 
// [Asm] # block info: defs: [v63], uses: [v60], upward_exposed: [v60], params_defs: [v60]
// [Asm] # live_in: [v11, v10, zero, v13, v38, v12, v9, v60], live_out: [v11, v63, v10, zero, v13, v38, v12, v9]
// [Asm] # block parameters: [v60]
// [Asm] .aux40.216l5_7_69:
// [Asm] # control
// [Asm]   mv v63, v60  # live: [v11, v63, v10, zero, v13, v38, v12, v9]
// [Asm]   j .aux40.216l5_7_70  # live: [v11, v63, v10, zero, v13, v38, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v24], uses: [v8], upward_exposed: [v8], params_defs: []
// [Asm] # live_in: [v8], live_out: [v24]
// [Asm] # block parameters: []
// [Asm] .aux40.216l5_7_18:
// [Asm] # control
// [Asm]   mv v24, v8  # live: [v24]
// [Asm]   j .aux40.216l5_7_19  # live: [v24]
// [Asm] 
// [Asm] start:
// [Asm]   .zero 4
// [Asm] 
// [Knf] build_knf: LetRec({name: ("read_ch_until_newline_or_eof", Int), args: [], body: Let(("c", Var({val: Some(Int)})), App(Var("read_char"), []), If(Eq(Var("c"), Int(10)), Neg(Int(1), kind=Some(Int)), If(Eq(Var("c"), Int(13)), Neg(Int(1), kind=Some(Int)), Var("c"))))}, LetRec({name: ("bf", Unit), args: [("len", Int), ("prog", Array(Int))], body: Let(("ptr", Var({val: Some(Array(Int))})), Array(Int(1), Int(0)), Let(("cells", Var({val: Some(Array(Int))})), Array(Prim(Int(1024), Int(1024), Mul, kind=Some(Int)), Int(0)), Let(("next_pc", Var({val: Some(Array(Int))})), Array(Int(1), Int(0)), LetRec({name: ("skip", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)})), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(91)), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Add, kind=Some(Int))]), If(Eq(Var("i"), Int(93)), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")])))))}, LetRec({name: ("aux", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)}))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(62)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))))))))}, Let(("_", Var({val: Some(Int)})), App(Var("aux"), [Int(0)]), Unit))))))}, LetRec({name: ("main", Var({val: Some(Unit)})), args: [], body: Let(("len", Var({val: Some(Int)})), Int(1024), Let(("prog", Var({val: Some(Array(Int))})), Array(Var("len"), Int(0)), LetRec({name: ("read_prog", Var({val: Some(Unit)})), args: [("i", Var({val: Some(Int)}))], body: Let(("x", Var({val: Some(Int)})), App(Var("read_ch_until_newline_or_eof"), []), If(Eq(Var("x"), Neg(Int(1), kind=Some(Int))), App(Var("bf"), [Var("i"), Var("prog")]), Let(("_", Var({val: Some(Unit)})), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]))))}, Let(("_", Var({val: Some(Unit)})), App(Var("read_prog"), [Int(0)]), Unit))))}, App(Var("main"), []))))
// [Knf] build_knf: Let(("c", Var({val: Some(Int)})), App(Var("read_char"), []), If(Eq(Var("c"), Int(10)), Neg(Int(1), kind=Some(Int)), If(Eq(Var("c"), Int(13)), Neg(Int(1), kind=Some(Int)), Var("c"))))
// [Knf] build_knf: App(Var("read_char"), [])
// [Knf] build_knf: If(Eq(Var("c"), Int(10)), Neg(Int(1), kind=Some(Int)), If(Eq(Var("c"), Int(13)), Neg(Int(1), kind=Some(Int)), Var("c")))
// [Knf] build_knf: Var("c")
// [Knf] build_knf: Int(10)
// [Knf] build_knf: Neg(Int(1), kind=Some(Int))
// [Knf] build_knf: If(Eq(Var("c"), Int(13)), Neg(Int(1), kind=Some(Int)), Var("c"))
// [Knf] build_knf: Var("c")
// [Knf] build_knf: Int(13)
// [Knf] build_knf: Neg(Int(1), kind=Some(Int))
// [Knf] build_knf: Var("c")
// [Knf] build_knf: LetRec({name: ("bf", Unit), args: [("len", Int), ("prog", Array(Int))], body: Let(("ptr", Var({val: Some(Array(Int))})), Array(Int(1), Int(0)), Let(("cells", Var({val: Some(Array(Int))})), Array(Prim(Int(1024), Int(1024), Mul, kind=Some(Int)), Int(0)), Let(("next_pc", Var({val: Some(Array(Int))})), Array(Int(1), Int(0)), LetRec({name: ("skip", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)})), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(91)), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Add, kind=Some(Int))]), If(Eq(Var("i"), Int(93)), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")])))))}, LetRec({name: ("aux", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)}))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(62)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))))))))}, Let(("_", Var({val: Some(Int)})), App(Var("aux"), [Int(0)]), Unit))))))}, LetRec({name: ("main", Var({val: Some(Unit)})), args: [], body: Let(("len", Var({val: Some(Int)})), Int(1024), Let(("prog", Var({val: Some(Array(Int))})), Array(Var("len"), Int(0)), LetRec({name: ("read_prog", Var({val: Some(Unit)})), args: [("i", Var({val: Some(Int)}))], body: Let(("x", Var({val: Some(Int)})), App(Var("read_ch_until_newline_or_eof"), []), If(Eq(Var("x"), Neg(Int(1), kind=Some(Int))), App(Var("bf"), [Var("i"), Var("prog")]), Let(("_", Var({val: Some(Unit)})), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]))))}, Let(("_", Var({val: Some(Unit)})), App(Var("read_prog"), [Int(0)]), Unit))))}, App(Var("main"), [])))
// [Knf] build_knf: Let(("ptr", Var({val: Some(Array(Int))})), Array(Int(1), Int(0)), Let(("cells", Var({val: Some(Array(Int))})), Array(Prim(Int(1024), Int(1024), Mul, kind=Some(Int)), Int(0)), Let(("next_pc", Var({val: Some(Array(Int))})), Array(Int(1), Int(0)), LetRec({name: ("skip", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)})), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(91)), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Add, kind=Some(Int))]), If(Eq(Var("i"), Int(93)), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")])))))}, LetRec({name: ("aux", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)}))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(62)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))))))))}, Let(("_", Var({val: Some(Int)})), App(Var("aux"), [Int(0)]), Unit))))))
// [Knf] build_knf: Array(Int(1), Int(0))
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Let(("cells", Var({val: Some(Array(Int))})), Array(Prim(Int(1024), Int(1024), Mul, kind=Some(Int)), Int(0)), Let(("next_pc", Var({val: Some(Array(Int))})), Array(Int(1), Int(0)), LetRec({name: ("skip", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)})), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(91)), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Add, kind=Some(Int))]), If(Eq(Var("i"), Int(93)), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")])))))}, LetRec({name: ("aux", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)}))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(62)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))))))))}, Let(("_", Var({val: Some(Int)})), App(Var("aux"), [Int(0)]), Unit)))))
// [Knf] build_knf: Array(Prim(Int(1024), Int(1024), Mul, kind=Some(Int)), Int(0))
// [Knf] build_knf: Prim(Int(1024), Int(1024), Mul, kind=Some(Int))
// [Knf] build_knf: Int(1024)
// [Knf] build_knf: Int(1024)
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Let(("next_pc", Var({val: Some(Array(Int))})), Array(Int(1), Int(0)), LetRec({name: ("skip", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)})), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(91)), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Add, kind=Some(Int))]), If(Eq(Var("i"), Int(93)), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")])))))}, LetRec({name: ("aux", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)}))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(62)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))))))))}, Let(("_", Var({val: Some(Int)})), App(Var("aux"), [Int(0)]), Unit))))
// [Knf] build_knf: Array(Int(1), Int(0))
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Int(0)
// [Knf] build_knf: LetRec({name: ("skip", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)})), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(91)), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Add, kind=Some(Int))]), If(Eq(Var("i"), Int(93)), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")])))))}, LetRec({name: ("aux", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)}))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(62)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))))))))}, Let(("_", Var({val: Some(Int)})), App(Var("aux"), [Int(0)]), Unit)))
// [Knf] build_knf: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(91)), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Add, kind=Some(Int))]), If(Eq(Var("i"), Int(93)), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")])))))
// [Knf] build_knf: Var("len")
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(91)), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Add, kind=Some(Int))]), If(Eq(Var("i"), Int(93)), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")]))))
// [Knf] build_knf: Get(Var("prog"), Var("pc"))
// [Knf] build_knf: Var("prog")
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: If(Eq(Var("i"), Int(91)), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Add, kind=Some(Int))]), If(Eq(Var("i"), Int(93)), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")])))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(91)
// [Knf] build_knf: App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("skip")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Prim(Var("level"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("level")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: If(Eq(Var("i"), Int(93)), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")]))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(93)
// [Knf] build_knf: If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))]))
// [Knf] build_knf: Var("level")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])
// [Knf] build_knf: Var("skip")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Prim(Var("level"), Int(1), Sub, kind=Some(Int))
// [Knf] build_knf: Var("level")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")])
// [Knf] build_knf: Var("skip")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Var("level")
// [Knf] build_knf: LetRec({name: ("aux", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)}))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(62)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))))))))}, Let(("_", Var({val: Some(Int)})), App(Var("aux"), [Int(0)]), Unit))
// [Knf] build_knf: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(62)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))))))))
// [Knf] build_knf: Var("len")
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(62)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc"))))))))))
// [Knf] build_knf: Get(Var("prog"), Var("pc"))
// [Knf] build_knf: Var("prog")
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: If(Eq(Var("i"), Int(62)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))))))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(62)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))]))
// [Knf] build_knf: Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int)))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Get(Var("ptr"), Int(0))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Int(1)
// [Knf] build_knf: App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("aux")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc"))))))))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(60)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))]))
// [Knf] build_knf: Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int)))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))
// [Knf] build_knf: Get(Var("ptr"), Int(0))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Int(1)
// [Knf] build_knf: App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("aux")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(43)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))]))
// [Knf] build_knf: Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int)))
// [Knf] build_knf: Var("cells")
// [Knf] build_knf: Get(Var("ptr"), Int(0))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Get(Var("cells"), Get(Var("ptr"), Int(0)))
// [Knf] build_knf: Var("cells")
// [Knf] build_knf: Get(Var("ptr"), Int(0))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Int(1)
// [Knf] build_knf: App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("aux")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc"))))))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(45)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))]))
// [Knf] build_knf: Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int)))
// [Knf] build_knf: Var("cells")
// [Knf] build_knf: Get(Var("ptr"), Int(0))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))
// [Knf] build_knf: Get(Var("cells"), Get(Var("ptr"), Int(0)))
// [Knf] build_knf: Var("cells")
// [Knf] build_knf: Get(Var("ptr"), Int(0))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Int(1)
// [Knf] build_knf: App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("aux")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(46)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))]))
// [Knf] build_knf: App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))])
// [Knf] build_knf: Get(Var("cells"), Get(Var("ptr"), Int(0)))
// [Knf] build_knf: Var("cells")
// [Knf] build_knf: Get(Var("ptr"), Int(0))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("aux")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc"))))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(44)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))]))
// [Knf] build_knf: Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), []))
// [Knf] build_knf: Var("cells")
// [Knf] build_knf: Get(Var("ptr"), Int(0))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: App(Var("read_ch_until_newline_or_eof"), [])
// [Knf] build_knf: Var("read_ch_until_newline_or_eof")
// [Knf] build_knf: App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("aux")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(91)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))]))))
// [Knf] build_knf: Put(Var("next_pc"), Int(0), Var("pc"))
// [Knf] build_knf: Var("next_pc")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))
// [Knf] build_knf: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))
// [Knf] build_knf: Get(Var("cells"), Get(Var("ptr"), Int(0)))
// [Knf] build_knf: Var("cells")
// [Knf] build_knf: Get(Var("ptr"), Int(0))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit)
// [Knf] build_knf: Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)]))
// [Knf] build_knf: Var("next_pc")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])
// [Knf] build_knf: Var("skip")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Unit
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), []))
// [Knf] build_knf: Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))]))
// [Knf] build_knf: Var("next_pc")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("aux")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: App(Var("lp"), [])
// [Knf] build_knf: Var("lp")
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))]))
// [Knf] build_knf: App(Var("lp"), [])
// [Knf] build_knf: Var("lp")
// [Knf] build_knf: App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("aux")
// [Knf] build_knf: Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Get(Var("next_pc"), Int(0))
// [Knf] build_knf: Var("next_pc")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Int(1)
// [Knf] build_knf: If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc"))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(93)
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Let(("_", Var({val: Some(Int)})), App(Var("aux"), [Int(0)]), Unit)
// [Knf] build_knf: App(Var("aux"), [Int(0)])
// [Knf] build_knf: Var("aux")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Unit
// [Knf] build_knf: LetRec({name: ("main", Var({val: Some(Unit)})), args: [], body: Let(("len", Var({val: Some(Int)})), Int(1024), Let(("prog", Var({val: Some(Array(Int))})), Array(Var("len"), Int(0)), LetRec({name: ("read_prog", Var({val: Some(Unit)})), args: [("i", Var({val: Some(Int)}))], body: Let(("x", Var({val: Some(Int)})), App(Var("read_ch_until_newline_or_eof"), []), If(Eq(Var("x"), Neg(Int(1), kind=Some(Int))), App(Var("bf"), [Var("i"), Var("prog")]), Let(("_", Var({val: Some(Unit)})), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]))))}, Let(("_", Var({val: Some(Unit)})), App(Var("read_prog"), [Int(0)]), Unit))))}, App(Var("main"), []))
// [Knf] build_knf: Let(("len", Var({val: Some(Int)})), Int(1024), Let(("prog", Var({val: Some(Array(Int))})), Array(Var("len"), Int(0)), LetRec({name: ("read_prog", Var({val: Some(Unit)})), args: [("i", Var({val: Some(Int)}))], body: Let(("x", Var({val: Some(Int)})), App(Var("read_ch_until_newline_or_eof"), []), If(Eq(Var("x"), Neg(Int(1), kind=Some(Int))), App(Var("bf"), [Var("i"), Var("prog")]), Let(("_", Var({val: Some(Unit)})), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]))))}, Let(("_", Var({val: Some(Unit)})), App(Var("read_prog"), [Int(0)]), Unit))))
// [Knf] build_knf: Int(1024)
// [Knf] build_knf: Let(("prog", Var({val: Some(Array(Int))})), Array(Var("len"), Int(0)), LetRec({name: ("read_prog", Var({val: Some(Unit)})), args: [("i", Var({val: Some(Int)}))], body: Let(("x", Var({val: Some(Int)})), App(Var("read_ch_until_newline_or_eof"), []), If(Eq(Var("x"), Neg(Int(1), kind=Some(Int))), App(Var("bf"), [Var("i"), Var("prog")]), Let(("_", Var({val: Some(Unit)})), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]))))}, Let(("_", Var({val: Some(Unit)})), App(Var("read_prog"), [Int(0)]), Unit)))
// [Knf] build_knf: Array(Var("len"), Int(0))
// [Knf] build_knf: Var("len")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: LetRec({name: ("read_prog", Var({val: Some(Unit)})), args: [("i", Var({val: Some(Int)}))], body: Let(("x", Var({val: Some(Int)})), App(Var("read_ch_until_newline_or_eof"), []), If(Eq(Var("x"), Neg(Int(1), kind=Some(Int))), App(Var("bf"), [Var("i"), Var("prog")]), Let(("_", Var({val: Some(Unit)})), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]))))}, Let(("_", Var({val: Some(Unit)})), App(Var("read_prog"), [Int(0)]), Unit))
// [Knf] build_knf: Let(("x", Var({val: Some(Int)})), App(Var("read_ch_until_newline_or_eof"), []), If(Eq(Var("x"), Neg(Int(1), kind=Some(Int))), App(Var("bf"), [Var("i"), Var("prog")]), Let(("_", Var({val: Some(Unit)})), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]))))
// [Knf] build_knf: App(Var("read_ch_until_newline_or_eof"), [])
// [Knf] build_knf: Var("read_ch_until_newline_or_eof")
// [Knf] build_knf: If(Eq(Var("x"), Neg(Int(1), kind=Some(Int))), App(Var("bf"), [Var("i"), Var("prog")]), Let(("_", Var({val: Some(Unit)})), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))])))
// [Knf] build_knf: Var("x")
// [Knf] build_knf: Neg(Int(1), kind=Some(Int))
// [Knf] build_knf: App(Var("bf"), [Var("i"), Var("prog")])
// [Knf] build_knf: Var("bf")
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Var("prog")
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]))
// [Knf] build_knf: Put(Var("prog"), Var("i"), Var("x"))
// [Knf] build_knf: Var("prog")
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Var("x")
// [Knf] build_knf: App(Var("read_prog"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("read_prog")
// [Knf] build_knf: Prim(Var("i"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("read_prog"), [Int(0)]), Unit)
// [Knf] build_knf: App(Var("read_prog"), [Int(0)])
// [Knf] build_knf: Var("read_prog")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Unit
// [Knf] build_knf: App(Var("main"), [])
// [Knf] build_knf: Var("main")
// [Main]   .p2align 4
// [Main]   .bss
// [Main]   .type large_heap, @object
// [Main] large_heap:
// [Main]   .zero 1610612736
// [Main] large_heap_end:
// [Main] 
// [Main]   .p2align 4
// [Main]   .bss
// [Main]   .type large_stack, @object
// [Main] large_stack:
// [Main]   .zero 268435456
// [Main] large_stack_end:
// [Main] 
// [Main] __begin_text:
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl skip21l2_1
// [Main]   .type skip21l2_1, @function
// [Main] # leaf true
// [Main] skip21l2_1:
// [Main] .skip21l2_1_14:
// [Main]   mv a4, a2
// [Main]   mv a2, a3
// [Main]   mv a3, a4
// [Main] 
// [Main] .skip21l2_1_0:
// [Main]   bge a0, a3, .skip21l2_1_1
// [Main] 
// [Main] .skip21l2_1_2:
// [Main]   slliw a4, a0, 2
// [Main]   add a4, a2, a4
// [Main]   lw a4, 0(a4)
// [Main]   li a5, 91
// [Main]   beq a4, a5, .skip21l2_1_3
// [Main] 
// [Main] .skip21l2_1_4:
// [Main]   li a5, 93
// [Main]   bne a4, a5, .skip21l2_1_6
// [Main] 
// [Main] .skip21l2_1_5:
// [Main]   beq a1, zero, .skip21l2_1_7
// [Main] 
// [Main] .skip21l2_1_8:
// [Main]   addi a0, a0, 1
// [Main]   addi a1, a1, -1
// [Main]   j .skip21l2_1_0
// [Main] 
// [Main] .skip21l2_1_1:
// [Main] 
// [Main] .skip21l2_1_12:
// [Main]   ret
// [Main] 
// [Main] .skip21l2_1_3:
// [Main]   addi a0, a0, 1
// [Main]   addi a1, a1, 1
// [Main]   j .skip21l2_1_0
// [Main] 
// [Main] .skip21l2_1_6:
// [Main]   addi a0, a0, 1
// [Main]   j .skip21l2_1_0
// [Main] 
// [Main] .skip21l2_1_7:
// [Main] 
// [Main] .skip21l2_1_9:
// [Main] 
// [Main] .skip21l2_1_10:
// [Main] 
// [Main] .skip21l2_1_11:
// [Main]   j .skip21l2_1_12
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl main136l2_9
// [Main]   .type main136l2_9, @function
// [Main] # leaf false
// [Main] main136l2_9:
// [Main] .main136l2_9_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   li a0, 4096
// [Main]   sub s0, s11, a0
// [Main]   andi s11, s0, -8
// [Main]   li a0, 1024
// [Main]   mv a1, a0
// [Main]   call read_ch_until_newline_or_eof1l0_0
// [Main]   li a1, -1
// [Main]   beq a0, a1, .main136l2_9_1
// [Main] 
// [Main] .main136l2_9_2:
// [Main]   sw a0, 0(s0)
// [Main]   li a0, 1
// [Main]   addi a0, a0, 0
// [Main]   mv a1, s0
// [Main]   call read_prog140l3_8
// [Main] 
// [Main] .main136l2_9_3:
// [Main]   mv a0, zero
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main] .main136l2_9_1:
// [Main]   mv a0, zero
// [Main]   mv a1, s0
// [Main]   call bf5l1_4
// [Main]   j .main136l2_9_3
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl lp108l4_2
// [Main]   .type lp108l4_2, @function
// [Main] # leaf false
// [Main] lp108l4_2:
// [Main] .lp108l4_2_8:
// [Main]   addi sp, sp, -64
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   sd s1, 16(sp)
// [Main]   sd s2, 24(sp)
// [Main]   sd s3, 32(sp)
// [Main]   sd s4, 40(sp)
// [Main]   sd s5, 48(sp)
// [Main]   mv s3, a0
// [Main]   mv s5, a1
// [Main]   mv s1, a2
// [Main]   mv s0, a3
// [Main]   mv s4, a4
// [Main]   mv s2, a5
// [Main] 
// [Main] .lp108l4_2_0:
// [Main]   lw a0, 0(s3)
// [Main]   slliw a0, a0, 2
// [Main]   add a0, s0, a0
// [Main]   lw a0, 0(a0)
// [Main]   beq a0, zero, .lp108l4_2_1
// [Main] 
// [Main] .lp108l4_2_2:
// [Main]   addi a0, s1, 1
// [Main]   mv a1, s3
// [Main]   mv a2, s5
// [Main]   mv a3, s0
// [Main]   mv a4, s4
// [Main]   mv a5, s2
// [Main]   call aux40l3_3
// [Main]   sw a0, 0(s2)
// [Main]   lw a0, 0(s3)
// [Main]   slliw a0, a0, 2
// [Main]   add a0, s0, a0
// [Main]   lw a0, 0(a0)
// [Main]   bne a0, zero, .lp108l4_2_4
// [Main] 
// [Main] .lp108l4_2_3:
// [Main]   addi a0, s1, 1
// [Main]   mv a1, zero
// [Main]   mv a2, s5
// [Main]   mv a3, s4
// [Main]   call skip21l2_1
// [Main]   sw a0, 0(s2)
// [Main]   mv a0, zero
// [Main] 
// [Main] .lp108l4_2_5:
// [Main] 
// [Main] .lp108l4_2_6:
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   ld s1, 16(sp)
// [Main]   ld s2, 24(sp)
// [Main]   ld s3, 32(sp)
// [Main]   ld s4, 40(sp)
// [Main]   ld s5, 48(sp)
// [Main]   addi sp, sp, 64
// [Main]   ret
// [Main] 
// [Main] .lp108l4_2_1:
// [Main]   addi a0, s1, 1
// [Main]   mv a1, zero
// [Main]   mv a2, s5
// [Main]   mv a3, s4
// [Main]   call skip21l2_1
// [Main]   sw a0, 0(s2)
// [Main]   mv a0, zero
// [Main]   j .lp108l4_2_6
// [Main] 
// [Main] .lp108l4_2_4:
// [Main]   addi a0, s1, 1
// [Main]   mv a1, s3
// [Main]   mv a2, s5
// [Main]   mv a3, s0
// [Main]   mv a4, s4
// [Main]   mv a5, s2
// [Main]   call aux40l3_3
// [Main]   sw a0, 0(s2)
// [Main]   j .lp108l4_2_0
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl bf5l1_4
// [Main]   .type bf5l1_4, @function
// [Main] # leaf false
// [Main] bf5l1_4:
// [Main] .bf5l1_4_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   mv a2, a0
// [Main]   mv a4, a1
// [Main]   addi a3, s11, -4
// [Main]   andi s11, a3, -8
// [Main]   sw zero, 0(a3)
// [Main]   li a0, 1024
// [Main]   mul a0, a0, a0
// [Main]   slliw a1, a0, 2
// [Main]   sub a5, s11, a1
// [Main]   andi s11, a5, -8
// [Main]   mv a1, a0
// [Main]   addi a6, s11, -4
// [Main]   andi s11, a6, -8
// [Main]   sw zero, 0(a6)
// [Main]   mv a0, zero
// [Main]   mv a1, a3
// [Main]   mv a3, a5
// [Main]   mv a5, a6
// [Main]   call aux40l3_3
// [Main]   mv a0, zero
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl T$start_20
// [Main]   .type T$start_20, @function
// [Main] # leaf false
// [Main] T$start_20:
// [Main] .T$start_20_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   call main136l2_9
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl read_prog140l3_8
// [Main]   .type read_prog140l3_8, @function
// [Main] # leaf false
// [Main] read_prog140l3_8:
// [Main] .read_prog140l3_8_14:
// [Main]   addi sp, sp, -32
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   sd s1, 16(sp)
// [Main]   mv s0, a0
// [Main]   mv s1, a1
// [Main] 
// [Main] .read_prog140l3_8_0:
// [Main]   call minimbt_read_char
// [Main]   mv a1, a0
// [Main]   li a0, 10
// [Main]   beq a1, a0, .read_prog140l3_8_1
// [Main] 
// [Main] .read_prog140l3_8_2:
// [Main]   li a0, 13
// [Main]   bne a1, a0, .read_prog140l3_8_4
// [Main] 
// [Main] .read_prog140l3_8_3:
// [Main]   li a0, -1
// [Main] 
// [Main] .read_prog140l3_8_5:
// [Main] 
// [Main] .read_prog140l3_8_6:
// [Main]   li a1, -1
// [Main]   beq a0, a1, .read_prog140l3_8_7
// [Main] 
// [Main] .read_prog140l3_8_8:
// [Main]   slliw a1, s0, 2
// [Main]   add a1, s1, a1
// [Main]   sw a0, 0(a1)
// [Main]   addi s0, s0, 1
// [Main]   call read_ch_until_newline_or_eof1l0_0
// [Main]   mv a1, a0
// [Main]   li a0, -1
// [Main]   beq a1, a0, .read_prog140l3_8_9
// [Main] 
// [Main] .read_prog140l3_8_10:
// [Main]   slliw a0, s0, 2
// [Main]   add a0, s1, a0
// [Main]   sw a1, 0(a0)
// [Main]   addi a0, s0, 1
// [Main]   mv s0, a0
// [Main]   j .read_prog140l3_8_0
// [Main] 
// [Main] .read_prog140l3_8_1:
// [Main]   li a0, -1
// [Main]   j .read_prog140l3_8_6
// [Main] 
// [Main] .read_prog140l3_8_4:
// [Main]   mv a0, a1
// [Main]   j .read_prog140l3_8_5
// [Main] 
// [Main] .read_prog140l3_8_7:
// [Main]   addi a2, s11, -4
// [Main]   andi s11, a2, -8
// [Main]   sw zero, 0(a2)
// [Main]   li a0, 1024
// [Main]   mul a0, a0, a0
// [Main]   slliw a1, a0, 2
// [Main]   sub a4, s11, a1
// [Main]   andi s11, a4, -8
// [Main]   mv a1, a0
// [Main]   addi a5, s11, -4
// [Main]   andi s11, a5, -8
// [Main]   sw zero, 0(a5)
// [Main]   mv a0, zero
// [Main]   mv a1, a2
// [Main]   mv a2, s0
// [Main]   mv a3, s1
// [Main]   call aux40.216l5_7
// [Main]   mv a0, zero
// [Main] 
// [Main] .read_prog140l3_8_12:
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   ld s1, 16(sp)
// [Main]   addi sp, sp, 32
// [Main]   ret
// [Main] 
// [Main] .read_prog140l3_8_9:
// [Main]   mv a0, s0
// [Main]   mv a1, s1
// [Main]   call bf5l1_4
// [Main] 
// [Main] .read_prog140l3_8_11:
// [Main]   j .read_prog140l3_8_12
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl read_ch_until_newline_or_eof1l0_0
// [Main]   .type read_ch_until_newline_or_eof1l0_0, @function
// [Main] # leaf false
// [Main] read_ch_until_newline_or_eof1l0_0:
// [Main] .read_ch_until_newline_or_eof1l0_0_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   call minimbt_read_char
// [Main]   li a1, 10
// [Main]   beq a0, a1, .read_ch_until_newline_or_eof1l0_0_1
// [Main] 
// [Main] .read_ch_until_newline_or_eof1l0_0_2:
// [Main]   li a1, 13
// [Main]   bne a0, a1, .read_ch_until_newline_or_eof1l0_0_4
// [Main] 
// [Main] .read_ch_until_newline_or_eof1l0_0_3:
// [Main]   li a0, -1
// [Main] 
// [Main] .read_ch_until_newline_or_eof1l0_0_5:
// [Main] 
// [Main] .read_ch_until_newline_or_eof1l0_0_6:
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main] .read_ch_until_newline_or_eof1l0_0_1:
// [Main]   li a0, -1
// [Main]   j .read_ch_until_newline_or_eof1l0_0_6
// [Main] 
// [Main] .read_ch_until_newline_or_eof1l0_0_4:
// [Main]   j .read_ch_until_newline_or_eof1l0_0_5
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl aux40l3_3
// [Main]   .type aux40l3_3, @function
// [Main] # leaf false
// [Main] aux40l3_3:
// [Main] .aux40l3_3_38:
// [Main]   addi sp, sp, -64
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   sd s1, 16(sp)
// [Main]   sd s2, 24(sp)
// [Main]   sd s3, 32(sp)
// [Main]   sd s4, 40(sp)
// [Main]   sd s5, 48(sp)
// [Main]   sd s6, 56(sp)
// [Main]   mv s3, a0
// [Main]   mv s5, a1
// [Main]   mv s1, a2
// [Main]   mv s0, a3
// [Main]   mv s4, a4
// [Main]   mv s2, a5
// [Main] 
// [Main] .aux40l3_3_0:
// [Main]   bge s3, s1, .aux40l3_3_1
// [Main] 
// [Main] .aux40l3_3_2:
// [Main]   slliw a0, s3, 2
// [Main]   add a0, s4, a0
// [Main]   lw a1, 0(a0)
// [Main]   li a0, 62
// [Main]   beq a1, a0, .aux40l3_3_3
// [Main] 
// [Main] .aux40l3_3_4:
// [Main]   li a0, 60
// [Main]   beq a1, a0, .aux40l3_3_5
// [Main] 
// [Main] .aux40l3_3_6:
// [Main]   li a0, 43
// [Main]   beq a1, a0, .aux40l3_3_7
// [Main] 
// [Main] .aux40l3_3_8:
// [Main]   li a0, 45
// [Main]   beq a1, a0, .aux40l3_3_9
// [Main] 
// [Main] .aux40l3_3_10:
// [Main]   li a0, 46
// [Main]   beq a1, a0, .aux40l3_3_11
// [Main] 
// [Main] .aux40l3_3_12:
// [Main]   li a0, 44
// [Main]   bne a1, a0, .aux40l3_3_14
// [Main] 
// [Main] .aux40l3_3_13:
// [Main]   lw s6, 0(s5)
// [Main]   call minimbt_read_char
// [Main]   mv a1, a0
// [Main]   li a0, 10
// [Main]   beq a1, a0, .aux40l3_3_15
// [Main] 
// [Main] .aux40l3_3_16:
// [Main]   li a0, 13
// [Main]   bne a1, a0, .aux40l3_3_18
// [Main] 
// [Main] .aux40l3_3_17:
// [Main]   li a0, -1
// [Main] 
// [Main] .aux40l3_3_19:
// [Main] 
// [Main] .aux40l3_3_20:
// [Main]   slliw a1, s6, 2
// [Main]   add a1, s0, a1
// [Main]   sw a0, 0(a1)
// [Main]   addi a0, s3, 1
// [Main]   mv s3, a0
// [Main]   j .aux40l3_3_0
// [Main] 
// [Main] .aux40l3_3_1:
// [Main]   mv a0, s3
// [Main] 
// [Main] .aux40l3_3_36:
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   ld s1, 16(sp)
// [Main]   ld s2, 24(sp)
// [Main]   ld s3, 32(sp)
// [Main]   ld s4, 40(sp)
// [Main]   ld s5, 48(sp)
// [Main]   ld s6, 56(sp)
// [Main]   addi sp, sp, 64
// [Main]   ret
// [Main] 
// [Main] .aux40l3_3_3:
// [Main]   lw a0, 0(s5)
// [Main]   addi a0, a0, 1
// [Main]   sw a0, 0(s5)
// [Main]   addi a0, s3, 1
// [Main]   mv s3, a0
// [Main]   j .aux40l3_3_0
// [Main] 
// [Main] .aux40l3_3_5:
// [Main]   lw a0, 0(s5)
// [Main]   addi a0, a0, -1
// [Main]   sw a0, 0(s5)
// [Main]   addi a0, s3, 1
// [Main]   mv s3, a0
// [Main]   j .aux40l3_3_0
// [Main] 
// [Main] .aux40l3_3_7:
// [Main]   lw a0, 0(s5)
// [Main]   slliw a1, a0, 2
// [Main]   add a1, s0, a1
// [Main]   lw a1, 0(a1)
// [Main]   addi a1, a1, 1
// [Main]   slliw a0, a0, 2
// [Main]   add a0, s0, a0
// [Main]   sw a1, 0(a0)
// [Main]   addi a0, s3, 1
// [Main]   mv s3, a0
// [Main]   j .aux40l3_3_0
// [Main] 
// [Main] .aux40l3_3_9:
// [Main]   lw a0, 0(s5)
// [Main]   slliw a1, a0, 2
// [Main]   add a1, s0, a1
// [Main]   lw a1, 0(a1)
// [Main]   addi a1, a1, -1
// [Main]   slliw a0, a0, 2
// [Main]   add a0, s0, a0
// [Main]   sw a1, 0(a0)
// [Main]   addi a0, s3, 1
// [Main]   mv s3, a0
// [Main]   j .aux40l3_3_0
// [Main] 
// [Main] .aux40l3_3_11:
// [Main]   lw a0, 0(s5)
// [Main]   slliw a0, a0, 2
// [Main]   add a0, s0, a0
// [Main]   lw a0, 0(a0)
// [Main]   call minimbt_print_char
// [Main]   addi a0, s3, 1
// [Main]   mv s3, a0
// [Main]   j .aux40l3_3_0
// [Main] 
// [Main] .aux40l3_3_14:
// [Main]   li a0, 91
// [Main]   bne a1, a0, .aux40l3_3_22
// [Main] 
// [Main] .aux40l3_3_21:
// [Main]   sw s3, 0(s2)
// [Main]   lw a0, 0(s5)
// [Main]   slliw a0, a0, 2
// [Main]   add a0, s0, a0
// [Main]   lw a0, 0(a0)
// [Main]   beq a0, zero, .aux40l3_3_23
// [Main] 
// [Main] .aux40l3_3_24:
// [Main]   addi a0, s3, 1
// [Main]   mv a1, s5
// [Main]   mv a2, s1
// [Main]   mv a3, s0
// [Main]   mv a4, s4
// [Main]   mv a5, s2
// [Main]   call aux40l3_3
// [Main]   sw a0, 0(s2)
// [Main]   mv a0, s5
// [Main]   mv a1, s1
// [Main]   mv a2, s3
// [Main]   mv a3, s0
// [Main]   mv a4, s4
// [Main]   mv a5, s2
// [Main]   call lp108l4_2
// [Main] 
// [Main] .aux40l3_3_25:
// [Main]   lw a0, 0(s2)
// [Main]   addi a0, a0, 1
// [Main]   mv s3, a0
// [Main]   j .aux40l3_3_0
// [Main] 
// [Main] .aux40l3_3_22:
// [Main]   li a0, 93
// [Main]   bne a1, a0, .aux40l3_3_27
// [Main] 
// [Main] .aux40l3_3_26:
// [Main]   mv a0, s3
// [Main] 
// [Main] .aux40l3_3_28:
// [Main] 
// [Main] .aux40l3_3_29:
// [Main] 
// [Main] .aux40l3_3_30:
// [Main] 
// [Main] .aux40l3_3_31:
// [Main] 
// [Main] .aux40l3_3_32:
// [Main] 
// [Main] .aux40l3_3_33:
// [Main] 
// [Main] .aux40l3_3_34:
// [Main] 
// [Main] .aux40l3_3_35:
// [Main]   j .aux40l3_3_36
// [Main] 
// [Main] .aux40l3_3_27:
// [Main]   mv a0, s3
// [Main]   j .aux40l3_3_28
// [Main] 
// [Main] .aux40l3_3_23:
// [Main]   addi a0, s3, 1
// [Main]   mv a1, zero
// [Main]   mv a2, s1
// [Main]   mv a3, s4
// [Main]   call skip21l2_1
// [Main]   sw a0, 0(s2)
// [Main]   mv a0, zero
// [Main]   j .aux40l3_3_25
// [Main] 
// [Main] .aux40l3_3_15:
// [Main]   li a0, -1
// [Main]   j .aux40l3_3_20
// [Main] 
// [Main] .aux40l3_3_18:
// [Main]   mv a0, a1
// [Main]   j .aux40l3_3_19
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl minimbt_main
// [Main]   .type minimbt_main, @function
// [Main] # leaf false
// [Main] minimbt_main:
// [Main] .minimbt_main_b0:
// [Main]   addi sp, sp, -32
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   sd s11, 16(sp)
// [Main]   la s11, large_heap_end
// [Main]   mv s0, sp
// [Main]   la sp, large_stack_end
// [Main]   call T$start_20
// [Main]   mv sp, s0
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   ld s11, 16(sp)
// [Main]   addi sp, sp, 32
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl aux40.216l5_7
// [Main]   .type aux40.216l5_7, @function
// [Main] # leaf false
// [Main] aux40.216l5_7:
// [Main] .aux40.216l5_7_29:
// [Main]   addi sp, sp, -64
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   sd s1, 16(sp)
// [Main]   sd s2, 24(sp)
// [Main]   sd s3, 32(sp)
// [Main]   sd s4, 40(sp)
// [Main]   sd s5, 48(sp)
// [Main]   sd s6, 56(sp)
// [Main]   mv s3, a0
// [Main]   mv s5, a1
// [Main]   mv s1, a2
// [Main]   mv s0, a3
// [Main]   mv s4, a4
// [Main]   mv s2, a5
// [Main] 
// [Main] .aux40.216l5_7_0:
// [Main]   bge s3, s1, .aux40.216l5_7_1
// [Main] 
// [Main] .aux40.216l5_7_2:
// [Main]   slliw a0, s3, 2
// [Main]   add a0, s0, a0
// [Main]   lw a1, 0(a0)
// [Main]   li a0, 62
// [Main]   beq a1, a0, .aux40.216l5_7_3
// [Main] 
// [Main] .aux40.216l5_7_4:
// [Main]   li a0, 60
// [Main]   beq a1, a0, .aux40.216l5_7_5
// [Main] 
// [Main] .aux40.216l5_7_6:
// [Main]   li a0, 43
// [Main]   beq a1, a0, .aux40.216l5_7_7
// [Main] 
// [Main] .aux40.216l5_7_8:
// [Main]   li a0, 45
// [Main]   beq a1, a0, .aux40.216l5_7_9
// [Main] 
// [Main] .aux40.216l5_7_10:
// [Main]   li a0, 46
// [Main]   beq a1, a0, .aux40.216l5_7_11
// [Main] 
// [Main] .aux40.216l5_7_12:
// [Main]   li a0, 44
// [Main]   beq a1, a0, .aux40.216l5_7_13
// [Main] 
// [Main] .aux40.216l5_7_14:
// [Main]   li a0, 91
// [Main]   beq a1, a0, .aux40.216l5_7_15
// [Main] 
// [Main] .aux40.216l5_7_16:
// [Main]   li a0, 93
// [Main]   bne a1, a0, .aux40.216l5_7_18
// [Main] 
// [Main] .aux40.216l5_7_17:
// [Main]   mv a0, s3
// [Main] 
// [Main] .aux40.216l5_7_19:
// [Main] 
// [Main] .aux40.216l5_7_20:
// [Main] 
// [Main] .aux40.216l5_7_21:
// [Main] 
// [Main] .aux40.216l5_7_22:
// [Main] 
// [Main] .aux40.216l5_7_23:
// [Main] 
// [Main] .aux40.216l5_7_24:
// [Main] 
// [Main] .aux40.216l5_7_25:
// [Main] 
// [Main] .aux40.216l5_7_26:
// [Main] 
// [Main] .aux40.216l5_7_27:
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   ld s1, 16(sp)
// [Main]   ld s2, 24(sp)
// [Main]   ld s3, 32(sp)
// [Main]   ld s4, 40(sp)
// [Main]   ld s5, 48(sp)
// [Main]   ld s6, 56(sp)
// [Main]   addi sp, sp, 64
// [Main]   ret
// [Main] 
// [Main] .aux40.216l5_7_1:
// [Main]   mv a0, s3
// [Main]   j .aux40.216l5_7_27
// [Main] 
// [Main] .aux40.216l5_7_3:
// [Main]   lw a0, 0(s5)
// [Main]   addi a0, a0, 1
// [Main]   sw a0, 0(s5)
// [Main]   addi a0, s3, 1
// [Main]   mv s3, a0
// [Main]   j .aux40.216l5_7_0
// [Main] 
// [Main] .aux40.216l5_7_5:
// [Main]   lw a0, 0(s5)
// [Main]   addi a0, a0, -1
// [Main]   sw a0, 0(s5)
// [Main]   addi a0, s3, 1
// [Main]   mv s3, a0
// [Main]   j .aux40.216l5_7_0
// [Main] 
// [Main] .aux40.216l5_7_7:
// [Main]   lw a0, 0(s5)
// [Main]   slliw a1, a0, 2
// [Main]   add a1, s4, a1
// [Main]   lw a1, 0(a1)
// [Main]   addi a1, a1, 1
// [Main]   slliw a0, a0, 2
// [Main]   add a0, s4, a0
// [Main]   sw a1, 0(a0)
// [Main]   addi a0, s3, 1
// [Main]   mv s3, a0
// [Main]   j .aux40.216l5_7_0
// [Main] 
// [Main] .aux40.216l5_7_9:
// [Main]   lw a0, 0(s5)
// [Main]   slliw a1, a0, 2
// [Main]   add a1, s4, a1
// [Main]   lw a1, 0(a1)
// [Main]   addi a1, a1, -1
// [Main]   slliw a0, a0, 2
// [Main]   add a0, s4, a0
// [Main]   sw a1, 0(a0)
// [Main]   addi a0, s3, 1
// [Main]   mv s3, a0
// [Main]   j .aux40.216l5_7_0
// [Main] 
// [Main] .aux40.216l5_7_11:
// [Main]   lw a0, 0(s5)
// [Main]   slliw a0, a0, 2
// [Main]   add a0, s4, a0
// [Main]   lw a0, 0(a0)
// [Main]   call minimbt_print_char
// [Main]   addi a0, s3, 1
// [Main]   mv s3, a0
// [Main]   j .aux40.216l5_7_0
// [Main] 
// [Main] .aux40.216l5_7_13:
// [Main]   lw s6, 0(s5)
// [Main]   call read_ch_until_newline_or_eof1l0_0
// [Main]   slliw a1, s6, 2
// [Main]   add a1, s4, a1
// [Main]   sw a0, 0(a1)
// [Main]   addi a0, s3, 1
// [Main]   mv s3, a0
// [Main]   j .aux40.216l5_7_0
// [Main] 
// [Main] .aux40.216l5_7_15:
// [Main]   sw s3, 0(s2)
// [Main] 
// [Main] .aux40.216l5_7_54:
// [Main] 
// [Main] .aux40.216l5_7_49:
// [Main]   lw a0, 0(s5)
// [Main]   slliw a0, a0, 2
// [Main]   add a0, s4, a0
// [Main]   lw a0, 0(a0)
// [Main]   beq a0, zero, .aux40.216l5_7_50
// [Main] 
// [Main] .aux40.216l5_7_51:
// [Main]   addi a0, s3, 1
// [Main]   mv a1, s5
// [Main]   mv a2, s1
// [Main]   mv a3, s0
// [Main]   mv a4, s4
// [Main]   mv a5, s2
// [Main]   call aux40.216l5_7
// [Main]   sw a0, 0(s2)
// [Main]   j .aux40.216l5_7_49
// [Main] 
// [Main] .aux40.216l5_7_50:
// [Main]   addi a0, s3, 1
// [Main] 
// [Main] .aux40.216l5_7_72:
// [Main]   mv a1, zero
// [Main]   mv a2, s1
// [Main]   mv a4, s0
// [Main] 
// [Main] .aux40.216l5_7_58:
// [Main]   bge a0, a2, .aux40.216l5_7_59
// [Main] 
// [Main] .aux40.216l5_7_60:
// [Main]   slliw a3, a0, 2
// [Main]   add a3, a4, a3
// [Main]   lw a5, 0(a3)
// [Main]   li a3, 91
// [Main]   beq a5, a3, .aux40.216l5_7_61
// [Main] 
// [Main] .aux40.216l5_7_62:
// [Main]   li a3, 93
// [Main]   bne a5, a3, .aux40.216l5_7_64
// [Main] 
// [Main] .aux40.216l5_7_63:
// [Main]   beq a1, zero, .aux40.216l5_7_65
// [Main] 
// [Main] .aux40.216l5_7_66:
// [Main]   addi a0, a0, 1
// [Main]   addi a1, a1, -1
// [Main]   j .aux40.216l5_7_58
// [Main] 
// [Main] .aux40.216l5_7_59:
// [Main] 
// [Main] .aux40.216l5_7_70:
// [Main] 
// [Main] .aux40.216l5_7_55:
// [Main]   sw a0, 0(s2)
// [Main]   mv a0, zero
// [Main] 
// [Main] .aux40.216l5_7_52:
// [Main] 
// [Main] .aux40.216l5_7_30:
// [Main]   lw a0, 0(s2)
// [Main]   addi a0, a0, 1
// [Main]   mv s3, a0
// [Main]   j .aux40.216l5_7_0
// [Main] 
// [Main] .aux40.216l5_7_61:
// [Main]   addi a0, a0, 1
// [Main]   addi a1, a1, 1
// [Main]   j .aux40.216l5_7_58
// [Main] 
// [Main] .aux40.216l5_7_64:
// [Main]   addi a0, a0, 1
// [Main]   j .aux40.216l5_7_58
// [Main] 
// [Main] .aux40.216l5_7_65:
// [Main] 
// [Main] .aux40.216l5_7_67:
// [Main] 
// [Main] .aux40.216l5_7_68:
// [Main] 
// [Main] .aux40.216l5_7_69:
// [Main]   j .aux40.216l5_7_70
// [Main] 
// [Main] .aux40.216l5_7_18:
// [Main]   mv a0, s3
// [Main]   j .aux40.216l5_7_19
// [Main] 
// [Main] __end_text:
// [Main]   .p2align 2
// [Main]   .bss
// [Main]   .globl start
// [Main]   .type start, @object
// [Main] start:
// [Main]   .zero 4
// [Main] 
// [Wasm] Lowering function bf5l1_4
// [Wasm] Lowering insn Alloc(ty=Array(elem=Int32), mref=m0, fills=[Zero])
// [Wasm] Get Local name Mem(fref=f4, mref=m0) -> $f4.m0
// [Wasm] Lowering insn Op(ty=Int32, op=Mul, args=[Int32(val=1024), Int32(val=1024)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering insn Alloc(ty=Array(elem=Int32), mref=m1, fills=[Zero])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Mem(fref=f4, mref=m1) -> $f4.m1
// [Wasm] Lowering insn Alloc(ty=Array(elem=Int32), mref=m2, fills=[Zero])
// [Wasm] Get Local name Mem(fref=f4, mref=m2) -> $f4.m2
// [Wasm] Lowering insn Call(ty=Int32, f=f3, args=[Int32(val=0), Mem(fref=f4, mref=m0), FnParam(fref=f4, fpref=$f.0), Mem(fref=f4, mref=m1), FnParam(fref=f4, fpref=$f.1), Mem(fref=f4, mref=m2)])
// [Wasm] Get Local name Mem(fref=f4, mref=m0) -> $f4.m0
// [Wasm] Get Local name FnParam(fref=f4, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name Mem(fref=f4, mref=m1) -> $f4.m1
// [Wasm] Get Local name FnParam(fref=f4, fpref=$f.1) -> $$f.1
// [Wasm] Get Local name Mem(fref=f4, mref=m2) -> $f4.m2
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering control Return(args=[Unit])
// [Wasm] Get Local name FnParam(fref=f4, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name FnParam(fref=f4, fpref=$f.1) -> $$f.1
// [Wasm] Local Insn(iref=%1) -> $%1
// [Wasm] Local Mem(fref=f4, mref=m2) -> $f4.m2
// [Wasm] Local Mem(fref=f4, mref=m1) -> $f4.m1
// [Wasm] Local Mem(fref=f4, mref=m0) -> $f4.m0
// [Wasm] Local Insn(iref=%4) -> $%4
// [Wasm] Lowered function bf5l1_4 to wasm
// [Wasm] Lowering function read_prog140l3_8
// [Wasm] Lowering control Return(args=[BlockParam(bref=b12, bpref=$b.0)])
// [Wasm] Lowering insn Alloc(ty=Array(elem=Int32), mref=m0, fills=[Zero])
// [Wasm] Get Local name Mem(fref=f8, mref=m0) -> $f8.m0
// [Wasm] Lowering insn Op(ty=Int32, op=Mul, args=[Int32(val=1024), Int32(val=1024)])
// [Wasm] Get Local name Insn(iref=%5) -> $%5
// [Wasm] Lowering insn Alloc(ty=Array(elem=Int32), mref=m1, fills=[Zero])
// [Wasm] Get Local name Insn(iref=%5) -> $%5
// [Wasm] Get Local name Mem(fref=f8, mref=m1) -> $f8.m1
// [Wasm] Lowering insn Alloc(ty=Array(elem=Int32), mref=m2, fills=[Zero])
// [Wasm] Get Local name Mem(fref=f8, mref=m2) -> $f8.m2
// [Wasm] Lowering insn Call(ty=Int32, f=f7, args=[Int32(val=0), Mem(fref=f8, mref=m0), BlockParam(bref=b0, bpref=$b.0), BlockParam(bref=b0, bpref=$b.1), Mem(fref=f8, mref=m1), Mem(fref=f8, mref=m2)])
// [Wasm] Get Local name Mem(fref=f8, mref=m0) -> $f8.m0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Mem(fref=f8, mref=m1) -> $f8.m1
// [Wasm] Get Local name Mem(fref=f8, mref=m2) -> $f8.m2
// [Wasm] Get Local name Insn(iref=%8) -> $%8
// [Wasm] Lowering control Jump(target=b12, args=[Unit])
// [Wasm] Lowering control Jump(target=b12, args=[BlockParam(bref=b11, bpref=$b.0)])
// [Wasm] Lowering insn Call(ty=Unit, f=f4, args=[Insn(iref=%10), BlockParam(bref=b0, bpref=$b.1)])
// [Wasm] Get Local name Insn(iref=%10) -> $%10
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Lowering control Jump(target=b11, args=[Insn(iref=%13)])
// [Wasm] Lowering insn Store(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.1), offset=Insn(iref=%10), width=@32), val=Insn(iref=%11))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%10) -> $%10
// [Wasm] Get Local name Insn(iref=%11) -> $%11
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[Insn(iref=%10), Int32(val=1)])
// [Wasm] Get Local name Insn(iref=%10) -> $%10
// [Wasm] Get Local name Insn(iref=%15) -> $%15
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%15), BlockParam(bref=b0, bpref=$b.1)])
// [Wasm] Get Local name Insn(iref=%15) -> $%15
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Lowering insn Store(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.1), offset=BlockParam(bref=b0, bpref=$b.0), width=@32), val=BlockParam(bref=b6, bpref=$b.0))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%10) -> $%10
// [Wasm] Lowering insn Call(ty=Int32, f=f0, args=[])
// [Wasm] Get Local name Insn(iref=%11) -> $%11
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%11), Int32(val=-1)])
// [Wasm] Get Local name Insn(iref=%11) -> $%11
// [Wasm] Get Local name Insn(iref=%12) -> $%12
// [Wasm] Lowering control Branch(cond=Insn(iref=%12), t=b9, t_args=[], f=b10, f_args=[])
// [Wasm] Get Local name Insn(iref=%12) -> $%12
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[BlockParam(bref=b6, bpref=$b.0), Int32(val=-1)])
// [Wasm] Get Local name BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Lowering control Branch(cond=Insn(iref=%3), t=b7, t_args=[], f=b8, f_args=[])
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Lowering control Jump(target=b6, args=[Int32(val=-1)])
// [Wasm] Get Local name BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Lowering control Jump(target=b6, args=[BlockParam(bref=b5, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b5, bpref=$b.0) -> $b5.$b.0
// [Wasm] Get Local name BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Lowering control Jump(target=b5, args=[Int32(val=-1)])
// [Wasm] Get Local name BlockParam(bref=b5, bpref=$b.0) -> $b5.$b.0
// [Wasm] Lowering control Jump(target=b5, args=[Insn(iref=%0)])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Get Local name BlockParam(bref=b5, bpref=$b.0) -> $b5.$b.0
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%0), Int32(val=13)])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering control Branch(cond=Insn(iref=%2), t=b3, t_args=[], f=b4, f_args=[])
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering insn ExtCall(ty=Int32, ext_f="minimbt_read_char", args=[])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%0), Int32(val=10)])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering control Branch(cond=Insn(iref=%1), t=b1, t_args=[], f=b2, f_args=[])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering control Jump(target=b13, args=[FnParam(fref=f8, fpref=$f.0), FnParam(fref=f8, fpref=$f.1)])
// [Wasm] Get Local name FnParam(fref=f8, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name FnParam(fref=f8, fpref=$f.1) -> $$f.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name FnParam(fref=f8, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name FnParam(fref=f8, fpref=$f.1) -> $$f.1
// [Wasm] Local Insn(iref=%15) -> $%15
// [Wasm] Local Insn(iref=%8) -> $%8
// [Wasm] Local Insn(iref=%10) -> $%10
// [Wasm] Local BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Local BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Local Insn(iref=%5) -> $%5
// [Wasm] Local Insn(iref=%0) -> $%0
// [Wasm] Local Mem(fref=f8, mref=m1) -> $f8.m1
// [Wasm] Local Insn(iref=%3) -> $%3
// [Wasm] Local Mem(fref=f8, mref=m0) -> $f8.m0
// [Wasm] Local BlockParam(bref=b5, bpref=$b.0) -> $b5.$b.0
// [Wasm] Local BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Local Insn(iref=%2) -> $%2
// [Wasm] Local Insn(iref=%1) -> $%1
// [Wasm] Local Insn(iref=%11) -> $%11
// [Wasm] Local Mem(fref=f8, mref=m2) -> $f8.m2
// [Wasm] Local Insn(iref=%12) -> $%12
// [Wasm] Lowered function read_prog140l3_8 to wasm
// [Wasm] Lowering function main136l2_9
// [Wasm] Lowering control Return(args=[Unit])
// [Wasm] Lowering insn Call(ty=Unit, f=f4, args=[Int32(val=0), Mem(fref=f9, mref=m0)])
// [Wasm] Get Local name Mem(fref=f9, mref=m0) -> $f9.m0
// [Wasm] Lowering control Jump(target=b3, args=[Insn(iref=%3)])
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=Mem(fref=f9, mref=m0), index=0, width=@32), val=Insn(iref=%1))
// [Wasm] Get Local name Mem(fref=f9, mref=m0) -> $f9.m0
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[Int32(val=0), Int32(val=1)])
// [Wasm] Get Local name Insn(iref=%5) -> $%5
// [Wasm] Lowering insn Call(ty=Unit, f=f8, args=[Insn(iref=%5), Mem(fref=f9, mref=m0)])
// [Wasm] Get Local name Insn(iref=%5) -> $%5
// [Wasm] Get Local name Mem(fref=f9, mref=m0) -> $f9.m0
// [Wasm] Lowering control Jump(target=b3, args=[Insn(iref=%6)])
// [Wasm] Lowering insn Alloc(ty=Array(elem=Int32), mref=m0, fills=[Zero])
// [Wasm] Get Local name Mem(fref=f9, mref=m0) -> $f9.m0
// [Wasm] Lowering insn Call(ty=Int32, f=f0, args=[])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=-1)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering control Branch(cond=Insn(iref=%2), t=b1, t_args=[], f=b2, f_args=[])
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Local Insn(iref=%1) -> $%1
// [Wasm] Local Mem(fref=f9, mref=m0) -> $f9.m0
// [Wasm] Local Insn(iref=%5) -> $%5
// [Wasm] Local Insn(iref=%2) -> $%2
// [Wasm] Lowered function main136l2_9 to wasm
// [Wasm] Lowering function read_ch_until_newline_or_eof1l0_0
// [Wasm] Lowering control Return(args=[BlockParam(bref=b6, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Lowering control Jump(target=b6, args=[Int32(val=-1)])
// [Wasm] Get Local name BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Lowering control Jump(target=b6, args=[BlockParam(bref=b5, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b5, bpref=$b.0) -> $b5.$b.0
// [Wasm] Get Local name BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Lowering control Jump(target=b5, args=[Int32(val=-1)])
// [Wasm] Get Local name BlockParam(bref=b5, bpref=$b.0) -> $b5.$b.0
// [Wasm] Lowering control Jump(target=b5, args=[Insn(iref=%0)])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Get Local name BlockParam(bref=b5, bpref=$b.0) -> $b5.$b.0
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%0), Int32(val=13)])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering control Branch(cond=Insn(iref=%2), t=b3, t_args=[], f=b4, f_args=[])
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering insn ExtCall(ty=Int32, ext_f="minimbt_read_char", args=[])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%0), Int32(val=10)])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering control Branch(cond=Insn(iref=%1), t=b1, t_args=[], f=b2, f_args=[])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Local Insn(iref=%1) -> $%1
// [Wasm] Local BlockParam(bref=b5, bpref=$b.0) -> $b5.$b.0
// [Wasm] Local BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Local Insn(iref=%0) -> $%0
// [Wasm] Local Insn(iref=%2) -> $%2
// [Wasm] Lowered function read_ch_until_newline_or_eof1l0_0 to wasm
// [Wasm] Lowering function skip21l2_1
// [Wasm] Lowering control Return(args=[BlockParam(bref=b12, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b12, bpref=$b.0) -> $b12.$b.0
// [Wasm] Lowering control Jump(target=b12, args=[BlockParam(bref=b0, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b12, bpref=$b.0) -> $b12.$b.0
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.1), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%3), Insn(iref=%4), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3)])
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Lowering control Jump(target=b12, args=[BlockParam(bref=b11, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b11, bpref=$b.0) -> $b11.$b.0
// [Wasm] Get Local name BlockParam(bref=b12, bpref=$b.0) -> $b12.$b.0
// [Wasm] Lowering control Jump(target=b11, args=[BlockParam(bref=b10, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b10, bpref=$b.0) -> $b10.$b.0
// [Wasm] Get Local name BlockParam(bref=b11, bpref=$b.0) -> $b11.$b.0
// [Wasm] Lowering control Jump(target=b10, args=[BlockParam(bref=b9, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b9, bpref=$b.0) -> $b9.$b.0
// [Wasm] Get Local name BlockParam(bref=b10, bpref=$b.0) -> $b10.$b.0
// [Wasm] Lowering control Jump(target=b9, args=[BlockParam(bref=b0, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b9, bpref=$b.0) -> $b9.$b.0
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%8) -> $%8
// [Wasm] Lowering insn Op(ty=Int32, op=Sub, args=[BlockParam(bref=b0, bpref=$b.1), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%9) -> $%9
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%8), Insn(iref=%9), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3)])
// [Wasm] Get Local name Insn(iref=%8) -> $%8
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%9) -> $%9
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[BlockParam(bref=b0, bpref=$b.1), Int32(val=0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%7) -> $%7
// [Wasm] Lowering control Branch(cond=Insn(iref=%7), t=b7, t_args=[], f=b8, f_args=[])
// [Wasm] Get Local name Insn(iref=%7) -> $%7
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%11) -> $%11
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%11), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3)])
// [Wasm] Get Local name Insn(iref=%11) -> $%11
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=93)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Lowering control Branch(cond=Insn(iref=%6), t=b5, t_args=[], f=b6, f_args=[])
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.3), offset=BlockParam(bref=b0, bpref=$b.0), width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=91)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering control Branch(cond=Insn(iref=%2), t=b3, t_args=[], f=b4, f_args=[])
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering insn Op(ty=Bool, op=Le, args=[BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering control Branch(cond=Insn(iref=%0), t=b1, t_args=[], f=b2, f_args=[])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering control Jump(target=b13, args=[FnParam(fref=f1, fpref=$f.0), FnParam(fref=f1, fpref=$f.1), FnParam(fref=f1, fpref=$f.2), FnParam(fref=f1, fpref=$f.3)])
// [Wasm] Get Local name FnParam(fref=f1, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name FnParam(fref=f1, fpref=$f.1) -> $$f.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name FnParam(fref=f1, fpref=$f.2) -> $$f.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name FnParam(fref=f1, fpref=$f.3) -> $$f.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name FnParam(fref=f1, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name FnParam(fref=f1, fpref=$f.1) -> $$f.1
// [Wasm] Get Local name FnParam(fref=f1, fpref=$f.2) -> $$f.2
// [Wasm] Get Local name FnParam(fref=f1, fpref=$f.3) -> $$f.3
// [Wasm] Local BlockParam(bref=b12, bpref=$b.0) -> $b12.$b.0
// [Wasm] Local Insn(iref=%9) -> $%9
// [Wasm] Local BlockParam(bref=b10, bpref=$b.0) -> $b10.$b.0
// [Wasm] Local Insn(iref=%8) -> $%8
// [Wasm] Local BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Local BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Local BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Local BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Local Insn(iref=%0) -> $%0
// [Wasm] Local Insn(iref=%4) -> $%4
// [Wasm] Local Insn(iref=%3) -> $%3
// [Wasm] Local BlockParam(bref=b11, bpref=$b.0) -> $b11.$b.0
// [Wasm] Local Insn(iref=%7) -> $%7
// [Wasm] Local Insn(iref=%2) -> $%2
// [Wasm] Local Insn(iref=%1) -> $%1
// [Wasm] Local Insn(iref=%11) -> $%11
// [Wasm] Local Insn(iref=%6) -> $%6
// [Wasm] Local BlockParam(bref=b9, bpref=$b.0) -> $b9.$b.0
// [Wasm] Lowered function skip21l2_1 to wasm
// [Wasm] Lowering function lp108l4_2
// [Wasm] Lowering control Return(args=[BlockParam(bref=b6, bpref=$b.0)])
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.2), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Lowering insn Call(ty=Int32, f=f1, args=[Insn(iref=%3), Int32(val=0), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.4)])
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.5), index=0, width=@32), val=Insn(iref=%4))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering control Jump(target=b6, args=[Unit])
// [Wasm] Lowering control Jump(target=b6, args=[BlockParam(bref=b5, bpref=$b.0)])
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.2), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name Insn(iref=%12) -> $%12
// [Wasm] Lowering insn Call(ty=Int32, f=f1, args=[Insn(iref=%12), Int32(val=0), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.4)])
// [Wasm] Get Local name Insn(iref=%12) -> $%12
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name Insn(iref=%13) -> $%13
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.5), index=0, width=@32), val=Insn(iref=%13))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name Insn(iref=%13) -> $%13
// [Wasm] Lowering control Jump(target=b5, args=[Unit])
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.2), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name Insn(iref=%15) -> $%15
// [Wasm] Lowering insn Call(ty=Int32, f=f3, args=[Insn(iref=%15), BlockParam(bref=b0, bpref=$b.0), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [Wasm] Get Local name Insn(iref=%15) -> $%15
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name Insn(iref=%16) -> $%16
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.5), index=0, width=@32), val=Insn(iref=%16))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name Insn(iref=%16) -> $%16
// [Wasm] Lowering control Jump(target=b0, args=[BlockParam(bref=b0, bpref=$b.0), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.2), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Lowering insn Call(ty=Int32, f=f3, args=[Insn(iref=%6), BlockParam(bref=b0, bpref=$b.0), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name Insn(iref=%7) -> $%7
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.5), index=0, width=@32), val=Insn(iref=%7))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name Insn(iref=%7) -> $%7
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.0), index=0, width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%9) -> $%9
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.3), offset=Insn(iref=%9), width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name Insn(iref=%9) -> $%9
// [Wasm] Get Local name Insn(iref=%10) -> $%10
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%10), Int32(val=0)])
// [Wasm] Get Local name Insn(iref=%10) -> $%10
// [Wasm] Get Local name Insn(iref=%11) -> $%11
// [Wasm] Lowering control Branch(cond=Insn(iref=%11), t=b3, t_args=[], f=b4, f_args=[])
// [Wasm] Get Local name Insn(iref=%11) -> $%11
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.0), index=0, width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.3), offset=Insn(iref=%0), width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=0)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering control Branch(cond=Insn(iref=%2), t=b1, t_args=[], f=b2, f_args=[])
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering control Jump(target=b7, args=[FnParam(fref=f2, fpref=$f.0), FnParam(fref=f2, fpref=$f.1), FnParam(fref=f2, fpref=$f.2), FnParam(fref=f2, fpref=$f.3), FnParam(fref=f2, fpref=$f.4), FnParam(fref=f2, fpref=$f.5)])
// [Wasm] Get Local name FnParam(fref=f2, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name FnParam(fref=f2, fpref=$f.1) -> $$f.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name FnParam(fref=f2, fpref=$f.2) -> $$f.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name FnParam(fref=f2, fpref=$f.3) -> $$f.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name FnParam(fref=f2, fpref=$f.4) -> $$f.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name FnParam(fref=f2, fpref=$f.5) -> $$f.5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name FnParam(fref=f2, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name FnParam(fref=f2, fpref=$f.1) -> $$f.1
// [Wasm] Get Local name FnParam(fref=f2, fpref=$f.2) -> $$f.2
// [Wasm] Get Local name FnParam(fref=f2, fpref=$f.3) -> $$f.3
// [Wasm] Get Local name FnParam(fref=f2, fpref=$f.4) -> $$f.4
// [Wasm] Get Local name FnParam(fref=f2, fpref=$f.5) -> $$f.5
// [Wasm] Local Insn(iref=%15) -> $%15
// [Wasm] Local BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Local Insn(iref=%16) -> $%16
// [Wasm] Local Insn(iref=%9) -> $%9
// [Wasm] Local Insn(iref=%10) -> $%10
// [Wasm] Local BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Local BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Local BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Local BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Local BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Local Insn(iref=%0) -> $%0
// [Wasm] Local Insn(iref=%4) -> $%4
// [Wasm] Local Insn(iref=%3) -> $%3
// [Wasm] Local Insn(iref=%13) -> $%13
// [Wasm] Local Insn(iref=%7) -> $%7
// [Wasm] Local Insn(iref=%2) -> $%2
// [Wasm] Local Insn(iref=%1) -> $%1
// [Wasm] Local Insn(iref=%11) -> $%11
// [Wasm] Local Insn(iref=%6) -> $%6
// [Wasm] Local Insn(iref=%12) -> $%12
// [Wasm] Lowered function lp108l4_2 to wasm
// [Wasm] Lowering function aux40l3_3
// [Wasm] Lowering control Return(args=[BlockParam(bref=b36, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b36, bpref=$b.0) -> $b36.$b.0
// [Wasm] Lowering control Jump(target=b36, args=[BlockParam(bref=b0, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b36, bpref=$b.0) -> $b36.$b.0
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.1), index=0, width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[Insn(iref=%3), Int32(val=1)])
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.1), index=0, width=@32), val=Insn(iref=%4))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%6), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.1), index=0, width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%9) -> $%9
// [Wasm] Lowering insn Op(ty=Int32, op=Sub, args=[Insn(iref=%9), Int32(val=1)])
// [Wasm] Get Local name Insn(iref=%9) -> $%9
// [Wasm] Get Local name Insn(iref=%10) -> $%10
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.1), index=0, width=@32), val=Insn(iref=%10))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%10) -> $%10
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%12) -> $%12
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%12), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [Wasm] Get Local name Insn(iref=%12) -> $%12
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.1), index=0, width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%15) -> $%15
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.3), offset=Insn(iref=%15), width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name Insn(iref=%15) -> $%15
// [Wasm] Get Local name Insn(iref=%17) -> $%17
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[Insn(iref=%17), Int32(val=1)])
// [Wasm] Get Local name Insn(iref=%17) -> $%17
// [Wasm] Get Local name Insn(iref=%18) -> $%18
// [Wasm] Lowering insn Store(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.3), offset=Insn(iref=%15), width=@32), val=Insn(iref=%18))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name Insn(iref=%15) -> $%15
// [Wasm] Get Local name Insn(iref=%18) -> $%18
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%20) -> $%20
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%20), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [Wasm] Get Local name Insn(iref=%20) -> $%20
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.1), index=0, width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%23) -> $%23
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.3), offset=Insn(iref=%23), width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name Insn(iref=%23) -> $%23
// [Wasm] Get Local name Insn(iref=%25) -> $%25
// [Wasm] Lowering insn Op(ty=Int32, op=Sub, args=[Insn(iref=%25), Int32(val=1)])
// [Wasm] Get Local name Insn(iref=%25) -> $%25
// [Wasm] Get Local name Insn(iref=%26) -> $%26
// [Wasm] Lowering insn Store(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.3), offset=Insn(iref=%23), width=@32), val=Insn(iref=%26))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name Insn(iref=%23) -> $%23
// [Wasm] Get Local name Insn(iref=%26) -> $%26
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%28) -> $%28
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%28), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [Wasm] Get Local name Insn(iref=%28) -> $%28
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.1), index=0, width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%31) -> $%31
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.3), offset=Insn(iref=%31), width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name Insn(iref=%31) -> $%31
// [Wasm] Get Local name Insn(iref=%32) -> $%32
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_char", args=[Insn(iref=%32)])
// [Wasm] Get Local name Insn(iref=%32) -> $%32
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%34) -> $%34
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%34), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [Wasm] Get Local name Insn(iref=%34) -> $%34
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Lowering insn Store(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.3), offset=Insn(iref=%37), width=@32), val=BlockParam(bref=b20, bpref=$b.0))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name Insn(iref=%37) -> $%37
// [Wasm] Get Local name BlockParam(bref=b20, bpref=$b.0) -> $b20.$b.0
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%42) -> $%42
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%42), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [Wasm] Get Local name Insn(iref=%42) -> $%42
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Lowering control Jump(target=b20, args=[Int32(val=-1)])
// [Wasm] Get Local name BlockParam(bref=b20, bpref=$b.0) -> $b20.$b.0
// [Wasm] Lowering control Jump(target=b20, args=[BlockParam(bref=b19, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b19, bpref=$b.0) -> $b19.$b.0
// [Wasm] Get Local name BlockParam(bref=b20, bpref=$b.0) -> $b20.$b.0
// [Wasm] Lowering control Jump(target=b19, args=[Int32(val=-1)])
// [Wasm] Get Local name BlockParam(bref=b19, bpref=$b.0) -> $b19.$b.0
// [Wasm] Lowering control Jump(target=b19, args=[Insn(iref=%38)])
// [Wasm] Get Local name Insn(iref=%38) -> $%38
// [Wasm] Get Local name BlockParam(bref=b19, bpref=$b.0) -> $b19.$b.0
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%38), Int32(val=13)])
// [Wasm] Get Local name Insn(iref=%38) -> $%38
// [Wasm] Get Local name Insn(iref=%40) -> $%40
// [Wasm] Lowering control Branch(cond=Insn(iref=%40), t=b17, t_args=[], f=b18, f_args=[])
// [Wasm] Get Local name Insn(iref=%40) -> $%40
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.1), index=0, width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%37) -> $%37
// [Wasm] Lowering insn ExtCall(ty=Int32, ext_f="minimbt_read_char", args=[])
// [Wasm] Get Local name Insn(iref=%38) -> $%38
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%38), Int32(val=10)])
// [Wasm] Get Local name Insn(iref=%38) -> $%38
// [Wasm] Get Local name Insn(iref=%39) -> $%39
// [Wasm] Lowering control Branch(cond=Insn(iref=%39), t=b15, t_args=[], f=b16, f_args=[])
// [Wasm] Get Local name Insn(iref=%39) -> $%39
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.5), index=0, width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name Insn(iref=%56) -> $%56
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[Insn(iref=%56), Int32(val=1)])
// [Wasm] Get Local name Insn(iref=%56) -> $%56
// [Wasm] Get Local name Insn(iref=%57) -> $%57
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%57), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [Wasm] Get Local name Insn(iref=%57) -> $%57
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%49) -> $%49
// [Wasm] Lowering insn Call(ty=Int32, f=f1, args=[Insn(iref=%49), Int32(val=0), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.4)])
// [Wasm] Get Local name Insn(iref=%49) -> $%49
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name Insn(iref=%50) -> $%50
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.5), index=0, width=@32), val=Insn(iref=%50))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name Insn(iref=%50) -> $%50
// [Wasm] Lowering control Jump(target=b25, args=[Unit])
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%52) -> $%52
// [Wasm] Lowering insn Call(ty=Int32, f=f3, args=[Insn(iref=%52), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [Wasm] Get Local name Insn(iref=%52) -> $%52
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name Insn(iref=%53) -> $%53
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.5), index=0, width=@32), val=Insn(iref=%53))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name Insn(iref=%53) -> $%53
// [Wasm] Lowering insn Call(ty=Unit, f=f2, args=[BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.0), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Lowering control Jump(target=b25, args=[Insn(iref=%55)])
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.5), index=0, width=@32), val=BlockParam(bref=b0, bpref=$b.0))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.1), index=0, width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%46) -> $%46
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.3), offset=Insn(iref=%46), width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name Insn(iref=%46) -> $%46
// [Wasm] Get Local name Insn(iref=%47) -> $%47
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%47), Int32(val=0)])
// [Wasm] Get Local name Insn(iref=%47) -> $%47
// [Wasm] Get Local name Insn(iref=%48) -> $%48
// [Wasm] Lowering control Branch(cond=Insn(iref=%48), t=b23, t_args=[], f=b24, f_args=[])
// [Wasm] Get Local name Insn(iref=%48) -> $%48
// [Wasm] Lowering control Jump(target=b36, args=[BlockParam(bref=b35, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b35, bpref=$b.0) -> $b35.$b.0
// [Wasm] Get Local name BlockParam(bref=b36, bpref=$b.0) -> $b36.$b.0
// [Wasm] Lowering control Jump(target=b35, args=[BlockParam(bref=b34, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b34, bpref=$b.0) -> $b34.$b.0
// [Wasm] Get Local name BlockParam(bref=b35, bpref=$b.0) -> $b35.$b.0
// [Wasm] Lowering control Jump(target=b34, args=[BlockParam(bref=b33, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b33, bpref=$b.0) -> $b33.$b.0
// [Wasm] Get Local name BlockParam(bref=b34, bpref=$b.0) -> $b34.$b.0
// [Wasm] Lowering control Jump(target=b33, args=[BlockParam(bref=b32, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b32, bpref=$b.0) -> $b32.$b.0
// [Wasm] Get Local name BlockParam(bref=b33, bpref=$b.0) -> $b33.$b.0
// [Wasm] Lowering control Jump(target=b32, args=[BlockParam(bref=b31, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b31, bpref=$b.0) -> $b31.$b.0
// [Wasm] Get Local name BlockParam(bref=b32, bpref=$b.0) -> $b32.$b.0
// [Wasm] Lowering control Jump(target=b31, args=[BlockParam(bref=b30, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b30, bpref=$b.0) -> $b30.$b.0
// [Wasm] Get Local name BlockParam(bref=b31, bpref=$b.0) -> $b31.$b.0
// [Wasm] Lowering control Jump(target=b30, args=[BlockParam(bref=b29, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b29, bpref=$b.0) -> $b29.$b.0
// [Wasm] Get Local name BlockParam(bref=b30, bpref=$b.0) -> $b30.$b.0
// [Wasm] Lowering control Jump(target=b29, args=[BlockParam(bref=b28, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b28, bpref=$b.0) -> $b28.$b.0
// [Wasm] Get Local name BlockParam(bref=b29, bpref=$b.0) -> $b29.$b.0
// [Wasm] Lowering control Jump(target=b28, args=[BlockParam(bref=b0, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b28, bpref=$b.0) -> $b28.$b.0
// [Wasm] Lowering control Jump(target=b28, args=[BlockParam(bref=b0, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b28, bpref=$b.0) -> $b28.$b.0
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=93)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%59) -> $%59
// [Wasm] Lowering control Branch(cond=Insn(iref=%59), t=b26, t_args=[], f=b27, f_args=[])
// [Wasm] Get Local name Insn(iref=%59) -> $%59
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=91)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%44) -> $%44
// [Wasm] Lowering control Branch(cond=Insn(iref=%44), t=b21, t_args=[], f=b22, f_args=[])
// [Wasm] Get Local name Insn(iref=%44) -> $%44
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=44)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%36) -> $%36
// [Wasm] Lowering control Branch(cond=Insn(iref=%36), t=b13, t_args=[], f=b14, f_args=[])
// [Wasm] Get Local name Insn(iref=%36) -> $%36
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=46)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%30) -> $%30
// [Wasm] Lowering control Branch(cond=Insn(iref=%30), t=b11, t_args=[], f=b12, f_args=[])
// [Wasm] Get Local name Insn(iref=%30) -> $%30
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=45)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%22) -> $%22
// [Wasm] Lowering control Branch(cond=Insn(iref=%22), t=b9, t_args=[], f=b10, f_args=[])
// [Wasm] Get Local name Insn(iref=%22) -> $%22
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=43)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%14) -> $%14
// [Wasm] Lowering control Branch(cond=Insn(iref=%14), t=b7, t_args=[], f=b8, f_args=[])
// [Wasm] Get Local name Insn(iref=%14) -> $%14
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=60)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%8) -> $%8
// [Wasm] Lowering control Branch(cond=Insn(iref=%8), t=b5, t_args=[], f=b6, f_args=[])
// [Wasm] Get Local name Insn(iref=%8) -> $%8
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.4), offset=BlockParam(bref=b0, bpref=$b.0), width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=62)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering control Branch(cond=Insn(iref=%2), t=b3, t_args=[], f=b4, f_args=[])
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering insn Op(ty=Bool, op=Le, args=[BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering control Branch(cond=Insn(iref=%0), t=b1, t_args=[], f=b2, f_args=[])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering control Jump(target=b37, args=[FnParam(fref=f3, fpref=$f.0), FnParam(fref=f3, fpref=$f.1), FnParam(fref=f3, fpref=$f.2), FnParam(fref=f3, fpref=$f.3), FnParam(fref=f3, fpref=$f.4), FnParam(fref=f3, fpref=$f.5)])
// [Wasm] Get Local name FnParam(fref=f3, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name FnParam(fref=f3, fpref=$f.1) -> $$f.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name FnParam(fref=f3, fpref=$f.2) -> $$f.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name FnParam(fref=f3, fpref=$f.3) -> $$f.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name FnParam(fref=f3, fpref=$f.4) -> $$f.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name FnParam(fref=f3, fpref=$f.5) -> $$f.5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name FnParam(fref=f3, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name FnParam(fref=f3, fpref=$f.1) -> $$f.1
// [Wasm] Get Local name FnParam(fref=f3, fpref=$f.2) -> $$f.2
// [Wasm] Get Local name FnParam(fref=f3, fpref=$f.3) -> $$f.3
// [Wasm] Get Local name FnParam(fref=f3, fpref=$f.4) -> $$f.4
// [Wasm] Get Local name FnParam(fref=f3, fpref=$f.5) -> $$f.5
// [Wasm] Local BlockParam(bref=b31, bpref=$b.0) -> $b31.$b.0
// [Wasm] Local Insn(iref=%15) -> $%15
// [Wasm] Local BlockParam(bref=b28, bpref=$b.0) -> $b28.$b.0
// [Wasm] Local BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Local Insn(iref=%8) -> $%8
// [Wasm] Local Insn(iref=%10) -> $%10
// [Wasm] Local BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Local BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Local BlockParam(bref=b34, bpref=$b.0) -> $b34.$b.0
// [Wasm] Local Insn(iref=%50) -> $%50
// [Wasm] Local Insn(iref=%25) -> $%25
// [Wasm] Local Insn(iref=%14) -> $%14
// [Wasm] Local Insn(iref=%39) -> $%39
// [Wasm] Local Insn(iref=%59) -> $%59
// [Wasm] Local BlockParam(bref=b35, bpref=$b.0) -> $b35.$b.0
// [Wasm] Local Insn(iref=%4) -> $%4
// [Wasm] Local Insn(iref=%56) -> $%56
// [Wasm] Local Insn(iref=%49) -> $%49
// [Wasm] Local Insn(iref=%52) -> $%52
// [Wasm] Local Insn(iref=%42) -> $%42
// [Wasm] Local Insn(iref=%44) -> $%44
// [Wasm] Local Insn(iref=%32) -> $%32
// [Wasm] Local Insn(iref=%1) -> $%1
// [Wasm] Local Insn(iref=%26) -> $%26
// [Wasm] Local Insn(iref=%57) -> $%57
// [Wasm] Local Insn(iref=%6) -> $%6
// [Wasm] Local Insn(iref=%31) -> $%31
// [Wasm] Local BlockParam(bref=b32, bpref=$b.0) -> $b32.$b.0
// [Wasm] Local BlockParam(bref=b36, bpref=$b.0) -> $b36.$b.0
// [Wasm] Local BlockParam(bref=b19, bpref=$b.0) -> $b19.$b.0
// [Wasm] Local BlockParam(bref=b29, bpref=$b.0) -> $b29.$b.0
// [Wasm] Local Insn(iref=%28) -> $%28
// [Wasm] Local Insn(iref=%38) -> $%38
// [Wasm] Local Insn(iref=%46) -> $%46
// [Wasm] Local Insn(iref=%9) -> $%9
// [Wasm] Local Insn(iref=%37) -> $%37
// [Wasm] Local Insn(iref=%53) -> $%53
// [Wasm] Local BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Local BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Local BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Local Insn(iref=%47) -> $%47
// [Wasm] Local Insn(iref=%0) -> $%0
// [Wasm] Local Insn(iref=%3) -> $%3
// [Wasm] Local Insn(iref=%18) -> $%18
// [Wasm] Local BlockParam(bref=b33, bpref=$b.0) -> $b33.$b.0
// [Wasm] Local Insn(iref=%22) -> $%22
// [Wasm] Local Insn(iref=%17) -> $%17
// [Wasm] Local Insn(iref=%23) -> $%23
// [Wasm] Local Insn(iref=%48) -> $%48
// [Wasm] Local Insn(iref=%2) -> $%2
// [Wasm] Local Insn(iref=%20) -> $%20
// [Wasm] Local Insn(iref=%30) -> $%30
// [Wasm] Local BlockParam(bref=b30, bpref=$b.0) -> $b30.$b.0
// [Wasm] Local Insn(iref=%34) -> $%34
// [Wasm] Local BlockParam(bref=b20, bpref=$b.0) -> $b20.$b.0
// [Wasm] Local Insn(iref=%40) -> $%40
// [Wasm] Local Insn(iref=%36) -> $%36
// [Wasm] Local Insn(iref=%12) -> $%12
// [Wasm] Lowered function aux40l3_3 to wasm
// [Wasm] Lowering function aux40.216l5_7
// [Wasm] Lowering control Return(args=[BlockParam(bref=b27, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b27, bpref=$b.0) -> $b27.$b.0
// [Wasm] Lowering control Jump(target=b27, args=[BlockParam(bref=b0, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b27, bpref=$b.0) -> $b27.$b.0
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.1), index=0, width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[Insn(iref=%3), Int32(val=1)])
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.1), index=0, width=@32), val=Insn(iref=%4))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%6), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.1), index=0, width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%9) -> $%9
// [Wasm] Lowering insn Op(ty=Int32, op=Sub, args=[Insn(iref=%9), Int32(val=1)])
// [Wasm] Get Local name Insn(iref=%9) -> $%9
// [Wasm] Get Local name Insn(iref=%10) -> $%10
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.1), index=0, width=@32), val=Insn(iref=%10))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%10) -> $%10
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%12) -> $%12
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%12), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [Wasm] Get Local name Insn(iref=%12) -> $%12
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.1), index=0, width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%15) -> $%15
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.4), offset=Insn(iref=%15), width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name Insn(iref=%15) -> $%15
// [Wasm] Get Local name Insn(iref=%17) -> $%17
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[Insn(iref=%17), Int32(val=1)])
// [Wasm] Get Local name Insn(iref=%17) -> $%17
// [Wasm] Get Local name Insn(iref=%18) -> $%18
// [Wasm] Lowering insn Store(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.4), offset=Insn(iref=%15), width=@32), val=Insn(iref=%18))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name Insn(iref=%15) -> $%15
// [Wasm] Get Local name Insn(iref=%18) -> $%18
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%20) -> $%20
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%20), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [Wasm] Get Local name Insn(iref=%20) -> $%20
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.1), index=0, width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%23) -> $%23
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.4), offset=Insn(iref=%23), width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name Insn(iref=%23) -> $%23
// [Wasm] Get Local name Insn(iref=%25) -> $%25
// [Wasm] Lowering insn Op(ty=Int32, op=Sub, args=[Insn(iref=%25), Int32(val=1)])
// [Wasm] Get Local name Insn(iref=%25) -> $%25
// [Wasm] Get Local name Insn(iref=%26) -> $%26
// [Wasm] Lowering insn Store(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.4), offset=Insn(iref=%23), width=@32), val=Insn(iref=%26))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name Insn(iref=%23) -> $%23
// [Wasm] Get Local name Insn(iref=%26) -> $%26
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%28) -> $%28
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%28), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [Wasm] Get Local name Insn(iref=%28) -> $%28
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.1), index=0, width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%31) -> $%31
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.4), offset=Insn(iref=%31), width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name Insn(iref=%31) -> $%31
// [Wasm] Get Local name Insn(iref=%32) -> $%32
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_char", args=[Insn(iref=%32)])
// [Wasm] Get Local name Insn(iref=%32) -> $%32
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%34) -> $%34
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%34), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [Wasm] Get Local name Insn(iref=%34) -> $%34
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.1), index=0, width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%37) -> $%37
// [Wasm] Lowering insn Call(ty=Int32, f=f0, args=[])
// [Wasm] Get Local name Insn(iref=%38) -> $%38
// [Wasm] Lowering insn Store(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.4), offset=Insn(iref=%37), width=@32), val=Insn(iref=%38))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name Insn(iref=%37) -> $%37
// [Wasm] Get Local name Insn(iref=%38) -> $%38
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%40) -> $%40
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%40), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [Wasm] Get Local name Insn(iref=%40) -> $%40
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.5), index=0, width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name Insn(iref=%45) -> $%45
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[Insn(iref=%45), Int32(val=1)])
// [Wasm] Get Local name Insn(iref=%45) -> $%45
// [Wasm] Get Local name Insn(iref=%46) -> $%46
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%46), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [Wasm] Get Local name Insn(iref=%46) -> $%46
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Lowering control Jump(target=b30, args=[BlockParam(bref=b52, bpref=$b.0)])
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b49, bpref=$b.5), index=0, width=@32), val=BlockParam(bref=b55, bpref=$b.0))
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.5) -> $b49.$b.5
// [Wasm] Get Local name BlockParam(bref=b55, bpref=$b.0) -> $b55.$b.0
// [Wasm] Lowering control Jump(target=b52, args=[Unit])
// [Wasm] Lowering control Jump(target=b55, args=[BlockParam(bref=b70, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b70, bpref=$b.0) -> $b70.$b.0
// [Wasm] Get Local name BlockParam(bref=b55, bpref=$b.0) -> $b55.$b.0
// [Wasm] Lowering control Jump(target=b70, args=[BlockParam(bref=b58, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.0) -> $b58.$b.0
// [Wasm] Get Local name BlockParam(bref=b70, bpref=$b.0) -> $b70.$b.0
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b58, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.0) -> $b58.$b.0
// [Wasm] Get Local name Insn(iref=%61) -> $%61
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b58, bpref=$b.1), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.1) -> $b58.$b.1
// [Wasm] Get Local name Insn(iref=%62) -> $%62
// [Wasm] Lowering control Jump(target=b58, args=[Insn(iref=%61), Insn(iref=%62), BlockParam(bref=b58, bpref=$b.2), BlockParam(bref=b58, bpref=$b.3)])
// [Wasm] Get Local name Insn(iref=%61) -> $%61
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.0) -> $b58.$b.0
// [Wasm] Get Local name Insn(iref=%62) -> $%62
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.1) -> $b58.$b.1
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.2) -> $b58.$b.2
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.2) -> $b58.$b.2
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.3) -> $b58.$b.3
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.3) -> $b58.$b.3
// [Wasm] Lowering control Jump(target=b70, args=[BlockParam(bref=b69, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b69, bpref=$b.0) -> $b69.$b.0
// [Wasm] Get Local name BlockParam(bref=b70, bpref=$b.0) -> $b70.$b.0
// [Wasm] Lowering control Jump(target=b69, args=[BlockParam(bref=b68, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b68, bpref=$b.0) -> $b68.$b.0
// [Wasm] Get Local name BlockParam(bref=b69, bpref=$b.0) -> $b69.$b.0
// [Wasm] Lowering control Jump(target=b68, args=[BlockParam(bref=b67, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b67, bpref=$b.0) -> $b67.$b.0
// [Wasm] Get Local name BlockParam(bref=b68, bpref=$b.0) -> $b68.$b.0
// [Wasm] Lowering control Jump(target=b67, args=[BlockParam(bref=b58, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.0) -> $b58.$b.0
// [Wasm] Get Local name BlockParam(bref=b67, bpref=$b.0) -> $b67.$b.0
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b58, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.0) -> $b58.$b.0
// [Wasm] Get Local name Insn(iref=%66) -> $%66
// [Wasm] Lowering insn Op(ty=Int32, op=Sub, args=[BlockParam(bref=b58, bpref=$b.1), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.1) -> $b58.$b.1
// [Wasm] Get Local name Insn(iref=%67) -> $%67
// [Wasm] Lowering control Jump(target=b58, args=[Insn(iref=%66), Insn(iref=%67), BlockParam(bref=b58, bpref=$b.2), BlockParam(bref=b58, bpref=$b.3)])
// [Wasm] Get Local name Insn(iref=%66) -> $%66
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.0) -> $b58.$b.0
// [Wasm] Get Local name Insn(iref=%67) -> $%67
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.1) -> $b58.$b.1
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.2) -> $b58.$b.2
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.2) -> $b58.$b.2
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.3) -> $b58.$b.3
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.3) -> $b58.$b.3
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[BlockParam(bref=b58, bpref=$b.1), Int32(val=0)])
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.1) -> $b58.$b.1
// [Wasm] Get Local name Insn(iref=%65) -> $%65
// [Wasm] Lowering control Branch(cond=Insn(iref=%65), t=b65, t_args=[], f=b66, f_args=[])
// [Wasm] Get Local name Insn(iref=%65) -> $%65
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b58, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.0) -> $b58.$b.0
// [Wasm] Get Local name Insn(iref=%69) -> $%69
// [Wasm] Lowering control Jump(target=b58, args=[Insn(iref=%69), BlockParam(bref=b58, bpref=$b.1), BlockParam(bref=b58, bpref=$b.2), BlockParam(bref=b58, bpref=$b.3)])
// [Wasm] Get Local name Insn(iref=%69) -> $%69
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.0) -> $b58.$b.0
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.1) -> $b58.$b.1
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.1) -> $b58.$b.1
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.2) -> $b58.$b.2
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.2) -> $b58.$b.2
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.3) -> $b58.$b.3
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.3) -> $b58.$b.3
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%59), Int32(val=93)])
// [Wasm] Get Local name Insn(iref=%59) -> $%59
// [Wasm] Get Local name Insn(iref=%64) -> $%64
// [Wasm] Lowering control Branch(cond=Insn(iref=%64), t=b63, t_args=[], f=b64, f_args=[])
// [Wasm] Get Local name Insn(iref=%64) -> $%64
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b58, bpref=$b.3), offset=BlockParam(bref=b58, bpref=$b.0), width=@32))
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.3) -> $b58.$b.3
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.0) -> $b58.$b.0
// [Wasm] Get Local name Insn(iref=%59) -> $%59
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%59), Int32(val=91)])
// [Wasm] Get Local name Insn(iref=%59) -> $%59
// [Wasm] Get Local name Insn(iref=%60) -> $%60
// [Wasm] Lowering control Branch(cond=Insn(iref=%60), t=b61, t_args=[], f=b62, f_args=[])
// [Wasm] Get Local name Insn(iref=%60) -> $%60
// [Wasm] Lowering insn Op(ty=Bool, op=Le, args=[BlockParam(bref=b58, bpref=$b.2), BlockParam(bref=b58, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.2) -> $b58.$b.2
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.0) -> $b58.$b.0
// [Wasm] Get Local name Insn(iref=%58) -> $%58
// [Wasm] Lowering control Branch(cond=Insn(iref=%58), t=b59, t_args=[], f=b60, f_args=[])
// [Wasm] Get Local name Insn(iref=%58) -> $%58
// [Wasm] Lowering control Jump(target=b71, args=[Insn(iref=%52), Int32(val=0), BlockParam(bref=b49, bpref=$b.1), BlockParam(bref=b49, bpref=$b.3)])
// [Wasm] Get Local name Insn(iref=%52) -> $%52
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.0) -> $b58.$b.0
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.1) -> $b58.$b.1
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.1) -> $b49.$b.1
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.2) -> $b58.$b.2
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.3) -> $b49.$b.3
// [Wasm] Get Local name BlockParam(bref=b58, bpref=$b.3) -> $b58.$b.3
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b49, bpref=$b.2), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.2) -> $b49.$b.2
// [Wasm] Get Local name Insn(iref=%52) -> $%52
// [Wasm] Lowering control Jump(target=b72, args=[])
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b49, bpref=$b.2), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.2) -> $b49.$b.2
// [Wasm] Get Local name Insn(iref=%55) -> $%55
// [Wasm] Lowering insn Call(ty=Int32, f=f7, args=[Insn(iref=%55), BlockParam(bref=b49, bpref=$b.0), BlockParam(bref=b49, bpref=$b.1), BlockParam(bref=b49, bpref=$b.3), BlockParam(bref=b49, bpref=$b.4), BlockParam(bref=b49, bpref=$b.5)])
// [Wasm] Get Local name Insn(iref=%55) -> $%55
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.0) -> $b49.$b.0
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.1) -> $b49.$b.1
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.3) -> $b49.$b.3
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.4) -> $b49.$b.4
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.5) -> $b49.$b.5
// [Wasm] Get Local name Insn(iref=%56) -> $%56
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b49, bpref=$b.5), index=0, width=@32), val=Insn(iref=%56))
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.5) -> $b49.$b.5
// [Wasm] Get Local name Insn(iref=%56) -> $%56
// [Wasm] Lowering control Jump(target=b49, args=[BlockParam(bref=b49, bpref=$b.0), BlockParam(bref=b49, bpref=$b.1), BlockParam(bref=b49, bpref=$b.2), BlockParam(bref=b49, bpref=$b.3), BlockParam(bref=b49, bpref=$b.4), BlockParam(bref=b49, bpref=$b.5)])
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.0) -> $b49.$b.0
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.0) -> $b49.$b.0
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.1) -> $b49.$b.1
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.1) -> $b49.$b.1
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.2) -> $b49.$b.2
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.2) -> $b49.$b.2
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.3) -> $b49.$b.3
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.3) -> $b49.$b.3
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.4) -> $b49.$b.4
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.4) -> $b49.$b.4
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.5) -> $b49.$b.5
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.5) -> $b49.$b.5
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b49, bpref=$b.0), index=0, width=@32))
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.0) -> $b49.$b.0
// [Wasm] Get Local name Insn(iref=%49) -> $%49
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b49, bpref=$b.4), offset=Insn(iref=%49), width=@32))
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.4) -> $b49.$b.4
// [Wasm] Get Local name Insn(iref=%49) -> $%49
// [Wasm] Get Local name Insn(iref=%50) -> $%50
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%50), Int32(val=0)])
// [Wasm] Get Local name Insn(iref=%50) -> $%50
// [Wasm] Get Local name Insn(iref=%51) -> $%51
// [Wasm] Lowering control Branch(cond=Insn(iref=%51), t=b50, t_args=[], f=b51, f_args=[])
// [Wasm] Get Local name Insn(iref=%51) -> $%51
// [Wasm] Lowering control Jump(target=b53, args=[BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.0), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.0) -> $b49.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.1) -> $b49.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.2) -> $b49.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.3) -> $b49.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.4) -> $b49.$b.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name BlockParam(bref=b49, bpref=$b.5) -> $b49.$b.5
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=BlockParam(bref=b0, bpref=$b.5), index=0, width=@32), val=BlockParam(bref=b0, bpref=$b.0))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Lowering control Jump(target=b54, args=[])
// [Wasm] Lowering control Jump(target=b27, args=[BlockParam(bref=b26, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b26, bpref=$b.0) -> $b26.$b.0
// [Wasm] Get Local name BlockParam(bref=b27, bpref=$b.0) -> $b27.$b.0
// [Wasm] Lowering control Jump(target=b26, args=[BlockParam(bref=b25, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b25, bpref=$b.0) -> $b25.$b.0
// [Wasm] Get Local name BlockParam(bref=b26, bpref=$b.0) -> $b26.$b.0
// [Wasm] Lowering control Jump(target=b25, args=[BlockParam(bref=b24, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b24, bpref=$b.0) -> $b24.$b.0
// [Wasm] Get Local name BlockParam(bref=b25, bpref=$b.0) -> $b25.$b.0
// [Wasm] Lowering control Jump(target=b24, args=[BlockParam(bref=b23, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b23, bpref=$b.0) -> $b23.$b.0
// [Wasm] Get Local name BlockParam(bref=b24, bpref=$b.0) -> $b24.$b.0
// [Wasm] Lowering control Jump(target=b23, args=[BlockParam(bref=b22, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b22, bpref=$b.0) -> $b22.$b.0
// [Wasm] Get Local name BlockParam(bref=b23, bpref=$b.0) -> $b23.$b.0
// [Wasm] Lowering control Jump(target=b22, args=[BlockParam(bref=b21, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b21, bpref=$b.0) -> $b21.$b.0
// [Wasm] Get Local name BlockParam(bref=b22, bpref=$b.0) -> $b22.$b.0
// [Wasm] Lowering control Jump(target=b21, args=[BlockParam(bref=b20, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b20, bpref=$b.0) -> $b20.$b.0
// [Wasm] Get Local name BlockParam(bref=b21, bpref=$b.0) -> $b21.$b.0
// [Wasm] Lowering control Jump(target=b20, args=[BlockParam(bref=b19, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b19, bpref=$b.0) -> $b19.$b.0
// [Wasm] Get Local name BlockParam(bref=b20, bpref=$b.0) -> $b20.$b.0
// [Wasm] Lowering control Jump(target=b19, args=[BlockParam(bref=b0, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b19, bpref=$b.0) -> $b19.$b.0
// [Wasm] Lowering control Jump(target=b19, args=[BlockParam(bref=b0, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b19, bpref=$b.0) -> $b19.$b.0
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=93)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%48) -> $%48
// [Wasm] Lowering control Branch(cond=Insn(iref=%48), t=b17, t_args=[], f=b18, f_args=[])
// [Wasm] Get Local name Insn(iref=%48) -> $%48
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=91)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%42) -> $%42
// [Wasm] Lowering control Branch(cond=Insn(iref=%42), t=b15, t_args=[], f=b16, f_args=[])
// [Wasm] Get Local name Insn(iref=%42) -> $%42
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=44)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%36) -> $%36
// [Wasm] Lowering control Branch(cond=Insn(iref=%36), t=b13, t_args=[], f=b14, f_args=[])
// [Wasm] Get Local name Insn(iref=%36) -> $%36
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=46)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%30) -> $%30
// [Wasm] Lowering control Branch(cond=Insn(iref=%30), t=b11, t_args=[], f=b12, f_args=[])
// [Wasm] Get Local name Insn(iref=%30) -> $%30
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=45)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%22) -> $%22
// [Wasm] Lowering control Branch(cond=Insn(iref=%22), t=b9, t_args=[], f=b10, f_args=[])
// [Wasm] Get Local name Insn(iref=%22) -> $%22
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=43)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%14) -> $%14
// [Wasm] Lowering control Branch(cond=Insn(iref=%14), t=b7, t_args=[], f=b8, f_args=[])
// [Wasm] Get Local name Insn(iref=%14) -> $%14
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=60)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%8) -> $%8
// [Wasm] Lowering control Branch(cond=Insn(iref=%8), t=b5, t_args=[], f=b6, f_args=[])
// [Wasm] Get Local name Insn(iref=%8) -> $%8
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.3), offset=BlockParam(bref=b0, bpref=$b.0), width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=62)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering control Branch(cond=Insn(iref=%2), t=b3, t_args=[], f=b4, f_args=[])
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering insn Op(ty=Bool, op=Le, args=[BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering control Branch(cond=Insn(iref=%0), t=b1, t_args=[], f=b2, f_args=[])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering control Jump(target=b28, args=[FnParam(fref=f7, fpref=$f.0), FnParam(fref=f7, fpref=$f.1), FnParam(fref=f7, fpref=$f.2), FnParam(fref=f7, fpref=$f.3), FnParam(fref=f7, fpref=$f.4), FnParam(fref=f7, fpref=$f.5)])
// [Wasm] Get Local name FnParam(fref=f7, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name FnParam(fref=f7, fpref=$f.1) -> $$f.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name FnParam(fref=f7, fpref=$f.2) -> $$f.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name FnParam(fref=f7, fpref=$f.3) -> $$f.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name FnParam(fref=f7, fpref=$f.4) -> $$f.4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Get Local name FnParam(fref=f7, fpref=$f.5) -> $$f.5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Get Local name FnParam(fref=f7, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name FnParam(fref=f7, fpref=$f.1) -> $$f.1
// [Wasm] Get Local name FnParam(fref=f7, fpref=$f.2) -> $$f.2
// [Wasm] Get Local name FnParam(fref=f7, fpref=$f.3) -> $$f.3
// [Wasm] Get Local name FnParam(fref=f7, fpref=$f.4) -> $$f.4
// [Wasm] Get Local name FnParam(fref=f7, fpref=$f.5) -> $$f.5
// [Wasm] Local BlockParam(bref=b69, bpref=$b.0) -> $b69.$b.0
// [Wasm] Local Insn(iref=%15) -> $%15
// [Wasm] Local BlockParam(bref=b49, bpref=$b.4) -> $b49.$b.4
// [Wasm] Local Insn(iref=%8) -> $%8
// [Wasm] Local Insn(iref=%10) -> $%10
// [Wasm] Local BlockParam(bref=b49, bpref=$b.0) -> $b49.$b.0
// [Wasm] Local BlockParam(bref=b0, bpref=$b.4) -> $b0.$b.4
// [Wasm] Local Insn(iref=%25) -> $%25
// [Wasm] Local Insn(iref=%59) -> $%59
// [Wasm] Local BlockParam(bref=b26, bpref=$b.0) -> $b26.$b.0
// [Wasm] Local BlockParam(bref=b67, bpref=$b.0) -> $b67.$b.0
// [Wasm] Local Insn(iref=%4) -> $%4
// [Wasm] Local BlockParam(bref=b25, bpref=$b.0) -> $b25.$b.0
// [Wasm] Local Insn(iref=%56) -> $%56
// [Wasm] Local Insn(iref=%49) -> $%49
// [Wasm] Local Insn(iref=%42) -> $%42
// [Wasm] Local Insn(iref=%65) -> $%65
// [Wasm] Local Insn(iref=%26) -> $%26
// [Wasm] Local BlockParam(bref=b49, bpref=$b.2) -> $b49.$b.2
// [Wasm] Local BlockParam(bref=b49, bpref=$b.5) -> $b49.$b.5
// [Wasm] Local BlockParam(bref=b23, bpref=$b.0) -> $b23.$b.0
// [Wasm] Local BlockParam(bref=b24, bpref=$b.0) -> $b24.$b.0
// [Wasm] Local Insn(iref=%31) -> $%31
// [Wasm] Local Insn(iref=%64) -> $%64
// [Wasm] Local BlockParam(bref=b19, bpref=$b.0) -> $b19.$b.0
// [Wasm] Local BlockParam(bref=b22, bpref=$b.0) -> $b22.$b.0
// [Wasm] Local Insn(iref=%38) -> $%38
// [Wasm] Local BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Local Insn(iref=%67) -> $%67
// [Wasm] Local Insn(iref=%60) -> $%60
// [Wasm] Local BlockParam(bref=b27, bpref=$b.0) -> $b27.$b.0
// [Wasm] Local Insn(iref=%55) -> $%55
// [Wasm] Local Insn(iref=%66) -> $%66
// [Wasm] Local Insn(iref=%23) -> $%23
// [Wasm] Local Insn(iref=%48) -> $%48
// [Wasm] Local Insn(iref=%20) -> $%20
// [Wasm] Local BlockParam(bref=b21, bpref=$b.0) -> $b21.$b.0
// [Wasm] Local BlockParam(bref=b58, bpref=$b.2) -> $b58.$b.2
// [Wasm] Local Insn(iref=%34) -> $%34
// [Wasm] Local BlockParam(bref=b20, bpref=$b.0) -> $b20.$b.0
// [Wasm] Local Insn(iref=%36) -> $%36
// [Wasm] Local BlockParam(bref=b70, bpref=$b.0) -> $b70.$b.0
// [Wasm] Local BlockParam(bref=b0, bpref=$b.5) -> $b0.$b.5
// [Wasm] Local BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Local Insn(iref=%50) -> $%50
// [Wasm] Local Insn(iref=%14) -> $%14
// [Wasm] Local Insn(iref=%51) -> $%51
// [Wasm] Local BlockParam(bref=b58, bpref=$b.0) -> $b58.$b.0
// [Wasm] Local Insn(iref=%52) -> $%52
// [Wasm] Local BlockParam(bref=b68, bpref=$b.0) -> $b68.$b.0
// [Wasm] Local Insn(iref=%32) -> $%32
// [Wasm] Local Insn(iref=%58) -> $%58
// [Wasm] Local BlockParam(bref=b58, bpref=$b.1) -> $b58.$b.1
// [Wasm] Local Insn(iref=%1) -> $%1
// [Wasm] Local BlockParam(bref=b55, bpref=$b.0) -> $b55.$b.0
// [Wasm] Local Insn(iref=%6) -> $%6
// [Wasm] Local Insn(iref=%62) -> $%62
// [Wasm] Local Insn(iref=%28) -> $%28
// [Wasm] Local Insn(iref=%46) -> $%46
// [Wasm] Local Insn(iref=%9) -> $%9
// [Wasm] Local Insn(iref=%37) -> $%37
// [Wasm] Local BlockParam(bref=b58, bpref=$b.3) -> $b58.$b.3
// [Wasm] Local BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Local Insn(iref=%45) -> $%45
// [Wasm] Local BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Local BlockParam(bref=b49, bpref=$b.3) -> $b49.$b.3
// [Wasm] Local Insn(iref=%0) -> $%0
// [Wasm] Local Insn(iref=%61) -> $%61
// [Wasm] Local Insn(iref=%3) -> $%3
// [Wasm] Local Insn(iref=%18) -> $%18
// [Wasm] Local Insn(iref=%22) -> $%22
// [Wasm] Local Insn(iref=%17) -> $%17
// [Wasm] Local Insn(iref=%2) -> $%2
// [Wasm] Local Insn(iref=%30) -> $%30
// [Wasm] Local Insn(iref=%40) -> $%40
// [Wasm] Local Insn(iref=%69) -> $%69
// [Wasm] Local BlockParam(bref=b49, bpref=$b.1) -> $b49.$b.1
// [Wasm] Local Insn(iref=%12) -> $%12
// [Wasm] Lowered function aux40.216l5_7 to wasm
// [Wasm] Lowering function T$start_20
// [Wasm] Lowering insn Call(ty=Unit, f=f9, args=[])
// [Wasm] Lowering control Return(args=[Insn(iref=%0)])
// [Wasm] Lowered function T$start_20 to wasm
// [KnfOpt] freq: {read_ch_until_newline_or_eof1: Many(2), bf5: Once, skip21: Many(4), aux40: Many(9), lp108: Many(2), main136: Once, read_prog140: Many(2)}
// [KnfOpt] Inline threshold 4 37
// [KnfOpt] Inline decision rejected
// [KnfOpt] Inline threshold 4 37
// [KnfOpt] Inline decision rejected
// [KnfOpt] Inline threshold 4 37
// [KnfOpt] Inline decision rejected
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Inline threshold 2 11
// [KnfOpt] Inline decision accepted
// [KnfOpt] Knf inline Some(read_ch_until_newline_or_eof1)
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Inline threshold 4 37
// [KnfOpt] Inline decision rejected
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Inline threshold 2 33
// [KnfOpt] Inline decision accepted
// [KnfOpt] Knf inline Some(lp108)
// [KnfOpt] Inline threshold 2 33
// [KnfOpt] Inline decision accepted
// [KnfOpt] Knf inline Some(lp108)
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Inline threshold 2 11
// [KnfOpt] Inline decision accepted
// [KnfOpt] Knf inline Some(read_ch_until_newline_or_eof1)
// [KnfOpt] Knf inline Some(bf5)
// [KnfOpt] Inline threshold 2 13
// [KnfOpt] Inline decision accepted
// [KnfOpt] Knf inline Some(read_prog140)
// [KnfOpt] Inline threshold 2 13
// [KnfOpt] Inline decision accepted
// [KnfOpt] Knf inline Some(read_prog140)
// [KnfOpt] Numbers of let rec: 10 10 0
// [Parser] flags: []
// [CoreOpt] eliminated tail rec call %9: Call(ty=Unit, f=f6, args=[FnParam(fref=f6, fpref=$f.0), FnParam(fref=f6, fpref=$f.1), FnParam(fref=f6, fpref=$f.2), FnParam(fref=f6, fpref=$f.3), FnParam(fref=f6, fpref=$f.4), FnParam(fref=f6, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %16: Call(ty=Unit, f=f8, args=[Insn(iref=%15), FnParam(fref=f8, fpref=$f.1)])
// [CoreOpt] eliminated tail rec call %5: Call(ty=Int32, f=f1, args=[Insn(iref=%3), Insn(iref=%4), FnParam(fref=f1, fpref=$f.2), FnParam(fref=f1, fpref=$f.3)])
// [CoreOpt] eliminated tail rec call %12: Call(ty=Int32, f=f1, args=[Insn(iref=%11), FnParam(fref=f1, fpref=$f.1), FnParam(fref=f1, fpref=$f.2), FnParam(fref=f1, fpref=$f.3)])
// [CoreOpt] eliminated tail rec call %10: Call(ty=Int32, f=f1, args=[Insn(iref=%8), Insn(iref=%9), FnParam(fref=f1, fpref=$f.2), FnParam(fref=f1, fpref=$f.3)])
// [CoreOpt] eliminated tail rec call %5: Call(ty=Int32, f=f5, args=[Insn(iref=%3), Insn(iref=%4), FnParam(fref=f5, fpref=$f.2), FnParam(fref=f5, fpref=$f.3)])
// [CoreOpt] eliminated tail rec call %12: Call(ty=Int32, f=f5, args=[Insn(iref=%11), FnParam(fref=f5, fpref=$f.1), FnParam(fref=f5, fpref=$f.2), FnParam(fref=f5, fpref=$f.3)])
// [CoreOpt] eliminated tail rec call %10: Call(ty=Int32, f=f5, args=[Insn(iref=%8), Insn(iref=%9), FnParam(fref=f5, fpref=$f.2), FnParam(fref=f5, fpref=$f.3)])
// [CoreOpt] eliminated tail rec call %18: Call(ty=Unit, f=f2, args=[FnParam(fref=f2, fpref=$f.0), FnParam(fref=f2, fpref=$f.1), FnParam(fref=f2, fpref=$f.2), FnParam(fref=f2, fpref=$f.3), FnParam(fref=f2, fpref=$f.4), FnParam(fref=f2, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %7: Call(ty=Int32, f=f3, args=[Insn(iref=%6), FnParam(fref=f3, fpref=$f.1), FnParam(fref=f3, fpref=$f.2), FnParam(fref=f3, fpref=$f.3), FnParam(fref=f3, fpref=$f.4), FnParam(fref=f3, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %13: Call(ty=Int32, f=f3, args=[Insn(iref=%12), FnParam(fref=f3, fpref=$f.1), FnParam(fref=f3, fpref=$f.2), FnParam(fref=f3, fpref=$f.3), FnParam(fref=f3, fpref=$f.4), FnParam(fref=f3, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %21: Call(ty=Int32, f=f3, args=[Insn(iref=%20), FnParam(fref=f3, fpref=$f.1), FnParam(fref=f3, fpref=$f.2), FnParam(fref=f3, fpref=$f.3), FnParam(fref=f3, fpref=$f.4), FnParam(fref=f3, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %29: Call(ty=Int32, f=f3, args=[Insn(iref=%28), FnParam(fref=f3, fpref=$f.1), FnParam(fref=f3, fpref=$f.2), FnParam(fref=f3, fpref=$f.3), FnParam(fref=f3, fpref=$f.4), FnParam(fref=f3, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %35: Call(ty=Int32, f=f3, args=[Insn(iref=%34), FnParam(fref=f3, fpref=$f.1), FnParam(fref=f3, fpref=$f.2), FnParam(fref=f3, fpref=$f.3), FnParam(fref=f3, fpref=$f.4), FnParam(fref=f3, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %43: Call(ty=Int32, f=f3, args=[Insn(iref=%42), FnParam(fref=f3, fpref=$f.1), FnParam(fref=f3, fpref=$f.2), FnParam(fref=f3, fpref=$f.3), FnParam(fref=f3, fpref=$f.4), FnParam(fref=f3, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %58: Call(ty=Int32, f=f3, args=[Insn(iref=%57), FnParam(fref=f3, fpref=$f.1), FnParam(fref=f3, fpref=$f.2), FnParam(fref=f3, fpref=$f.3), FnParam(fref=f3, fpref=$f.4), FnParam(fref=f3, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %7: Call(ty=Int32, f=f7, args=[Insn(iref=%6), FnParam(fref=f7, fpref=$f.1), FnParam(fref=f7, fpref=$f.2), FnParam(fref=f7, fpref=$f.3), FnParam(fref=f7, fpref=$f.4), FnParam(fref=f7, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %13: Call(ty=Int32, f=f7, args=[Insn(iref=%12), FnParam(fref=f7, fpref=$f.1), FnParam(fref=f7, fpref=$f.2), FnParam(fref=f7, fpref=$f.3), FnParam(fref=f7, fpref=$f.4), FnParam(fref=f7, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %21: Call(ty=Int32, f=f7, args=[Insn(iref=%20), FnParam(fref=f7, fpref=$f.1), FnParam(fref=f7, fpref=$f.2), FnParam(fref=f7, fpref=$f.3), FnParam(fref=f7, fpref=$f.4), FnParam(fref=f7, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %29: Call(ty=Int32, f=f7, args=[Insn(iref=%28), FnParam(fref=f7, fpref=$f.1), FnParam(fref=f7, fpref=$f.2), FnParam(fref=f7, fpref=$f.3), FnParam(fref=f7, fpref=$f.4), FnParam(fref=f7, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %35: Call(ty=Int32, f=f7, args=[Insn(iref=%34), FnParam(fref=f7, fpref=$f.1), FnParam(fref=f7, fpref=$f.2), FnParam(fref=f7, fpref=$f.3), FnParam(fref=f7, fpref=$f.4), FnParam(fref=f7, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %41: Call(ty=Int32, f=f7, args=[Insn(iref=%40), FnParam(fref=f7, fpref=$f.1), FnParam(fref=f7, fpref=$f.2), FnParam(fref=f7, fpref=$f.3), FnParam(fref=f7, fpref=$f.4), FnParam(fref=f7, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %47: Call(ty=Int32, f=f7, args=[Insn(iref=%46), FnParam(fref=f7, fpref=$f.1), FnParam(fref=f7, fpref=$f.2), FnParam(fref=f7, fpref=$f.3), FnParam(fref=f7, fpref=$f.4), FnParam(fref=f7, fpref=$f.5)])
// [CoreOpt] Call frequnce: FnCallFreq({f6: Once, f4: Multiple, f8: Once, f9: Once, f0: Multiple, f1: Multiple, f5: Once, f2: Once, f3: Multiple, f7: Multiple, f20: Once})
// [CoreOpt] post splitting: Insn(iref=%4) -> BlockParam(bref=b6, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%4) -> BlockParam(bref=b6, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%4) -> BlockParam(bref=b6, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%4) -> BlockParam(bref=b6, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%4) -> BlockParam(bref=b6, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] lp108.276l6_6 is inlining Call(ty=Int32, f=f5, args=[Insn(iref=%3), Int32(val=0), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.3)])
// [CoreOpt] shifted callee .fn skip21.199l4_5 #f5 : fn(int32, int32, int32, array[int32]) -> int32
// [CoreOpt] .freevars ()
// [CoreOpt] .entry b23 {
// [CoreOpt]   .bb #b9 (int32, int32, int32, array[int32]) {
// [CoreOpt]     let %9: bool = le($b9.2, $b9.0)
// [CoreOpt]     br %9 b10() b11()
// [CoreOpt]   }
// [CoreOpt]   .bb #b10 () {
// [CoreOpt]     jump b21($b9.0)
// [CoreOpt]   }
// [CoreOpt]   .bb #b11 () {
// [CoreOpt]     let %10: int32 = load int32 offset($b9.3, $b9.0 * @32)
// [CoreOpt]     let %11: bool = eq(%10, 91)
// [CoreOpt]     br %11 b12() b13()
// [CoreOpt]   }
// [CoreOpt]   .bb #b12 () {
// [CoreOpt]     let %12: int32 = add($b9.0, 1)
// [CoreOpt]     let %13: int32 = add($b9.1, 1)
// [CoreOpt]     jump b9(%12, %13, $b9.2, $b9.3)
// [CoreOpt]   }
// [CoreOpt]   .bb #b13 () {
// [CoreOpt]     let %15: bool = eq(%10, 93)
// [CoreOpt]     br %15 b14() b15()
// [CoreOpt]   }
// [CoreOpt]   .bb #b14 () {
// [CoreOpt]     let %16: bool = eq($b9.1, 0)
// [CoreOpt]     br %16 b16() b17()
// [CoreOpt]   }
// [CoreOpt]   .bb #b15 () {
// [CoreOpt]     let %20: int32 = add($b9.0, 1)
// [CoreOpt]     jump b9(%20, $b9.1, $b9.2, $b9.3)
// [CoreOpt]   }
// [CoreOpt]   .bb #b16 () {
// [CoreOpt]     jump b18($b9.0)
// [CoreOpt]   }
// [CoreOpt]   .bb #b17 () {
// [CoreOpt]     let %17: int32 = add($b9.0, 1)
// [CoreOpt]     let %18: int32 = sub($b9.1, 1)
// [CoreOpt]     jump b9(%17, %18, $b9.2, $b9.3)
// [CoreOpt]   }
// [CoreOpt]   .bb #b18 (int32) {
// [CoreOpt]     jump b19($b18.0)
// [CoreOpt]   }
// [CoreOpt]   .bb #b19 (int32) {
// [CoreOpt]     jump b20($b19.0)
// [CoreOpt]   }
// [CoreOpt]   .bb #b20 (int32) {
// [CoreOpt]     jump b21($b20.0)
// [CoreOpt]   }
// [CoreOpt]   .bb #b21 (int32) {
// [CoreOpt]     return $b21.0
// [CoreOpt]   }
// [CoreOpt]   .loop #b22 pre #Some(b23) header #b9 {
// [CoreOpt]     .block #b15
// [CoreOpt]     .block #b21
// [CoreOpt]     .block #b13
// [CoreOpt]     .block #b17
// [CoreOpt]     .block #b18
// [CoreOpt]     .block #b10
// [CoreOpt]     .block #b19
// [CoreOpt]     .block #b20
// [CoreOpt]     .block #b14
// [CoreOpt]     .block #b11
// [CoreOpt]     .block #b12
// [CoreOpt]     .block #b16
// [CoreOpt]   }
// [CoreOpt]   .bb #b23 () {
// [CoreOpt]     jump b22($f0, $f1, $f2, $f3)
// [CoreOpt]   }
// [CoreOpt] }
// [CoreOpt] 
// [CoreOpt] aux40.216l5_7 is inlining Call(ty=Unit, f=f6, args=[BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.0), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [CoreOpt] shifted callee .fn lp108.276l6_6 #f6 : fn(array[int32], int32, int32, array[int32], array[int32], array[int32]) -> unit
// [CoreOpt] .freevars ()
// [CoreOpt] .entry b54 {
// [CoreOpt]   .bb #b49 (array[int32], int32, int32, array[int32], array[int32], array[int32]) {
// [CoreOpt]     let %49: int32 = load int32 field($b49.0, 0 * @32)
// [CoreOpt]     let %50: int32 = load int32 offset($b49.4, %49 * @32)
// [CoreOpt]     let %51: bool = eq(%50, 0)
// [CoreOpt]     br %51 b50() b51()
// [CoreOpt]   }
// [CoreOpt]   .bb #b50 () {
// [CoreOpt]     let %52: int32 = add($b49.2, 1)
// [CoreOpt]     jump b72()
// [CoreOpt]   }
// [CoreOpt]   .bb #b51 () {
// [CoreOpt]     let %55: int32 = add($b49.2, 1)
// [CoreOpt]     let %56: int32 = call f7(%55, $b49.0, $b49.1, $b49.3, $b49.4, $b49.5)
// [CoreOpt]     let _ = store int32 field($b49.5, 0 * @32) <- %56
// [CoreOpt]     jump b49($b49.0, $b49.1, $b49.2, $b49.3, $b49.4, $b49.5)
// [CoreOpt]   }
// [CoreOpt]   .bb #b52 (unit) {
// [CoreOpt]     return $b52.0
// [CoreOpt]   }
// [CoreOpt]   .loop #b53 pre #Some(b54) header #b49 {
// [CoreOpt]     .block #b50
// [CoreOpt]     .block #b51
// [CoreOpt]     .block #b52
// [CoreOpt]   }
// [CoreOpt]   .bb #b54 () {
// [CoreOpt]     jump b53($f0, $f1, $f2, $f3, $f4, $f5)
// [CoreOpt]   }
// [CoreOpt]   .bb #b55 (int32) {
// [CoreOpt]     let _ = store int32 field($b49.5, 0 * @32) <- $b55.0
// [CoreOpt]     jump b52(())
// [CoreOpt]   }
// [CoreOpt]   .bb #b58 (int32, int32, int32, array[int32]) {
// [CoreOpt]     let %58: bool = le($b58.2, $b58.0)
// [CoreOpt]     br %58 b59() b60()
// [CoreOpt]   }
// [CoreOpt]   .bb #b59 () {
// [CoreOpt]     jump b70($b58.0)
// [CoreOpt]   }
// [CoreOpt]   .bb #b60 () {
// [CoreOpt]     let %59: int32 = load int32 offset($b58.3, $b58.0 * @32)
// [CoreOpt]     let %60: bool = eq(%59, 91)
// [CoreOpt]     br %60 b61() b62()
// [CoreOpt]   }
// [CoreOpt]   .bb #b61 () {
// [CoreOpt]     let %61: int32 = add($b58.0, 1)
// [CoreOpt]     let %62: int32 = add($b58.1, 1)
// [CoreOpt]     jump b58(%61, %62, $b58.2, $b58.3)
// [CoreOpt]   }
// [CoreOpt]   .bb #b62 () {
// [CoreOpt]     let %64: bool = eq(%59, 93)
// [CoreOpt]     br %64 b63() b64()
// [CoreOpt]   }
// [CoreOpt]   .bb #b63 () {
// [CoreOpt]     let %65: bool = eq($b58.1, 0)
// [CoreOpt]     br %65 b65() b66()
// [CoreOpt]   }
// [CoreOpt]   .bb #b64 () {
// [CoreOpt]     let %69: int32 = add($b58.0, 1)
// [CoreOpt]     jump b58(%69, $b58.1, $b58.2, $b58.3)
// [CoreOpt]   }
// [CoreOpt]   .bb #b65 () {
// [CoreOpt]     jump b67($b58.0)
// [CoreOpt]   }
// [CoreOpt]   .bb #b66 () {
// [CoreOpt]     let %66: int32 = add($b58.0, 1)
// [CoreOpt]     let %67: int32 = sub($b58.1, 1)
// [CoreOpt]     jump b58(%66, %67, $b58.2, $b58.3)
// [CoreOpt]   }
// [CoreOpt]   .bb #b67 (int32) {
// [CoreOpt]     jump b68($b67.0)
// [CoreOpt]   }
// [CoreOpt]   .bb #b68 (int32) {
// [CoreOpt]     jump b69($b68.0)
// [CoreOpt]   }
// [CoreOpt]   .bb #b69 (int32) {
// [CoreOpt]     jump b70($b69.0)
// [CoreOpt]   }
// [CoreOpt]   .bb #b70 (int32) {
// [CoreOpt]     jump b55($b70.0)
// [CoreOpt]   }
// [CoreOpt]   .loop #b71 pre #Some(b72) header #b58 {
// [CoreOpt]     .block #b64
// [CoreOpt]     .block #b70
// [CoreOpt]     .block #b62
// [CoreOpt]     .block #b66
// [CoreOpt]     .block #b67
// [CoreOpt]     .block #b59
// [CoreOpt]     .block #b68
// [CoreOpt]     .block #b69
// [CoreOpt]     .block #b63
// [CoreOpt]     .block #b60
// [CoreOpt]     .block #b61
// [CoreOpt]     .block #b65
// [CoreOpt]   }
// [CoreOpt]   .bb #b72 () {
// [CoreOpt]     jump b71(%52, 0, $b49.1, $b49.3)
// [CoreOpt]   }
// [CoreOpt] }
// [CoreOpt] 
// [CoreOpt] Remove dead function: f6
// [CoreOpt] Remove dead function: f5
// [CoreOpt] LVN subst Insn(iref=%24) with Insn(iref=%23)
// [CoreOpt] LVN subst Insn(iref=%16) with Insn(iref=%15)
// [CoreOpt] LVN subst Insn(iref=%24) with Insn(iref=%23)
// [CoreOpt] LVN subst Insn(iref=%16) with Insn(iref=%15)
