--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf
P8_PIN_Verified.ucf

Design file:              mips.ncd
Physical constraint file: mips.pcf
Device,package,speed:     xc6slx100,fgg676,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP "clk_in" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.010ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: The_Main_Clock/dcm_sp_inst/CLK2X
  Logical resource: The_Main_Clock/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: The_Main_Clock/clk2x
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: The_Main_Clock/dcm_sp_inst/CLKIN
  Logical resource: The_Main_Clock/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: The_Main_Clock/clkin1
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: The_Main_Clock/dcm_sp_inst/CLKIN
  Logical resource: The_Main_Clock/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: The_Main_Clock/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_The_Main_Clock_clk2x = PERIOD TIMEGRP 
"The_Main_Clock_clk2x" TS_clk_in / 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 175095 paths analyzed, 582 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.243ns.
--------------------------------------------------------------------------------

Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y80.WEA2), 3535 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/PPPPPPPPPP_exmem/AO_29 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.174ns (Levels of Logic = 4)
  Clock Path Skew:      -0.534ns (2.939 - 3.473)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 20.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: CPU/PPPPPPPPPP_exmem/AO_29 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y174.AQ     Tcko                  0.430   CPU/PPPPPPPPPP_exmem/AO<31>
                                                       CPU/PPPPPPPPPP_exmem/AO_29
    SLICE_X16Y175.B4     net (fanout=23)       6.897   CPU/PPPPPPPPPP_exmem/AO<29>
    SLICE_X16Y175.BMUX   Topbb                 0.561   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_lut<5>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_cy<5>
    SLICE_X26Y171.B3     net (fanout=1)        1.255   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o
    SLICE_X26Y171.B      Tilo                  0.235   CPU/DMXcp/WORD_BYTE_OR_389_o31
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o31
    SLICE_X38Y174.A6     net (fanout=12)       2.724   CPU/DMXcp/WORD_BYTE_OR_389_o31
    SLICE_X38Y174.A      Tilo                  0.235   CPU/DMXcp/WORD_BYTE_OR_389_o32
                                                       CPU/DMXcp/Mmux_AddrException2_SW0
    SLICE_X26Y171.A3     net (fanout=8)        3.380   N102
    SLICE_X26Y171.A      Tilo                  0.235   CPU/DMXcp/WORD_BYTE_OR_389_o31
                                                       CPU/BEgen/BE_final<2>1
    RAMB16_X1Y80.WEA2    net (fanout=16)       1.892   CPU/BitEnable_DM<2>
    RAMB16_X1Y80.CLKA    Trcck_WEA             0.330   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     18.174ns (2.026ns logic, 16.148ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/PPPPPPPPPP_exmem/AO_29 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.863ns (Levels of Logic = 4)
  Clock Path Skew:      -0.534ns (2.939 - 3.473)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 20.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: CPU/PPPPPPPPPP_exmem/AO_29 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y174.AQ     Tcko                  0.430   CPU/PPPPPPPPPP_exmem/AO<31>
                                                       CPU/PPPPPPPPPP_exmem/AO_29
    SLICE_X16Y175.B4     net (fanout=23)       6.897   CPU/PPPPPPPPPP_exmem/AO<29>
    SLICE_X16Y175.BMUX   Topbb                 0.561   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_lut<5>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_cy<5>
    SLICE_X26Y171.B3     net (fanout=1)        1.255   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o
    SLICE_X26Y171.B      Tilo                  0.235   CPU/DMXcp/WORD_BYTE_OR_389_o31
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o31
    SLICE_X38Y174.C4     net (fanout=12)       2.952   CPU/DMXcp/WORD_BYTE_OR_389_o31
    SLICE_X38Y174.CMUX   Tilo                  0.403   CPU/DMXcp/WORD_BYTE_OR_389_o32
                                                       CPU/DMXcp/Save_WORD_AND_199_o9_SW5_G
                                                       CPU/DMXcp/Save_WORD_AND_199_o9_SW5
    SLICE_X26Y171.A6     net (fanout=1)        2.673   N748
    SLICE_X26Y171.A      Tilo                  0.235   CPU/DMXcp/WORD_BYTE_OR_389_o31
                                                       CPU/BEgen/BE_final<2>1
    RAMB16_X1Y80.WEA2    net (fanout=16)       1.892   CPU/BitEnable_DM<2>
    RAMB16_X1Y80.CLKA    Trcck_WEA             0.330   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.863ns (2.194ns logic, 15.669ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/PPPPPPPPPP_exmem/AO_29 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.773ns (Levels of Logic = 4)
  Clock Path Skew:      -0.534ns (2.939 - 3.473)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 20.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: CPU/PPPPPPPPPP_exmem/AO_29 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y174.AQ     Tcko                  0.430   CPU/PPPPPPPPPP_exmem/AO<31>
                                                       CPU/PPPPPPPPPP_exmem/AO_29
    SLICE_X16Y175.B4     net (fanout=23)       6.897   CPU/PPPPPPPPPP_exmem/AO<29>
    SLICE_X16Y175.BMUX   Topbb                 0.561   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_lut<5>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_cy<5>
    SLICE_X26Y171.B3     net (fanout=1)        1.255   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o
    SLICE_X26Y171.B      Tilo                  0.235   CPU/DMXcp/WORD_BYTE_OR_389_o31
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o31
    SLICE_X38Y174.D4     net (fanout=12)       2.863   CPU/DMXcp/WORD_BYTE_OR_389_o31
    SLICE_X38Y174.CMUX   Topdc                 0.402   CPU/DMXcp/WORD_BYTE_OR_389_o32
                                                       CPU/DMXcp/Save_WORD_AND_199_o9_SW5_F
                                                       CPU/DMXcp/Save_WORD_AND_199_o9_SW5
    SLICE_X26Y171.A6     net (fanout=1)        2.673   N748
    SLICE_X26Y171.A      Tilo                  0.235   CPU/DMXcp/WORD_BYTE_OR_389_o31
                                                       CPU/BEgen/BE_final<2>1
    RAMB16_X1Y80.WEA2    net (fanout=16)       1.892   CPU/BitEnable_DM<2>
    RAMB16_X1Y80.CLKA    Trcck_WEA             0.330   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.773ns (2.193ns logic, 15.580ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y80.WEA0), 3535 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/PPPPPPPPPP_exmem/AO_29 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.969ns (Levels of Logic = 4)
  Clock Path Skew:      -0.534ns (2.939 - 3.473)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 20.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: CPU/PPPPPPPPPP_exmem/AO_29 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y174.AQ     Tcko                  0.430   CPU/PPPPPPPPPP_exmem/AO<31>
                                                       CPU/PPPPPPPPPP_exmem/AO_29
    SLICE_X16Y175.B4     net (fanout=23)       6.897   CPU/PPPPPPPPPP_exmem/AO<29>
    SLICE_X16Y175.BMUX   Topbb                 0.561   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_lut<5>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_cy<5>
    SLICE_X26Y171.B3     net (fanout=1)        1.255   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o
    SLICE_X26Y171.B      Tilo                  0.235   CPU/DMXcp/WORD_BYTE_OR_389_o31
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o31
    SLICE_X38Y174.A6     net (fanout=12)       2.724   CPU/DMXcp/WORD_BYTE_OR_389_o31
    SLICE_X38Y174.A      Tilo                  0.235   CPU/DMXcp/WORD_BYTE_OR_389_o32
                                                       CPU/DMXcp/Mmux_AddrException2_SW0
    SLICE_X26Y171.A3     net (fanout=8)        3.380   N102
    SLICE_X26Y171.A      Tilo                  0.235   CPU/DMXcp/WORD_BYTE_OR_389_o31
                                                       CPU/BEgen/BE_final<2>1
    RAMB16_X1Y80.WEA0    net (fanout=16)       1.687   CPU/BitEnable_DM<2>
    RAMB16_X1Y80.CLKA    Trcck_WEA             0.330   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.969ns (2.026ns logic, 15.943ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/PPPPPPPPPP_exmem/AO_29 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.658ns (Levels of Logic = 4)
  Clock Path Skew:      -0.534ns (2.939 - 3.473)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 20.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: CPU/PPPPPPPPPP_exmem/AO_29 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y174.AQ     Tcko                  0.430   CPU/PPPPPPPPPP_exmem/AO<31>
                                                       CPU/PPPPPPPPPP_exmem/AO_29
    SLICE_X16Y175.B4     net (fanout=23)       6.897   CPU/PPPPPPPPPP_exmem/AO<29>
    SLICE_X16Y175.BMUX   Topbb                 0.561   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_lut<5>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_cy<5>
    SLICE_X26Y171.B3     net (fanout=1)        1.255   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o
    SLICE_X26Y171.B      Tilo                  0.235   CPU/DMXcp/WORD_BYTE_OR_389_o31
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o31
    SLICE_X38Y174.C4     net (fanout=12)       2.952   CPU/DMXcp/WORD_BYTE_OR_389_o31
    SLICE_X38Y174.CMUX   Tilo                  0.403   CPU/DMXcp/WORD_BYTE_OR_389_o32
                                                       CPU/DMXcp/Save_WORD_AND_199_o9_SW5_G
                                                       CPU/DMXcp/Save_WORD_AND_199_o9_SW5
    SLICE_X26Y171.A6     net (fanout=1)        2.673   N748
    SLICE_X26Y171.A      Tilo                  0.235   CPU/DMXcp/WORD_BYTE_OR_389_o31
                                                       CPU/BEgen/BE_final<2>1
    RAMB16_X1Y80.WEA0    net (fanout=16)       1.687   CPU/BitEnable_DM<2>
    RAMB16_X1Y80.CLKA    Trcck_WEA             0.330   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.658ns (2.194ns logic, 15.464ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/PPPPPPPPPP_exmem/AO_29 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.568ns (Levels of Logic = 4)
  Clock Path Skew:      -0.534ns (2.939 - 3.473)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 20.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: CPU/PPPPPPPPPP_exmem/AO_29 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y174.AQ     Tcko                  0.430   CPU/PPPPPPPPPP_exmem/AO<31>
                                                       CPU/PPPPPPPPPP_exmem/AO_29
    SLICE_X16Y175.B4     net (fanout=23)       6.897   CPU/PPPPPPPPPP_exmem/AO<29>
    SLICE_X16Y175.BMUX   Topbb                 0.561   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_lut<5>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_cy<5>
    SLICE_X26Y171.B3     net (fanout=1)        1.255   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o
    SLICE_X26Y171.B      Tilo                  0.235   CPU/DMXcp/WORD_BYTE_OR_389_o31
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o31
    SLICE_X38Y174.D4     net (fanout=12)       2.863   CPU/DMXcp/WORD_BYTE_OR_389_o31
    SLICE_X38Y174.CMUX   Topdc                 0.402   CPU/DMXcp/WORD_BYTE_OR_389_o32
                                                       CPU/DMXcp/Save_WORD_AND_199_o9_SW5_F
                                                       CPU/DMXcp/Save_WORD_AND_199_o9_SW5
    SLICE_X26Y171.A6     net (fanout=1)        2.673   N748
    SLICE_X26Y171.A      Tilo                  0.235   CPU/DMXcp/WORD_BYTE_OR_389_o31
                                                       CPU/BEgen/BE_final<2>1
    RAMB16_X1Y80.WEA0    net (fanout=16)       1.687   CPU/BitEnable_DM<2>
    RAMB16_X1Y80.CLKA    Trcck_WEA             0.330   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.568ns (2.193ns logic, 15.375ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y80.WEA1), 3535 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/PPPPPPPPPP_exmem/AO_29 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.969ns (Levels of Logic = 4)
  Clock Path Skew:      -0.534ns (2.939 - 3.473)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 20.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: CPU/PPPPPPPPPP_exmem/AO_29 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y174.AQ     Tcko                  0.430   CPU/PPPPPPPPPP_exmem/AO<31>
                                                       CPU/PPPPPPPPPP_exmem/AO_29
    SLICE_X16Y175.B4     net (fanout=23)       6.897   CPU/PPPPPPPPPP_exmem/AO<29>
    SLICE_X16Y175.BMUX   Topbb                 0.561   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_lut<5>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_cy<5>
    SLICE_X26Y171.B3     net (fanout=1)        1.255   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o
    SLICE_X26Y171.B      Tilo                  0.235   CPU/DMXcp/WORD_BYTE_OR_389_o31
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o31
    SLICE_X38Y174.A6     net (fanout=12)       2.724   CPU/DMXcp/WORD_BYTE_OR_389_o31
    SLICE_X38Y174.A      Tilo                  0.235   CPU/DMXcp/WORD_BYTE_OR_389_o32
                                                       CPU/DMXcp/Mmux_AddrException2_SW0
    SLICE_X26Y171.A3     net (fanout=8)        3.380   N102
    SLICE_X26Y171.A      Tilo                  0.235   CPU/DMXcp/WORD_BYTE_OR_389_o31
                                                       CPU/BEgen/BE_final<2>1
    RAMB16_X1Y80.WEA1    net (fanout=16)       1.687   CPU/BitEnable_DM<2>
    RAMB16_X1Y80.CLKA    Trcck_WEA             0.330   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.969ns (2.026ns logic, 15.943ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/PPPPPPPPPP_exmem/AO_29 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.658ns (Levels of Logic = 4)
  Clock Path Skew:      -0.534ns (2.939 - 3.473)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 20.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: CPU/PPPPPPPPPP_exmem/AO_29 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y174.AQ     Tcko                  0.430   CPU/PPPPPPPPPP_exmem/AO<31>
                                                       CPU/PPPPPPPPPP_exmem/AO_29
    SLICE_X16Y175.B4     net (fanout=23)       6.897   CPU/PPPPPPPPPP_exmem/AO<29>
    SLICE_X16Y175.BMUX   Topbb                 0.561   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_lut<5>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_cy<5>
    SLICE_X26Y171.B3     net (fanout=1)        1.255   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o
    SLICE_X26Y171.B      Tilo                  0.235   CPU/DMXcp/WORD_BYTE_OR_389_o31
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o31
    SLICE_X38Y174.C4     net (fanout=12)       2.952   CPU/DMXcp/WORD_BYTE_OR_389_o31
    SLICE_X38Y174.CMUX   Tilo                  0.403   CPU/DMXcp/WORD_BYTE_OR_389_o32
                                                       CPU/DMXcp/Save_WORD_AND_199_o9_SW5_G
                                                       CPU/DMXcp/Save_WORD_AND_199_o9_SW5
    SLICE_X26Y171.A6     net (fanout=1)        2.673   N748
    SLICE_X26Y171.A      Tilo                  0.235   CPU/DMXcp/WORD_BYTE_OR_389_o31
                                                       CPU/BEgen/BE_final<2>1
    RAMB16_X1Y80.WEA1    net (fanout=16)       1.687   CPU/BitEnable_DM<2>
    RAMB16_X1Y80.CLKA    Trcck_WEA             0.330   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.658ns (2.194ns logic, 15.464ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/PPPPPPPPPP_exmem/AO_29 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.568ns (Levels of Logic = 4)
  Clock Path Skew:      -0.534ns (2.939 - 3.473)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 20.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: CPU/PPPPPPPPPP_exmem/AO_29 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y174.AQ     Tcko                  0.430   CPU/PPPPPPPPPP_exmem/AO<31>
                                                       CPU/PPPPPPPPPP_exmem/AO_29
    SLICE_X16Y175.B4     net (fanout=23)       6.897   CPU/PPPPPPPPPP_exmem/AO<29>
    SLICE_X16Y175.BMUX   Topbb                 0.561   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_lut<5>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_cy<5>
    SLICE_X26Y171.B3     net (fanout=1)        1.255   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o
    SLICE_X26Y171.B      Tilo                  0.235   CPU/DMXcp/WORD_BYTE_OR_389_o31
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o31
    SLICE_X38Y174.D4     net (fanout=12)       2.863   CPU/DMXcp/WORD_BYTE_OR_389_o31
    SLICE_X38Y174.CMUX   Topdc                 0.402   CPU/DMXcp/WORD_BYTE_OR_389_o32
                                                       CPU/DMXcp/Save_WORD_AND_199_o9_SW5_F
                                                       CPU/DMXcp/Save_WORD_AND_199_o9_SW5
    SLICE_X26Y171.A6     net (fanout=1)        2.673   N748
    SLICE_X26Y171.A      Tilo                  0.235   CPU/DMXcp/WORD_BYTE_OR_389_o31
                                                       CPU/BEgen/BE_final<2>1
    RAMB16_X1Y80.WEA1    net (fanout=16)       1.687   CPU/BitEnable_DM<2>
    RAMB16_X1Y80.CLKA    Trcck_WEA             0.330   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.568ns (2.193ns logic, 15.375ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_The_Main_Clock_clk2x = PERIOD TIMEGRP "The_Main_Clock_clk2x" TS_clk_in / 2
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y78.DIA6), 30 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/PPPPPPPPPP_exmem/V2_22 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 1)
  Clock Path Skew:      0.235ns (1.413 - 1.178)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 0.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: CPU/PPPPPPPPPP_exmem/V2_22 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y158.BQ     Tcko                  0.198   CPU/PPPPPPPPPP_exmem/V2<23>
                                                       CPU/PPPPPPPPPP_exmem/V2_22
    SLICE_X25Y158.D4     net (fanout=3)        0.111   CPU/PPPPPPPPPP_exmem/V2<22>
    SLICE_X25Y158.D      Tilo                  0.156   CPU/PPPPPPPPPP_exmem/V2<23>
                                                       CPU/StoringDataMem/Mmux_TrueData<22>11
    RAMB16_X2Y78.DIA6    net (fanout=4)        0.385   CPU/Adapted_mWD<22>
    RAMB16_X2Y78.CLKA    Trckd_DIA   (-Th)     0.053   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.301ns logic, 0.496ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.860ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/PPPPPPPPPP_exmem/V2_6 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.215ns (1.413 - 1.198)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 0.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: CPU/PPPPPPPPPP_exmem/V2_6 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y155.DQ     Tcko                  0.198   CPU/PPPPPPPPPP_exmem/V2<6>
                                                       CPU/PPPPPPPPPP_exmem/V2_6
    SLICE_X25Y158.D2     net (fanout=3)        0.924   CPU/PPPPPPPPPP_exmem/V2<6>
    SLICE_X25Y158.D      Tilo                  0.156   CPU/PPPPPPPPPP_exmem/V2<23>
                                                       CPU/StoringDataMem/Mmux_TrueData<22>11
    RAMB16_X2Y78.DIA6    net (fanout=4)        0.385   CPU/Adapted_mWD<22>
    RAMB16_X2Y78.CLKA    Trckd_DIA   (-Th)     0.053   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.610ns (0.301ns logic, 1.309ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.228ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/PPPPPPPPPP_memwb/DR_6 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.027ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (1.413 - 1.149)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 0.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: CPU/PPPPPPPPPP_memwb/DR_6 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y163.AQ     Tcko                  0.234   CPU/PPPPPPPPPP_memwb/DR<7>
                                                       CPU/PPPPPPPPPP_memwb/DR_6
    SLICE_X25Y158.D5     net (fanout=10)       1.305   CPU/PPPPPPPPPP_memwb/DR<6>
    SLICE_X25Y158.D      Tilo                  0.156   CPU/PPPPPPPPPP_exmem/V2<23>
                                                       CPU/StoringDataMem/Mmux_TrueData<22>11
    RAMB16_X2Y78.DIA6    net (fanout=4)        0.385   CPU/Adapted_mWD<22>
    RAMB16_X2Y78.CLKA    Trckd_DIA   (-Th)     0.053   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      2.027ns (0.337ns logic, 1.690ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y78.DIA0), 30 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/PPPPPPPPPP_exmem/V2_0 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.865ns (Levels of Logic = 1)
  Clock Path Skew:      0.219ns (1.413 - 1.194)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 0.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: CPU/PPPPPPPPPP_exmem/V2_0 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y156.AQ     Tcko                  0.234   CPU/PPPPPPPPPP_exmem/V2<0>
                                                       CPU/PPPPPPPPPP_exmem/V2_0
    SLICE_X32Y156.C3     net (fanout=4)        0.179   CPU/PPPPPPPPPP_exmem/V2<0>
    SLICE_X32Y156.C      Tilo                  0.156   CPU/PPPPPPPPPP_exmem/V2<0>
                                                       CPU/StoringDataMem/Mmux_TrueData<16>11
    RAMB16_X2Y78.DIA0    net (fanout=4)        0.349   CPU/Adapted_mWD<16>
    RAMB16_X2Y78.CLKA    Trckd_DIA   (-Th)     0.053   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (0.337ns logic, 0.528ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/PPPPPPPPPP_memwb/DR_0 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.221ns (Levels of Logic = 1)
  Clock Path Skew:      0.217ns (1.413 - 1.196)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 0.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: CPU/PPPPPPPPPP_memwb/DR_0 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y161.AQ     Tcko                  0.198   CPU/PPPPPPPPPP_memwb/DR<1>
                                                       CPU/PPPPPPPPPP_memwb/DR_0
    SLICE_X32Y156.C4     net (fanout=10)       0.571   CPU/PPPPPPPPPP_memwb/DR<0>
    SLICE_X32Y156.C      Tilo                  0.156   CPU/PPPPPPPPPP_exmem/V2<0>
                                                       CPU/StoringDataMem/Mmux_TrueData<16>11
    RAMB16_X2Y78.DIA0    net (fanout=4)        0.349   CPU/Adapted_mWD<16>
    RAMB16_X2Y78.CLKA    Trckd_DIA   (-Th)     0.053   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.221ns (0.301ns logic, 0.920ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/PPPPPPPPPP_exmem/V2_16 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.323ns (Levels of Logic = 1)
  Clock Path Skew:      0.223ns (1.413 - 1.190)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 0.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: CPU/PPPPPPPPPP_exmem/V2_16 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y153.AQ     Tcko                  0.198   CPU/PPPPPPPPPP_exmem/V2<17>
                                                       CPU/PPPPPPPPPP_exmem/V2_16
    SLICE_X32Y156.C5     net (fanout=3)        0.673   CPU/PPPPPPPPPP_exmem/V2<16>
    SLICE_X32Y156.C      Tilo                  0.156   CPU/PPPPPPPPPP_exmem/V2<0>
                                                       CPU/StoringDataMem/Mmux_TrueData<16>11
    RAMB16_X2Y78.DIA0    net (fanout=4)        0.349   CPU/Adapted_mWD<16>
    RAMB16_X2Y78.CLKA    Trckd_DIA   (-Th)     0.053   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (0.301ns logic, 1.022ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y86.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/PPPPPPPPPP_exmem/AO_4 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.872ns (Levels of Logic = 0)
  Clock Path Skew:      0.167ns (1.361 - 1.194)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 0.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: CPU/PPPPPPPPPP_exmem/AO_4 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y175.BQ     Tcko                  0.200   CPU/PPPPPPPPPP_exmem/AO<3>
                                                       CPU/PPPPPPPPPP_exmem/AO_4
    RAMB16_X3Y86.ADDRA5  net (fanout=54)       0.738   CPU/PPPPPPPPPP_exmem/AO<4>
    RAMB16_X3Y86.CLKA    Trckc_ADDRA (-Th)     0.066   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.872ns (0.134ns logic, 0.738ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_The_Main_Clock_clk2x = PERIOD TIMEGRP "The_Main_Clock_clk2x" TS_clk_in / 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y40.CLKA
  Clock network: clk2
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y42.CLKA
  Clock network: clk2
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y44.CLKA
  Clock network: clk2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_The_Main_Clock_clk0 = PERIOD TIMEGRP 
"The_Main_Clock_clk0" TS_clk_in HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17196112 paths analyzed, 7893 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  31.270ns.
--------------------------------------------------------------------------------

Paths for end point CPU/PPPPPPPPPP_memwb/DR_4 (SLICE_X42Y163.A5), 95 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/PPPPPPPPPP_memwb/DR_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.545ns (Levels of Logic = 3)
  Clock Path Skew:      -0.555ns (2.924 - 3.479)
  Source Clock:         clk2 rising at 20.000ns
  Destination Clock:    clk1 rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/PPPPPPPPPP_memwb/DR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y92.DOA4    Trcko_DOA             2.100   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X44Y172.D6     net (fanout=1)        4.671   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<4>
    SLICE_X44Y172.D      Tilo                  0.254   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux271
    SLICE_X17Y167.D3     net (fanout=1)        3.175   CPU/WORD_DMread<4>
    SLICE_X17Y167.D      Tilo                  0.259   N250
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT272_SW0
    SLICE_X42Y163.A5     net (fanout=1)        3.737   N250
    SLICE_X42Y163.CLK    Tas                   0.349   CPU/PPPPPPPPPP_memwb/DR<5>
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT2710
                                                       CPU/PPPPPPPPPP_memwb/DR_4
    -------------------------------------------------  ---------------------------
    Total                                     14.545ns (2.962ns logic, 11.583ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/PPPPPPPPPP_memwb/DR_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.438ns (Levels of Logic = 3)
  Clock Path Skew:      -0.557ns (2.924 - 3.481)
  Source Clock:         clk2 rising at 20.000ns
  Destination Clock:    clk1 rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/PPPPPPPPPP_memwb/DR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y90.DOA4    Trcko_DOA             2.100   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X44Y172.D5     net (fanout=1)        4.564   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<4>
    SLICE_X44Y172.D      Tilo                  0.254   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux271
    SLICE_X17Y167.D3     net (fanout=1)        3.175   CPU/WORD_DMread<4>
    SLICE_X17Y167.D      Tilo                  0.259   N250
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT272_SW0
    SLICE_X42Y163.A5     net (fanout=1)        3.737   N250
    SLICE_X42Y163.CLK    Tas                   0.349   CPU/PPPPPPPPPP_memwb/DR<5>
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT2710
                                                       CPU/PPPPPPPPPP_memwb/DR_4
    -------------------------------------------------  ---------------------------
    Total                                     14.438ns (2.962ns logic, 11.476ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/PPPPPPPPPP_memwb/DR_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.248ns (Levels of Logic = 3)
  Clock Path Skew:      -0.563ns (2.924 - 3.487)
  Source Clock:         clk2 rising at 20.000ns
  Destination Clock:    clk1 rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/PPPPPPPPPP_memwb/DR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y86.DOA4    Trcko_DOA             2.100   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X44Y172.D3     net (fanout=1)        4.374   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<4>
    SLICE_X44Y172.D      Tilo                  0.254   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux271
    SLICE_X17Y167.D3     net (fanout=1)        3.175   CPU/WORD_DMread<4>
    SLICE_X17Y167.D      Tilo                  0.259   N250
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT272_SW0
    SLICE_X42Y163.A5     net (fanout=1)        3.737   N250
    SLICE_X42Y163.CLK    Tas                   0.349   CPU/PPPPPPPPPP_memwb/DR<5>
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT2710
                                                       CPU/PPPPPPPPPP_memwb/DR_4
    -------------------------------------------------  ---------------------------
    Total                                     14.248ns (2.962ns logic, 11.286ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/PPPPPPPPPP_memwb/DR_15 (SLICE_X47Y168.C4), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/PPPPPPPPPP_memwb/DR_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.301ns (Levels of Logic = 3)
  Clock Path Skew:      -0.541ns (2.870 - 3.411)
  Source Clock:         clk2 rising at 20.000ns
  Destination Clock:    clk1 rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/PPPPPPPPPP_memwb/DR_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X4Y88.DOA7    Trcko_DOA             2.100   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X44Y169.C2     net (fanout=1)        2.622   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<7>
    SLICE_X44Y169.C      Tilo                  0.255   CPU/WORD_DMread<23>
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71
    SLICE_X16Y169.B5     net (fanout=3)        4.804   CPU/WORD_DMread<15>
    SLICE_X16Y169.B      Tilo                  0.254   CPU/WORD_DMread<2>
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT78
    SLICE_X47Y168.C4     net (fanout=1)        3.893   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT77
    SLICE_X47Y168.CLK    Tas                   0.373   CPU/PPPPPPPPPP_memwb/DR<15>
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT711
                                                       CPU/PPPPPPPPPP_memwb/DR_15
    -------------------------------------------------  ---------------------------
    Total                                     14.301ns (2.982ns logic, 11.319ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/PPPPPPPPPP_memwb/DR_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.159ns (Levels of Logic = 3)
  Clock Path Skew:      -0.534ns (2.870 - 3.404)
  Source Clock:         clk2 rising at 20.000ns
  Destination Clock:    clk1 rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/PPPPPPPPPP_memwb/DR_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X4Y90.DOA7    Trcko_DOA             2.100   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X44Y169.C6     net (fanout=1)        2.480   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<7>
    SLICE_X44Y169.C      Tilo                  0.255   CPU/WORD_DMread<23>
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71
    SLICE_X16Y169.B5     net (fanout=3)        4.804   CPU/WORD_DMread<15>
    SLICE_X16Y169.B      Tilo                  0.254   CPU/WORD_DMread<2>
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT78
    SLICE_X47Y168.C4     net (fanout=1)        3.893   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT77
    SLICE_X47Y168.CLK    Tas                   0.373   CPU/PPPPPPPPPP_memwb/DR<15>
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT711
                                                       CPU/PPPPPPPPPP_memwb/DR_15
    -------------------------------------------------  ---------------------------
    Total                                     14.159ns (2.982ns logic, 11.177ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/PPPPPPPPPP_memwb/DR_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.961ns (Levels of Logic = 3)
  Clock Path Skew:      -0.541ns (2.870 - 3.411)
  Source Clock:         clk2 rising at 20.000ns
  Destination Clock:    clk1 rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/PPPPPPPPPP_memwb/DR_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X4Y86.DOA7    Trcko_DOA             2.100   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X44Y169.C5     net (fanout=1)        2.282   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<7>
    SLICE_X44Y169.C      Tilo                  0.255   CPU/WORD_DMread<23>
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71
    SLICE_X16Y169.B5     net (fanout=3)        4.804   CPU/WORD_DMread<15>
    SLICE_X16Y169.B      Tilo                  0.254   CPU/WORD_DMread<2>
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT78
    SLICE_X47Y168.C4     net (fanout=1)        3.893   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT77
    SLICE_X47Y168.CLK    Tas                   0.373   CPU/PPPPPPPPPP_memwb/DR<15>
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT711
                                                       CPU/PPPPPPPPPP_memwb/DR_15
    -------------------------------------------------  ---------------------------
    Total                                     13.961ns (2.982ns logic, 10.979ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point CPU/PPPPPPPPPP_memwb/DR_19 (SLICE_X27Y169.D1), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/PPPPPPPPPP_memwb/DR_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.260ns (Levels of Logic = 4)
  Clock Path Skew:      -0.585ns (2.903 - 3.488)
  Source Clock:         clk2 rising at 20.000ns
  Destination Clock:    clk1 rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/PPPPPPPPPP_memwb/DR_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y88.DOA7    Trcko_DOA             2.100   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X44Y172.A4     net (fanout=1)        6.029   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<7>
    SLICE_X44Y172.A      Tilo                  0.254   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301
    SLICE_X44Y169.A5     net (fanout=2)        0.798   CPU/WORD_DMread<7>
    SLICE_X44Y169.A      Tilo                  0.254   CPU/WORD_DMread<23>
                                                       CPU/LoadingDataMem/Alower<1>1
    SLICE_X44Y169.B6     net (fanout=4)        0.164   CPU/LoadingDataMem/Alower<1>_mmx_out
    SLICE_X44Y169.B      Tilo                  0.254   CPU/WORD_DMread<23>
                                                       CPU/LoadingDataMem/Mmux_TrueData1021
    SLICE_X27Y169.D1     net (fanout=16)       3.034   CPU/LoadingDataMem/Mmux_TrueData102
    SLICE_X27Y169.CLK    Tas                   0.373   CPU/PPPPPPPPPP_memwb/DR<19>
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT1115
                                                       CPU/PPPPPPPPPP_memwb/DR_19
    -------------------------------------------------  ---------------------------
    Total                                     13.260ns (3.235ns logic, 10.025ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/PPPPPPPPPP_memwb/DR_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.023ns (Levels of Logic = 4)
  Clock Path Skew:      -0.576ns (2.903 - 3.479)
  Source Clock:         clk2 rising at 20.000ns
  Destination Clock:    clk1 rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/PPPPPPPPPP_memwb/DR_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y92.DOA7    Trcko_DOA             2.100   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X44Y172.A3     net (fanout=1)        5.792   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<7>
    SLICE_X44Y172.A      Tilo                  0.254   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301
    SLICE_X44Y169.A5     net (fanout=2)        0.798   CPU/WORD_DMread<7>
    SLICE_X44Y169.A      Tilo                  0.254   CPU/WORD_DMread<23>
                                                       CPU/LoadingDataMem/Alower<1>1
    SLICE_X44Y169.B6     net (fanout=4)        0.164   CPU/LoadingDataMem/Alower<1>_mmx_out
    SLICE_X44Y169.B      Tilo                  0.254   CPU/WORD_DMread<23>
                                                       CPU/LoadingDataMem/Mmux_TrueData1021
    SLICE_X27Y169.D1     net (fanout=16)       3.034   CPU/LoadingDataMem/Mmux_TrueData102
    SLICE_X27Y169.CLK    Tas                   0.373   CPU/PPPPPPPPPP_memwb/DR<19>
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT1115
                                                       CPU/PPPPPPPPPP_memwb/DR_19
    -------------------------------------------------  ---------------------------
    Total                                     13.023ns (3.235ns logic, 9.788ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/PPPPPPPPPP_memwb/DR_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.368ns (Levels of Logic = 4)
  Clock Path Skew:      -0.584ns (2.903 - 3.487)
  Source Clock:         clk2 rising at 20.000ns
  Destination Clock:    clk1 rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/PPPPPPPPPP_memwb/DR_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y86.DOA7    Trcko_DOA             2.100   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X44Y172.A1     net (fanout=1)        5.137   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<7>
    SLICE_X44Y172.A      Tilo                  0.254   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301
    SLICE_X44Y169.A5     net (fanout=2)        0.798   CPU/WORD_DMread<7>
    SLICE_X44Y169.A      Tilo                  0.254   CPU/WORD_DMread<23>
                                                       CPU/LoadingDataMem/Alower<1>1
    SLICE_X44Y169.B6     net (fanout=4)        0.164   CPU/LoadingDataMem/Alower<1>_mmx_out
    SLICE_X44Y169.B      Tilo                  0.254   CPU/WORD_DMread<23>
                                                       CPU/LoadingDataMem/Mmux_TrueData1021
    SLICE_X27Y169.D1     net (fanout=16)       3.034   CPU/LoadingDataMem/Mmux_TrueData102
    SLICE_X27Y169.CLK    Tas                   0.373   CPU/PPPPPPPPPP_memwb/DR<19>
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT1115
                                                       CPU/PPPPPPPPPP_memwb/DR_19
    -------------------------------------------------  ---------------------------
    Total                                     12.368ns (3.235ns logic, 9.133ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_The_Main_Clock_clk0 = PERIOD TIMEGRP "The_Main_Clock_clk0" TS_clk_in HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point CPU/PPPPPPPPPP_exmem/IR_22 (SLICE_X56Y159.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/PPPPPPPPPP_idex/IR_22 (FF)
  Destination:          CPU/PPPPPPPPPP_exmem/IR_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk1 rising at 40.000ns
  Destination Clock:    clk1 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CPU/PPPPPPPPPP_idex/IR_22 to CPU/PPPPPPPPPP_exmem/IR_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y159.CQ     Tcko                  0.198   CPU/PPPPPPPPPP_idex/IR<23>
                                                       CPU/PPPPPPPPPP_idex/IR_22
    SLICE_X56Y159.CX     net (fanout=4)        0.152   CPU/PPPPPPPPPP_idex/IR<22>
    SLICE_X56Y159.CLK    Tckdi       (-Th)    -0.048   CPU/PPPPPPPPPP_exmem/IR<23>
                                                       CPU/PPPPPPPPPP_exmem/IR_22
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.246ns logic, 0.152ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/PPPPPPPPPP_exmem/IR_12 (SLICE_X55Y158.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/PPPPPPPPPP_idex/IR_12 (FF)
  Destination:          CPU/PPPPPPPPPP_exmem/IR_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk1 rising at 40.000ns
  Destination Clock:    clk1 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CPU/PPPPPPPPPP_idex/IR_12 to CPU/PPPPPPPPPP_exmem/IR_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y158.AQ     Tcko                  0.200   CPU/PPPPPPPPPP_idex/IR<15>
                                                       CPU/PPPPPPPPPP_idex/IR_12
    SLICE_X55Y158.AX     net (fanout=2)        0.141   CPU/PPPPPPPPPP_idex/IR<12>
    SLICE_X55Y158.CLK    Tckdi       (-Th)    -0.059   CPU/PPPPPPPPPP_exmem/IR<15>
                                                       CPU/PPPPPPPPPP_exmem/IR_12
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU/PPPPPPPPPP_memwb/IR_2 (SLICE_X60Y158.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/PPPPPPPPPP_exmem/IR_2 (FF)
  Destination:          CPU/PPPPPPPPPP_memwb/IR_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1 rising at 40.000ns
  Destination Clock:    clk1 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CPU/PPPPPPPPPP_exmem/IR_2 to CPU/PPPPPPPPPP_memwb/IR_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y158.CQ     Tcko                  0.200   CPU/PPPPPPPPPP_exmem/IR<3>
                                                       CPU/PPPPPPPPPP_exmem/IR_2
    SLICE_X60Y158.C5     net (fanout=4)        0.077   CPU/PPPPPPPPPP_exmem/IR<2>
    SLICE_X60Y158.CLK    Tah         (-Th)    -0.121   CPU/PPPPPPPPPP_exmem/IR<3>
                                                       CPU/PPPPPPPPPP_exmem/IR<2>_rt
                                                       CPU/PPPPPPPPPP_memwb/IR_2
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.321ns logic, 0.077ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_The_Main_Clock_clk0 = PERIOD TIMEGRP "The_Main_Clock_clk0" TS_clk_in HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: The_Main_Clock/clkout1_buf/I0
  Logical resource: The_Main_Clock/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: The_Main_Clock/clk0
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: Bridge/Timer1/COUNT<3>/CLK
  Logical resource: Bridge/Timer1/COUNT_0/CK
  Location pin: SLICE_X48Y165.CLK
  Clock network: clk1
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: Bridge/Timer1/COUNT<3>/CLK
  Logical resource: Bridge/Timer1/COUNT_1/CK
  Location pin: SLICE_X48Y165.CLK
  Clock network: clk1
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_in                      |     40.000ns|     16.000ns|     38.486ns|            0|            0|            0|     17371207|
| TS_The_Main_Clock_clk2x       |     20.000ns|     19.243ns|          N/A|            0|            0|       175095|            0|
| TS_The_Main_Clock_clk0        |     40.000ns|     31.270ns|          N/A|            0|            0|     17196112|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   30.534|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17371207 paths, 0 nets, and 23486 connections

Design statistics:
   Minimum period:  31.270ns{1}   (Maximum frequency:  31.980MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 26 22:32:52 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 311 MB



