{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525315537554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525315537570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 19:45:37 2018 " "Processing started: Wed May 02 19:45:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525315537570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525315537570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525315537570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525315538335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1525315538335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.sv 1 1 " "Found 1 design units, including 1 entities, in source file part6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part6 " "Found entity 1: Part6" {  } { { "Part6.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part5/Part6.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525315570069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525315570069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.sv 1 1 " "Found 1 design units, including 1 entities, in source file part5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part5 " "Found entity 1: Part5" {  } { { "Part5.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part5/Part5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525315570069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525315570069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_to_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_8_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_8_to_1 " "Found entity 1: Mux_8_to_1" {  } { { "Mux_8_to_1.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part5/Mux_8_to_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525315570069 ""} { "Info" "ISGN_ENTITY_NAME" "2 MuxN_testbench " "Found entity 2: MuxN_testbench" {  } { { "Mux_8_to_1.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part5/Mux_8_to_1.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525315570069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525315570069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3w_8_to_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_3w_8_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3w_8_to_1 " "Found entity 1: Mux_3w_8_to_1" {  } { { "Mux_3w_8_to_1.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part5/Mux_3w_8_to_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525315570069 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_3w_8_to_1_testbench " "Found entity 2: Mux_3w_8_to_1_testbench" {  } { { "Mux_3w_8_to_1.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part5/Mux_3w_8_to_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525315570069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525315570069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "khzclock.sv 2 2 " "Found 2 design units, including 2 entities, in source file khzclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KHzCLock " "Found entity 1: KHzCLock" {  } { { "KHzCLock.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part5/KHzCLock.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525315570069 ""} { "Info" "ISGN_ENTITY_NAME" "2 KHzCLock_testbench " "Found entity 2: KHzCLock_testbench" {  } { { "KHzCLock.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part5/KHzCLock.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525315570069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525315570069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexhelo.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexhelo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexHELO " "Found entity 1: HexHELO" {  } { { "HexHELO.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part5/HexHELO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525315570069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525315570069 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Count_to_Seven.sv(10) " "Verilog HDL information at Count_to_Seven.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "Count_to_Seven.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part5/Count_to_Seven.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1525315570085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_to_seven.sv 1 1 " "Found 1 design units, including 1 entities, in source file count_to_seven.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Count_to_Seven " "Found entity 1: Count_to_Seven" {  } { { "Count_to_Seven.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part5/Count_to_Seven.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525315570085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525315570085 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part5.sv(7) " "Verilog HDL Instantiation warning at Part5.sv(7): instance has no name" {  } { { "Part5.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part5/Part5.sv" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1525315570085 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part5.sv(8) " "Verilog HDL Instantiation warning at Part5.sv(8): instance has no name" {  } { { "Part5.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part5/Part5.sv" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1525315570085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part5 " "Elaborating entity \"Part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525315570132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KHzCLock KHzCLock:comb_3 " "Elaborating entity \"KHzCLock\" for hierarchy \"KHzCLock:comb_3\"" {  } { { "Part5.sv" "comb_3" { Text "C:/UWT/TCES330/labs/HW3/Part5/Part5.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525315570147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count_to_Seven Count_to_Seven:comb_4 " "Elaborating entity \"Count_to_Seven\" for hierarchy \"Count_to_Seven:comb_4\"" {  } { { "Part5.sv" "comb_4" { Text "C:/UWT/TCES330/labs/HW3/Part5/Part5.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525315570147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Part6 Part6:hello " "Elaborating entity \"Part6\" for hierarchy \"Part6:hello\"" {  } { { "Part5.sv" "hello" { Text "C:/UWT/TCES330/labs/HW3/Part5/Part5.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525315570147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3w_8_to_1 Part6:hello\|Mux_3w_8_to_1:G1 " "Elaborating entity \"Mux_3w_8_to_1\" for hierarchy \"Part6:hello\|Mux_3w_8_to_1:G1\"" {  } { { "Part6.sv" "G1" { Text "C:/UWT/TCES330/labs/HW3/Part5/Part6.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525315570147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_8_to_1 Part6:hello\|Mux_3w_8_to_1:G1\|Mux_8_to_1:G1 " "Elaborating entity \"Mux_8_to_1\" for hierarchy \"Part6:hello\|Mux_3w_8_to_1:G1\|Mux_8_to_1:G1\"" {  } { { "Mux_3w_8_to_1.sv" "G1" { Text "C:/UWT/TCES330/labs/HW3/Part5/Mux_3w_8_to_1.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525315570147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexHELO Part6:hello\|HexHELO:H0 " "Elaborating entity \"HexHELO\" for hierarchy \"Part6:hello\|HexHELO:H0\"" {  } { { "Part6.sv" "H0" { Text "C:/UWT/TCES330/labs/HW3/Part5/Part6.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525315570147 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525315571225 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UWT/TCES330/labs/HW3/Part5/output_files/Part5.map.smsg " "Generated suppressed messages file C:/UWT/TCES330/labs/HW3/Part5/output_files/Part5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525315571882 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525315572147 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525315572147 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525315572335 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525315572335 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525315572335 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525315572335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525315572413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 19:46:12 2018 " "Processing ended: Wed May 02 19:46:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525315572413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525315572413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525315572413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525315572413 ""}
