

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'
================================================================
* Date:           Thu Nov 16 17:46:29 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.380 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     4704|    14112| 47.040 us | 0.141 ms |  4704|  14112|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     4703|    14111|  6 ~ 18  |          -|          -|   784|    no    |
        | + KernelShiftWidth               |        2|        2|         1|          1|          1|     2|    yes   |
        | + ReuseLoop                      |       11|       11|         4|          1|          1|     9|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      4|       -|      -|    -|
|Expression       |        -|      -|       0|    770|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|     188|     73|    -|
|Multiplexer      |        -|      -|       -|    224|    -|
|Register         |        0|      -|     874|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      4|    1062|   1099|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------+----------------------------------+-----------+
    |               Instance              |              Module              | Expression|
    +-------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_12s_16s_26_1_1_U4  |myproject_mul_mul_12s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U1  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U2  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U3  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    +-------------------------------------+----------------------------------+-----------+

    * Memory: 
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory            |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_0_0_U     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb  |        0|  64|  32|    0|    28|   16|     1|          448|
    |line_buffer_Array_V_1142_0_U  |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb  |        0|  64|  32|    0|    28|   16|     1|          448|
    |w2_V_U                        |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V          |        0|  60|   9|    0|     9|   60|     1|          540|
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                         |                                                                                  |        0| 188|  73|    0|    65|   92|     3|         1436|
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_822_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_1_V_fu_827_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_2_V_fu_832_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_3_V_fu_837_p2          |     +    |      0|  0|  23|          16|          16|
    |add_ln321_fu_893_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln323_fu_904_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln326_fu_847_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln328_fu_858_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln79_fu_382_p2         |     +    |      0|  0|  14|          10|           1|
    |i_iw_fu_394_p2             |     +    |      0|  0|  10|           2|           1|
    |w_index_fu_559_p2          |     +    |      0|  0|  13|           1|           4|
    |and_ln289_3_fu_542_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_4_fu_548_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_536_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_250           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_326           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op151  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln194_fu_388_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln19_1_fu_589_p2      |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln19_2_fu_595_p2      |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln19_3_fu_601_p2      |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln19_4_fu_607_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_5_fu_613_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_6_fu_619_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_7_fu_625_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_fu_583_p2        |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln289_4_fu_490_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln289_5_fu_510_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_6_fu_530_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_fu_480_p2       |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln313_fu_842_p2       |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln317_fu_888_p2       |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln43_fu_565_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln79_fu_929_p2        |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |or_ln19_1_fu_653_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_2_fu_667_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_3_fu_681_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_4_fu_695_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_5_fu_709_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_6_fu_723_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_639_p2          |    or    |      0|  0|   2|           1|           1|
    |select_ln19_1_fu_645_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_2_fu_659_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_3_fu_673_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_4_fu_687_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_5_fu_701_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_6_fu_715_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_7_fu_729_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_fu_631_p3      |  select  |      0|  0|  16|           1|          16|
    |select_ln203_12_fu_423_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln203_13_fu_442_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln203_fu_404_p3     |  select  |      0|  0|  16|           1|          16|
    |select_ln323_fu_909_p3     |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_863_p3     |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp1              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 770|         472|         322|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  38|          7|    1|          7|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3                  |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_i_phi_fu_331_p4  |  15|          3|   32|         96|
    |ap_phi_mux_w_index40_phi_fu_276_p4       |   9|          2|    4|          8|
    |data_V_data_V_TDATA_blk_n                |   9|          2|    1|          2|
    |i_iw_0_i_i_i_i_reg_261                   |   9|          2|    2|          4|
    |indvar_flatten41_reg_249                 |   9|          2|   10|         20|
    |pX_3                                     |   9|          2|   32|         64|
    |pY_3                                     |   9|          2|   32|         64|
    |real_start                               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                     |   9|          2|    1|          2|
    |sX_3                                     |   9|          2|   32|         64|
    |tmp_data_0_V_738_reg_284                 |   9|          2|   16|         32|
    |tmp_data_1_V_736_reg_295                 |   9|          2|   16|         32|
    |tmp_data_2_V_734_reg_306                 |   9|          2|   16|         32|
    |tmp_data_3_V_732_reg_317                 |   9|          2|   16|         32|
    |w_index40_reg_272                        |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 224|         48|  221|        479|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |DataOut_V_8_reg_968              |  16|   0|   16|          0|
    |DataOut_V_reg_973                |  16|   0|   16|          0|
    |acc_0_V_reg_1104                 |  16|   0|   16|          0|
    |acc_1_V_reg_1110                 |  16|   0|   16|          0|
    |acc_2_V_reg_1116                 |  16|   0|   16|          0|
    |acc_3_V_reg_1122                 |  16|   0|   16|          0|
    |add_ln79_reg_993                 |  10|   0|   10|          0|
    |and_ln289_4_reg_1041             |   1|   0|    1|          0|
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3          |   1|   0|    1|          0|
    |i_iw_0_i_i_i_i_reg_261           |   2|   0|    2|          0|
    |icmp_ln289_4_reg_1024            |   1|   0|    1|          0|
    |icmp_ln289_reg_1014              |   1|   0|    1|          0|
    |icmp_ln43_reg_1055               |   1|   0|    1|          0|
    |indvar_flatten41_reg_249         |  10|   0|   10|          0|
    |kernel_data_V_0                  |  16|   0|   16|          0|
    |kernel_data_V_1143               |  16|   0|   16|          0|
    |kernel_data_V_2144               |  16|   0|   16|          0|
    |kernel_data_V_2144_load_reg_978  |  16|   0|   16|          0|
    |kernel_data_V_3145               |  16|   0|   16|          0|
    |kernel_data_V_4                  |  16|   0|   16|          0|
    |kernel_data_V_5                  |  16|   0|   16|          0|
    |kernel_data_V_5_load_reg_983     |  16|   0|   16|          0|
    |kernel_data_V_6                  |  16|   0|   16|          0|
    |kernel_data_V_7                  |  16|   0|   16|          0|
    |kernel_data_V_8                  |  16|   0|   16|          0|
    |kernel_data_V_8_load_reg_988     |  16|   0|   16|          0|
    |pX_3                             |  32|   0|   32|          0|
    |pX_3_load_reg_1035               |  32|   0|   32|          0|
    |pY_3                             |  32|   0|   32|          0|
    |pY_3_load_reg_1029               |  32|   0|   32|          0|
    |sX_3                             |  32|   0|   32|          0|
    |sX_3_load_reg_1009               |  32|   0|   32|          0|
    |sY_3                             |  32|   0|   32|          0|
    |sY_3_load_reg_1019               |  32|   0|   32|          0|
    |select_ln19_7_reg_1059           |  16|   0|   16|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    |tmp_82_reg_1069                  |  16|   0|   16|          0|
    |tmp_83_reg_1074                  |  16|   0|   16|          0|
    |tmp_84_reg_1079                  |  12|   0|   12|          0|
    |tmp_data_0_V_738_reg_284         |  16|   0|   16|          0|
    |tmp_data_0_V_reg_963             |  16|   0|   16|          0|
    |tmp_data_1_V_736_reg_295         |  16|   0|   16|          0|
    |tmp_data_2_V_734_reg_306         |  16|   0|   16|          0|
    |tmp_data_3_V_732_reg_317         |  16|   0|   16|          0|
    |trunc_ln3_reg_1084               |  16|   0|   16|          0|
    |trunc_ln56_reg_1064              |  16|   0|   16|          0|
    |trunc_ln708_69_reg_1094          |  16|   0|   16|          0|
    |trunc_ln708_70_reg_1099          |  16|   0|   16|          0|
    |trunc_ln708_s_reg_1089           |  16|   0|   16|          0|
    |w_index40_reg_272                |   4|   0|    4|          0|
    |w_index_reg_1050                 |   4|   0|    4|          0|
    |icmp_ln43_reg_1055               |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 874|  32|  811|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_done                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|start_out              | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|start_write            | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|data_V_data_V_TDATA    |  in |   16|    axis    |                             data_V_data_V                             |    pointer   |
|data_V_data_V_TVALID   |  in |    1|    axis    |                             data_V_data_V                             |    pointer   |
|data_V_data_V_TREADY   | out |    1|    axis    |                             data_V_data_V                             |    pointer   |
|res_V_data_0_V_din     | out |   16|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write   | out |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din     | out |   16|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write   | out |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din     | out |   16|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write   | out |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din     | out |   16|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write   | out |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
+-----------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

