{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699206020240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699206020240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 18:40:20 2023 " "Processing started: Sun Nov 05 18:40:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699206020240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699206020240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off distribution -c distribution " "Command: quartus_map --read_settings_files=on --write_settings_files=off distribution -c distribution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699206020241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1699206020920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distribution.vhd 2 1 " "Found 2 design units, including 1 entities, in source file distribution.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 distribution-arch " "Found design unit 1: distribution-arch" {  } { { "distribution.vhd" "" { Text "C:/Projetvhdl_bloc4/distribution.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699206021567 ""} { "Info" "ISGN_ENTITY_NAME" "1 distribution " "Found entity 1: distribution" {  } { { "distribution.vhd" "" { Text "C:/Projetvhdl_bloc4/distribution.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699206021567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699206021567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test4-arch " "Found design unit 1: test4-arch" {  } { { "testbench.vhd" "" { Text "C:/Projetvhdl_bloc4/testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699206021600 ""} { "Info" "ISGN_ENTITY_NAME" "1 test4 " "Found entity 1: test4" {  } { { "testbench.vhd" "" { Text "C:/Projetvhdl_bloc4/testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699206021600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699206021600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "distribution " "Elaborating entity \"distribution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699206021667 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "etat_futur distribution.vhd(35) " "VHDL Process Statement warning at distribution.vhd(35): inferring latch(es) for signal or variable \"etat_futur\", which holds its previous value in one or more paths through the process" {  } { { "distribution.vhd" "" { Text "C:/Projetvhdl_bloc4/distribution.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1699206021678 "|distribution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "etat_futur.terminer distribution.vhd(35) " "Inferred latch for \"etat_futur.terminer\" at distribution.vhd(35)" {  } { { "distribution.vhd" "" { Text "C:/Projetvhdl_bloc4/distribution.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699206021682 "|distribution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "etat_futur.DP4 distribution.vhd(35) " "Inferred latch for \"etat_futur.DP4\" at distribution.vhd(35)" {  } { { "distribution.vhd" "" { Text "C:/Projetvhdl_bloc4/distribution.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699206021682 "|distribution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "etat_futur.DP3 distribution.vhd(35) " "Inferred latch for \"etat_futur.DP3\" at distribution.vhd(35)" {  } { { "distribution.vhd" "" { Text "C:/Projetvhdl_bloc4/distribution.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699206021682 "|distribution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "etat_futur.DP2 distribution.vhd(35) " "Inferred latch for \"etat_futur.DP2\" at distribution.vhd(35)" {  } { { "distribution.vhd" "" { Text "C:/Projetvhdl_bloc4/distribution.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699206021683 "|distribution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "etat_futur.DP1 distribution.vhd(35) " "Inferred latch for \"etat_futur.DP1\" at distribution.vhd(35)" {  } { { "distribution.vhd" "" { Text "C:/Projetvhdl_bloc4/distribution.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699206021683 "|distribution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "etat_futur.debut distribution.vhd(35) " "Inferred latch for \"etat_futur.debut\" at distribution.vhd(35)" {  } { { "distribution.vhd" "" { Text "C:/Projetvhdl_bloc4/distribution.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699206021683 "|distribution"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etat_futur.DP1_191 " "Latch etat_futur.DP1_191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p1 " "Ports D and ENA on the latch are fed by the same signal p1" {  } { { "distribution.vhd" "" { Text "C:/Projetvhdl_bloc4/distribution.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1699206022233 ""}  } { { "distribution.vhd" "" { Text "C:/Projetvhdl_bloc4/distribution.vhd" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1699206022233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etat_futur.DP2_178 " "Latch etat_futur.DP2_178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p1 " "Ports D and ENA on the latch are fed by the same signal p1" {  } { { "distribution.vhd" "" { Text "C:/Projetvhdl_bloc4/distribution.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1699206022233 ""}  } { { "distribution.vhd" "" { Text "C:/Projetvhdl_bloc4/distribution.vhd" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1699206022233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etat_futur.DP3_165 " "Latch etat_futur.DP3_165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p3 " "Ports D and ENA on the latch are fed by the same signal p3" {  } { { "distribution.vhd" "" { Text "C:/Projetvhdl_bloc4/distribution.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1699206022237 ""}  } { { "distribution.vhd" "" { Text "C:/Projetvhdl_bloc4/distribution.vhd" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1699206022237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etat_futur.DP4_152 " "Latch etat_futur.DP4_152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p3 " "Ports D and ENA on the latch are fed by the same signal p3" {  } { { "distribution.vhd" "" { Text "C:/Projetvhdl_bloc4/distribution.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1699206022237 ""}  } { { "distribution.vhd" "" { Text "C:/Projetvhdl_bloc4/distribution.vhd" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1699206022237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etat_futur.terminer_139 " "Latch etat_futur.terminer_139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etat_present.debut " "Ports D and ENA on the latch are fed by the same signal etat_present.debut" {  } { { "distribution.vhd" "" { Text "C:/Projetvhdl_bloc4/distribution.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1699206022237 ""}  } { { "distribution.vhd" "" { Text "C:/Projetvhdl_bloc4/distribution.vhd" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1699206022237 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1699206022417 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699206022762 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699206022762 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699206022823 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699206022823 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699206022823 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699206022823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699206022876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 18:40:22 2023 " "Processing ended: Sun Nov 05 18:40:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699206022876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699206022876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699206022876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699206022876 ""}
