let package = "bap"

open Core_kernel
open Bap_core_theory
open Bap.Std
open KB.Syntax

include Bap_main.Loggers()

module Defs = Thumb_defs
module Insns = Thumb_insn
module Target = Arm_target

module MC = Bap.Std.Disasm_expert.Basic

type insns = Defs.insn * (Defs.op list)

let string_of_opcode x = Sexp.to_string (Defs.sexp_of_insn x)
let string_of_operands ops =
  Array.map ops ~f:Op.to_string |>
  String.concat_array ~sep:", "

let pp_insn ppf (op,ops) =
  Format.fprintf ppf "%a(%s)"
    Sexp.pp (Defs.sexp_of_insn op)
    (string_of_operands ops)


module Thumb(Core : Theory.Core) = struct
  open Core
  open Defs
  module Env = Thumb_env.Env

  module Mov = Thumb_mov.Mov(Core)

  module Bits = Thumb_bits.Bits(Core)
  module Utils = Thumb_util.Utils(Core)
  module DSL = Thumb_dsl.Make(Core)

  open Utils

  let reg r = Theory.Var.define Env.value (Reg.name r)
  let imm x = Option.value_exn (Imm.to_int x)
  let regs rs = List.map rs ~f:(function
      | Op.Reg r -> reg r
      | _ -> failwith "invalid multireg instruction")

  let cnd x = match Option.value_exn (Imm.to_int x) with
    | 0 ->  `EQ
    | 1 ->  `NE
    | 2 ->  `CS
    | 3 ->  `CC
    | 4 ->  `MI
    | 5 ->  `PL
    | 6 ->  `VS
    | 7 ->  `VC
    | 8 ->  `HI
    | 9 ->  `LS
    | 10 -> `GE
    | 11 -> `LT
    | 12 -> `GT
    | 13 -> `LE
    | 14 -> `AL
    | _ -> failwith "expected a condition code"


  let is_pc v = Theory.Var.name v = "PC"
  let has_pc = List.exists ~f:is_pc
  let remove_pc = List.filter ~f:(Fn.non is_pc)

  let move eff =
    KB.Object.create Theory.Program.cls >>= fun lbl ->
    blk lbl eff skip

  let ctrl eff data pc =
    Theory.Label.for_addr pc >>= fun lbl ->
    blk lbl data eff

  let lift_move insn ops addr =
    let open Mov in
    match insn, ops with
    | `tADC, [|dest; _cpsr; _dest; src; _unknown; _|] -> adc dest src
    | `tADDi3, [|dest; _cpsr; src; imm; _unknown; _|] -> addi3 dest src imm
    | `tADDi8, [|dest; _cpsr; _dest; imm; _unknown; _|] -> addi8 dest imm
    | `tADDrr, [|dest; _cpsr; src1; src2; _unknown; _|] -> addrr dest src1 src2
    | `tADDhirr, [|dest; _dest; src; _unknown; _|] -> addhirr dest src
    | `tADR, [|dest; imm; _unknown; _|] -> adr dest imm addr
    | `tADDrSPi, [|dest; `Reg `SP; imm; _unknown; _|] -> addrspi dest imm
    | `tADDspi, [|`Reg `SP; _sp; imm; _unknown; _|] -> addspi imm
    | `tMOVr, [|dest; src; _unknown; _|] -> mover dest src
    | `tMOVSr, [|dest; _cpsr; src; _unknown; _|] -> movesr dest src (* this has been properly encoded by `tADDi3 dest #0 src` *)
    | `tMOVi8, [|dest; _cpsr; imm; _unknown; _|] -> movei8 dest imm
    | `tMUL, [|dest; _cpsr; src; _dest; _unknown; _|] -> mul dest src
    | `tMVN, [|dest; _cpsr; src; _unknown; _|] -> movenot dest src
    | `tSBC, [|dest; _cpsr; _dest; src; _unknown; _|] -> sbc dest src
    | `tSUBi3, [|dest; _cpsr; src; imm; _unknown; _|] -> subi3 dest src imm
    | `tSUBi8, [|dest; _cpsr; _dest; imm; _unknown; _|] -> subi8 dest imm
    | `tSUBrr, [|dest; _cpsr; src1; src2; _unknown; _|] -> subrr dest src1 src2
    | `tSUBspi, [|`Reg `SP; _sp; imm; _unknown; _|] -> subspi imm
    | `tAND, [|dest; _cpsr; _dest; src; _unknown; _|] -> andrr dest src
    | `tASRri, [|dest; _cpsr; src; imm; _unknown; _|] -> asri dest src imm
    | `tASRrr, [|dest; _cpsr; _dest; src; _unknown; _|] -> asrr dest src
    | `tBIC, [|dest; _cpsr; _dest; src; _unknown; _|] -> bic dest src
    | `tCMNz, [|dest; src; _unknown; _|] -> cmnz dest src (* TODO : we've got an error here *)
    | `tCMPi8, [|dest; imm; _unknown; _|] -> cmpi8 dest imm
    | `tCMPr, [|dest; src; _unknown; _|] -> cmpr dest src
    | `tEOR, [|dest; _cpsr; _dest; src; _unknown; _|] -> eor dest src
    | `tLSLri, [|dest; _cpsr; src; imm; _unknown; _|] -> lsli dest src imm
    | `tLSLrr, [|dest; _cpsr; _dest; src; _unknown; _|] -> lslr dest src
    | `tLSRri, [|dest; _cpsr; src; imm; _unknown; _|] -> lsri dest src imm
    | `tLSRrr, [|dest; _cpsr; _dest; src; _unknown; _|] -> lsrr dest src
    | `tORR, [|dest; _cpsr; _dest; src; _unknown; _|] -> orr dest src
    | `tRSB, [|dest; _cpsr; src; _unknown; _ (* placeholder *)|] -> rsb dest src (`Imm (Bap.Std.Word.zero 32))
    | `tREV, [|dest; src; _unknown; _|] -> rev dest src
    | `tREV16, [|dest; src; _unknown; _|] -> rev16 dest src
    | `tREVSH, [|dest; src; _unknown; _|] -> revsh dest src
    | `tROR, [|dest; _cpsr; _dest; src; _unknown; _|] -> ror dest src
    | `tTST, [|dest; src; _unknown; _|] -> tst dest src
    | _ -> []

  let lift_move_pre insn ops addr =
    let open Mov in
    let addr_bitv = Core.int Env.value addr in
    let filter_pc = function
      | `Reg `PC -> addr_bitv
      | src -> DSL.(!$src) in
    match insn, ops with (* resolve the PC-involved instructions here *)
    | `tMOVr, [|`Reg `PC; src; _unknown; _|] ->
      ctrl DSL.(jmp !$+src) pass addr
    | `tMOVr, [|dest; `Reg `PC; _unknown; _|] ->
      move DSL.(!$$+dest := addr_bitv)
    | `tADDhirr, [|`Reg `PC; _dest; src; _unknown; _|] ->
      let src = filter_pc src in
      ctrl DSL.(jmp (src + addr_bitv)) pass addr
    | `tADDhirr, [|dest; _dest; `Reg `PC; _unknown; _|] ->
      move DSL.(!$$+dest := !$+dest + addr_bitv)
    | `tCMPhir, [|dest; src; _unknown; _|] ->
      let src = filter_pc src in
      let dest = filter_pc dest in
      cmphir dest src |> DSL.expand |> move
    | _, _ -> lift_move insn ops addr_bitv |> DSL.expand |> move

  let lift_mem pc opcode insn =
    let module Mem = Thumb_mem.Make(Core) in
    let open Mem in
    match opcode, (MC.Insn.ops insn : Op.t array) with
    | `tLDRi,   [|Reg rd; Reg rm; Imm i; _; _|]
    | `tLDRspi, [|Reg rd; Reg rm; Imm i; _; _|] ->
      ldri (reg rd) (reg rm) (imm i * 4)
    | `tLDRr, [|Reg rd; Reg rm; Reg rn; _; _|] ->
      ldrr (reg rd) (reg rm) (reg rn)
    | `tLDRpci, [|Reg rd; Imm i; _; _|] ->
      ldrpci (reg rd) pc (imm i)
    | `tLDRBi, [|Reg rd; Reg rm; Imm i; _; _|] ->
      ldrbi (reg rd) (reg rm) (imm i)
    | `tLDRBr, [|Reg rd; Reg rm; Reg rn; _; _|] ->
      ldrbr (reg rd) (reg rm) (reg rn)
    | `tLDRSB, [|Reg rd; Reg rm; Reg rn; _; _|] ->
      ldrsb (reg rd) (reg rm) (reg rn)
    | `tLDRHi, [|Reg rd; Reg rm; Imm i; _; _|] ->
      ldrhi (reg rd) (reg rm) (imm i * 2)
    | `tLDRHr, [|Reg rd; Reg rm; Reg rn; _; _|] ->
      ldrhr (reg rd) (reg rm) (reg rn)
    | `tLDRSH, [|Reg rd; Reg rm; Reg rn; _; _|] ->
      ldrsh (reg rd) (reg rm) (reg rn)
    | `tSTRspi, [|Reg rd; Reg rm; Imm i; _; _|]
    | `tSTRi,   [|Reg rd; Reg rm; Imm i; _; _|] ->
      stri (reg rd) (reg rm) (imm i * 4)
    | `tSTRr, [|Reg rd; Reg rm; Reg rn; _; _|] ->
      strr (reg rd) (reg rm) (reg rn)
    | `tSTRBi, [|Reg rd; Reg rm; Imm i;_;_|] ->
      strbi (reg rd) (reg rm) (imm i)
    | `tSTRBr, [|Reg rd; Reg rm; Reg rn; _; _|] ->
      strbr (reg rd) (reg rm) (reg rn)
    | `tSTRHi, [|Reg rd; Reg rm; Imm i; _; _|] ->
      strhi (reg rd) (reg rm) (imm i * 2)
    | `tSTRHr, [|Reg rd; Reg rm; Reg rn; _; _|] ->
      strhr (reg rd) (reg rm) (reg rn)
    | (`tSTMIA | `tLDMIA | `tPUSH | `tPOP as op),ops ->
      begin match op, Array.to_list ops with
        | (`tSTMIA), Reg rd :: _ :: _ :: ar ->
          stm (reg rd) (regs ar)
        | `tLDMIA, Reg rd :: _ :: _ :: ar ->
          ldm (reg rd) (regs ar)
        | `tPUSH, _ :: _ :: ar ->
          push (regs ar)
        | `tPOP, _ :: _ :: ar ->
          let regs = regs ar in
          if has_pc regs
          then popret (remove_pc regs)
          else pop regs
        | op,_ ->
          info "unhandled multi-reg instruction: %a" pp_insn (op,ops);
          !!Insn.empty
      end
    | insn ->
      info "unhandled memory operation: %a" pp_insn insn;
      !!Insn.empty


  let lift_bits insn ops =
    let open Bits in
    match insn, ops with
    | `tSXTB, [|dest; src; _unknown; _|] -> sxtb dest src
    | `tSXTH, [|dest; src; _unknown; _|] -> sxth dest src
    | `tUXTB, [|dest; src; _unknown; _|] -> uxtb dest src
    | `tUXTH, [|dest; src; _unknown; _|] -> uxth dest src
    | _ -> []

  (* these are not entirely complete *)
  let lift_branch pc opcode insn =
    let module Branch = Thumb_branch.Branch(Core) in
    match opcode, (MC.Insn.ops insn : Op.t array) with
    | `tB, [|Imm dst; _; _|] -> b pc (imm dst)
    | `tBcc, [|Imm dst; Imm c; _|] -> bcc pc (cnd c) (imm dst)
    | `tBX, [|Reg dst; _; _|] -> bx (reg dst)
    | `tBL, [|_; _; Imm lbl; _|] -> bl pc (imm lbl)
    | `tBLXi, [|_; _; Imm dst; _|] -> blxi (imm dst)
    | `tBLXr, [|_; _; Reg dst|] -> blxr (reg dst)
    | insn ->
      info "unhandled branch: %a" pp_insn insn;
      !!Insn.empty

  let lift_insn addr opcode ops insn = match opcode with
    | #mem_insn -> lift_mem addr opcode insn
    | #branch_insn -> lift_branch addr opcode insn
    | #move_insn -> lift_move_pre opcode ops addr
    | #bits_insn -> lift_bits opcode ops |> DSL.expand |> move
end

module Main = struct
  open Bap.Std

  let cmnz_opcode = Word.of_int 10 0x10b

  (* this is a temporary fix since bap-mc disassembler couldn't recognize CMN *)
  let fix_cmnz insn mem = match insn with
    | Some insn -> Some insn
    | None ->
      let opcode =
        let open Or_error.Monad_infix in
        let scale = Size.of_int_exn 16 in
        Memory.get ~scale mem >>=
        Word.extract ~hi:15 ~lo:6 in
      match opcode with
      | Ok opcode when Word.equal opcode cmnz_opcode ->
        Some `tCMNz
      | _ -> None

  let decode insn mem = match fix_cmnz (Insns.of_basic insn) mem with
    | None -> Or_error.errorf "Unknown instruction: %s"
                (MC.Insn.asm insn)
    | Some opcode -> match Insns.arm_ops (MC.Insn.ops insn) with
      | Ok ops -> Ok (opcode,ops)
      | Error _ as err -> err

  let (>>=?) x f = x >>= function
    | None -> KB.return Insn.empty
    | Some x -> f x

  let load () =
    KB.promise Theory.Semantics.slot @@ fun label ->
    KB.collect Theory.Label.encoding label >>= fun encoding ->
    if Theory.Language.equal Target.llvm_t32 encoding then
      KB.collect MC.Insn.slot label >>=? fun insn ->
      KB.collect Memory.slot label >>=? fun mem ->
      Theory.instance () >>= Theory.require >>= fun (module Core) ->
      let module Thumb = Thumb(Core) in
      let addr = Word.to_bitvec@@Memory.min_addr mem in
      match decode insn mem with
      | Ok (op,ops) -> Thumb.lift_insn addr op ops insn
      | Error err ->
        info "failed to decode a thumb instruction: %a"
          Error.pp err;
        KB.return Insn.empty
      | exception uncaught ->
        warning "failed to decode a thumb instruction: \
                 uncaught exception %s\nBacktrace:\n %s\n"
          (Exn.to_string uncaught)
          (Caml.Printexc.get_backtrace ());
        KB.return Insn.empty
    else KB.return Insn.empty
end

let () = Bap_main.Extension.declare @@ fun _ctxt ->
  Main.load ();
  Ok ()
