==27640== Cachegrind, a cache and branch-prediction profiler
==27640== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27640== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27640== Command: ./mser .
==27640== 
--27640-- warning: L3 cache found, using its data for the LL simulation.
--27640-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27640-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27640== 
==27640== Process terminating with default action of signal 15 (SIGTERM)
==27640==    at 0x10D2C3: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27640==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27640== 
==27640== I   refs:      2,048,734,616
==27640== I1  misses:            1,206
==27640== LLi misses:            1,202
==27640== I1  miss rate:          0.00%
==27640== LLi miss rate:          0.00%
==27640== 
==27640== D   refs:        837,460,389  (566,688,657 rd   + 270,771,732 wr)
==27640== D1  misses:        1,999,338  (    776,823 rd   +   1,222,515 wr)
==27640== LLd misses:        1,226,360  (    146,427 rd   +   1,079,933 wr)
==27640== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==27640== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27640== 
==27640== LL refs:           2,000,544  (    778,029 rd   +   1,222,515 wr)
==27640== LL misses:         1,227,562  (    147,629 rd   +   1,079,933 wr)
==27640== LL miss rate:            0.0% (        0.0%     +         0.4%  )
