<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:////scratch/tools/Xilinx/14.7/ISE_DS/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>urukul.rpt</ascFile><devFile>/scratch/tools/Xilinx/14.7/ISE_DS/ISE/xbr/data/xc2c256.chp</devFile><mfdFile>urukul.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 3-14-2023" design="urukul" device="XC2C256" eqnType="2" pkg="FT256" speed="-6" status="1" statusStr="Successful" swVersion="P.20131013" time="  3:29PM" version="1.0"/><inputs id="ifc_mode1_SPECSIG"/><inputs id="eem_io_3" userloc="R16"/><inputs id="eem_io_4" userloc="R15"/><inputs id="eem_io_5" userloc="R14"/><inputs id="ifc_mode3_SPECSIG"/><inputs id="ifc_mode2_SPECSIG"/><inputs id="ifc_mode0_SPECSIG"/><inputs id="dds_pll_lock_3" userloc="P7"/><inputs id="dds_pll_lock_2" userloc="N7"/><inputs id="dds_pll_lock_1" userloc="K2"/><inputs id="dds_pll_lock" userloc="E4"/><inputs id="dds_smp_err_3" userloc="N6"/><inputs id="dds_smp_err_2" userloc="P6"/><inputs id="dds_smp_err_1" userloc="J1"/><inputs id="dds_smp_err" userloc="D4"/><inputs id="eem_io_12" userloc="R1"/><inputs id="eem_io_13" userloc="T1"/><inputs id="eem_io_14" userloc="T2"/><inputs id="eem_io_15" userloc="T3"/><inputs id="eem_io_1"/><inputs id="att_s_out0_SPECSIG"/><inputs id="att_s_out1_SPECSIG"/><inputs id="att_s_out2_SPECSIG"/><inputs id="att_s_out3_SPECSIG"/><inputs id="variant" userloc="A15"/><inputs id="dds_drover"/><inputs id="eem_io_6" userloc="R12"/><inputs id="eem_io_7" userloc="T15"/><inputs id="eem_io_2PIN_SPECSIG"/><inputs id="eem_io_8" userloc="M3"/><inputs id="eem_io_9" userloc="J5"/><inputs id="eem_io_10PIN_SPECSIG"/><inputs id="eem_io_11" userloc="R2"/><inputs id="dds_sdo"/><inputs id="dds_sdo_1" userloc="J3"/><inputs id="dds_sdo_2" userloc="J2"/><inputs id="dds_sdo_3" userloc="G3"/><global_inputs id="eem_io" use="GCK"/><pin id="FB1_MC1_PINB3" iostd="LVCMOS33" pinnum="B3" signal="dds_cs_n" use="O"/><pin id="FB1_MC2_PINB4" pinnum="B4" signal="N_PZ_445" use="b_SPECSIG"/><pin id="FB1_MC3_PINC4" iostd="LVCMOS33" pinnum="C4" signal="dds_drctl_1" use="O"/><pin id="FB1_MC4_PINA2" iostd="LVCMOS33" pinnum="A2" signal="dds_sck" use="O"/><pin id="FB1_MC5_PINA3" iostd="LVCMOS33" iostyle="PU" pinnum="A3" signal="dds_sdo" use="I"/><pin id="FB1_MC6_PINA4" iostd="LVCMOS33" pinnum="A4" signal="tp" use="O"/><pin id="FB1_MC12_PINB5" iostd="LVCMOS33" pinnum="B5" signal="tp_2" use="O"/><pin id="FB1_MC13_PINA5" iostd="LVCMOS33" pinnum="A5" signal="tp_1" use="O"/><pin id="FB1_MC14_PINE8" iostd="LVCMOS33" pinnum="E8" signal="att_s_out2_SPECSIG" use="I"/><pin id="FB1_MC15_PINB6" iostd="LVCMOS33" pinnum="B6" signal="clk_osc_en_n" use="O"/><pin id="FB1_MC16_PINC7" iostd="LVCMOS33" pinnum="C7" signal="dds_drhold_1" use="O"/><pin id="FB2_MC1_PIND3" iostd="LVCMOS33" pinnum="D3" signal="dds_profile_10_SPECSIG" use="O"/><pin id="FB2_MC2_PINC3" iostd="LVCMOS33" pinnum="C3" signal="dds_osk_1" use="O"/><pin id="FB2_MC3_PINE3" iostd="LVCMOS33" pinnum="E3" signal="dds_io_update_3" use="O"/><pin id="FB2_MC4_PINB2" iostd="LVCMOS33" pinnum="B2" signal="dds_sdi" use="O"/><pin id="FB2_MC5_PIND4" iostd="LVCMOS33" iostyle="PU" pinnum="D4" signal="dds_smp_err" use="I"/><pin id="FB2_MC6_PIND2" iostd="LVCMOS33" pinnum="D2" signal="dds_profile_11_SPECSIG" use="O"/><pin id="FB2_MC12_PINE5" iostd="LVCMOS33" pinnum="E5" signal="clk_div" use="O"/><pin id="FB2_MC13_PINB1" iostd="LVCMOS33" pinnum="B1" signal="dds_io_update" use="O"/><pin id="FB2_MC14_PINE4" iostd="LVCMOS33" iostyle="PU" pinnum="E4" signal="dds_pll_lock" use="I"/><pin id="FB2_MC15_PINC1" pinnum="C1" signal="sr_sr4_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC16_PINE2" iostd="LVCMOS33" pinnum="E2" signal="dds_profile_12_SPECSIG" use="O"/><pin id="FB3_MC1_PINA6" iostd="LVCMOS33" pinnum="A6" signal="tp_3" use="O"/><pin id="FB3_MC2_PIND7" iostd="LVCMOS33" pinnum="D7" signal="att_s_in2_SPECSIG" use="O"/><pin id="FB3_MC3_PINB7" iostd="LVCMOS33" pinnum="B7" signal="att_s_in0_SPECSIG" use="O"/><pin id="FB3_MC4_PINE9" iostd="LVCMOS33" pinnum="E9" signal="att_clk" use="O"/><pin id="FB3_MC5_PINA7" iostd="LVCMOS33" pinnum="A7" signal="tp_4" use="O"/><pin id="FB3_MC6_PIND8" iostd="LVCMOS33" pinnum="D8" signal="att_s_in1_SPECSIG" use="O"/><pin id="FB3_MC12_PINB8" iostd="LVCMOS33" pinnum="B8" signal="dds_profile1_SPECSIG" use="O"/><pin id="FB3_MC13_PINC8" iostd="LVCMOS33" pinnum="C8" signal="att_le2_SPECSIG" use="O"/><pin id="FB3_MC14_PINA8" iostd="LVCMOS33" pinnum="A8" signal="dds_profile2_SPECSIG" use="O"/><pin id="FB3_MC15_PINE11" iostd="LVCMOS33" pinnum="E11" signal="dds_led0_SPECSIG" use="O"/><pin id="FB3_MC16_PINE10" iostd="LVCMOS33" pinnum="E10" signal="att_le0_SPECSIG" use="O"/><pin id="FB4_MC1_PINF2" iostd="LVCMOS33" pinnum="F2" signal="dds_reset_1" use="O"/><pin id="FB4_MC2_PINF3" pinnum="F3" signal="sr_di15_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC3_PING4" iostd="LVCMOS33" pinnum="G4" signal="dds_cs_n_3" use="O"/><pin id="FB4_MC4_PING3" iostd="LVCMOS33" iostyle="PU" pinnum="G3" signal="dds_sdo_3" use="I"/><pin id="FB4_MC5_PINF5" iostd="LVCMOS33" pinnum="F5" signal="dds_sdi_3" use="O"/><pin id="FB4_MC6_PING5" iostd="LVCMOS33" pinnum="G5" signal="clk_in_sel" use="O"/><pin id="FB4_MC12_PINH2" iostd="LVCMOS33" pinnum="H2" signal="dds_sck_3" use="O"/><pin id="FB4_MC13_PINH4" iostd="LVCMOS33" pinnum="H4" signal="dds_sck_2" use="O"/><pin id="FB4_MC14_PINH3" iostd="LVCMOS33" pinnum="H3" signal="dds_sdi_2" use="O"/><pin id="FB4_MC15_PINH1" iostd="LVCMOS33" pinnum="H1" signal="dds_cs_n_2" use="O"/><pin id="FB4_MC16_PINH5" iostd="LVCMOS33" pinnum="H5" signal="dds_io_update_2" use="O"/><pin id="FB5_MC1_PINR1" iostd="LVCMOS33" pinnum="R1" signal="eem_io_12" use="I"/><pin id="FB5_MC2_PINN4" iostd="LVCMOS33" pinnum="N4" signal="dds_drhold_3" use="O"/><pin id="FB5_MC3_PINN2" iostd="LVCMOS33" pinnum="N2" signal="dds_osk_3" use="O"/><pin id="FB5_MC4_PINM3" iostd="LVCMOS33" pinnum="M3" signal="eem_io_8" use="I"/><pin id="FB5_MC5_PINP1" iostd="LVCMOS33" pinnum="P1" signal="dds_profile_31_SPECSIG" use="O"/><pin id="FB5_MC6_PINM2" iostd="LVCMOS33" pinnum="M2" signal="eem_io" use="GCKI_SPECSIG"/><pin id="FB5_MC12_PINL3" pinnum="L3" signal="sr_di1_SPECSIG" use="b_SPECSIG"/><pin id="FB5_MC13_PINN1" iostd="LVCMOS33" pinnum="N1" signal="dds_drctl_3" use="O"/><pin id="FB5_MC14_PINL4" iostd="LVCMOS33" pinnum="L4" signal="dds_drhold_2" use="O"/><pin id="FB5_MC15_PINM1" iostd="LVCMOS33" pinnum="M1" signal="dds_profile_20_SPECSIG" use="O"/><pin id="FB5_MC16_PINL5" iostd="LVCMOS33" pinnum="L5" signal="att_s_in3_SPECSIG" use="O"/><pin id="FB6_MC1_PINN3" iostd="LVCMOS33" pinnum="N3" signal="dds_profile_30_SPECSIG" use="O"/><pin id="FB6_MC2_PINP2" iostd="LVCMOS33" pinnum="P2" signal="dds_profile_32_SPECSIG" use="O"/><pin id="FB6_MC3_PINP4" iostd="LVCMOS33" pinnum="P4" signal="dds_io_update_1" use="O"/><pin id="FB6_MC4_PINP5" pinnum="P5"/><pin id="FB6_MC5_PINR2" iostd="LVCMOS33" pinnum="R2" signal="eem_io_11" use="I"/><pin id="FB6_MC6_PINT1" iostd="LVCMOS33" pinnum="T1" signal="eem_io_13" use="I"/><pin id="FB6_MC12_PINT2" iostd="LVCMOS33" pinnum="T2" signal="eem_io_14" use="I"/><pin id="FB6_MC13_PINN5" pinnum="N5" signal="N_PZ_449" use="b_SPECSIG"/><pin id="FB6_MC14_PINR4" iostd="LVCMOS33" pinnum="R4" signal="eem_oe_10" use="O"/><pin id="FB6_MC15_PINM5" iostd="LVCMOS33" pinnum="M5" signal="dds_profile_22_SPECSIG" use="O"/><pin id="FB6_MC16_PINR5" iostd="LVCMOS33" pinnum="R5" signal="eem_oe_11" use="O"/><pin id="FB7_MC1_PINK4" iostd="LVCMOS33" pinnum="K4" signal="att_le3_SPECSIG" use="O"/><pin id="FB7_MC2_PINL2" pinnum="L2"/><pin id="FB7_MC3_PINK3" iostd="LVCMOS33" pinnum="K3" signal="dds_sck_1" use="O"/><pin id="FB7_MC4_PINL1" iostd="LVCMOS33" pinnum="L1" signal="dds_osk_2" use="O"/><pin id="FB7_MC5_PINK5" iostd="LVCMOS33" pinnum="K5" signal="dds_sdi_1" use="O"/><pin id="FB7_MC6_PINK2" iostd="LVCMOS33" iostyle="PU" pinnum="K2" signal="dds_pll_lock_1" use="I"/><pin id="FB7_MC11_PINJ4" iostd="LVCMOS33" pinnum="J4" signal="dds_cs_n_1" use="O"/><pin id="FB7_MC12_PINK1" iostd="LVCMOS33" pinnum="K1" signal="dds_drctl_2" use="O"/><pin id="FB7_MC13_PINJ3" iostd="LVCMOS33" iostyle="PU" pinnum="J3" signal="dds_sdo_1" use="I"/><pin id="FB7_MC14_PINJ2" iostd="LVCMOS33" iostyle="PU" pinnum="J2" signal="dds_sdo_2" use="I"/><pin id="FB7_MC15_PINJ5" iostd="LVCMOS33" pinnum="J5" signal="eem_io_9" use="I"/><pin id="FB7_MC16_PINJ1" iostd="LVCMOS33" iostyle="PU" pinnum="J1" signal="dds_smp_err_1" use="I"/><pin id="FB8_MC1_PINR6" iostd="LVCMOS33" pinnum="R6" signal="dds_sync_sync_out_en" use="O"/><pin id="FB8_MC2_PINN6" iostd="LVCMOS33" iostyle="PU" pinnum="N6" signal="dds_smp_err_3" use="I"/><pin id="FB8_MC3_PINR3" iostd="LVCMOS33" pinnum="R3" signal="eem_io_10" use="IO_SPECSIG"/><pin id="FB8_MC4_PINM6" iostd="LVCMOS33" pinnum="M6" signal="dds_profile_21_SPECSIG" use="O"/><pin id="FB8_MC5_PINT3" iostd="LVCMOS33" pinnum="T3" signal="eem_io_15" use="I"/><pin id="FB8_MC6_PINP6" iostd="LVCMOS33" iostyle="PU" pinnum="P6" signal="dds_smp_err_2" use="I"/><pin id="FB8_MC11_PINT4" iostd="LVCMOS33" pinnum="T4" signal="eem_oe_9" use="O"/><pin id="FB8_MC12_PINP7" iostd="LVCMOS33" iostyle="PU" pinnum="P7" signal="dds_pll_lock_3" use="I"/><pin id="FB8_MC13_PINT5" iostd="LVCMOS33" pinnum="T5" signal="dds_sync_clk_out_en" use="O"/><pin id="FB8_MC14_PINN7" iostd="LVCMOS33" iostyle="PU" pinnum="N7" signal="dds_pll_lock_2" use="I"/><pin id="FB8_MC15_PINR7" iostd="LVCMOS33" pinnum="R7" signal="eem_oe_8" use="O"/><pin id="FB8_MC16_PINM7" iostd="LVCMOS33" pinnum="M7" signal="eem_oe_12" use="O"/><pin id="FB9_MC1_PINB13" iostd="LVCMOS33" pinnum="B13" signal="dds_reset" use="O"/><pin id="FB9_MC2_PINB14" iostd="LVCMOS33" pinnum="B14" signal="dds_led_21_SPECSIG" use="O"/><pin id="FB9_MC3_PINC13" iostd="LVCMOS33" pinnum="C13" signal="dds_osk" use="O"/><pin id="FB9_MC4_PINA15" iostd="LVCMOS33" pinnum="A15" signal="variant" use="I"/><pin id="FB9_MC5_PINC12" iostd="LVCMOS33" pinnum="C12" signal="dds_rf_sw_1" use="O"/><pin id="FB9_MC6_PINB12" pinnum="B12"/><pin id="FB9_MC11_PIND13" iostd="LVCMOS33" pinnum="D13" signal="dds_rf_sw" use="O"/><pin id="FB9_MC12_PINA14" iostd="LVCMOS33" pinnum="A14" signal="dds_led_20_SPECSIG" use="O"/><pin id="FB9_MC13_PINE13" iostd="LVCMOS33" pinnum="E13" signal="dds_drhold" use="O"/><pin id="FB9_MC14_PINA13" iostd="LVCMOS33" pinnum="A13" signal="dds_led_10_SPECSIG" use="O"/><pin id="FB9_MC15_PINC11" iostd="LVCMOS33" pinnum="C11" signal="clk_mmcx_osc_sel" use="O"/><pin id="FB9_MC16_PINA12" iostd="LVCMOS33" pinnum="A12" signal="dds_led_30_SPECSIG" use="O"/><pin id="FB10_MC1_PINA16" iostd="LVCMOS33" pinnum="A16" signal="ifc_mode2_SPECSIG" use="I"/><pin id="FB10_MC2_PINB15" iostd="LVCMOS33" pinnum="B15" signal="ifc_mode3_SPECSIG" use="I"/><pin id="FB10_MC3_PINC14" iostd="LVCMOS33" pinnum="C14" signal="dds_drctl" use="O"/><pin id="FB10_MC4_PING11" pinnum="G11"/><pin id="FB10_MC5_PINB16" iostd="LVCMOS33" pinnum="B16" signal="ifc_mode1_SPECSIG" use="I"/><pin id="FB10_MC6_PIND15" pinnum="D15"/><pin id="FB10_MC11_PINE14" iostd="LVCMOS33" pinnum="E14" signal="ifc_mode0_SPECSIG" use="I"/><pin id="FB10_MC12_PINC16" pinnum="C16"/><pin id="FB10_MC13_PINF14" pinnum="F14"/><pin id="FB10_MC14_PINF13" pinnum="F13"/><pin id="FB10_MC15_PINE15" pinnum="E15"/><pin id="FB10_MC16_PING13" pinnum="G13"/><pin id="FB11_MC1_PINB11" iostd="LVCMOS33" pinnum="B11" signal="dds_led_31_SPECSIG" use="O"/><pin id="FB11_MC2_PIND11" iostd="LVCMOS33" pinnum="D11" signal="dds_drover" use="I"/><pin id="FB11_MC3_PINA11" iostd="LVCMOS33" pinnum="A11" signal="dds_led_11_SPECSIG" use="O"/><pin id="FB11_MC4_PIND10" iostd="LVCMOS33" pinnum="D10" signal="dds_rf_sw_2" use="O"/><pin id="FB11_MC5_PINB10" iostd="LVCMOS33" pinnum="B10" signal="dds_led1_SPECSIG" use="O"/><pin id="FB11_MC6_PINE12" pinnum="E12"/><pin id="FB11_MC11_PINF12" pinnum="F12"/><pin id="FB11_MC12_PINB9" iostd="LVCMOS33" pinnum="B9" signal="dds_common_io_reset" use="O"/><pin id="FB11_MC13_PINC9" iostd="LVCMOS33" pinnum="C9" signal="att_s_out1_SPECSIG" use="I"/><pin id="FB11_MC14_PINC10" iostd="LVCMOS33" pinnum="C10" signal="att_s_out0_SPECSIG" use="I"/><pin id="FB11_MC15_PINA9" iostd="LVCMOS33" pinnum="A9" signal="dds_profile0_SPECSIG" use="O"/><pin id="FB11_MC16_PIND9" iostd="LVCMOS33" pinnum="D9" signal="dds_rf_sw_3" use="O"/><pin id="FB12_MC1_PINF15" pinnum="F15"/><pin id="FB12_MC2_PING14" pinnum="G14"/><pin id="FB12_MC3_PINE16" pinnum="E16"/><pin id="FB12_MC4_PINH12" pinnum="H12"/><pin id="FB12_MC5_PINF16" iostd="LVCMOS33" pinnum="F16" signal="dds_common_master_reset" use="O"/><pin id="FB12_MC6_PINH16" pinnum="H16"/><pin id="FB12_MC11_PING15" pinnum="G15"/><pin id="FB12_MC12_PINH13" pinnum="H13"/><pin id="FB12_MC13_PING16" pinnum="G16"/><pin id="FB12_MC14_PINH14" pinnum="H14"/><pin id="FB12_MC15_PINH15" pinnum="H15"/><pin id="FB12_MC16_PINJ12" pinnum="J12"/><pin id="FB13_MC1_PINR15" iostd="LVCMOS33" pinnum="R15" signal="eem_io_4" use="I"/><pin id="FB13_MC2_PINT16" iostd="LVCMOS33" pinnum="T16" signal="eem_io_2" use="IO_SPECSIG"/><pin id="FB13_MC3_PINN14" pinnum="N14"/><pin id="FB13_MC4_PINR16" iostd="LVCMOS33" pinnum="R16" signal="eem_io_3" use="I"/><pin id="FB13_MC5_PINN15" iostd="LVCMOS33" pinnum="N15" signal="fsen" use="O"/><pin id="FB13_MC6_PINM15" iostd="LVCMOS33" pinnum="M15" signal="eem_oe_1" use="O"/><pin id="FB13_MC12_PINM13" pinnum="M13"/><pin id="FB13_MC13_PINP16" iostd="LVCMOS33" pinnum="P16" signal="eem_oe_7" use="O"/><pin id="FB13_MC14_PINN16" iostd="LVCMOS33" pinnum="N16" signal="eem_oe_3" use="O"/><pin id="FB13_MC15_PINL14" pinnum="L14"/><pin id="FB13_MC16_PINM14" pinnum="M14"/><pin id="FB14_MC1_PINP15" iostd="LVCMOS33" pinnum="P15" signal="eem_oe" use="O"/><pin id="FB14_MC2_PINP14" pinnum="P14"/><pin id="FB14_MC3_PINP13" pinnum="P13"/><pin id="FB14_MC4_PINR13" iostd="LVCMOS33" pinnum="R13" signal="eem_io_1" use="I"/><pin id="FB14_MC5_PINN13" pinnum="N13"/><pin id="FB14_MC6_PINR14" iostd="LVCMOS33" pinnum="R14" signal="eem_io_5" use="I"/><pin id="FB14_MC12_PINT15" iostd="LVCMOS33" pinnum="T15" signal="eem_io_7" use="I"/><pin id="FB14_MC13_PINR12" iostd="LVCMOS33" pinnum="R12" signal="eem_io_6" use="I"/><pin id="FB14_MC14_PINN11" pinnum="N11"/><pin id="FB14_MC15_PINM11" pinnum="M11"/><pin id="FB14_MC16_PINN10" pinnum="N10"/><pin id="FB15_MC1_PINL15" iostd="LVCMOS33" pinnum="L15" signal="eem_oe_4" use="O"/><pin id="FB15_MC2_PINL13" pinnum="L13"/><pin id="FB15_MC3_PINM12" pinnum="M12"/><pin id="FB15_MC4_PINM16" iostd="LVCMOS33" pinnum="M16" signal="eem_oe_5" use="O"/><pin id="FB15_MC5_PINK14" pinnum="K14"/><pin id="FB15_MC6_PINL16" iostd="LVCMOS33" pinnum="L16" signal="eem_oe_6" use="O"/><pin id="FB15_MC11_PINK15" iostd="LVCMOS33" pinnum="K15" signal="eem_oe_2" use="O"/><pin id="FB15_MC12_PINL12" pinnum="L12"/><pin id="FB15_MC13_PINK16" pinnum="K16"/><pin id="FB15_MC14_PINJ14" pinnum="J14"/><pin id="FB15_MC15_PINJ15" pinnum="J15"/><pin id="FB15_MC16_PINJ13" pinnum="J13"/><pin id="FB16_MC1_PINP10" pinnum="P10"/><pin id="FB16_MC2_PINR10" iostd="LVCMOS33" pinnum="R10" signal="dds_reset_2" use="O"/><pin id="FB16_MC3_PINT10" iostd="LVCMOS33" pinnum="T10" signal="dds_sync_sync_sel" use="O"/><pin id="FB16_MC4_PINR9" iostd="LVCMOS33" pinnum="R9" signal="att_s_out3_SPECSIG" use="I"/><pin id="FB16_MC5_PINN9" iostd="LVCMOS33" pinnum="N9" signal="att_rst_n" use="O"/><pin id="FB16_MC6_PINM8" iostd="LVCMOS33" pinnum="M8" signal="eem_oe_15" use="O"/><pin id="FB16_MC11_PINT8" iostd="LVCMOS33" pinnum="T8" signal="dds_reset_3" use="O"/><pin id="FB16_MC12_PINP8" iostd="LVCMOS33" pinnum="P8" signal="att_le1_SPECSIG" use="O"/><pin id="FB16_MC13_PINR8" iostd="LVCMOS33" pinnum="R8" signal="eem_oe_13" use="O"/><pin id="FB16_MC14_PINT7" iostd="LVCMOS33" pinnum="T7" signal="eem_oe_14" use="O"/><pin id="FB16_MC15_PINN8" pinnum="N8"/><pin id="FB16_MC16_PINT6" pinnum="T6"/><pin id="FB_PINF4" pinnum="F4" use="VCCAUX"/><pin id="FB_PINF7" pinnum="F7" use="VCCIO-3.3"/><pin id="FB_PINF8" pinnum="F8" use="VCCIO-3.3"/><pin id="FB_PINJ6" pinnum="J6" use="VCCIO-3.3"/><pin id="FB_PINP3" pinnum="P3" use="VCC"/><pin id="FB_PINK6" pinnum="K6" use="VCCIO-3.3"/><pin id="FB_PINL7" pinnum="L7" use="VCCIO-3.3"/><pin id="FB_PINL8" pinnum="L8" use="VCCIO-3.3"/><pin id="FB_PINJ11" pinnum="J11" use="VCCIO-3.3"/><pin id="FB_PINK13" pinnum="K13" use="VCC"/><pin id="FB_PINK11" pinnum="K11" use="VCCIO-3.3"/><pin id="FB_PING6" pinnum="G6" use="VCCIO-3.3"/><pin id="FB_PINH6" pinnum="H6" use="VCCIO-3.3"/><pin id="FB_PINF10" pinnum="F10" use="VCCIO-3.3"/><pin id="FB_PINF9" pinnum="F9" use="VCCIO-3.3"/><pin id="FB_PINH11" pinnum="H11" use="VCCIO-3.3"/><pin id="FB_PIND5" pinnum="D5" use="VCC"/><pin id="FB_PIND12" pinnum="D12" use="VCC"/><pin id="FB_PINL9" pinnum="L9" use="VCCIO-3.3"/><pin id="FB_PINL10" pinnum="L10" use="VCCIO-3.3"/><fblock id="FB1" pinUse="10"><macrocell id="FB1_MC1" pin="FB1_MC1_PINB3" sigUse="5" signal="dds_cs_n"><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_2"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PINB4" sigUse="4" signal="N_PZ_445"><eq_pterm ptindx="FB1_54"/><eq_pterm ptindx="FB1_55"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PINC4" sigUse="0" signal="dds_drctl_1"/><macrocell id="FB1_MC4" pin="FB1_MC4_PINA2" sigUse="4" signal="dds_sck"><eq_pterm ptindx="FB1_4"/><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_7"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PINA3" sigUse="8" signal="sr_sr15_SPECSIG"><eq_pterm ptindx="FB1_46"/><eq_pterm ptindx="FB1_47"/><eq_pterm ptindx="FB1_48"/><eq_pterm ptindx="FB1_49"/><eq_pterm ptindx="FB1_51"/><eq_pterm ptindx="FB1_50"/><eq_pterm ptindx="FB1_53"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PINA4" sigUse="5" signal="tp"><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_2"/></macrocell><macrocell id="FB1_MC7" sigUse="8" signal="sr_sr11_SPECSIG"><eq_pterm ptindx="FB1_32"/><eq_pterm ptindx="FB1_33"/><eq_pterm ptindx="FB1_34"/><eq_pterm ptindx="FB1_35"/><eq_pterm ptindx="FB1_37"/><eq_pterm ptindx="FB1_36"/><eq_pterm ptindx="FB1_38"/></macrocell><macrocell id="FB1_MC8" sigUse="8" signal="sr_sr12_SPECSIG"><eq_pterm ptindx="FB1_25"/><eq_pterm ptindx="FB1_26"/><eq_pterm ptindx="FB1_27"/><eq_pterm ptindx="FB1_28"/><eq_pterm ptindx="FB1_30"/><eq_pterm ptindx="FB1_29"/><eq_pterm ptindx="FB1_31"/></macrocell><macrocell id="FB1_MC9" sigUse="8" signal="sr_sr13_SPECSIG"><eq_pterm ptindx="FB1_18"/><eq_pterm ptindx="FB1_19"/><eq_pterm ptindx="FB1_20"/><eq_pterm ptindx="FB1_21"/><eq_pterm ptindx="FB1_23"/><eq_pterm ptindx="FB1_22"/><eq_pterm ptindx="FB1_24"/></macrocell><macrocell id="FB1_MC10" sigUse="7" signal="sr_sr14_SPECSIG"><eq_pterm ptindx="FB1_13"/><eq_pterm ptindx="FB1_14"/><eq_pterm ptindx="FB1_15"/><eq_pterm ptindx="FB1_11"/><eq_pterm ptindx="FB1_16"/><eq_pterm ptindx="FB1_17"/></macrocell><macrocell id="FB1_MC11" sigUse="6" signal="le_clk"><eq_pterm ptindx="FB1_11"/><eq_pterm ptindx="FB1_12"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PINB5" sigUse="4" signal="tp_2"><eq_pterm ptindx="FB1_8"/><eq_pterm ptindx="FB1_9"/><eq_pterm ptindx="FB1_10"/></macrocell><macrocell id="FB1_MC13" pin="FB1_MC13_PINA5" sigUse="4" signal="tp_1"><eq_pterm ptindx="FB1_4"/><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_7"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PINE8" sigUse="8" signal="sr_sr10_SPECSIG"><eq_pterm ptindx="FB1_39"/><eq_pterm ptindx="FB1_40"/><eq_pterm ptindx="FB1_41"/><eq_pterm ptindx="FB1_42"/><eq_pterm ptindx="FB1_44"/><eq_pterm ptindx="FB1_43"/><eq_pterm ptindx="FB1_45"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PINB6" sigUse="2" signal="clk_osc_en_n"><eq_pterm ptindx="FB1_52"/></macrocell><macrocell id="FB1_MC16" pin="FB1_MC16_PINC7" sigUse="0" signal="dds_drhold_1"/><fbinput id="FB1_I1" signal="N_PZ_445"/><fbinput id="FB1_I2" signal="clk_in_sel"/><fbinput id="FB1_I3" signal="clk_mmcx_osc_sel"/><fbinput id="FB1_I4" signal="dds_pll_lock_1"/><fbinput id="FB1_I5" signal="dds_pll_lock_2"/><fbinput id="FB1_I6" signal="dds_pll_lock_3"/><fbinput id="FB1_I7" signal="eem_io_1"/><fbinput fbk="PIN" id="FB1_I8" signal="eem_io_2PIN_SPECSIG"/><fbinput id="FB1_I9" signal="eem_io_3"/><fbinput id="FB1_I10" signal="eem_io_4"/><fbinput id="FB1_I11" signal="eem_io_5"/><fbinput id="FB1_I12" signal="eem_io_8"/><fbinput id="FB1_I13" signal="eem_io"/><fbinput id="FB1_I14" signal="ifc_mode0_SPECSIG"/><fbinput id="FB1_I15" signal="ifc_mode1_SPECSIG"/><fbinput id="FB1_I16" signal="ifc_mode2_SPECSIG"/><fbinput id="FB1_I17" signal="le_clk"/><fbinput id="FB1_I18" signal="sr_di13_SPECSIG"/><fbinput id="FB1_I19" signal="sr_sr10_SPECSIG"/><fbinput id="FB1_I20" signal="sr_sr11_SPECSIG"/><fbinput id="FB1_I21" signal="sr_sr12_SPECSIG"/><fbinput id="FB1_I22" signal="sr_sr13_SPECSIG"/><fbinput id="FB1_I23" signal="sr_sr14_SPECSIG"/><fbinput id="FB1_I24" signal="sr_sr15_SPECSIG"/><fbinput id="FB1_I25" signal="sr_sr9_SPECSIG"/><PAL><pterm id="FB1_0"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_3" negated="ON"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5"/></pterm><pterm id="FB1_1"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4"/><signal id="sr_di13_SPECSIG"/></pterm><pterm id="FB1_2"><signal id="eem_io_3"/><signal id="eem_io_4"/><signal id="eem_io_5" negated="ON"/><signal id="sr_di13_SPECSIG"/></pterm><pterm id="FB1_3"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_5"/><signal id="sr_di13_SPECSIG" negated="ON"/></pterm><pterm id="FB1_4"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io"/></pterm><pterm id="FB1_5"><signal id="eem_io"/><signal id="sr_di13_SPECSIG"/></pterm><pterm id="FB1_6"><signal id="N_PZ_445" negated="ON"/></pterm><pterm id="FB1_7"><signal id="ifc_mode1_SPECSIG"/><signal id="sr_di13_SPECSIG" negated="ON"/><signal id="eem_io_2PIN_SPECSIG"/></pterm><pterm id="FB1_8"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_1"/></pterm><pterm id="FB1_9"><signal id="eem_io_1"/><signal id="sr_di13_SPECSIG"/></pterm><pterm id="FB1_10"><signal id="ifc_mode1_SPECSIG"/><signal id="sr_di13_SPECSIG" negated="ON"/><signal id="eem_io_8"/></pterm><pterm id="FB1_11"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk"/></pterm><pterm id="FB1_12"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk"/></pterm><pterm id="FB1_13"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr14_SPECSIG"/></pterm><pterm id="FB1_14"><signal id="eem_io_4"/><signal id="sr_sr14_SPECSIG"/></pterm><pterm id="FB1_15"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr14_SPECSIG"/></pterm><pterm id="FB1_16"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr13_SPECSIG"/></pterm><pterm id="FB1_17"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr13_SPECSIG"/></pterm><pterm id="FB1_18"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr13_SPECSIG"/></pterm><pterm id="FB1_19"><signal id="eem_io_4"/><signal id="sr_sr13_SPECSIG"/></pterm><pterm id="FB1_20"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr13_SPECSIG"/></pterm><pterm id="FB1_21"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk"/><signal id="ifc_mode0_SPECSIG"/></pterm><pterm id="FB1_22"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk"/><signal id="ifc_mode0_SPECSIG"/></pterm><pterm id="FB1_23"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr12_SPECSIG"/></pterm><pterm id="FB1_24"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr12_SPECSIG"/></pterm><pterm id="FB1_25"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr12_SPECSIG"/></pterm><pterm id="FB1_26"><signal id="eem_io_4"/><signal id="sr_sr12_SPECSIG"/></pterm><pterm id="FB1_27"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr12_SPECSIG"/></pterm><pterm id="FB1_28"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk"/><signal id="dds_pll_lock_3"/></pterm><pterm id="FB1_29"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk"/><signal id="dds_pll_lock_3"/></pterm><pterm id="FB1_30"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr11_SPECSIG"/></pterm><pterm id="FB1_31"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr11_SPECSIG"/></pterm><pterm id="FB1_32"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr11_SPECSIG"/></pterm><pterm id="FB1_33"><signal id="eem_io_4"/><signal id="sr_sr11_SPECSIG"/></pterm><pterm id="FB1_34"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr11_SPECSIG"/></pterm><pterm id="FB1_35"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk"/><signal id="dds_pll_lock_2"/></pterm><pterm id="FB1_36"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk"/><signal id="dds_pll_lock_2"/></pterm><pterm id="FB1_37"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr10_SPECSIG"/></pterm><pterm id="FB1_38"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr10_SPECSIG"/></pterm><pterm id="FB1_39"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr10_SPECSIG"/></pterm><pterm id="FB1_40"><signal id="eem_io_4"/><signal id="sr_sr10_SPECSIG"/></pterm><pterm id="FB1_41"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr10_SPECSIG"/></pterm><pterm id="FB1_42"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk"/><signal id="dds_pll_lock_1"/></pterm><pterm id="FB1_43"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk"/><signal id="dds_pll_lock_1"/></pterm><pterm id="FB1_44"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr9_SPECSIG"/></pterm><pterm id="FB1_45"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr9_SPECSIG"/></pterm><pterm id="FB1_46"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr15_SPECSIG"/></pterm><pterm id="FB1_47"><signal id="eem_io_4"/><signal id="sr_sr15_SPECSIG"/></pterm><pterm id="FB1_48"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr15_SPECSIG"/></pterm><pterm id="FB1_49"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk"/><signal id="ifc_mode2_SPECSIG"/></pterm><pterm id="FB1_50"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk"/><signal id="ifc_mode2_SPECSIG"/></pterm><pterm id="FB1_51"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr14_SPECSIG"/></pterm><pterm id="FB1_52"><signal id="clk_in_sel" negated="ON"/><signal id="clk_mmcx_osc_sel" negated="ON"/></pterm><pterm id="FB1_53"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr14_SPECSIG"/></pterm><pterm id="FB1_54"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/></pterm><pterm id="FB1_55"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/></pterm></PAL><bct id="FB1_bct6" use="CTS"><eq_pterm ptindx="FB1_6"/></bct><equation id="dds_cs_n" negated="ON"><d2><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_2"/></d2></equation><equation id="N_PZ_445"><d2><eq_pterm ptindx="FB1_54"/><eq_pterm ptindx="FB1_55"/></d2></equation><equation id="dds_drctl_1" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="dds_sck"><d2><eq_pterm ptindx="FB1_4"/><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_7"/></d2></equation><equation id="sr_sr15_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB1_46"/><eq_pterm ptindx="FB1_47"/><eq_pterm ptindx="FB1_48"/><eq_pterm ptindx="FB1_49"/><eq_pterm ptindx="FB1_51"/><eq_pterm ptindx="FB1_50"/><eq_pterm ptindx="FB1_53"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="tp" negated="ON"><d2><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_2"/></d2></equation><equation id="sr_sr11_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB1_32"/><eq_pterm ptindx="FB1_33"/><eq_pterm ptindx="FB1_34"/><eq_pterm ptindx="FB1_35"/><eq_pterm ptindx="FB1_37"/><eq_pterm ptindx="FB1_36"/><eq_pterm ptindx="FB1_38"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="sr_sr12_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB1_25"/><eq_pterm ptindx="FB1_26"/><eq_pterm ptindx="FB1_27"/><eq_pterm ptindx="FB1_28"/><eq_pterm ptindx="FB1_30"/><eq_pterm ptindx="FB1_29"/><eq_pterm ptindx="FB1_31"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="sr_sr13_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB1_18"/><eq_pterm ptindx="FB1_19"/><eq_pterm ptindx="FB1_20"/><eq_pterm ptindx="FB1_21"/><eq_pterm ptindx="FB1_23"/><eq_pterm ptindx="FB1_22"/><eq_pterm ptindx="FB1_24"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="sr_sr14_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB1_13"/><eq_pterm ptindx="FB1_14"/><eq_pterm ptindx="FB1_15"/><eq_pterm ptindx="FB1_11"/><eq_pterm ptindx="FB1_16"/><eq_pterm ptindx="FB1_17"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="le_clk" regUse="TFFS_SPECSIG"><d2><eq_pterm ptindx="FB1_11"/><eq_pterm ptindx="FB1_12"/></d2><clk><fastsig signal="eem_io"/></clk><set><eq_pterm ptindx="FB1_6"/></set><prld ptindx="VCC"/></equation><equation id="tp_2"><d2><eq_pterm ptindx="FB1_8"/><eq_pterm ptindx="FB1_9"/><eq_pterm ptindx="FB1_10"/></d2></equation><equation id="tp_1"><d2><eq_pterm ptindx="FB1_4"/><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_7"/></d2></equation><equation id="sr_sr10_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB1_39"/><eq_pterm ptindx="FB1_40"/><eq_pterm ptindx="FB1_41"/><eq_pterm ptindx="FB1_42"/><eq_pterm ptindx="FB1_44"/><eq_pterm ptindx="FB1_43"/><eq_pterm ptindx="FB1_45"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="clk_osc_en_n" negated="ON"><d1><eq_pterm ptindx="FB1_52"/></d1></equation><equation id="dds_drhold_1"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><fblock id="FB2" pinUse="10"><macrocell id="FB2_MC1" pin="FB2_MC1_PIND3" sigUse="2" signal="dds_profile_10_SPECSIG"><eq_pterm ptindx="FB2_10"/></macrocell><macrocell id="FB2_MC2" pin="FB2_MC2_PINC3" sigUse="0" signal="dds_osk_1"/><macrocell id="FB2_MC3" pin="FB2_MC3_PINE3" sigUse="3" signal="dds_io_update_3"><eq_pterm ptindx="FB2_8"/><eq_pterm ptindx="FB2_6"/></macrocell><macrocell id="FB2_MC4" pin="FB2_MC4_PINB2" sigUse="4" signal="dds_sdi"><eq_pterm ptindx="FB2_0"/><eq_pterm ptindx="FB2_1"/><eq_pterm ptindx="FB2_2"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIND4"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIND2" sigUse="2" signal="dds_profile_11_SPECSIG"><eq_pterm ptindx="FB2_25"/></macrocell><macrocell id="FB2_MC7" sigUse="8" signal="sr_sr5_SPECSIG"><eq_pterm ptindx="FB2_39"/><eq_pterm ptindx="FB2_40"/><eq_pterm ptindx="FB2_41"/><eq_pterm ptindx="FB2_42"/><eq_pterm ptindx="FB2_45"/><eq_pterm ptindx="FB2_44"/><eq_pterm ptindx="FB2_46"/></macrocell><macrocell id="FB2_MC8" sigUse="8" signal="sr_sr6_SPECSIG"><eq_pterm ptindx="FB2_32"/><eq_pterm ptindx="FB2_33"/><eq_pterm ptindx="FB2_34"/><eq_pterm ptindx="FB2_35"/><eq_pterm ptindx="FB2_37"/><eq_pterm ptindx="FB2_36"/><eq_pterm ptindx="FB2_38"/></macrocell><macrocell id="FB2_MC9" sigUse="8" signal="sr_sr7_SPECSIG"><eq_pterm ptindx="FB2_24"/><eq_pterm ptindx="FB2_26"/><eq_pterm ptindx="FB2_27"/><eq_pterm ptindx="FB2_28"/><eq_pterm ptindx="FB2_30"/><eq_pterm ptindx="FB2_29"/><eq_pterm ptindx="FB2_31"/></macrocell><macrocell id="FB2_MC10" sigUse="8" signal="sr_sr8_SPECSIG"><eq_pterm ptindx="FB2_17"/><eq_pterm ptindx="FB2_18"/><eq_pterm ptindx="FB2_19"/><eq_pterm ptindx="FB2_20"/><eq_pterm ptindx="FB2_22"/><eq_pterm ptindx="FB2_21"/><eq_pterm ptindx="FB2_23"/></macrocell><macrocell id="FB2_MC11" sigUse="8" signal="sr_sr9_SPECSIG"><eq_pterm ptindx="FB2_9"/><eq_pterm ptindx="FB2_11"/><eq_pterm ptindx="FB2_12"/><eq_pterm ptindx="FB2_13"/><eq_pterm ptindx="FB2_15"/><eq_pterm ptindx="FB2_14"/><eq_pterm ptindx="FB2_16"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PINE5" sigUse="3" signal="clk_div"><eq_pterm ptindx="FB2_43"/></macrocell><macrocell id="FB2_MC13" pin="FB2_MC13_PINB1" sigUse="3" signal="dds_io_update"><eq_pterm ptindx="FB2_5"/><eq_pterm ptindx="FB2_3"/></macrocell><macrocell id="FB2_MC14" pin="FB2_MC14_PINE4" sigUse="2" signal="sr_di3_SPECSIG"><eq_pterm ptindx="FB2_49"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PINC1" sigUse="9" signal="sr_sr4_SPECSIG"><eq_pterm ptindx="FB2_47"/><eq_pterm ptindx="FB2_48"/><eq_pterm ptindx="FB2_50"/><eq_pterm ptindx="FB2_51"/><eq_pterm ptindx="FB2_52"/><eq_pterm ptindx="FB2_53"/><eq_pterm ptindx="FB2_54"/></macrocell><macrocell id="FB2_MC16" pin="FB2_MC16_PINE2" sigUse="2" signal="dds_profile_12_SPECSIG"><eq_pterm ptindx="FB2_55"/></macrocell><fbinput id="FB2_I1" signal="N_PZ_442"/><fbinput id="FB2_I2" signal="dds_pll_lock"/><fbinput id="FB2_I3" signal="dds_smp_err_1"/><fbinput id="FB2_I4" signal="dds_smp_err_2"/><fbinput id="FB2_I5" signal="dds_smp_err_3"/><fbinput id="FB2_I6" signal="dds_smp_err"/><fbinput id="FB2_I7" signal="eem_io_15"/><fbinput id="FB2_I8" signal="eem_io_1"/><fbinput id="FB2_I9" signal="eem_io_3"/><fbinput id="FB2_I10" signal="eem_io_4"/><fbinput id="FB2_I11" signal="eem_io_5"/><fbinput id="FB2_I12" signal="eem_io_6"/><fbinput id="FB2_I13" signal="eem_io_8"/><fbinput id="FB2_I14" signal="ifc_mode1_SPECSIG"/><fbinput id="FB2_I15" signal="le_clk"/><fbinput id="FB2_I16" signal="sr_di12_SPECSIG"/><fbinput id="FB2_I17" signal="sr_di13_SPECSIG"/><fbinput id="FB2_I18" signal="sr_di16_SPECSIG"/><fbinput id="FB2_I19" signal="sr_di22_SPECSIG"/><fbinput id="FB2_I20" signal="sr_di23_SPECSIG"/><fbinput id="FB2_I21" signal="sr_di3_SPECSIG"/><fbinput id="FB2_I22" signal="sr_sr10_SPECSIG"/><fbinput id="FB2_I23" signal="sr_sr3_SPECSIG"/><fbinput id="FB2_I24" signal="sr_sr4_SPECSIG"/><fbinput id="FB2_I25" signal="sr_sr5_SPECSIG"/><fbinput id="FB2_I26" signal="sr_sr6_SPECSIG"/><fbinput id="FB2_I27" signal="sr_sr7_SPECSIG"/><fbinput id="FB2_I28" signal="sr_sr8_SPECSIG"/><fbinput id="FB2_I29" signal="sr_sr9_SPECSIG"/><PAL><pterm id="FB2_0"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_1"/></pterm><pterm id="FB2_1"><signal id="eem_io_1"/><signal id="sr_di13_SPECSIG"/></pterm><pterm id="FB2_2"><signal id="ifc_mode1_SPECSIG"/><signal id="sr_di13_SPECSIG" negated="ON"/><signal id="eem_io_8"/></pterm><pterm id="FB2_3"><signal id="sr_di13_SPECSIG" negated="ON"/><signal id="eem_io_6"/></pterm><pterm id="FB2_4"><signal id="le_clk"/></pterm><pterm id="FB2_5"><signal id="sr_di13_SPECSIG"/><signal id="sr_di12_SPECSIG"/></pterm><pterm id="FB2_6"><signal id="sr_di16_SPECSIG" negated="ON"/><signal id="eem_io_6"/></pterm><pterm id="FB2_7"><signal id="N_PZ_442" negated="ON"/></pterm><pterm id="FB2_8"><signal id="sr_di16_SPECSIG"/><signal id="sr_di12_SPECSIG"/></pterm><pterm id="FB2_9"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr9_SPECSIG"/></pterm><pterm id="FB2_10"><signal id="sr_sr8_SPECSIG"/></pterm><pterm id="FB2_11"><signal id="eem_io_4"/><signal id="sr_sr9_SPECSIG"/></pterm><pterm id="FB2_12"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr9_SPECSIG"/></pterm><pterm id="FB2_13"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk"/><signal id="dds_pll_lock"/></pterm><pterm id="FB2_14"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk"/><signal id="dds_pll_lock"/></pterm><pterm id="FB2_15"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr8_SPECSIG"/></pterm><pterm id="FB2_16"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr8_SPECSIG"/></pterm><pterm id="FB2_17"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr8_SPECSIG"/></pterm><pterm id="FB2_18"><signal id="eem_io_4"/><signal id="sr_sr8_SPECSIG"/></pterm><pterm id="FB2_19"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr8_SPECSIG"/></pterm><pterm id="FB2_20"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk"/><signal id="dds_smp_err_3"/></pterm><pterm id="FB2_21"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk"/><signal id="dds_smp_err_3"/></pterm><pterm id="FB2_22"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr7_SPECSIG"/></pterm><pterm id="FB2_23"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr7_SPECSIG"/></pterm><pterm id="FB2_24"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr7_SPECSIG"/></pterm><pterm id="FB2_25"><signal id="sr_sr9_SPECSIG"/></pterm><pterm id="FB2_26"><signal id="eem_io_4"/><signal id="sr_sr7_SPECSIG"/></pterm><pterm id="FB2_27"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr7_SPECSIG"/></pterm><pterm id="FB2_28"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk"/><signal id="dds_smp_err_2"/></pterm><pterm id="FB2_29"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk"/><signal id="dds_smp_err_2"/></pterm><pterm id="FB2_30"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr6_SPECSIG"/></pterm><pterm id="FB2_31"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr6_SPECSIG"/></pterm><pterm id="FB2_32"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr6_SPECSIG"/></pterm><pterm id="FB2_33"><signal id="eem_io_4"/><signal id="sr_sr6_SPECSIG"/></pterm><pterm id="FB2_34"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr6_SPECSIG"/></pterm><pterm id="FB2_35"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk"/><signal id="dds_smp_err_1"/></pterm><pterm id="FB2_36"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk"/><signal id="dds_smp_err_1"/></pterm><pterm id="FB2_37"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr5_SPECSIG"/></pterm><pterm id="FB2_38"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr5_SPECSIG"/></pterm><pterm id="FB2_39"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr5_SPECSIG"/></pterm><pterm id="FB2_40"><signal id="eem_io_4"/><signal id="sr_sr5_SPECSIG"/></pterm><pterm id="FB2_41"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr5_SPECSIG"/></pterm><pterm id="FB2_42"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk"/><signal id="dds_smp_err"/></pterm><pterm id="FB2_43"><signal id="sr_di22_SPECSIG" negated="ON"/><signal id="sr_di23_SPECSIG"/></pterm><pterm id="FB2_44"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk"/><signal id="dds_smp_err"/></pterm><pterm id="FB2_45"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr4_SPECSIG"/></pterm><pterm id="FB2_46"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr4_SPECSIG"/></pterm><pterm id="FB2_47"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_48"><signal id="eem_io_4"/><signal id="sr_sr4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_49"><signal id="sr_sr3_SPECSIG"/></pterm><pterm id="FB2_50"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_51"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_52"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_53"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk"/><signal id="eem_io_15" negated="ON"/><signal id="sr_di3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_54"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk"/><signal id="eem_io_15" negated="ON"/><signal id="sr_di3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_55"><signal id="sr_sr10_SPECSIG"/></pterm></PAL><bct id="FB2_bct4" use="CTC"><eq_pterm ptindx="FB2_4"/></bct><bct id="FB2_bct7" use="CTE"><eq_pterm ptindx="FB2_7"/></bct><equation id="dds_profile_10_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB2_10"/></d1><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="dds_osk_1" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="dds_io_update_3"><d2><eq_pterm ptindx="FB2_8"/><eq_pterm ptindx="FB2_6"/></d2></equation><equation id="dds_sdi"><d2><eq_pterm ptindx="FB2_0"/><eq_pterm ptindx="FB2_1"/><eq_pterm ptindx="FB2_2"/></d2></equation><equation id="dds_profile_11_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB2_25"/></d1><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="sr_sr5_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB2_39"/><eq_pterm ptindx="FB2_40"/><eq_pterm ptindx="FB2_41"/><eq_pterm ptindx="FB2_42"/><eq_pterm ptindx="FB2_45"/><eq_pterm ptindx="FB2_44"/><eq_pterm ptindx="FB2_46"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="sr_sr6_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB2_32"/><eq_pterm ptindx="FB2_33"/><eq_pterm ptindx="FB2_34"/><eq_pterm ptindx="FB2_35"/><eq_pterm ptindx="FB2_37"/><eq_pterm ptindx="FB2_36"/><eq_pterm ptindx="FB2_38"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="sr_sr7_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB2_24"/><eq_pterm ptindx="FB2_26"/><eq_pterm ptindx="FB2_27"/><eq_pterm ptindx="FB2_28"/><eq_pterm ptindx="FB2_30"/><eq_pterm ptindx="FB2_29"/><eq_pterm ptindx="FB2_31"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="sr_sr8_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB2_17"/><eq_pterm ptindx="FB2_18"/><eq_pterm ptindx="FB2_19"/><eq_pterm ptindx="FB2_20"/><eq_pterm ptindx="FB2_22"/><eq_pterm ptindx="FB2_21"/><eq_pterm ptindx="FB2_23"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="sr_sr9_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB2_9"/><eq_pterm ptindx="FB2_11"/><eq_pterm ptindx="FB2_12"/><eq_pterm ptindx="FB2_13"/><eq_pterm ptindx="FB2_15"/><eq_pterm ptindx="FB2_14"/><eq_pterm ptindx="FB2_16"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="clk_div" negated="ON"><d1><eq_pterm ptindx="FB2_43"/></d1><oe><eq_pterm ptindx="FB2_7"/></oe></equation><equation id="dds_io_update"><d2><eq_pterm ptindx="FB2_5"/><eq_pterm ptindx="FB2_3"/></d2></equation><equation id="sr_di3_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB2_49"/></d1><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="sr_sr4_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB2_47"/><eq_pterm ptindx="FB2_48"/><eq_pterm ptindx="FB2_50"/><eq_pterm ptindx="FB2_51"/><eq_pterm ptindx="FB2_52"/><eq_pterm ptindx="FB2_53"/><eq_pterm ptindx="FB2_54"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="dds_profile_12_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB2_55"/></d1><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB3" pinUse="11"><macrocell id="FB3_MC1" pin="FB3_MC1_PINA6" sigUse="1" signal="tp_3"><eq_pterm ptindx="FB3_10"/></macrocell><macrocell id="FB3_MC2" pin="FB3_MC2_PIND7" sigUse="1" signal="att_s_in2_SPECSIG"><eq_pterm ptindx="FB3_13"/></macrocell><macrocell id="FB3_MC3" pin="FB3_MC3_PINB7" sigUse="1" signal="att_s_in0_SPECSIG"><eq_pterm ptindx="FB3_16"/></macrocell><macrocell id="FB3_MC4" pin="FB3_MC4_PINE9" sigUse="5" signal="att_clk"><eq_pterm ptindx="FB3_5"/><eq_pterm ptindx="FB3_7"/></macrocell><macrocell id="FB3_MC5" pin="FB3_MC5_PINA7" sigUse="1" signal="tp_4"><eq_pterm ptindx="FB3_22"/></macrocell><macrocell id="FB3_MC6" pin="FB3_MC6_PIND8" sigUse="1" signal="att_s_in1_SPECSIG"><eq_pterm ptindx="FB3_25"/></macrocell><macrocell id="FB3_MC7" sigUse="7" signal="sr_sr18_SPECSIG"><eq_pterm ptindx="FB3_39"/><eq_pterm ptindx="FB3_40"/><eq_pterm ptindx="FB3_41"/><eq_pterm ptindx="FB3_42"/><eq_pterm ptindx="FB3_44"/></macrocell><macrocell id="FB3_MC8" sigUse="7" signal="sr_sr17_SPECSIG"><eq_pterm ptindx="FB3_34"/><eq_pterm ptindx="FB3_35"/><eq_pterm ptindx="FB3_36"/><eq_pterm ptindx="FB3_37"/><eq_pterm ptindx="FB3_38"/></macrocell><macrocell id="FB3_MC9" sigUse="9" signal="sr_sr3_SPECSIG"><eq_pterm ptindx="FB3_27"/><eq_pterm ptindx="FB3_28"/><eq_pterm ptindx="FB3_29"/><eq_pterm ptindx="FB3_30"/><eq_pterm ptindx="FB3_31"/><eq_pterm ptindx="FB3_32"/><eq_pterm ptindx="FB3_33"/></macrocell><macrocell id="FB3_MC10" sigUse="9" signal="sr_sr2_SPECSIG"><eq_pterm ptindx="FB3_18"/><eq_pterm ptindx="FB3_19"/><eq_pterm ptindx="FB3_20"/><eq_pterm ptindx="FB3_21"/><eq_pterm ptindx="FB3_23"/><eq_pterm ptindx="FB3_24"/><eq_pterm ptindx="FB3_26"/></macrocell><macrocell id="FB3_MC11" sigUse="9" signal="sr_sr1_SPECSIG"><eq_pterm ptindx="FB3_8"/><eq_pterm ptindx="FB3_9"/><eq_pterm ptindx="FB3_11"/><eq_pterm ptindx="FB3_12"/><eq_pterm ptindx="FB3_14"/><eq_pterm ptindx="FB3_15"/><eq_pterm ptindx="FB3_17"/></macrocell><macrocell id="FB3_MC12" pin="FB3_MC12_PINB8" sigUse="2" signal="dds_profile1_SPECSIG"><eq_pterm ptindx="FB3_43"/></macrocell><macrocell id="FB3_MC13" pin="FB3_MC13_PINC8" sigUse="6" signal="att_le2_SPECSIG"><eq_pterm ptindx="FB3_2"/><eq_pterm ptindx="FB3_3"/></macrocell><macrocell id="FB3_MC14" pin="FB3_MC14_PINA8" sigUse="2" signal="dds_profile2_SPECSIG"><eq_pterm ptindx="FB3_49"/></macrocell><macrocell id="FB3_MC15" pin="FB3_MC15_PINE11" sigUse="2" signal="dds_led0_SPECSIG"><eq_pterm ptindx="FB3_52"/></macrocell><macrocell id="FB3_MC16" pin="FB3_MC16_PINE10" sigUse="6" signal="att_le0_SPECSIG"><eq_pterm ptindx="FB3_0"/><eq_pterm ptindx="FB3_1"/></macrocell><fbinput id="FB3_I1" signal="N_PZ_449"/><fbinput id="FB3_I2" signal="att_le0_SPECSIG"/><fbinput id="FB3_I3" signal="att_le2_SPECSIG"/><fbinput id="FB3_I4" signal="att_s_out0_SPECSIG"/><fbinput id="FB3_I5" signal="att_s_out1_SPECSIG"/><fbinput id="FB3_I6" signal="dds_drover"/><fbinput id="FB3_I7" signal="dds_sdo"/><fbinput id="FB3_I8" signal="eem_io_12"/><fbinput id="FB3_I9" signal="eem_io_13"/><fbinput id="FB3_I10" signal="eem_io_14"/><fbinput id="FB3_I11" signal="eem_io_1"/><fbinput id="FB3_I12" signal="eem_io_3"/><fbinput id="FB3_I13" signal="eem_io_4"/><fbinput id="FB3_I14" signal="eem_io_5"/><fbinput id="FB3_I15" signal="eem_io"/><fbinput id="FB3_I16" signal="ifc_mode1_SPECSIG"/><fbinput id="FB3_I17" signal="le_clk"/><fbinput id="FB3_I18" signal="sr_di0_SPECSIG"/><fbinput id="FB3_I19" signal="sr_di1_SPECSIG"/><fbinput id="FB3_I20" signal="sr_di2_SPECSIG"/><fbinput id="FB3_I21" signal="sr_sr0_SPECSIG"/><fbinput id="FB3_I22" signal="sr_sr10_SPECSIG"/><fbinput id="FB3_I23" signal="sr_sr16_SPECSIG"/><fbinput id="FB3_I24" signal="sr_sr17_SPECSIG"/><fbinput id="FB3_I25" signal="sr_sr18_SPECSIG"/><fbinput id="FB3_I26" signal="sr_sr1_SPECSIG"/><fbinput id="FB3_I27" signal="sr_sr2_SPECSIG"/><fbinput id="FB3_I28" signal="sr_sr3_SPECSIG"/><fbinput id="FB3_I29" signal="sr_sr9_SPECSIG"/><PAL><pterm id="FB3_0"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3" negated="ON"/><signal id="eem_io_4"/><signal id="att_le0_SPECSIG"/></pterm><pterm id="FB3_1"><signal id="eem_io_3" negated="ON"/><signal id="eem_io_4"/><signal id="eem_io_5" negated="ON"/><signal id="att_le0_SPECSIG"/></pterm><pterm id="FB3_2"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3" negated="ON"/><signal id="eem_io_4"/><signal id="att_le2_SPECSIG"/></pterm><pterm id="FB3_3"><signal id="eem_io_3" negated="ON"/><signal id="eem_io_4"/><signal id="eem_io_5" negated="ON"/><signal id="att_le2_SPECSIG"/></pterm><pterm id="FB3_4"><signal id="le_clk"/></pterm><pterm id="FB3_5"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3" negated="ON"/><signal id="eem_io_4"/><signal id="eem_io"/></pterm><pterm id="FB3_6"><signal id="N_PZ_449" negated="ON"/></pterm><pterm id="FB3_7"><signal id="eem_io_3" negated="ON"/><signal id="eem_io_4"/><signal id="eem_io"/><signal id="eem_io_5" negated="ON"/></pterm><pterm id="FB3_8"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr1_SPECSIG" negated="ON"/></pterm><pterm id="FB3_9"><signal id="eem_io_4"/><signal id="sr_sr1_SPECSIG" negated="ON"/></pterm><pterm id="FB3_10"><signal id="dds_sdo"/></pterm><pterm id="FB3_11"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr1_SPECSIG" negated="ON"/></pterm><pterm id="FB3_12"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_13"><signal id="att_s_out1_SPECSIG"/></pterm><pterm id="FB3_14"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_15"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk"/><signal id="eem_io_12" negated="ON"/><signal id="sr_di0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_16"><signal id="eem_io_1"/></pterm><pterm id="FB3_17"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk"/><signal id="eem_io_12" negated="ON"/><signal id="sr_di0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_18"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_19"><signal id="eem_io_4"/><signal id="sr_sr2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_20"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_21"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr1_SPECSIG" negated="ON"/></pterm><pterm id="FB3_22"><signal id="dds_drover"/></pterm><pterm id="FB3_23"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr1_SPECSIG" negated="ON"/></pterm><pterm id="FB3_24"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk"/><signal id="eem_io_13" negated="ON"/><signal id="sr_di1_SPECSIG" negated="ON"/></pterm><pterm id="FB3_25"><signal id="att_s_out0_SPECSIG"/></pterm><pterm id="FB3_26"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk"/><signal id="eem_io_13" negated="ON"/><signal id="sr_di1_SPECSIG" negated="ON"/></pterm><pterm id="FB3_27"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr3_SPECSIG" negated="ON"/></pterm><pterm id="FB3_28"><signal id="eem_io_4"/><signal id="sr_sr3_SPECSIG" negated="ON"/></pterm><pterm id="FB3_29"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr3_SPECSIG" negated="ON"/></pterm><pterm id="FB3_30"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_31"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_32"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk"/><signal id="eem_io_14" negated="ON"/><signal id="sr_di2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_33"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk"/><signal id="eem_io_14" negated="ON"/><signal id="sr_di2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_34"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr17_SPECSIG"/></pterm><pterm id="FB3_35"><signal id="eem_io_4"/><signal id="sr_sr17_SPECSIG"/></pterm><pterm id="FB3_36"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr17_SPECSIG"/></pterm><pterm id="FB3_37"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="sr_sr16_SPECSIG"/><signal id="le_clk" negated="ON"/></pterm><pterm id="FB3_38"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="sr_sr16_SPECSIG"/><signal id="le_clk" negated="ON"/></pterm><pterm id="FB3_39"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr18_SPECSIG"/></pterm><pterm id="FB3_40"><signal id="eem_io_4"/><signal id="sr_sr18_SPECSIG"/></pterm><pterm id="FB3_41"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr18_SPECSIG"/></pterm><pterm id="FB3_42"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="sr_sr17_SPECSIG"/><signal id="le_clk" negated="ON"/></pterm><pterm id="FB3_43"><signal id="sr_sr9_SPECSIG"/></pterm><pterm id="FB3_44"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="sr_sr17_SPECSIG"/><signal id="le_clk" negated="ON"/></pterm><pterm id="FB3_49"><signal id="sr_sr10_SPECSIG"/></pterm><pterm id="FB3_52"><signal id="eem_io_12" negated="ON"/><signal id="sr_di0_SPECSIG" negated="ON"/></pterm></PAL><bct id="FB3_bct4" use="CTC"><eq_pterm ptindx="FB3_4"/></bct><bct id="FB3_bct6" use="CTS"><eq_pterm ptindx="FB3_6"/></bct><equation id="tp_3"><d1><eq_pterm ptindx="FB3_10"/></d1></equation><equation id="att_s_in2_SPECSIG"><d1><eq_pterm ptindx="FB3_13"/></d1></equation><equation id="att_s_in0_SPECSIG"><d1><eq_pterm ptindx="FB3_16"/></d1></equation><equation id="att_clk"><d2><eq_pterm ptindx="FB3_5"/><eq_pterm ptindx="FB3_7"/></d2></equation><equation id="tp_4"><d1><eq_pterm ptindx="FB3_22"/></d1></equation><equation id="att_s_in1_SPECSIG"><d1><eq_pterm ptindx="FB3_25"/></d1></equation><equation id="sr_sr18_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB3_39"/><eq_pterm ptindx="FB3_40"/><eq_pterm ptindx="FB3_41"/><eq_pterm ptindx="FB3_42"/><eq_pterm ptindx="FB3_44"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="sr_sr17_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB3_34"/><eq_pterm ptindx="FB3_35"/><eq_pterm ptindx="FB3_36"/><eq_pterm ptindx="FB3_37"/><eq_pterm ptindx="FB3_38"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="sr_sr3_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB3_27"/><eq_pterm ptindx="FB3_28"/><eq_pterm ptindx="FB3_29"/><eq_pterm ptindx="FB3_30"/><eq_pterm ptindx="FB3_31"/><eq_pterm ptindx="FB3_32"/><eq_pterm ptindx="FB3_33"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="sr_sr2_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB3_18"/><eq_pterm ptindx="FB3_19"/><eq_pterm ptindx="FB3_20"/><eq_pterm ptindx="FB3_21"/><eq_pterm ptindx="FB3_23"/><eq_pterm ptindx="FB3_24"/><eq_pterm ptindx="FB3_26"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="sr_sr1_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB3_8"/><eq_pterm ptindx="FB3_9"/><eq_pterm ptindx="FB3_11"/><eq_pterm ptindx="FB3_12"/><eq_pterm ptindx="FB3_14"/><eq_pterm ptindx="FB3_15"/><eq_pterm ptindx="FB3_17"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="dds_profile1_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB3_43"/></d1><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="att_le2_SPECSIG" regUse="TFFS_SPECSIG"><d2><eq_pterm ptindx="FB3_2"/><eq_pterm ptindx="FB3_3"/></d2><clk><fastsig signal="eem_io"/></clk><set><eq_pterm ptindx="FB3_6"/></set><prld ptindx="VCC"/></equation><equation id="dds_profile2_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB3_49"/></d1><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="dds_led0_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB3_52"/></d1></equation><equation id="att_le0_SPECSIG" regUse="TFFS_SPECSIG"><d2><eq_pterm ptindx="FB3_0"/><eq_pterm ptindx="FB3_1"/></d2><clk><fastsig signal="eem_io"/></clk><set><eq_pterm ptindx="FB3_6"/></set><prld ptindx="VCC"/></equation></fblock><fblock id="FB4" pinUse="10"><macrocell id="FB4_MC1" pin="FB4_MC1_PINF2" sigUse="4" signal="dds_reset_1"><eq_pterm ptindx="FB4_19"/><eq_pterm ptindx="FB4_20"/></macrocell><macrocell id="FB4_MC2" pin="FB4_MC2_PINF3" sigUse="2" signal="sr_di15_SPECSIG"><eq_pterm ptindx="FB4_13"/></macrocell><macrocell id="FB4_MC3" pin="FB4_MC3_PING4" sigUse="5" signal="dds_cs_n_3"><eq_pterm ptindx="FB4_7"/><eq_pterm ptindx="FB4_6"/><eq_pterm ptindx="FB4_5"/></macrocell><macrocell id="FB4_MC4" pin="FB4_MC4_PING3" sigUse="8" signal="sr_sr16_SPECSIG"><eq_pterm ptindx="FB4_49"/><eq_pterm ptindx="FB4_50"/><eq_pterm ptindx="FB4_51"/><eq_pterm ptindx="FB4_52"/><eq_pterm ptindx="FB4_54"/><eq_pterm ptindx="FB4_53"/><eq_pterm ptindx="FB4_55"/></macrocell><macrocell id="FB4_MC5" pin="FB4_MC5_PINF5" sigUse="4" signal="dds_sdi_3"><eq_pterm ptindx="FB4_14"/><eq_pterm ptindx="FB4_17"/><eq_pterm ptindx="FB4_18"/></macrocell><macrocell id="FB4_MC6" pin="FB4_MC6_PING5" sigUse="2" signal="clk_in_sel"><eq_pterm ptindx="FB4_25"/></macrocell><macrocell id="FB4_MC7" sigUse="7" signal="sr_sr23_SPECSIG"><eq_pterm ptindx="FB4_44"/><eq_pterm ptindx="FB4_45"/><eq_pterm ptindx="FB4_46"/><eq_pterm ptindx="FB4_47"/><eq_pterm ptindx="FB4_48"/></macrocell><macrocell id="FB4_MC8" sigUse="7" signal="sr_sr22_SPECSIG"><eq_pterm ptindx="FB4_39"/><eq_pterm ptindx="FB4_40"/><eq_pterm ptindx="FB4_41"/><eq_pterm ptindx="FB4_42"/><eq_pterm ptindx="FB4_43"/></macrocell><macrocell id="FB4_MC9" sigUse="7" signal="sr_sr21_SPECSIG"><eq_pterm ptindx="FB4_34"/><eq_pterm ptindx="FB4_35"/><eq_pterm ptindx="FB4_36"/><eq_pterm ptindx="FB4_37"/><eq_pterm ptindx="FB4_38"/></macrocell><macrocell id="FB4_MC10" sigUse="7" signal="sr_sr20_SPECSIG"><eq_pterm ptindx="FB4_29"/><eq_pterm ptindx="FB4_30"/><eq_pterm ptindx="FB4_31"/><eq_pterm ptindx="FB4_32"/><eq_pterm ptindx="FB4_33"/></macrocell><macrocell id="FB4_MC11" sigUse="7" signal="sr_sr19_SPECSIG"><eq_pterm ptindx="FB4_23"/><eq_pterm ptindx="FB4_24"/><eq_pterm ptindx="FB4_26"/><eq_pterm ptindx="FB4_27"/><eq_pterm ptindx="FB4_28"/></macrocell><macrocell id="FB4_MC12" pin="FB4_MC12_PINH2" sigUse="4" signal="dds_sck_3"><eq_pterm ptindx="FB4_8"/><eq_pterm ptindx="FB4_11"/><eq_pterm ptindx="FB4_12"/></macrocell><macrocell id="FB4_MC13" pin="FB4_MC13_PINH4" sigUse="4" signal="dds_sck_2"><eq_pterm ptindx="FB4_8"/><eq_pterm ptindx="FB4_9"/><eq_pterm ptindx="FB4_10"/></macrocell><macrocell id="FB4_MC14" pin="FB4_MC14_PINH3" sigUse="4" signal="dds_sdi_2"><eq_pterm ptindx="FB4_14"/><eq_pterm ptindx="FB4_15"/><eq_pterm ptindx="FB4_16"/></macrocell><macrocell id="FB4_MC15" pin="FB4_MC15_PINH1" sigUse="5" signal="dds_cs_n_2"><eq_pterm ptindx="FB4_3"/><eq_pterm ptindx="FB4_1"/><eq_pterm ptindx="FB4_0"/><eq_pterm ptindx="FB4_2"/></macrocell><macrocell id="FB4_MC16" pin="FB4_MC16_PINH5" sigUse="3" signal="dds_io_update_2"><eq_pterm ptindx="FB4_22"/><eq_pterm ptindx="FB4_21"/></macrocell><fbinput id="FB4_I1" signal="dds_common_master_reset"/><fbinput fbk="PIN" id="FB4_I2" signal="eem_io_10PIN_SPECSIG"/><fbinput id="FB4_I3" signal="eem_io_11"/><fbinput id="FB4_I4" signal="eem_io_1"/><fbinput fbk="PIN" id="FB4_I5" signal="eem_io_2PIN_SPECSIG"/><fbinput id="FB4_I6" signal="eem_io_3"/><fbinput id="FB4_I7" signal="eem_io_4"/><fbinput id="FB4_I8" signal="eem_io_5"/><fbinput id="FB4_I9" signal="eem_io_6"/><fbinput id="FB4_I10" signal="eem_io_7"/><fbinput id="FB4_I11" signal="eem_io"/><fbinput id="FB4_I12" signal="ifc_mode0_SPECSIG"/><fbinput id="FB4_I13" signal="ifc_mode1_SPECSIG"/><fbinput id="FB4_I14" signal="ifc_mode3_SPECSIG"/><fbinput id="FB4_I15" signal="le_clk"/><fbinput id="FB4_I16" signal="sr_di12_SPECSIG"/><fbinput id="FB4_I17" signal="sr_di15_SPECSIG"/><fbinput id="FB4_I18" signal="sr_di16_SPECSIG"/><fbinput id="FB4_I19" signal="sr_sr15_SPECSIG"/><fbinput id="FB4_I20" signal="sr_sr16_SPECSIG"/><fbinput id="FB4_I21" signal="sr_sr17_SPECSIG"/><fbinput id="FB4_I22" signal="sr_sr18_SPECSIG"/><fbinput id="FB4_I23" signal="sr_sr19_SPECSIG"/><fbinput id="FB4_I24" signal="sr_sr20_SPECSIG"/><fbinput id="FB4_I25" signal="sr_sr21_SPECSIG"/><fbinput id="FB4_I26" signal="sr_sr22_SPECSIG"/><fbinput id="FB4_I27" signal="sr_sr23_SPECSIG"/><fbinput id="FB4_I28" signal="variant"/><PAL><pterm id="FB4_0"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_3" negated="ON"/><signal id="eem_io_4"/><signal id="eem_io_5"/></pterm><pterm id="FB4_1"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4"/><signal id="sr_di15_SPECSIG"/></pterm><pterm id="FB4_2"><signal id="eem_io_3"/><signal id="eem_io_4"/><signal id="eem_io_5" negated="ON"/><signal id="sr_di15_SPECSIG"/></pterm><pterm id="FB4_3"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_5"/><signal id="sr_di15_SPECSIG" negated="ON"/></pterm><pterm id="FB4_4"><signal id="le_clk"/></pterm><pterm id="FB4_5"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_3"/><signal id="eem_io_4"/><signal id="eem_io_5"/></pterm><pterm id="FB4_6"><signal id="eem_io_3"/><signal id="eem_io_4"/><signal id="sr_di16_SPECSIG"/></pterm><pterm id="FB4_7"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_5"/><signal id="sr_di16_SPECSIG" negated="ON"/></pterm><pterm id="FB4_8"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io"/></pterm><pterm id="FB4_9"><signal id="eem_io"/><signal id="sr_di15_SPECSIG"/></pterm><pterm id="FB4_10"><signal id="ifc_mode1_SPECSIG"/><signal id="sr_di15_SPECSIG" negated="ON"/><signal id="eem_io_2PIN_SPECSIG"/></pterm><pterm id="FB4_11"><signal id="eem_io"/><signal id="sr_di16_SPECSIG"/></pterm><pterm id="FB4_12"><signal id="ifc_mode1_SPECSIG"/><signal id="sr_di16_SPECSIG" negated="ON"/><signal id="eem_io_2PIN_SPECSIG"/></pterm><pterm id="FB4_13"><signal id="sr_sr15_SPECSIG"/></pterm><pterm id="FB4_14"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_1"/></pterm><pterm id="FB4_15"><signal id="eem_io_1"/><signal id="sr_di15_SPECSIG"/></pterm><pterm id="FB4_16"><signal id="ifc_mode1_SPECSIG"/><signal id="sr_di15_SPECSIG" negated="ON"/><signal id="eem_io_10PIN_SPECSIG"/></pterm><pterm id="FB4_17"><signal id="eem_io_1"/><signal id="sr_di16_SPECSIG"/></pterm><pterm id="FB4_18"><signal id="ifc_mode1_SPECSIG"/><signal id="sr_di16_SPECSIG" negated="ON"/><signal id="eem_io_11"/></pterm><pterm id="FB4_19"><signal id="dds_common_master_reset"/></pterm><pterm id="FB4_20"><signal id="ifc_mode0_SPECSIG" negated="ON"/><signal id="variant" negated="ON"/><signal id="eem_io_7"/></pterm><pterm id="FB4_21"><signal id="sr_di15_SPECSIG" negated="ON"/><signal id="eem_io_6"/></pterm><pterm id="FB4_22"><signal id="sr_di15_SPECSIG"/><signal id="sr_di12_SPECSIG"/></pterm><pterm id="FB4_23"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr19_SPECSIG"/></pterm><pterm id="FB4_24"><signal id="eem_io_4"/><signal id="sr_sr19_SPECSIG"/></pterm><pterm id="FB4_25"><signal id="sr_sr17_SPECSIG"/></pterm><pterm id="FB4_26"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr19_SPECSIG"/></pterm><pterm id="FB4_27"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="sr_sr18_SPECSIG"/><signal id="le_clk" negated="ON"/></pterm><pterm id="FB4_28"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="sr_sr18_SPECSIG"/><signal id="le_clk" negated="ON"/></pterm><pterm id="FB4_29"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr20_SPECSIG" negated="ON"/></pterm><pterm id="FB4_30"><signal id="eem_io_4"/><signal id="sr_sr20_SPECSIG" negated="ON"/></pterm><pterm id="FB4_31"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr20_SPECSIG" negated="ON"/></pterm><pterm id="FB4_32"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="sr_sr19_SPECSIG" negated="ON"/><signal id="le_clk" negated="ON"/></pterm><pterm id="FB4_33"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="sr_sr19_SPECSIG" negated="ON"/><signal id="le_clk" negated="ON"/></pterm><pterm id="FB4_34"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr21_SPECSIG"/></pterm><pterm id="FB4_35"><signal id="eem_io_4"/><signal id="sr_sr21_SPECSIG"/></pterm><pterm id="FB4_36"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr21_SPECSIG"/></pterm><pterm id="FB4_37"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr20_SPECSIG"/></pterm><pterm id="FB4_38"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr20_SPECSIG"/></pterm><pterm id="FB4_39"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr22_SPECSIG"/></pterm><pterm id="FB4_40"><signal id="eem_io_4"/><signal id="sr_sr22_SPECSIG"/></pterm><pterm id="FB4_41"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr22_SPECSIG"/></pterm><pterm id="FB4_42"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr21_SPECSIG"/></pterm><pterm id="FB4_43"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr21_SPECSIG"/></pterm><pterm id="FB4_44"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr23_SPECSIG"/></pterm><pterm id="FB4_45"><signal id="eem_io_4"/><signal id="sr_sr23_SPECSIG"/></pterm><pterm id="FB4_46"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr23_SPECSIG"/></pterm><pterm id="FB4_47"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr22_SPECSIG"/></pterm><pterm id="FB4_48"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr22_SPECSIG"/></pterm><pterm id="FB4_49"><signal id="eem_io_3" negated="ON"/><signal id="sr_sr16_SPECSIG"/></pterm><pterm id="FB4_50"><signal id="eem_io_4"/><signal id="sr_sr16_SPECSIG"/></pterm><pterm id="FB4_51"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_5"/><signal id="sr_sr16_SPECSIG"/></pterm><pterm id="FB4_52"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="ifc_mode3_SPECSIG"/><signal id="le_clk"/></pterm><pterm id="FB4_53"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="ifc_mode3_SPECSIG"/><signal id="le_clk"/></pterm><pterm id="FB4_54"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr15_SPECSIG"/></pterm><pterm id="FB4_55"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="le_clk" negated="ON"/><signal id="sr_sr15_SPECSIG"/></pterm></PAL><bct id="FB4_bct4" use="CTC"><eq_pterm ptindx="FB4_4"/></bct><equation id="dds_reset_1"><d2><eq_pterm ptindx="FB4_19"/><eq_pterm ptindx="FB4_20"/></d2></equation><equation id="sr_di15_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB4_13"/></d1><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="dds_cs_n_3" negated="ON"><d2><eq_pterm ptindx="FB4_7"/><eq_pterm ptindx="FB4_6"/><eq_pterm ptindx="FB4_5"/></d2></equation><equation id="sr_sr16_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB4_49"/><eq_pterm ptindx="FB4_50"/><eq_pterm ptindx="FB4_51"/><eq_pterm ptindx="FB4_52"/><eq_pterm ptindx="FB4_54"/><eq_pterm ptindx="FB4_53"/><eq_pterm ptindx="FB4_55"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="dds_sdi_3"><d2><eq_pterm ptindx="FB4_14"/><eq_pterm ptindx="FB4_17"/><eq_pterm ptindx="FB4_18"/></d2></equation><equation id="clk_in_sel" regUse="DFF"><d1><eq_pterm ptindx="FB4_25"/></d1><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="sr_sr23_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB4_44"/><eq_pterm ptindx="FB4_45"/><eq_pterm ptindx="FB4_46"/><eq_pterm ptindx="FB4_47"/><eq_pterm ptindx="FB4_48"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="sr_sr22_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB4_39"/><eq_pterm ptindx="FB4_40"/><eq_pterm ptindx="FB4_41"/><eq_pterm ptindx="FB4_42"/><eq_pterm ptindx="FB4_43"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="sr_sr21_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB4_34"/><eq_pterm ptindx="FB4_35"/><eq_pterm ptindx="FB4_36"/><eq_pterm ptindx="FB4_37"/><eq_pterm ptindx="FB4_38"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="sr_sr20_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB4_29"/><eq_pterm ptindx="FB4_30"/><eq_pterm ptindx="FB4_31"/><eq_pterm ptindx="FB4_32"/><eq_pterm ptindx="FB4_33"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="sr_sr19_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB4_23"/><eq_pterm ptindx="FB4_24"/><eq_pterm ptindx="FB4_26"/><eq_pterm ptindx="FB4_27"/><eq_pterm ptindx="FB4_28"/></d2><clk><fastsig signal="eem_io"/></clk><prld ptindx="GND"/></equation><equation id="dds_sck_3"><d2><eq_pterm ptindx="FB4_8"/><eq_pterm ptindx="FB4_11"/><eq_pterm ptindx="FB4_12"/></d2></equation><equation id="dds_sck_2"><d2><eq_pterm ptindx="FB4_8"/><eq_pterm ptindx="FB4_9"/><eq_pterm ptindx="FB4_10"/></d2></equation><equation id="dds_sdi_2"><d2><eq_pterm ptindx="FB4_14"/><eq_pterm ptindx="FB4_15"/><eq_pterm ptindx="FB4_16"/></d2></equation><equation id="dds_cs_n_2" negated="ON"><d2><eq_pterm ptindx="FB4_3"/><eq_pterm ptindx="FB4_1"/><eq_pterm ptindx="FB4_0"/><eq_pterm ptindx="FB4_2"/></d2></equation><equation id="dds_io_update_2"><d2><eq_pterm ptindx="FB4_22"/><eq_pterm ptindx="FB4_21"/></d2></equation></fblock><fblock id="FB5" pinUse="10"><macrocell id="FB5_MC1" pin="FB5_MC1_PINR1" sigUse="2" signal="sr_sdo"><eq_pterm ptindx="FB5_19"/><eq_pterm ptindx="FB5_10"/></macrocell><macrocell id="FB5_MC2" pin="FB5_MC2_PINN4" sigUse="0" signal="dds_drhold_3"/><macrocell id="FB5_MC3" pin="FB5_MC3_PINN2" sigUse="0" signal="dds_osk_3"/><macrocell id="FB5_MC4" pin="FB5_MC4_PINM3" sigUse="2" signal="sr_di23_SPECSIG"><eq_pterm ptindx="FB5_19"/></macrocell><macrocell id="FB5_MC5" pin="FB5_MC5_PINP1" sigUse="2" signal="dds_profile_31_SPECSIG"><eq_pterm ptindx="FB5_22"/></macrocell><macrocell id="FB5_MC6" pin="FB5_MC6_PINM2" sigUse="2" signal="sr_di22_SPECSIG"><eq_pterm ptindx="FB5_25"/></macrocell><macrocell id="FB5_MC7" sigUse="2" signal="sr_di16_SPECSIG"><eq_pterm ptindx="FB5_28"/></macrocell><macrocell id="FB5_MC8" sigUse="2" signal="sr_di14_SPECSIG"><eq_pterm ptindx="FB5_31"/></macrocell><macrocell id="FB5_MC9" sigUse="2" signal="sr_di13_SPECSIG"><eq_pterm ptindx="FB5_34"/></macrocell><macrocell id="FB5_MC10" sigUse="2" signal="sr_di12_SPECSIG"><eq_pterm ptindx="FB5_37"/></macrocell><macrocell id="FB5_MC11" sigUse="2" signal="sr_di0_SPECSIG"><eq_pterm ptindx="FB5_40"/></macrocell><macrocell id="FB5_MC12" pin="FB5_MC12_PINL3" sigUse="2" signal="sr_di1_SPECSIG"><eq_pterm ptindx="FB5_43"/></macrocell><macrocell id="FB5_MC13" pin="FB5_MC13_PINN1" sigUse="0" signal="dds_drctl_3"/><macrocell id="FB5_MC14" pin="FB5_MC14_PINL4" sigUse="0" signal="dds_drhold_2"/><macrocell id="FB5_MC15" pin="FB5_MC15_PINM1" sigUse="2" signal="dds_profile_20_SPECSIG"><eq_pterm ptindx="FB5_52"/></macrocell><macrocell id="FB5_MC16" pin="FB5_MC16_PINL5" sigUse="1" signal="att_s_in3_SPECSIG"><eq_pterm ptindx="FB5_55"/></macrocell><fbinput id="FB5_I1" signal="N_PZ_445"/><fbinput id="FB5_I2" signal="att_s_out2_SPECSIG"/><fbinput id="FB5_I3" signal="le_clk"/><fbinput id="FB5_I4" signal="sr_sr0_SPECSIG"/><fbinput id="FB5_I5" signal="sr_sr12_SPECSIG"/><fbinput id="FB5_I6" signal="sr_sr13_SPECSIG"/><fbinput id="FB5_I7" signal="sr_sr14_SPECSIG"/><fbinput id="FB5_I8" signal="sr_sr16_SPECSIG"/><fbinput id="FB5_I9" signal="sr_sr1_SPECSIG"/><fbinput id="FB5_I10" signal="sr_sr22_SPECSIG"/><fbinput id="FB5_I11" signal="sr_sr23_SPECSIG"/><fbinput id="FB5_I12" signal="sr_sr8_SPECSIG"/><fbinput id="FB5_I13" signal="sr_sr9_SPECSIG"/><PAL><pterm id="FB5_4"><signal id="le_clk"/></pterm><pterm id="FB5_10"><signal id="N_PZ_445"/></pterm><pterm id="FB5_19"><signal id="sr_sr23_SPECSIG"/></pterm><pterm id="FB5_22"><signal id="sr_sr9_SPECSIG"/></pterm><pterm id="FB5_25"><signal id="sr_sr22_SPECSIG"/></pterm><pterm id="FB5_28"><signal id="sr_sr16_SPECSIG"/></pterm><pterm id="FB5_31"><signal id="sr_sr14_SPECSIG"/></pterm><pterm id="FB5_34"><signal id="sr_sr13_SPECSIG"/></pterm><pterm id="FB5_37"><signal id="sr_sr12_SPECSIG"/></pterm><pterm id="FB5_40"><signal id="sr_sr0_SPECSIG"/></pterm><pterm id="FB5_43"><signal id="sr_sr1_SPECSIG"/></pterm><pterm id="FB5_52"><signal id="sr_sr8_SPECSIG"/></pterm><pterm id="FB5_55"><signal id="att_s_out2_SPECSIG"/></pterm></PAL><bct id="FB5_bct4" use="CTC"><eq_pterm ptindx="FB5_4"/></bct><equation id="sr_sdo" regUse="DEFF"><d2><eq_pterm ptindx="FB5_19"/></d2><clk negated="ON"><fastsig signal="eem_io"/></clk><ce><eq_pterm ptindx="FB5_10"/></ce><prld ptindx="GND"/></equation><equation id="dds_drhold_3"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="dds_osk_3" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="sr_di23_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB5_19"/></d1><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="dds_profile_31_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB5_22"/></d1><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="sr_di22_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB5_25"/></d1><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="sr_di16_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB5_28"/></d1><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="sr_di14_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB5_31"/></d1><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="sr_di13_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB5_34"/></d1><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="sr_di12_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB5_37"/></d1><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="sr_di0_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB5_40"/></d1><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="sr_di1_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB5_43"/></d1><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="dds_drctl_3" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="dds_drhold_2"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="dds_profile_20_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB5_52"/></d1><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="att_s_in3_SPECSIG"><d1><eq_pterm ptindx="FB5_55"/></d1></equation></fblock><fblock id="FB6" pinUse="9"><macrocell id="FB6_MC1" pin="FB6_MC1_PINN3" sigUse="2" signal="dds_profile_30_SPECSIG"><eq_pterm ptindx="FB6_10"/></macrocell><macrocell id="FB6_MC2" pin="FB6_MC2_PINP2" sigUse="2" signal="dds_profile_32_SPECSIG"><eq_pterm ptindx="FB6_13"/></macrocell><macrocell id="FB6_MC3" pin="FB6_MC3_PINP4" sigUse="3" signal="dds_io_update_1"><eq_pterm ptindx="FB6_1"/><eq_pterm ptindx="FB6_0"/></macrocell><macrocell id="FB6_MC4" pin="FB6_MC4_PINP5"/><macrocell id="FB6_MC5" pin="FB6_MC5_PINR2"/><macrocell id="FB6_MC6" pin="FB6_MC6_PINT1"/><macrocell id="FB6_MC7" sigUse="2" signal="sr_di7_SPECSIG"><eq_pterm ptindx="FB6_28"/></macrocell><macrocell id="FB6_MC8" sigUse="2" signal="sr_di6_SPECSIG"><eq_pterm ptindx="FB6_31"/></macrocell><macrocell id="FB6_MC9" sigUse="2" signal="sr_di5_SPECSIG"><eq_pterm ptindx="FB6_34"/></macrocell><macrocell id="FB6_MC10" sigUse="2" signal="sr_di4_SPECSIG"><eq_pterm ptindx="FB6_37"/></macrocell><macrocell id="FB6_MC11" sigUse="2" signal="sr_di2_SPECSIG"><eq_pterm ptindx="FB6_40"/></macrocell><macrocell id="FB6_MC12" pin="FB6_MC12_PINT2" sigUse="4" signal="N_PZ_442"><eq_pterm ptindx="FB6_6"/><eq_pterm ptindx="FB6_5"/></macrocell><macrocell id="FB6_MC13" pin="FB6_MC13_PINN5" sigUse="4" signal="N_PZ_449"><eq_pterm ptindx="FB6_2"/><eq_pterm ptindx="FB6_3"/></macrocell><macrocell id="FB6_MC14" pin="FB6_MC14_PINR4" sigUse="2" signal="eem_oe_10"><eq_pterm ptindx="FB6_49"/></macrocell><macrocell id="FB6_MC15" pin="FB6_MC15_PINM5" sigUse="2" signal="dds_profile_22_SPECSIG"><eq_pterm ptindx="FB6_13"/></macrocell><macrocell id="FB6_MC16" pin="FB6_MC16_PINR5" sigUse="0" signal="eem_oe_11"/><fbinput id="FB6_I1" signal="eem_io_3"/><fbinput id="FB6_I2" signal="eem_io_4"/><fbinput id="FB6_I3" signal="eem_io_5"/><fbinput id="FB6_I4" signal="eem_io_6"/><fbinput id="FB6_I5" signal="ifc_mode0_SPECSIG"/><fbinput id="FB6_I6" signal="ifc_mode1_SPECSIG"/><fbinput id="FB6_I7" signal="ifc_mode2_SPECSIG"/><fbinput id="FB6_I8" signal="le_clk"/><fbinput id="FB6_I9" signal="sr_di12_SPECSIG"/><fbinput id="FB6_I10" signal="sr_di14_SPECSIG"/><fbinput id="FB6_I11" signal="sr_di22_SPECSIG"/><fbinput id="FB6_I12" signal="sr_di23_SPECSIG"/><fbinput id="FB6_I13" signal="sr_sr10_SPECSIG"/><fbinput id="FB6_I14" signal="sr_sr2_SPECSIG"/><fbinput id="FB6_I15" signal="sr_sr4_SPECSIG"/><fbinput id="FB6_I16" signal="sr_sr5_SPECSIG"/><fbinput id="FB6_I17" signal="sr_sr6_SPECSIG"/><fbinput id="FB6_I18" signal="sr_sr7_SPECSIG"/><fbinput id="FB6_I19" signal="sr_sr8_SPECSIG"/><fbinput id="FB6_I20" signal="variant"/><PAL><pterm id="FB6_0"><signal id="sr_di14_SPECSIG" negated="ON"/><signal id="eem_io_6"/></pterm><pterm id="FB6_1"><signal id="sr_di14_SPECSIG"/><signal id="sr_di12_SPECSIG"/></pterm><pterm id="FB6_2"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3" negated="ON"/><signal id="eem_io_4"/></pterm><pterm id="FB6_3"><signal id="eem_io_3" negated="ON"/><signal id="eem_io_4"/><signal id="eem_io_5" negated="ON"/></pterm><pterm id="FB6_4"><signal id="le_clk"/></pterm><pterm id="FB6_5"><signal id="ifc_mode0_SPECSIG" negated="ON"/><signal id="sr_di23_SPECSIG" negated="ON"/><signal id="variant" negated="ON"/></pterm><pterm id="FB6_6"><signal id="sr_di22_SPECSIG"/><signal id="sr_di23_SPECSIG" negated="ON"/></pterm><pterm id="FB6_10"><signal id="sr_sr8_SPECSIG"/></pterm><pterm id="FB6_13"><signal id="sr_sr10_SPECSIG"/></pterm><pterm id="FB6_28"><signal id="sr_sr7_SPECSIG"/></pterm><pterm id="FB6_31"><signal id="sr_sr6_SPECSIG"/></pterm><pterm id="FB6_34"><signal id="sr_sr5_SPECSIG"/></pterm><pterm id="FB6_37"><signal id="sr_sr4_SPECSIG"/></pterm><pterm id="FB6_40"><signal id="sr_sr2_SPECSIG"/></pterm><pterm id="FB6_49"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="ifc_mode2_SPECSIG"/></pterm><pterm id="FB6_52"><signal id="sr_sr10_SPECSIG"/></pterm></PAL><bct id="FB6_bct4" use="CTC"><eq_pterm ptindx="FB6_4"/></bct><equation id="dds_profile_30_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB6_10"/></d1><clk><eq_pterm ptindx="FB6_4"/></clk><prld ptindx="GND"/></equation><equation id="dds_profile_32_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB6_13"/></d1><clk><eq_pterm ptindx="FB6_4"/></clk><prld ptindx="GND"/></equation><equation id="dds_io_update_1"><d2><eq_pterm ptindx="FB6_1"/><eq_pterm ptindx="FB6_0"/></d2></equation><equation id="sr_di7_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB6_28"/></d1><clk><eq_pterm ptindx="FB6_4"/></clk><prld ptindx="GND"/></equation><equation id="sr_di6_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB6_31"/></d1><clk><eq_pterm ptindx="FB6_4"/></clk><prld ptindx="GND"/></equation><equation id="sr_di5_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB6_34"/></d1><clk><eq_pterm ptindx="FB6_4"/></clk><prld ptindx="GND"/></equation><equation id="sr_di4_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB6_37"/></d1><clk><eq_pterm ptindx="FB6_4"/></clk><prld ptindx="GND"/></equation><equation id="sr_di2_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB6_40"/></d1><clk><eq_pterm ptindx="FB6_4"/></clk><prld ptindx="GND"/></equation><equation id="N_PZ_442"><d2><eq_pterm ptindx="FB6_6"/><eq_pterm ptindx="FB6_5"/></d2></equation><equation id="N_PZ_449"><d2><eq_pterm ptindx="FB6_2"/><eq_pterm ptindx="FB6_3"/></d2></equation><equation id="eem_oe_10"><d1><eq_pterm ptindx="FB6_49"/></d1></equation><equation id="dds_profile_22_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB6_13"/></d1><clk><eq_pterm ptindx="FB6_4"/></clk><prld ptindx="GND"/></equation><equation id="eem_oe_11"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><fblock id="FB7" pinUse="11"><macrocell id="FB7_MC1" pin="FB7_MC1_PINK4" sigUse="6" signal="att_le3_SPECSIG"><eq_pterm ptindx="FB7_0"/><eq_pterm ptindx="FB7_1"/></macrocell><macrocell id="FB7_MC2" pin="FB7_MC2_PINL2"/><macrocell id="FB7_MC3" pin="FB7_MC3_PINK3" sigUse="4" signal="dds_sck_1"><eq_pterm ptindx="FB7_7"/><eq_pterm ptindx="FB7_8"/><eq_pterm ptindx="FB7_9"/></macrocell><macrocell id="FB7_MC4" pin="FB7_MC4_PINL1" sigUse="0" signal="dds_osk_2"/><macrocell id="FB7_MC5" pin="FB7_MC5_PINK5" sigUse="4" signal="dds_sdi_1"><eq_pterm ptindx="FB7_10"/><eq_pterm ptindx="FB7_11"/><eq_pterm ptindx="FB7_12"/></macrocell><macrocell id="FB7_MC6" pin="FB7_MC6_PINK2"/><macrocell id="FB7_MC7"/><macrocell id="FB7_MC8"/><macrocell id="FB7_MC9"/><macrocell id="FB7_MC10"/><macrocell id="FB7_MC11" pin="FB7_MC11_PINJ4" sigUse="5" signal="dds_cs_n_1"><eq_pterm ptindx="FB7_5"/><eq_pterm ptindx="FB7_3"/><eq_pterm ptindx="FB7_2"/><eq_pterm ptindx="FB7_4"/></macrocell><macrocell id="FB7_MC12" pin="FB7_MC12_PINK1" sigUse="0" signal="dds_drctl_2"/><macrocell id="FB7_MC13" pin="FB7_MC13_PINJ3"/><macrocell id="FB7_MC14" pin="FB7_MC14_PINJ2"/><macrocell id="FB7_MC15" pin="FB7_MC15_PINJ5"/><macrocell id="FB7_MC16" pin="FB7_MC16_PINJ1"/><fbinput id="FB7_I1" signal="N_PZ_449"/><fbinput id="FB7_I2" signal="att_le3_SPECSIG"/><fbinput id="FB7_I3" signal="eem_io_1"/><fbinput fbk="PIN" id="FB7_I4" signal="eem_io_2PIN_SPECSIG"/><fbinput id="FB7_I5" signal="eem_io_3"/><fbinput id="FB7_I6" signal="eem_io_4"/><fbinput id="FB7_I7" signal="eem_io_5"/><fbinput id="FB7_I8" signal="eem_io_9"/><fbinput id="FB7_I9" signal="eem_io"/><fbinput id="FB7_I10" signal="ifc_mode1_SPECSIG"/><fbinput id="FB7_I11" signal="sr_di14_SPECSIG"/><PAL><pterm id="FB7_0"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3" negated="ON"/><signal id="eem_io_4"/><signal id="att_le3_SPECSIG"/></pterm><pterm id="FB7_1"><signal id="eem_io_3" negated="ON"/><signal id="eem_io_4"/><signal id="eem_io_5" negated="ON"/><signal id="att_le3_SPECSIG"/></pterm><pterm id="FB7_2"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5"/></pterm><pterm id="FB7_3"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4"/><signal id="sr_di14_SPECSIG"/></pterm><pterm id="FB7_4"><signal id="eem_io_3"/><signal id="eem_io_4"/><signal id="eem_io_5" negated="ON"/><signal id="sr_di14_SPECSIG"/></pterm><pterm id="FB7_5"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_5"/><signal id="sr_di14_SPECSIG" negated="ON"/></pterm><pterm id="FB7_6"><signal id="N_PZ_449" negated="ON"/></pterm><pterm id="FB7_7"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io"/></pterm><pterm id="FB7_8"><signal id="eem_io"/><signal id="sr_di14_SPECSIG"/></pterm><pterm id="FB7_9"><signal id="ifc_mode1_SPECSIG"/><signal id="sr_di14_SPECSIG" negated="ON"/><signal id="eem_io_2PIN_SPECSIG"/></pterm><pterm id="FB7_10"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_1"/></pterm><pterm id="FB7_11"><signal id="eem_io_1"/><signal id="sr_di14_SPECSIG"/></pterm><pterm id="FB7_12"><signal id="ifc_mode1_SPECSIG"/><signal id="sr_di14_SPECSIG" negated="ON"/><signal id="eem_io_9"/></pterm></PAL><bct id="FB7_bct6" use="CTS"><eq_pterm ptindx="FB7_6"/></bct><equation id="att_le3_SPECSIG" regUse="TFFS_SPECSIG"><d2><eq_pterm ptindx="FB7_0"/><eq_pterm ptindx="FB7_1"/></d2><clk><fastsig signal="eem_io"/></clk><set><eq_pterm ptindx="FB7_6"/></set><prld ptindx="VCC"/></equation><equation id="dds_sck_1"><d2><eq_pterm ptindx="FB7_7"/><eq_pterm ptindx="FB7_8"/><eq_pterm ptindx="FB7_9"/></d2></equation><equation id="dds_osk_2" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="dds_sdi_1"><d2><eq_pterm ptindx="FB7_10"/><eq_pterm ptindx="FB7_11"/><eq_pterm ptindx="FB7_12"/></d2></equation><equation id="dds_cs_n_1" negated="ON"><d2><eq_pterm ptindx="FB7_5"/><eq_pterm ptindx="FB7_3"/><eq_pterm ptindx="FB7_2"/><eq_pterm ptindx="FB7_4"/></d2></equation><equation id="dds_drctl_2" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><fblock id="FB8" pinUse="12"><macrocell id="FB8_MC1" pin="FB8_MC1_PINR6" sigUse="4" signal="dds_sync_sync_out_en"><eq_pterm ptindx="FB8_1"/><eq_pterm ptindx="FB8_0"/></macrocell><macrocell id="FB8_MC2" pin="FB8_MC2_PINN6"/><macrocell id="FB8_MC3" pin="FB8_MC3_PINR3" sigUse="3" signal="eem_io_10"><eq_pterm ptindx="FB8_16"/></macrocell><macrocell id="FB8_MC4" pin="FB8_MC4_PINM6" sigUse="2" signal="dds_profile_21_SPECSIG"><eq_pterm ptindx="FB8_19"/></macrocell><macrocell id="FB8_MC5" pin="FB8_MC5_PINT3"/><macrocell id="FB8_MC6" pin="FB8_MC6_PINP6"/><macrocell id="FB8_MC7"/><macrocell id="FB8_MC8"/><macrocell id="FB8_MC9"/><macrocell id="FB8_MC10"/><macrocell id="FB8_MC11" pin="FB8_MC11_PINT4" sigUse="0" signal="eem_oe_9"/><macrocell id="FB8_MC12" pin="FB8_MC12_PINP7"/><macrocell id="FB8_MC13" pin="FB8_MC13_PINT5" sigUse="4" signal="dds_sync_clk_out_en"><eq_pterm ptindx="FB8_1"/><eq_pterm ptindx="FB8_0"/></macrocell><macrocell id="FB8_MC14" pin="FB8_MC14_PINN7"/><macrocell id="FB8_MC15" pin="FB8_MC15_PINR7" sigUse="0" signal="eem_oe_8"/><macrocell id="FB8_MC16" pin="FB8_MC16_PINM7" sigUse="0" signal="eem_oe_12"/><fbinput id="FB8_I1" signal="eem_io_6"/><fbinput id="FB8_I2" signal="ifc_mode0_SPECSIG"/><fbinput id="FB8_I3" signal="ifc_mode1_SPECSIG"/><fbinput id="FB8_I4" signal="ifc_mode2_SPECSIG"/><fbinput id="FB8_I5" signal="le_clk"/><fbinput id="FB8_I6" signal="sr_sr9_SPECSIG"/><fbinput id="FB8_I7" signal="variant"/><PAL><pterm id="FB8_0"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="ifc_mode2_SPECSIG"/><signal id="variant"/></pterm><pterm id="FB8_1"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="ifc_mode2_SPECSIG"/><signal id="ifc_mode0_SPECSIG"/></pterm><pterm id="FB8_4"><signal id="le_clk"/></pterm><pterm id="FB8_7"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="ifc_mode2_SPECSIG"/></pterm><pterm id="FB8_16"><signal id="eem_io_6"/></pterm><pterm id="FB8_19"><signal id="sr_sr9_SPECSIG"/></pterm></PAL><bct id="FB8_bct4" use="CTC"><eq_pterm ptindx="FB8_4"/></bct><bct id="FB8_bct7" use="CTE"><eq_pterm ptindx="FB8_7"/></bct><equation id="dds_sync_sync_out_en"><d2><eq_pterm ptindx="FB8_1"/><eq_pterm ptindx="FB8_0"/></d2></equation><equation id="eem_io_10"><d1><eq_pterm ptindx="FB8_16"/></d1><oe><eq_pterm ptindx="FB8_7"/></oe></equation><equation id="dds_profile_21_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB8_19"/></d1><clk><eq_pterm ptindx="FB8_4"/></clk><prld ptindx="GND"/></equation><equation id="eem_oe_9"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="dds_sync_clk_out_en"><d2><eq_pterm ptindx="FB8_1"/><eq_pterm ptindx="FB8_0"/></d2></equation><equation id="eem_oe_8"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="eem_oe_12"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><fblock id="FB9" pinUse="11"><macrocell id="FB9_MC1" pin="FB9_MC1_PINB13" sigUse="4" signal="dds_reset"><eq_pterm ptindx="FB9_2"/><eq_pterm ptindx="FB9_3"/></macrocell><macrocell id="FB9_MC2" pin="FB9_MC2_PINB14" sigUse="5" signal="dds_led_21_SPECSIG"><eq_pterm ptindx="FB9_0"/><eq_pterm ptindx="FB9_1"/></macrocell><macrocell id="FB9_MC3" pin="FB9_MC3_PINC13" sigUse="0" signal="dds_osk"/><macrocell id="FB9_MC4" pin="FB9_MC4_PINA15"/><macrocell id="FB9_MC5" pin="FB9_MC5_PINC12" sigUse="2" signal="dds_rf_sw_1"><eq_pterm ptindx="FB9_22"/></macrocell><macrocell id="FB9_MC6" pin="FB9_MC6_PINB12"/><macrocell id="FB9_MC7"/><macrocell id="FB9_MC8"/><macrocell id="FB9_MC9"/><macrocell id="FB9_MC10"/><macrocell id="FB9_MC11" pin="FB9_MC11_PIND13" sigUse="2" signal="dds_rf_sw"><eq_pterm ptindx="FB9_40"/></macrocell><macrocell id="FB9_MC12" pin="FB9_MC12_PINA14" sigUse="2" signal="dds_led_20_SPECSIG"><eq_pterm ptindx="FB9_43"/></macrocell><macrocell id="FB9_MC13" pin="FB9_MC13_PINE13" sigUse="0" signal="dds_drhold"/><macrocell id="FB9_MC14" pin="FB9_MC14_PINA13" sigUse="2" signal="dds_led_10_SPECSIG"><eq_pterm ptindx="FB9_22"/></macrocell><macrocell id="FB9_MC15" pin="FB9_MC15_PINC11" sigUse="2" signal="clk_mmcx_osc_sel"><eq_pterm ptindx="FB9_52"/></macrocell><macrocell id="FB9_MC16" pin="FB9_MC16_PINA12" sigUse="2" signal="dds_led_30_SPECSIG"><eq_pterm ptindx="FB9_55"/></macrocell><fbinput id="FB9_I1" signal="dds_common_master_reset"/><fbinput id="FB9_I2" signal="dds_pll_lock_2"/><fbinput id="FB9_I3" signal="dds_smp_err_2"/><fbinput id="FB9_I4" signal="eem_io_12"/><fbinput id="FB9_I5" signal="eem_io_13"/><fbinput id="FB9_I6" signal="eem_io_14"/><fbinput id="FB9_I7" signal="eem_io_15"/><fbinput id="FB9_I8" signal="eem_io_7"/><fbinput id="FB9_I9" signal="ifc_mode0_SPECSIG"/><fbinput id="FB9_I10" signal="le_clk"/><fbinput id="FB9_I11" signal="sr_di0_SPECSIG"/><fbinput id="FB9_I12" signal="sr_di1_SPECSIG"/><fbinput id="FB9_I13" signal="sr_di2_SPECSIG"/><fbinput id="FB9_I14" signal="sr_di3_SPECSIG"/><fbinput id="FB9_I15" signal="sr_di6_SPECSIG"/><fbinput id="FB9_I16" signal="sr_sr21_SPECSIG"/><fbinput id="FB9_I17" signal="variant"/><PAL><pterm id="FB9_0"><signal id="ifc_mode0_SPECSIG" negated="ON"/><signal id="variant" negated="ON"/><signal id="sr_di6_SPECSIG" negated="ON"/></pterm><pterm id="FB9_1"><signal id="dds_pll_lock_2"/><signal id="dds_smp_err_2" negated="ON"/><signal id="sr_di6_SPECSIG" negated="ON"/></pterm><pterm id="FB9_2"><signal id="dds_common_master_reset"/></pterm><pterm id="FB9_3"><signal id="ifc_mode0_SPECSIG" negated="ON"/><signal id="variant" negated="ON"/><signal id="eem_io_7"/></pterm><pterm id="FB9_4"><signal id="le_clk"/></pterm><pterm id="FB9_22"><signal id="eem_io_13" negated="ON"/><signal id="sr_di1_SPECSIG" negated="ON"/></pterm><pterm id="FB9_40"><signal id="eem_io_12" negated="ON"/><signal id="sr_di0_SPECSIG" negated="ON"/></pterm><pterm id="FB9_43"><signal id="eem_io_14" negated="ON"/><signal id="sr_di2_SPECSIG" negated="ON"/></pterm><pterm id="FB9_49"><signal id="eem_io_13" negated="ON"/><signal id="sr_di1_SPECSIG" negated="ON"/></pterm><pterm id="FB9_52"><signal id="sr_sr21_SPECSIG"/></pterm><pterm id="FB9_55"><signal id="eem_io_15" negated="ON"/><signal id="sr_di3_SPECSIG" negated="ON"/></pterm></PAL><bct id="FB9_bct4" use="CTC"><eq_pterm ptindx="FB9_4"/></bct><equation id="dds_reset"><d2><eq_pterm ptindx="FB9_2"/><eq_pterm ptindx="FB9_3"/></d2></equation><equation id="dds_led_21_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB9_0"/><eq_pterm ptindx="FB9_1"/></d2></equation><equation id="dds_osk" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="dds_rf_sw_1" negated="ON"><d1><eq_pterm ptindx="FB9_22"/></d1></equation><equation id="dds_rf_sw" negated="ON"><d1><eq_pterm ptindx="FB9_40"/></d1></equation><equation id="dds_led_20_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB9_43"/></d1></equation><equation id="dds_drhold"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="dds_led_10_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB9_22"/></d1></equation><equation id="clk_mmcx_osc_sel" regUse="DFF"><d1><eq_pterm ptindx="FB9_52"/></d1><clk><eq_pterm ptindx="FB9_4"/></clk><prld ptindx="GND"/></equation><equation id="dds_led_30_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB9_55"/></d1></equation></fblock><fblock id="FB10" pinUse="5"><macrocell id="FB10_MC1" pin="FB10_MC1_PINA16"/><macrocell id="FB10_MC2" pin="FB10_MC2_PINB15"/><macrocell id="FB10_MC3" pin="FB10_MC3_PINC14" sigUse="0" signal="dds_drctl"/><macrocell id="FB10_MC4" pin="FB10_MC4_PING11"/><macrocell id="FB10_MC5" pin="FB10_MC5_PINB16"/><macrocell id="FB10_MC6" pin="FB10_MC6_PIND15"/><macrocell id="FB10_MC7"/><macrocell id="FB10_MC8"/><macrocell id="FB10_MC9"/><macrocell id="FB10_MC10"/><macrocell id="FB10_MC11" pin="FB10_MC11_PINE14"/><macrocell id="FB10_MC12" pin="FB10_MC12_PINC16"/><macrocell id="FB10_MC13" pin="FB10_MC13_PINF14"/><macrocell id="FB10_MC14" pin="FB10_MC14_PINF13"/><macrocell id="FB10_MC15" pin="FB10_MC15_PINE15"/><macrocell id="FB10_MC16" pin="FB10_MC16_PING13"/><PAL/><equation id="dds_drctl" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><fblock id="FB11" pinUse="10"><macrocell id="FB11_MC1" pin="FB11_MC1_PINB11" sigUse="5" signal="dds_led_31_SPECSIG"><eq_pterm ptindx="FB11_5"/><eq_pterm ptindx="FB11_6"/></macrocell><macrocell id="FB11_MC2" pin="FB11_MC2_PIND11"/><macrocell id="FB11_MC3" pin="FB11_MC3_PINA11" sigUse="5" signal="dds_led_11_SPECSIG"><eq_pterm ptindx="FB11_2"/><eq_pterm ptindx="FB11_3"/></macrocell><macrocell id="FB11_MC4" pin="FB11_MC4_PIND10" sigUse="2" signal="dds_rf_sw_2"><eq_pterm ptindx="FB11_19"/></macrocell><macrocell id="FB11_MC5" pin="FB11_MC5_PINB10" sigUse="5" signal="dds_led1_SPECSIG"><eq_pterm ptindx="FB11_0"/><eq_pterm ptindx="FB11_1"/></macrocell><macrocell id="FB11_MC6" pin="FB11_MC6_PINE12"/><macrocell id="FB11_MC7"/><macrocell id="FB11_MC8"/><macrocell id="FB11_MC9"/><macrocell id="FB11_MC10"/><macrocell id="FB11_MC11" pin="FB11_MC11_PINF12"/><macrocell id="FB11_MC12" pin="FB11_MC12_PINB9" sigUse="2" signal="dds_common_io_reset"><eq_pterm ptindx="FB11_43"/></macrocell><macrocell id="FB11_MC13" pin="FB11_MC13_PINC9"/><macrocell id="FB11_MC14" pin="FB11_MC14_PINC10"/><macrocell id="FB11_MC15" pin="FB11_MC15_PINA9" sigUse="2" signal="dds_profile0_SPECSIG"><eq_pterm ptindx="FB11_52"/></macrocell><macrocell id="FB11_MC16" pin="FB11_MC16_PIND9" sigUse="2" signal="dds_rf_sw_3"><eq_pterm ptindx="FB11_55"/></macrocell><fbinput id="FB11_I1" signal="dds_pll_lock_1"/><fbinput id="FB11_I2" signal="dds_pll_lock_3"/><fbinput id="FB11_I3" signal="dds_pll_lock"/><fbinput id="FB11_I4" signal="dds_smp_err_1"/><fbinput id="FB11_I5" signal="dds_smp_err_3"/><fbinput id="FB11_I6" signal="dds_smp_err"/><fbinput id="FB11_I7" signal="eem_io_14"/><fbinput id="FB11_I8" signal="eem_io_15"/><fbinput id="FB11_I9" signal="ifc_mode0_SPECSIG"/><fbinput id="FB11_I10" signal="le_clk"/><fbinput id="FB11_I11" signal="sr_di2_SPECSIG"/><fbinput id="FB11_I12" signal="sr_di3_SPECSIG"/><fbinput id="FB11_I13" signal="sr_di4_SPECSIG"/><fbinput id="FB11_I14" signal="sr_di5_SPECSIG"/><fbinput id="FB11_I15" signal="sr_di7_SPECSIG"/><fbinput id="FB11_I16" signal="sr_sr20_SPECSIG"/><fbinput id="FB11_I17" signal="sr_sr8_SPECSIG"/><fbinput id="FB11_I18" signal="variant"/><PAL><pterm id="FB11_0"><signal id="ifc_mode0_SPECSIG" negated="ON"/><signal id="variant" negated="ON"/><signal id="sr_di4_SPECSIG" negated="ON"/></pterm><pterm id="FB11_1"><signal id="dds_pll_lock"/><signal id="dds_smp_err" negated="ON"/><signal id="sr_di4_SPECSIG" negated="ON"/></pterm><pterm id="FB11_2"><signal id="ifc_mode0_SPECSIG" negated="ON"/><signal id="variant" negated="ON"/><signal id="sr_di5_SPECSIG" negated="ON"/></pterm><pterm id="FB11_3"><signal id="dds_pll_lock_1"/><signal id="dds_smp_err_1" negated="ON"/><signal id="sr_di5_SPECSIG" negated="ON"/></pterm><pterm id="FB11_4"><signal id="le_clk"/></pterm><pterm id="FB11_5"><signal id="ifc_mode0_SPECSIG" negated="ON"/><signal id="variant" negated="ON"/><signal id="sr_di7_SPECSIG" negated="ON"/></pterm><pterm id="FB11_6"><signal id="dds_pll_lock_3"/><signal id="dds_smp_err_3" negated="ON"/><signal id="sr_di7_SPECSIG" negated="ON"/></pterm><pterm id="FB11_19"><signal id="eem_io_14" negated="ON"/><signal id="sr_di2_SPECSIG" negated="ON"/></pterm><pterm id="FB11_43"><signal id="sr_sr20_SPECSIG"/></pterm><pterm id="FB11_52"><signal id="sr_sr8_SPECSIG"/></pterm><pterm id="FB11_55"><signal id="eem_io_15" negated="ON"/><signal id="sr_di3_SPECSIG" negated="ON"/></pterm></PAL><bct id="FB11_bct4" use="CTC"><eq_pterm ptindx="FB11_4"/></bct><equation id="dds_led_31_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB11_5"/><eq_pterm ptindx="FB11_6"/></d2></equation><equation id="dds_led_11_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB11_2"/><eq_pterm ptindx="FB11_3"/></d2></equation><equation id="dds_rf_sw_2" negated="ON"><d1><eq_pterm ptindx="FB11_19"/></d1></equation><equation id="dds_led1_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB11_0"/><eq_pterm ptindx="FB11_1"/></d2></equation><equation id="dds_common_io_reset" regUse="DFF"><d1><eq_pterm ptindx="FB11_43"/></d1><clk><eq_pterm ptindx="FB11_4"/></clk><prld ptindx="GND"/></equation><equation id="dds_profile0_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB11_52"/></d1><clk><eq_pterm ptindx="FB11_4"/></clk><prld ptindx="GND"/></equation><equation id="dds_rf_sw_3" negated="ON"><d1><eq_pterm ptindx="FB11_55"/></d1></equation></fblock><fblock id="FB12" pinUse="1"><macrocell id="FB12_MC1" pin="FB12_MC1_PINF15"/><macrocell id="FB12_MC2" pin="FB12_MC2_PING14"/><macrocell id="FB12_MC3" pin="FB12_MC3_PINE16"/><macrocell id="FB12_MC4" pin="FB12_MC4_PINH12"/><macrocell id="FB12_MC5" pin="FB12_MC5_PINF16" sigUse="2" signal="dds_common_master_reset"><eq_pterm ptindx="FB12_22"/></macrocell><macrocell id="FB12_MC6" pin="FB12_MC6_PINH16"/><macrocell id="FB12_MC7"/><macrocell id="FB12_MC8"/><macrocell id="FB12_MC9"/><macrocell id="FB12_MC10"/><macrocell id="FB12_MC11" pin="FB12_MC11_PING15"/><macrocell id="FB12_MC12" pin="FB12_MC12_PINH13"/><macrocell id="FB12_MC13" pin="FB12_MC13_PING16"/><macrocell id="FB12_MC14" pin="FB12_MC14_PINH14"/><macrocell id="FB12_MC15" pin="FB12_MC15_PINH15"/><macrocell id="FB12_MC16" pin="FB12_MC16_PINJ12"/><fbinput id="FB12_I1" signal="le_clk"/><fbinput id="FB12_I2" signal="sr_sr19_SPECSIG"/><PAL><pterm id="FB12_4"><signal id="le_clk"/></pterm><pterm id="FB12_22"><signal id="sr_sr19_SPECSIG"/></pterm></PAL><bct id="FB12_bct4" use="CTC"><eq_pterm ptindx="FB12_4"/></bct><equation id="dds_common_master_reset" regUse="DFF"><d1><eq_pterm ptindx="FB12_22"/></d1><clk><eq_pterm ptindx="FB12_4"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB13" pinUse="7"><macrocell id="FB13_MC1" pin="FB13_MC1_PINR15"/><macrocell id="FB13_MC2" pin="FB13_MC2_PINT16" sigUse="10" signal="eem_io_2"><eq_pterm ptindx="FB13_2"/><eq_pterm ptindx="FB13_9"/><eq_pterm ptindx="FB13_6"/><eq_pterm ptindx="FB13_4"/><eq_pterm ptindx="FB13_10"/><eq_pterm ptindx="FB13_8"/><eq_pterm ptindx="FB13_0"/><eq_pterm ptindx="FB13_1"/><eq_pterm ptindx="FB13_5"/><eq_pterm ptindx="FB13_3"/></macrocell><macrocell id="FB13_MC3" pin="FB13_MC3_PINN14"/><macrocell id="FB13_MC4" pin="FB13_MC4_PINR16"/><macrocell id="FB13_MC5" pin="FB13_MC5_PINN15" sigUse="0" signal="fsen"/><macrocell id="FB13_MC6" pin="FB13_MC6_PINM15" sigUse="0" signal="eem_oe_1"/><macrocell id="FB13_MC7"/><macrocell id="FB13_MC8"/><macrocell id="FB13_MC9"/><macrocell id="FB13_MC10"/><macrocell id="FB13_MC11"/><macrocell id="FB13_MC12" pin="FB13_MC12_PINM13"/><macrocell id="FB13_MC13" pin="FB13_MC13_PINP16" sigUse="0" signal="eem_oe_7"/><macrocell id="FB13_MC14" pin="FB13_MC14_PINN16" sigUse="0" signal="eem_oe_3"/><macrocell id="FB13_MC15" pin="FB13_MC15_PINL14"/><macrocell id="FB13_MC16" pin="FB13_MC16_PINM14"/><fbinput id="FB13_I1" signal="att_s_out3_SPECSIG"/><fbinput id="FB13_I2" signal="dds_sdo_1"/><fbinput id="FB13_I3" signal="dds_sdo_2"/><fbinput id="FB13_I4" signal="dds_sdo_3"/><fbinput id="FB13_I5" signal="dds_sdo"/><fbinput id="FB13_I6" signal="eem_io_3"/><fbinput id="FB13_I7" signal="eem_io_4"/><fbinput id="FB13_I8" signal="eem_io_5"/><fbinput id="FB13_I9" signal="ifc_mode1_SPECSIG"/><fbinput id="FB13_I10" signal="sr_sdo"/><PAL><pterm id="FB13_0"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_3"/><signal id="eem_io_4"/><signal id="eem_io_5"/><signal id="dds_sdo_3"/></pterm><pterm id="FB13_1"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5"/><signal id="dds_sdo_1"/></pterm><pterm id="FB13_2"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4"/><signal id="dds_sdo"/></pterm><pterm id="FB13_3"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_3" negated="ON"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5"/><signal id="dds_sdo"/></pterm><pterm id="FB13_4"><signal id="eem_io_3"/><signal id="eem_io_4"/><signal id="eem_io_5" negated="ON"/><signal id="dds_sdo"/></pterm><pterm id="FB13_5"><signal id="ifc_mode1_SPECSIG" negated="ON"/><signal id="eem_io_3" negated="ON"/><signal id="eem_io_4"/><signal id="eem_io_5"/><signal id="dds_sdo_2"/></pterm><pterm id="FB13_6"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3" negated="ON"/><signal id="eem_io_4"/><signal id="att_s_out3_SPECSIG"/></pterm><pterm id="FB13_7"><signal id="ifc_mode1_SPECSIG" negated="ON"/></pterm><pterm id="FB13_8"><signal id="eem_io_3" negated="ON"/><signal id="eem_io_4"/><signal id="eem_io_5" negated="ON"/><signal id="att_s_out3_SPECSIG"/></pterm><pterm id="FB13_9"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="sr_sdo"/></pterm><pterm id="FB13_10"><signal id="eem_io_3"/><signal id="eem_io_4" negated="ON"/><signal id="eem_io_5" negated="ON"/><signal id="sr_sdo"/></pterm></PAL><bct id="FB13_bct7" use="CTE"><eq_pterm ptindx="FB13_7"/></bct><equation id="eem_io_2"><d2><eq_pterm ptindx="FB13_2"/><eq_pterm ptindx="FB13_9"/><eq_pterm ptindx="FB13_6"/><eq_pterm ptindx="FB13_4"/><eq_pterm ptindx="FB13_10"/><eq_pterm ptindx="FB13_8"/><eq_pterm ptindx="FB13_0"/><eq_pterm ptindx="FB13_1"/><eq_pterm ptindx="FB13_5"/><eq_pterm ptindx="FB13_3"/></d2><oe><eq_pterm ptindx="FB13_7"/></oe></equation><equation id="fsen" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="eem_oe_1"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="eem_oe_7"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="eem_oe_3"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><fblock id="FB14" pinUse="5"><macrocell id="FB14_MC1" pin="FB14_MC1_PINP15" sigUse="0" signal="eem_oe"/><macrocell id="FB14_MC2" pin="FB14_MC2_PINP14"/><macrocell id="FB14_MC3" pin="FB14_MC3_PINP13"/><macrocell id="FB14_MC4" inreg="sr_sr0_SPECSIG" pin="FB14_MC4_PINR13" sigUse="1"><eq_pterm ptindx="FB14_19"/></macrocell><macrocell id="FB14_MC5" pin="FB14_MC5_PINN13"/><macrocell id="FB14_MC6" pin="FB14_MC6_PINR14"/><macrocell id="FB14_MC7"/><macrocell id="FB14_MC8"/><macrocell id="FB14_MC9"/><macrocell id="FB14_MC10"/><macrocell id="FB14_MC11"/><macrocell id="FB14_MC12" pin="FB14_MC12_PINT15"/><macrocell id="FB14_MC13" pin="FB14_MC13_PINR12"/><macrocell id="FB14_MC14" pin="FB14_MC14_PINN11"/><macrocell id="FB14_MC15" pin="FB14_MC15_PINM11"/><macrocell id="FB14_MC16" pin="FB14_MC16_PINN10"/><fbinput id="FB14_I1" signal="N_PZ_445"/><PAL><pterm id="FB14_19"><signal id="N_PZ_445"/></pterm></PAL><equation id="eem_oe"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="sr_sr0_SPECSIG" regUse="DEFF"><inreg inputs="eem_io_1"/><clk><fastsig signal="eem_io"/></clk><ce><eq_pterm ptindx="FB14_19"/></ce><prld ptindx="GND"/></equation></fblock><fblock id="FB15" pinUse="4"><macrocell id="FB15_MC1" pin="FB15_MC1_PINL15" sigUse="0" signal="eem_oe_4"/><macrocell id="FB15_MC2" pin="FB15_MC2_PINL13"/><macrocell id="FB15_MC3" pin="FB15_MC3_PINM12"/><macrocell id="FB15_MC4" pin="FB15_MC4_PINM16" sigUse="0" signal="eem_oe_5"/><macrocell id="FB15_MC5" pin="FB15_MC5_PINK14"/><macrocell id="FB15_MC6" pin="FB15_MC6_PINL16" sigUse="0" signal="eem_oe_6"/><macrocell id="FB15_MC7"/><macrocell id="FB15_MC8"/><macrocell id="FB15_MC9"/><macrocell id="FB15_MC10"/><macrocell id="FB15_MC11" pin="FB15_MC11_PINK15" sigUse="1" signal="eem_oe_2"><eq_pterm ptindx="FB15_40"/></macrocell><macrocell id="FB15_MC12" pin="FB15_MC12_PINL12"/><macrocell id="FB15_MC13" pin="FB15_MC13_PINK16"/><macrocell id="FB15_MC14" pin="FB15_MC14_PINJ14"/><macrocell id="FB15_MC15" pin="FB15_MC15_PINJ15"/><macrocell id="FB15_MC16" pin="FB15_MC16_PINJ13"/><fbinput id="FB15_I1" signal="ifc_mode1_SPECSIG"/><PAL><pterm id="FB15_40"><signal id="ifc_mode1_SPECSIG" negated="ON"/></pterm></PAL><equation id="eem_oe_4"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="eem_oe_5"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="eem_oe_6"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="eem_oe_2"><d1><eq_pterm ptindx="FB15_40"/></d1></equation></fblock><fblock id="FB16" pinUse="9"><macrocell id="FB16_MC1" pin="FB16_MC1_PINP10"/><macrocell id="FB16_MC2" pin="FB16_MC2_PINR10" sigUse="4" signal="dds_reset_2"><eq_pterm ptindx="FB16_2"/><eq_pterm ptindx="FB16_3"/></macrocell><macrocell id="FB16_MC3" pin="FB16_MC3_PINT10" sigUse="2" signal="dds_sync_sync_sel"><eq_pterm ptindx="FB16_16"/></macrocell><macrocell id="FB16_MC4" pin="FB16_MC4_PINR9"/><macrocell id="FB16_MC5" pin="FB16_MC5_PINN9" sigUse="2" signal="att_rst_n"><eq_pterm ptindx="FB16_22"/></macrocell><macrocell id="FB16_MC6" pin="FB16_MC6_PINM8" sigUse="0" signal="eem_oe_15"/><macrocell id="FB16_MC7"/><macrocell id="FB16_MC8"/><macrocell id="FB16_MC9"/><macrocell id="FB16_MC10"/><macrocell id="FB16_MC11" pin="FB16_MC11_PINT8" sigUse="4" signal="dds_reset_3"><eq_pterm ptindx="FB16_2"/><eq_pterm ptindx="FB16_3"/></macrocell><macrocell id="FB16_MC12" pin="FB16_MC12_PINP8" sigUse="6" signal="att_le1_SPECSIG"><eq_pterm ptindx="FB16_0"/><eq_pterm ptindx="FB16_1"/></macrocell><macrocell id="FB16_MC13" pin="FB16_MC13_PINR8" sigUse="0" signal="eem_oe_13"/><macrocell id="FB16_MC14" pin="FB16_MC14_PINT7" sigUse="0" signal="eem_oe_14"/><macrocell id="FB16_MC15" pin="FB16_MC15_PINN8"/><macrocell id="FB16_MC16" pin="FB16_MC16_PINT6"/><fbinput id="FB16_I1" signal="N_PZ_449"/><fbinput id="FB16_I2" signal="att_le1_SPECSIG"/><fbinput id="FB16_I3" signal="dds_common_master_reset"/><fbinput id="FB16_I4" signal="eem_io_3"/><fbinput id="FB16_I5" signal="eem_io_4"/><fbinput id="FB16_I6" signal="eem_io_5"/><fbinput id="FB16_I7" signal="eem_io_7"/><fbinput id="FB16_I8" signal="ifc_mode0_SPECSIG"/><fbinput id="FB16_I9" signal="ifc_mode1_SPECSIG"/><fbinput id="FB16_I10" signal="le_clk"/><fbinput id="FB16_I11" signal="sr_sr18_SPECSIG"/><fbinput id="FB16_I12" signal="sr_sr19_SPECSIG"/><fbinput id="FB16_I13" signal="variant"/><PAL><pterm id="FB16_0"><signal id="ifc_mode1_SPECSIG"/><signal id="eem_io_3" negated="ON"/><signal id="eem_io_4"/><signal id="att_le1_SPECSIG"/></pterm><pterm id="FB16_1"><signal id="eem_io_3" negated="ON"/><signal id="eem_io_4"/><signal id="eem_io_5" negated="ON"/><signal id="att_le1_SPECSIG"/></pterm><pterm id="FB16_2"><signal id="dds_common_master_reset"/></pterm><pterm id="FB16_3"><signal id="ifc_mode0_SPECSIG" negated="ON"/><signal id="variant" negated="ON"/><signal id="eem_io_7"/></pterm><pterm id="FB16_4"><signal id="le_clk"/></pterm><pterm id="FB16_6"><signal id="N_PZ_449" negated="ON"/></pterm><pterm id="FB16_16"><signal id="sr_sr18_SPECSIG"/></pterm><pterm id="FB16_22"><signal id="sr_sr19_SPECSIG" negated="ON"/></pterm></PAL><bct id="FB16_bct4" use="CTC"><eq_pterm ptindx="FB16_4"/></bct><bct id="FB16_bct6" use="CTS"><eq_pterm ptindx="FB16_6"/></bct><equation id="dds_reset_2"><d2><eq_pterm ptindx="FB16_2"/><eq_pterm ptindx="FB16_3"/></d2></equation><equation id="dds_sync_sync_sel" regUse="DFF"><d1><eq_pterm ptindx="FB16_16"/></d1><clk><eq_pterm ptindx="FB16_4"/></clk><prld ptindx="GND"/></equation><equation id="att_rst_n" regUse="DFFS_SPECSIG"><d1><eq_pterm ptindx="FB16_22"/></d1><clk><eq_pterm ptindx="FB16_4"/></clk><prld ptindx="VCC"/></equation><equation id="eem_oe_15"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="dds_reset_3"><d2><eq_pterm ptindx="FB16_2"/><eq_pterm ptindx="FB16_3"/></d2></equation><equation id="att_le1_SPECSIG" regUse="TFFS_SPECSIG"><d2><eq_pterm ptindx="FB16_0"/><eq_pterm ptindx="FB16_1"/></d2><clk><fastsig signal="eem_io"/></clk><set><eq_pterm ptindx="FB16_6"/></set><prld ptindx="VCC"/></equation><equation id="eem_oe_13"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="eem_oe_14"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'urukul.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'eem_io' based upon the LOC   constraint 'M2'. It is recommended that you declare this BUFG explicitedly in   your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'eem_io_8' based upon the LOC   constraint 'M3'. It is recommended that you declare this BUFG explicitedly in   your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'dds_sync_clk0' based upon the   LOC constraint 'P5'. It is recommended that you declare this BUFG   explicitedly in your design. Note that for certain device families the output   of a BUFG constraint can not drive a gated clock, and the BUFG constraint   will be ignored.</warning><warning>Cpld:1007 - Removing unused input(s) 'dds_drover_1'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'dds_drover_2'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'dds_drover_3'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'dds_sync_clk0'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal   'eem_io_8_IBUF' is ignored. Most likely the signal is gated and therefore   cannot be used as a global control signal.</warning><warning>Cpld:310 - Cannot apply TIMESPEC TSeem_io_2 =   PERIOD:PRDeem_io_2:8.000nS:HIGH:4.000nS because of one of the following: (a)   a signal name was not found; (b) a signal was removed or renamed due to   optimization; (c) there is no path between the FROM node and TO node in the   TIMESPEC.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS33" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc2c256-6-ft256" prld="LOW" pterms="36" slew="FAST" terminate="FLOAT" unused="PULLUP" wysiwyg="OFF"/><specSig signal="ifc_mode1_SPECSIG" value="ifc_mode&lt;1&gt;"/><specSig signal="ifc_mode3_SPECSIG" value="ifc_mode&lt;3&gt;"/><specSig signal="ifc_mode2_SPECSIG" value="ifc_mode&lt;2&gt;"/><specSig signal="ifc_mode0_SPECSIG" value="ifc_mode&lt;0&gt;"/><specSig signal="att_s_out0_SPECSIG" value="att_s_out&lt;0&gt;"/><specSig signal="att_s_out1_SPECSIG" value="att_s_out&lt;1&gt;"/><specSig signal="att_s_out2_SPECSIG" value="att_s_out&lt;2&gt;"/><specSig signal="att_s_out3_SPECSIG" value="att_s_out&lt;3&gt;"/><specSig signal="eem_io_2PIN_SPECSIG" value="eem_io_2.PIN"/><specSig signal="eem_io_10PIN_SPECSIG" value="eem_io_10.PIN"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="dds_profile_10_SPECSIG" value="dds_profile_1&lt;0&gt;"/><specSig signal="dds_profile_11_SPECSIG" value="dds_profile_1&lt;1&gt;"/><specSig signal="sr_sr4_SPECSIG" value="sr_sr&lt;4&gt;"/><specSig signal="dds_profile_12_SPECSIG" value="dds_profile_1&lt;2&gt;"/><specSig signal="att_s_in2_SPECSIG" value="att_s_in&lt;2&gt;"/><specSig signal="att_s_in0_SPECSIG" value="att_s_in&lt;0&gt;"/><specSig signal="att_s_in1_SPECSIG" value="att_s_in&lt;1&gt;"/><specSig signal="dds_profile1_SPECSIG" value="dds_profile&lt;1&gt;"/><specSig signal="att_le2_SPECSIG" value="att_le&lt;2&gt;"/><specSig signal="dds_profile2_SPECSIG" value="dds_profile&lt;2&gt;"/><specSig signal="dds_led0_SPECSIG" value="dds_led&lt;0&gt;"/><specSig signal="att_le0_SPECSIG" value="att_le&lt;0&gt;"/><specSig signal="sr_di15_SPECSIG" value="sr_di&lt;15&gt;"/><specSig signal="dds_profile_31_SPECSIG" value="dds_profile_3&lt;1&gt;"/><specSig signal="GCKI_SPECSIG" value="GCK/I"/><specSig signal="sr_di1_SPECSIG" value="sr_di&lt;1&gt;"/><specSig signal="dds_profile_20_SPECSIG" value="dds_profile_2&lt;0&gt;"/><specSig signal="att_s_in3_SPECSIG" value="att_s_in&lt;3&gt;"/><specSig signal="dds_profile_30_SPECSIG" value="dds_profile_3&lt;0&gt;"/><specSig signal="dds_profile_32_SPECSIG" value="dds_profile_3&lt;2&gt;"/><specSig signal="dds_profile_22_SPECSIG" value="dds_profile_2&lt;2&gt;"/><specSig signal="att_le3_SPECSIG" value="att_le&lt;3&gt;"/><specSig signal="IO_SPECSIG" value="I/O"/><specSig signal="dds_profile_21_SPECSIG" value="dds_profile_2&lt;1&gt;"/><specSig signal="dds_led_21_SPECSIG" value="dds_led_2&lt;1&gt;"/><specSig signal="dds_led_20_SPECSIG" value="dds_led_2&lt;0&gt;"/><specSig signal="dds_led_10_SPECSIG" value="dds_led_1&lt;0&gt;"/><specSig signal="dds_led_30_SPECSIG" value="dds_led_3&lt;0&gt;"/><specSig signal="dds_led_31_SPECSIG" value="dds_led_3&lt;1&gt;"/><specSig signal="dds_led_11_SPECSIG" value="dds_led_1&lt;1&gt;"/><specSig signal="dds_led1_SPECSIG" value="dds_led&lt;1&gt;"/><specSig signal="dds_profile0_SPECSIG" value="dds_profile&lt;0&gt;"/><specSig signal="att_le1_SPECSIG" value="att_le&lt;1&gt;"/><specSig signal="sr_sr15_SPECSIG" value="sr_sr&lt;15&gt;"/><specSig signal="sr_sr11_SPECSIG" value="sr_sr&lt;11&gt;"/><specSig signal="sr_sr12_SPECSIG" value="sr_sr&lt;12&gt;"/><specSig signal="sr_sr13_SPECSIG" value="sr_sr&lt;13&gt;"/><specSig signal="sr_sr14_SPECSIG" value="sr_sr&lt;14&gt;"/><specSig signal="sr_sr10_SPECSIG" value="sr_sr&lt;10&gt;"/><specSig signal="sr_di13_SPECSIG" value="sr_di&lt;13&gt;"/><specSig signal="sr_sr9_SPECSIG" value="sr_sr&lt;9&gt;"/><specSig signal="TFFS_SPECSIG" value="TFF/S"/><specSig signal="sr_sr5_SPECSIG" value="sr_sr&lt;5&gt;"/><specSig signal="sr_sr6_SPECSIG" value="sr_sr&lt;6&gt;"/><specSig signal="sr_sr7_SPECSIG" value="sr_sr&lt;7&gt;"/><specSig signal="sr_sr8_SPECSIG" value="sr_sr&lt;8&gt;"/><specSig signal="sr_di3_SPECSIG" value="sr_di&lt;3&gt;"/><specSig signal="sr_di12_SPECSIG" value="sr_di&lt;12&gt;"/><specSig signal="sr_di16_SPECSIG" value="sr_di&lt;16&gt;"/><specSig signal="sr_di22_SPECSIG" value="sr_di&lt;22&gt;"/><specSig signal="sr_di23_SPECSIG" value="sr_di&lt;23&gt;"/><specSig signal="sr_sr3_SPECSIG" value="sr_sr&lt;3&gt;"/><specSig signal="sr_sr18_SPECSIG" value="sr_sr&lt;18&gt;"/><specSig signal="sr_sr17_SPECSIG" value="sr_sr&lt;17&gt;"/><specSig signal="sr_sr2_SPECSIG" value="sr_sr&lt;2&gt;"/><specSig signal="sr_sr1_SPECSIG" value="sr_sr&lt;1&gt;"/><specSig signal="sr_di0_SPECSIG" value="sr_di&lt;0&gt;"/><specSig signal="sr_di2_SPECSIG" value="sr_di&lt;2&gt;"/><specSig signal="sr_sr0_SPECSIG" value="sr_sr&lt;0&gt;"/><specSig signal="sr_sr16_SPECSIG" value="sr_sr&lt;16&gt;"/><specSig signal="sr_sr23_SPECSIG" value="sr_sr&lt;23&gt;"/><specSig signal="sr_sr22_SPECSIG" value="sr_sr&lt;22&gt;"/><specSig signal="sr_sr21_SPECSIG" value="sr_sr&lt;21&gt;"/><specSig signal="sr_sr20_SPECSIG" value="sr_sr&lt;20&gt;"/><specSig signal="sr_sr19_SPECSIG" value="sr_sr&lt;19&gt;"/><specSig signal="sr_di14_SPECSIG" value="sr_di&lt;14&gt;"/><specSig signal="sr_di7_SPECSIG" value="sr_di&lt;7&gt;"/><specSig signal="sr_di6_SPECSIG" value="sr_di&lt;6&gt;"/><specSig signal="sr_di5_SPECSIG" value="sr_di&lt;5&gt;"/><specSig signal="sr_di4_SPECSIG" value="sr_di&lt;4&gt;"/><specSig signal="DFFS_SPECSIG" value="DFF/S"/></document>
