
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14664
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1015.043 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/top.vhd:58]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/clock_enable.vhd:41]
	Parameter g_MAX bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/clock_enable.vhd:41]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_4digits' [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/driver_7seg_4digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/clock_enable.vhd:41]
	Parameter g_MAX bound to: 208333 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (1#1) [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/clock_enable.vhd:41]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_4digits' (4#1) [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/driver_7seg_4digits.vhd:70]
WARNING: [Synth 8-614] signal 'BTNC' is read in the process but is not in the sensitivity list [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/top.vhd:158]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/top.vhd-36.0, C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/top.vhd-58.0 with 1st driver pin 'top:/driver_seg_4/dig[5]' [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/top.vhd:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/top.vhd-36.0, C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/top.vhd-58.0 with 2nd driver pin 'VCC' [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/top.vhd:36]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/top.vhd-36.0, C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/top.vhd-58.0 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/top.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/top.vhd:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.043 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1015.043 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/constrs_1/new/nexys-a7-50t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/constrs_1/new/nexys-a7-50t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1101.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1101.637 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1101.637 ; gain = 86.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1101.637 ; gain = 86.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1101.637 ; gain = 86.594
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sigstate_reg' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             setup_round |                               00 |                              000
               run_round |                               01 |                              100
               run_break |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sigstate_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1101.637 ; gain = 86.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   4 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 3     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	  17 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dig[5] with 1st driver pin 'driver_seg_4/dig[5]' [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/top.vhd:105]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dig[5] with 2nd driver pin 'VCC' [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/top.vhd:105]
CRITICAL WARNING: [Synth 8-6858] multi-driven net dig[5] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.srcs/sources_1/new/top.vhd:105]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1101.637 ; gain = 86.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1101.637 ; gain = 86.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1101.637 ; gain = 86.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 1116.961 ; gain = 101.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1131.727 ; gain = 116.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1131.727 ; gain = 116.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1131.727 ; gain = 116.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1131.727 ; gain = 116.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1131.727 ; gain = 116.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1131.727 ; gain = 116.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   282|
|3     |LUT1   |   158|
|4     |LUT2   |    88|
|5     |LUT3   |   348|
|6     |LUT4   |   165|
|7     |LUT5   |   284|
|8     |LUT6   |   877|
|9     |FDRE   |   110|
|10    |FDSE   |     6|
|11    |IBUF   |     3|
|12    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1131.727 ; gain = 116.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1131.727 ; gain = 30.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1131.727 ; gain = 116.684
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1139.379 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 282 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1143.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 2 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1143.621 ; gain = 128.578
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/marou/Desktop/digital-electronics-1-project/DE1-projekt/DE1-projekt.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 18 16:00:51 2023...
