# Reading pref.tcl
# do bashar_top_level_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/nourn/OneDrive/Skrivbord/VHDL/New folder/bashar_top_level.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:05 on Mar 06,2024
# vcom -reportprogress 300 -93 -work work C:/Users/nourn/OneDrive/Skrivbord/VHDL/New folder/bashar_top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity bashar_top_level
# -- Compiling architecture rtl of bashar_top_level
# End time: 12:36:05 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.bashar_top_level
# vsim work.bashar_top_level 
# Start time: 12:37:39 on Mar 06,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.bashar_top_level(rtl)
add wave -position end sim:/bashar_top_level/*
do ../../test.txt
# ** UI-Msg (suppressible): (vsim-4008) Object 'pocket_eop' not found.
# Error in macro ./../../test.txt line 5
# ** UI-Msg (suppressible): (vsim-4008) Object 'pocket_eop' not found.
# 
#     while executing
# "force pocket_eop 0 "
do ../../test.txt
# ** UI-Msg (suppressible): (vsim-4008) Object 'pocket_eop' not found.
# Error in macro ./../../test.txt line 19
# ** UI-Msg (suppressible): (vsim-4008) Object 'pocket_eop' not found.
# 
#     while executing
# "force pocket_eop 0"
do ../../test.txt
# ** UI-Msg (suppressible): (vsim-4008) Object 'pocket_eop' not found.
# Error in macro ./../../test.txt line 46
# ** UI-Msg (suppressible): (vsim-4008) Object 'pocket_eop' not found.
# 
#     while executing
# "force pocket_eop 0"
do ../../test.txt
# ** UI-Msg (suppressible): (vsim-4008) Object 'pocket_eop' not found.
# Error in macro ./../../test.txt line 46
# ** UI-Msg (suppressible): (vsim-4008) Object 'pocket_eop' not found.
# 
#     while executing
# "force pocket_eop 0"
do ../../test.txt
do ../../test.txt
do ../../test.txt
do ../../test.txt
# GetModuleFileName: The specified module could not be found.
# 
# 
do ../../test.txt
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -reportprogress 300 -work work {C:/Users/nourn/OneDrive/Skrivbord/VHDL/New folder/bashar_top_level.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:31 on Mar 06,2024
# vcom -reportprogress 300 -work work C:/Users/nourn/OneDrive/Skrivbord/VHDL/New folder/bashar_top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity bashar_top_level
# -- Compiling architecture rtl of bashar_top_level
# End time: 12:45:31 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do ../../test.txt
# Loading work.bashar_top_level(rtl)
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -reportprogress 300 -work work {C:/Users/nourn/OneDrive/Skrivbord/VHDL/New folder/bashar_top_level.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:48:18 on Mar 06,2024
# vcom -reportprogress 300 -work work C:/Users/nourn/OneDrive/Skrivbord/VHDL/New folder/bashar_top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity bashar_top_level
# -- Compiling architecture rtl of bashar_top_level
# End time: 12:48:18 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do ../../test.txt
# Loading work.bashar_top_level(rtl)
# Warning in wave window restart: (vish-4014) No objects found matching '/bashar_top_level/read_direction'. 
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -reportprogress 300 -work work {C:/Users/nourn/OneDrive/Skrivbord/VHDL/New folder/bashar_top_level.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:51 on Mar 06,2024
# vcom -reportprogress 300 -work work C:/Users/nourn/OneDrive/Skrivbord/VHDL/New folder/bashar_top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity bashar_top_level
# -- Compiling architecture rtl of bashar_top_level
# End time: 12:56:51 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do ../../test.txt
# Loading work.bashar_top_level(rtl)
# GetModuleFileName: The specified module could not be found.
# 
# 
do ../../test.txt
# GetModuleFileName: The specified module could not be found.
# 
# 
do ../../test.txt
# GetModuleFileName: The specified module could not be found.
# 
# 
do ../../test.txt
# GetModuleFileName: The specified module could not be found.
# 
# 
do ../../test.txt
# GetModuleFileName: The specified module could not be found.
# 
# 
do ../../test.txt
# GetModuleFileName: The specified module could not be found.
# 
# 
do ../../test.txt
# GetModuleFileName: The specified module could not be found.
# 
# 
do ../../test.txt
# GetModuleFileName: The specified module could not be found.
# 
# 
do ../../test.txt
# GetModuleFileName: The specified module could not be found.
# 
# 
# End time: 14:02:15 on Mar 06,2024, Elapsed time: 1:24:36
# Errors: 0, Warnings: 0
