<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US5559352 - ESD protection improvement - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="ESD protection improvement"><meta name="DC.contributor" content="Chen-Chiu Hsue" scheme="inventor"><meta name="DC.contributor" content="Joe Ko" scheme="inventor"><meta name="DC.contributor" content="United Microelectronics Corporation" scheme="assignee"><meta name="DC.date" content="1994-12-12" scheme="dateSubmitted"><meta name="DC.description" content="A method of forming an ESD protection device with reduced breakdown voltage, simultaneously with an integrated circuit which includes FET devices, and the resultant device structure, are described. A silicon substrate is provided on which there are field oxide regions, gates, and active regions. A first ion implant of a conductivity-imparting dopant is performed in a vertical direction into the active regions of the ESD protection device and the FET devices. A first insulating layer is formed over the ESD protection device and the FET devices, and over the field oxide regions. The first insulating layer is patterned to create spacers adjacent to the gates of both the ESD protection device and the FET devices. A second ion implant of a conductivity-imparting dopant with higher concentration than dopant from the first ion implant is performed into active regions of both the ESD protection device and the FET devices. A second insulating layer is formed over the ESD protection device and the FET devices, and over the field oxide regions. The second insulating layer is patterned to form contact openings to the active regions. Finally, a third ion implant of a conductivity-imparting dopant, with opposite conductivity from the first and second ion implants, having equal concentration to dopant from the first ion implant, is performed through the contact openings into active regions of the ESD protection device."><meta name="DC.date" content="1996-9-24" scheme="issued"><meta name="DC.relation" content="US:5077590" scheme="references"><meta name="DC.relation" content="US:5130760" scheme="references"><meta name="DC.relation" content="US:5142345" scheme="references"><meta name="DC.relation" content="US:5493142" scheme="references"><meta name="citation_patent_number" content="US:5559352"><meta name="citation_patent_application_number" content="US:08/354,373"><link rel="canonical" href="http://www.google.com/patents/US5559352"/><meta property="og:url" content="http://www.google.com/patents/US5559352"/><meta name="title" content="Patent US5559352 - ESD protection improvement"/><meta name="description" content="A method of forming an ESD protection device with reduced breakdown voltage, simultaneously with an integrated circuit which includes FET devices, and the resultant device structure, are described. A silicon substrate is provided on which there are field oxide regions, gates, and active regions. A first ion implant of a conductivity-imparting dopant is performed in a vertical direction into the active regions of the ESD protection device and the FET devices. A first insulating layer is formed over the ESD protection device and the FET devices, and over the field oxide regions. The first insulating layer is patterned to create spacers adjacent to the gates of both the ESD protection device and the FET devices. A second ion implant of a conductivity-imparting dopant with higher concentration than dopant from the first ion implant is performed into active regions of both the ESD protection device and the FET devices. A second insulating layer is formed over the ESD protection device and the FET devices, and over the field oxide regions. The second insulating layer is patterned to form contact openings to the active regions. Finally, a third ion implant of a conductivity-imparting dopant, with opposite conductivity from the first and second ion implants, having equal concentration to dopant from the first ion implant, is performed through the contact openings into active regions of the ESD protection device."/><meta property="og:title" content="Patent US5559352 - ESD protection improvement"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("jSnuU-qSGqSlsQSy4YF4"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("PRT"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("jSnuU-qSGqSlsQSy4YF4"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("PRT"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us5559352?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US5559352"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=cEVABAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS5559352&amp;usg=AFQjCNHz0kkY7Lm24JgsjH5d_FWqy81ygw" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US5559352.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US5559352.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US5559352" style="display:none"><span itemprop="description">A method of forming an ESD protection device with reduced breakdown voltage, simultaneously with an integrated circuit which includes FET devices, and the resultant device structure, are described. A silicon substrate is provided on which there are field oxide regions, gates, and active regions. A first...</span><span itemprop="url">http://www.google.com/patents/US5559352?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US5559352 - ESD protection improvement</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US5559352 - ESD protection improvement" title="Patent US5559352 - ESD protection improvement"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US5559352 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 08/354,373</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Sep 24, 1996</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Dec 12, 1994</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Oct 22, 1993</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US5374565">US5374565</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">08354373, </span><span class="patent-bibdata-value">354373, </span><span class="patent-bibdata-value">US 5559352 A, </span><span class="patent-bibdata-value">US 5559352A, </span><span class="patent-bibdata-value">US-A-5559352, </span><span class="patent-bibdata-value">US5559352 A, </span><span class="patent-bibdata-value">US5559352A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Chen-Chiu+Hsue%22">Chen-Chiu Hsue</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Joe+Ko%22">Joe Ko</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22United+Microelectronics+Corporation%22">United Microelectronics Corporation</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US5559352.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5559352.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5559352.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (4),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (48),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (10),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (5)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=cEVABAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/5559352&usg=AFQjCNEO0vnl224bc_WcJushQSHhHHzfhg">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=cEVABAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D5559352&usg=AFQjCNH61GtpBYibNb2noaLH8Dje6hI-QA">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=cEVABAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D5559352A%26KC%3DA%26FT%3DD&usg=AFQjCNFrPIo2h1Ajt36OuPM7KqXVDBt5GA">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54088887" lang="EN" load-source="patent-office">ESD protection improvement</invention-title></span><br><span class="patent-number">US 5559352 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA37569115" lang="EN" load-source="patent-office"> <div class="abstract">A method of forming an ESD protection device with reduced breakdown voltage, simultaneously with an integrated circuit which includes FET devices, and the resultant device structure, are described. A silicon substrate is provided on which there are field oxide regions, gates, and active regions. A first ion implant of a conductivity-imparting dopant is performed in a vertical direction into the active regions of the ESD protection device and the FET devices. A first insulating layer is formed over the ESD protection device and the FET devices, and over the field oxide regions. The first insulating layer is patterned to create spacers adjacent to the gates of both the ESD protection device and the FET devices. A second ion implant of a conductivity-imparting dopant with higher concentration than dopant from the first ion implant is performed into active regions of both the ESD protection device and the FET devices. A second insulating layer is formed over the ESD protection device and the FET devices, and over the field oxide regions. The second insulating layer is patterned to form contact openings to the active regions. Finally, a third ion implant of a conductivity-imparting dopant, with opposite conductivity from the first and second ion implants, having equal concentration to dopant from the first ion implant, is performed through the contact openings into active regions of the ESD protection device.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(5)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5559352-1.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5559352-1.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5559352-2.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5559352-2.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5559352-3.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5559352-3.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5559352-4.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5559352-4.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5559352-5.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5559352-5.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(8)</span></span></div><div class="patent-text"><div mxw-id="PCLM5013181" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. An ESD protection device with reduced junction breakdown voltage, connected to an integrated circuit which includes FET devices, comprising:<div class="claim-text">a silicon substrate having a first conductivity type;</div> <div class="claim-text">field oxide regions in and on said silicon substrate for isolation of said ESD protection device;</div> <div class="claim-text">a gate with adjacent spacers for said ESD protection device, between said field oxide regions;</div> <div class="claim-text">source/drain regions for said ESD protection device between said gate and said field oxide regions, with each source/drain region comprising:<div class="claim-text">a first lightly implanted region having a second conductivity type opposite to said first conductivity type, under one of said spacers;</div> <div class="claim-text">a heavier implanted region of the same conductivity type as said first lightly implanted region, located between said first lightly implanted region and one of said field oxide regions;</div> <div class="claim-text">a second lightly implanted region of same conductivity type as said silicon substrate, centered under said heavier implanted region.</div> </div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" class="claim">
      <div class="claim-text">2. The ESD protection device of claim 1 wherein said first conductivity type is P-type, and said second conductivity type is N-type.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" class="claim">
      <div class="claim-text">3. The ESD protection device of claim 2 wherein said P-type conductivity caused by implanted ions of boron.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" class="claim">
      <div class="claim-text">4. The ESD protection device of claim 2 wherein said N-type conductivity caused by implanted ions of phosphorus.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" class="claim">
      <div class="claim-text">5. The ESD protection device of claim 1 wherein said first conductivity type is N-type, and said second conductivity type is P-type.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" class="claim">
      <div class="claim-text">6. The ESD protection device of claim 5 wherein said P-type conductivity is caused by implanted ions of boron.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" class="claim">
      <div class="claim-text">7. The ESD protection device of claim 6 wherein said N-type conductivity is caused by implanted ions of phosphorus.</div>
    </div>
    </div> <div class="claim"> <div num="8" class="claim">
      <div class="claim-text">8. An ESD protection circuit, having first and second ESD protection devices, connected to an integrated circuit which includes FET devices, and connected to an input/output pad, comprising:<div class="claim-text">a silicon substrate having a first conductivity type;</div> <div class="claim-text">field oxide regions in and on said silicon substrate for isolation of said ESD protection devices;</div> <div class="claim-text">gates with adjacent spacers for each of said ESD protection devices, between said field oxide regions;</div> <div class="claim-text">source/drain regions for said ESD protection devices between said gates and said field oxide regions, with each source/drain region comprising:<div class="claim-text">a first lightly implanted region having a second conductivity type opposite to said first conductivity type, under one of said spacers;</div> <div class="claim-text">a heavier implanted region of the same conductivity type as said first lightly implanted region, located between said first lightly implanted region and one of said field oxide regions;</div> <div class="claim-text">a second lightly implanted region of same conductivity type as said silicon substrate, centered under said heavier implanted region;</div> </div> <div class="claim-text">a first electrical connection between said input/output pad, said drain regions of said first and second ESD protection devices, and said integrated circuit;</div> <div class="claim-text">a second electrical connection to ground of said gates of said first and second ESD protection devices, and said source region of said second ESD protection device; and</div> <div class="claim-text">a third electrical connection, to a voltage source, of said source of said first ESD protection device.</div> </div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES66830686" lang="EN" load-source="patent-office" class="description">
    <p>This application is a divisional of Ser. No. 08/139,858 filed Oct. 22, 1993, and now U.S. Pat. No. 5,374,565.</p>
    <heading>RELATED PATENT APPLICATION</heading> <p>1) "Method of Improvement for LDD Process", inventor C. C.</p>
    <p>Hsue, Ser. No. 08/131,373, filed Oct. 4, 1993 now U.S. Pat. No. 5,416,036 issued May 16, 1995.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>(1) Field of the Invention</p>
    <p>The invention relates to the manufacture of highly dense integrated circuits, and more particularly to input protection devices to protect attached integrated circuits from damage due to electrostatic discharge.</p>
    <p>(2) Description of the Related Art</p>
    <p>During handling and operation of integrated circuit devices using Field Effect Transistor (FET) technology, large electrostatic charges can be transferred from external contacts of the integrated circuit into the interior of the circuit, causing damage and/or destruction to FET devices within. In order to prevent such damage, workers in the field have added input protection devices which are typically located between the external contacts and the FET devices. These protection devices are designed to provide a path to safely discharge the electrostatic charge and prevent damage to the internal FET devices.</p>
    <p>One such device is shown in U.S. Pat. No. 5,142,345 by Miyata. In this invention, an input protection device is formed and later connected to an internal FET device and a memory structure, which it is designed to protect from electrostatic discharge (ESD). The input protection device is itself an FET device. The protection device's source/drain regions are formed with a single heavy ion implant during separate processing steps from the formation of the source/drain regions for the connected internal devices. Spacers are formed on the gates of both the internal and the protection devices, since the internal devices are formed using LDD (lightly doped drain) regions that require the spacers for one ion implant step.</p>
    <p>Another such device is shown in U.S. Pat. 5,077,590 by Fujihira, and consists of a high voltage semiconductor device with an integrated Zener diode.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>it is a principal object of this invention to provide a method for forming an ESD protection device with a reduced junction breakdown voltage which improves the ESD characteristics of the protection device.</p>
    <p>This object is achieved by forming an ESD protection device with reduced junction breakdown voltage, simultaneously with an integrated circuit which includes FET devices, on a silicon substrate on which there are field oxide regions, gates, and active regions. A first ion implant of a conductivity-imparting dopant is performed in a vertical direction into the active regions of the ESD protection device and the FET devices. A first insulating layer is formed over the ESD protection device and the FET devices, and over the field oxide regions. The first insulating layer is patterned to create spacers adjacent to the gates of both the ESD protection device and the FET devices. A second ion implant of a conductivity-imparting dopant with higher concentration than dopant from the first ion implant is performed into active regions of both the ESD protection device and the FET devices. A second insulating layer is formed over the ESD protection device and the FET devices, and over the field oxide regions. The second insulating layer is patterned to form contact openings to the active regions. Finally, a third ion implant of a conductivity-imparting dopant, with opposite conductivity from the first and second ion implants, having equal concentration to dopant from the first ion implant, is performed through the contact openings into active regions of the ESD protection device.</p>
    <p>It is a further object of this invention to provide a structure of an ESD protection device with a reduced junction breakdown voltage which improves the ESD characteristics of the protection device.</p>
    <p>This object is achieved by providing field oxide regions that are located in and on a silicon substrate, for isolation of the ESD protection devices and the FET devices. Gates with adjacent spacers for the ESD protection device are formed between the field oxide regions. Source/drain regions for the ESD protection device are located between the gate and the field oxide regions, and have a first lightly implanted region under the spacers, a heavier implanted region of same conductivity as the light ion implant between the first lightly implanted region and the field oxide regions, and a second lightly implanted region of opposite conductivity centered under the heavier implanted region.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIGS. 1 to 7 are cross-sectional views of the method, and resultant structure, of the invention for forming an ESD protection device to protect an attached integrated circuit from damage due to electrostatic discharge.</p>
    <p>FIGS. 8 and 9 are a circuit schematic and the associated cross-sectional view, respectively, of an ESD protection device formed by the inventive method, and an associated internal CMOS device.</p>
    <heading>DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading> <p>Referring now to FIG. 1, there is shown an ESD protection device 10 and an internal FET device 12. Both devices are formed at the same time on a single P- substrate 14. Field oxide regions 16 are formed in a conventional manner, for example, by the LOCOS (LOCal Oxidation of Silicon) technique, and serve to isolate devices from one another. A gate oxide layer is formed by thermal growth of the silicon substrate, as is well known in the art, to a thickness of between about 70 and 350 Angstroms. A gate layer is then deposited conformally, to a thickness of between about 1500 and 4500 Angstroms, and is typically a polysilicon or polycide. The gate layer is then patterned by conventional lithography and etching, to form a gate electrode for each device consisting of gate oxide 18 and gate 20.</p>
    <p>With reference to FIG. 2, a first ion implant is performed using phosphorus P31 at a concentration of between about 1 E 13 and 1 E 14 atoms/cm.<sup>2</sup>. This forms N- regions 22, in the source and drain regions of the protection device 10 and internal FET device 12, with the N- regions being self-aligned due to the use of the gate as a mask.</p>
    <p>Referring now to FIG. 3, a conformal insulating layer of, for instance, silicon oxide, is deposited over the entire work surface by chemical vapor deposition (CVD) to a thickness of between about 1000 and 3000 Angstroms. This layer can also be a nitride or polysilicon. The layer is then patterned by an anisotropic reactive ion etch to form spacers 24 on the sides of the device gates, as is well known in the art.</p>
    <p>As shown in FIG. 4, a heavy ion implant is now performed, using arsenic AS75 at a dosage of between about 1 E 15 and 6 E 15 atoms/cm.<sup>2</sup>. A drive-in step is then performed by heating to a temperature of between about 750 and 950° C. for between about 10 and 60 minutes. Due to the drive-in, the resultant source/drain regions have a lightly doped drain (LDD) structure, as shown in FIG. 4 and as is well known in the art, with N- regions 26 under spacers 24, and N+ regions 28.</p>
    <p>Referring now to FIG. 5, an insulating layer 30 is formed over the entire structure by depositing borophosphosilicate glass (BPSG) to a thickness of between about 3000 and 10,000 Angstroms. This layer is then reflowed to make it more planar by heating the structure to a temperature of between about 750° and 1000° C. for between about 10 and 60 minutes. The BPSG layer 30 is then patterned by conventional lithography and etching to form contact openings 32. Layer 30 could alternately be formed of phosphosilicate glass (PSG).</p>
    <p>With reference to FIG. 6, the critical step of the invention is now performed. A photoresist 34 is formed and patterned with conventional lithography and development as is well known in the art to mask the internal device 12. A light ion implant is then performed through contact openings 32 into the active regions of the ESD protection device 10. This implant is of an opposite conductivity (P-) to that of the existing source/drain region 28. The implant is performed with boron B11 at a concentration of between about 2 E 13 and 2 E 14 atoms/cm.<sup>2</sup>, and forms P- regions 36 under N+ regions 28. The implant has the effect of reducing the junction breakdown voltage of the device from a normal range of between about 10 and 14 volts, to a lower value of between about 5 and 8 volts.</p>
    <p>The addition of the P- regions 36 reduces the breakdown voltage because the breakdown voltage of a p-n junction is inversely proportional to the substrate impurity concentration, as explained in "Physics and Technology of Semiconductor Devices", A. S. Grove, pp. 194-195, published by John Wiley &amp; Sons, 1967. Adding region 36 increases the substrate impurity concentration at the p-n junctions between the ESD device active regions and the substrate, and thus decreases the junction breakdown voltage.</p>
    <p>The reduction in junction breakdown voltage improves the ESD characteristics of the device since it allows more current to be discharged through the protection device for a given amount of power. Fast power dissipation in the ESD protection device is required, in order to prevent damage to the internal devices. Given that power is defined as</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="equation">P=I*V</pre>
    
    <p>where P is power, I is the discharge current, and V is the junction breakdown voltage, it can be seen that a lower voltage will allow more current to be discharged for a given amount of power associated with an ESD charge.</p>
    <p>The resultant structure, after removal of resist 34, is shown in FIG. 7. Further processing then takes place to complete the circuit, by continuing with processing as is well known in the art, e.g., forming contacts to the active regions of the devices, metallization, passivation, etc. These steps are not described further as they are not important to the invention.</p>
    <p>The invention has the following additional advantages: (1) A medium current implant can be used, instead of a high current implant; (2) product ESD adjustment cycle time is shortened and flexible; (3) there is no effect on output device performance; (4) and there is minimal capacitance increase. Regarding (1), in the conventional process a final high current implant is typically used to compensate the LDD N- dosage to improve the ESD discharge path, while in the invention a lower current implant (the implant in which P- regions 36 are created) is used. With regard to (2), because the invention allows for adjustment of the ESD characteristics after contact formation, as opposed to the extra implant step as in the conventional process, the ESD adjustment cycle time is more flexible.</p>
    <p>Regarding output device performance, in the related art a non-LDD source/drain region is formed in the ESD device, which results in degraded device reliability due to problems with the hot-electron effect. The use of a lightly doped drain in the invention prevents this problem. And since the final ion implant of the invention effects a small area of the source/drain regions, as compared to the prior art ESD implant in which the entire source/drain region receives an implant, there is a reduced junction capacitance increase.</p>
    <p>While the above method was described with respect to an NMOS device in which N implants were used with a P- substrate, and there was the inventive step of the final P- implant, it would be well understood by those skilled in the art that a PMOS device could similarly have been formed by using an N substrate, dopants of an opposite conductivity to form P-doped source/drain regions, and the final implant of the invention to form an N- region. This would be accomplished by a first ion implant with boron B11 at a dosage of between about 5 E 12 and 5 E 13 atoms/cm.<sup>2</sup>, and the second ion implant with boron B11 at a dosage of between about 1 E 15 and 6 E 15 atoms/cm.<sup>2</sup>. The critical final ion implant of the invention would be with phosphorus P31 at a dosage of between about 2 E 13 and 2 E 14 atoms/cm.<sup>2</sup>.</p>
    <p>The invention has can also be used for CMOS devices. The NMOS device described with reference to FIGS. 1 to 7 could be combined with a similarly formed (though with dopants of opposite conductivity) PMOS device to form a CMOS structure wherein the source/drain regions of the CMOS ESD protection device would have the reduced junction breakdown voltage of the invention to improve ESD characteristics.</p>
    <p>The invention can be more fully understood by referring to the circuit diagram of FIG. 8. An ESD protection device 40, made by the inventive method, is shown connected to input, or output, (I/O) pad 70, and consists of two NMOS devices. It is through the pad 70 that electrostatic charges may enter the integrated circuit from an exterior source such as a person handling the device. The NMOS transistor 72 has its source connected to Vcc, a voltage source. The NMOS 72 drain is connected to the drain of the NMOS transistor 74, and to the I/O pad 70, as well as to the internal circuit the ESD device is designed to protect. The NMOS transistor 74 has its gate and source connected to ground.</p>
    <p>A CMOS inverter is shown as internal CMOS device 42, though other circuit structures could also be protected by the ESD protection device of the invention. This inverter has its input 75 connected to the gates of P-channel transistor 76 and N-channel transistor 78. The P-channel source is connected to Vcc, while the N-channel source is connected to ground. The drains of the two transistors are connected together and provide the output terminal of the inverter. A cross-sectional representation of the FIG. 8 circuit, and connections, is shown in FIG. 9, wherein similar elements from earlier figures are given the same numbers. The key element of the lightly doped P- regions 36 are shown, and provide the lower junction breakdown voltage and subsequent improved ESD characteristics of the invention.</p>
    <p>While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5077590">US5077590</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 12, 1990</td><td class="patent-data-table-td patent-date-value">Dec 31, 1991</td><td class="patent-data-table-td ">Fuji Electric Co., Ltd.</td><td class="patent-data-table-td ">High voltage semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5130760">US5130760</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 11, 1991</td><td class="patent-data-table-td patent-date-value">Jul 14, 1992</td><td class="patent-data-table-td ">Honeywell Inc.</td><td class="patent-data-table-td ">Bidirectional surge suppressor Zener diode circuit with guard rings</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5142345">US5142345</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 15, 1991</td><td class="patent-data-table-td patent-date-value">Aug 25, 1992</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Structure of input protection transistor in semiconductor device including memory transistor having double-layered gate and method of manufacturing semiconductor device including such input protection transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5493142">US5493142</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 2, 1995</td><td class="patent-data-table-td patent-date-value">Feb 20, 1996</td><td class="patent-data-table-td ">Atmel Corporation</td><td class="patent-data-table-td ">Input/output transistors with optimized ESD protection</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5705839">US5705839</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 16, 1997</td><td class="patent-data-table-td patent-date-value">Jan 6, 1998</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company, Ltd.</td><td class="patent-data-table-td ">Gate spacer to control the base width of a lateral bipolar junction transistor using SOI technology</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5719428">US5719428</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 24, 1996</td><td class="patent-data-table-td patent-date-value">Feb 17, 1998</td><td class="patent-data-table-td ">U.S. Philips Corporation</td><td class="patent-data-table-td ">High-frequency semiconductor device with protection device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5898207">US5898207</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 13, 1997</td><td class="patent-data-table-td patent-date-value">Apr 27, 1999</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Method for making a semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5910673">US5910673</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 4, 1997</td><td class="patent-data-table-td patent-date-value">Jun 8, 1999</td><td class="patent-data-table-td ">Sharp Microelectronics Technology, Inc.</td><td class="patent-data-table-td ">Locos MOS device for ESD protection</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5953601">US5953601</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 17, 1998</td><td class="patent-data-table-td patent-date-value">Sep 14, 1999</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company, Ltd.</td><td class="patent-data-table-td ">ESD implantation scheme for 0.35 μm 3.3V 70A gate oxide process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5982600">US5982600</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 20, 1998</td><td class="patent-data-table-td patent-date-value">Nov 9, 1999</td><td class="patent-data-table-td ">Macronix International Co., Ltd.</td><td class="patent-data-table-td ">Low-voltage triggering electrostatic discharge protection</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6022769">US6022769</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 23, 1997</td><td class="patent-data-table-td patent-date-value">Feb 8, 2000</td><td class="patent-data-table-td ">Texas Instruments -- Acer Incorporated</td><td class="patent-data-table-td ">Method of making self-aligned silicided MOS transistor with ESD protection improvement</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6100127">US6100127</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 12, 1997</td><td class="patent-data-table-td patent-date-value">Aug 8, 2000</td><td class="patent-data-table-td ">Texas Instruments - Acer Incorporated</td><td class="patent-data-table-td ">Self-aligned silicided MOS transistor with a lightly doped drain ballast resistor for ESD protection</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6163056">US6163056</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 21, 1999</td><td class="patent-data-table-td patent-date-value">Dec 19, 2000</td><td class="patent-data-table-td ">Oki Electric Industry Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device having electrostatic discharge</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6171891">US6171891</a></td><td class="patent-data-table-td patent-date-value">Feb 27, 1998</td><td class="patent-data-table-td patent-date-value">Jan 9, 2001</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company</td><td class="patent-data-table-td ">Method of manufacture of CMOS device using additional implant regions to enhance ESD performance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6171893">US6171893</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 3, 1999</td><td class="patent-data-table-td patent-date-value">Jan 9, 2001</td><td class="patent-data-table-td ">Texas Instruments - Acer Incorporated</td><td class="patent-data-table-td ">Method for forming self-aligned silicided MOS transistors with ESD protection improvement</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6218226">US6218226</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 21, 2000</td><td class="patent-data-table-td patent-date-value">Apr 17, 2001</td><td class="patent-data-table-td ">Vanguard International Semiconductor Corporation</td><td class="patent-data-table-td ">Method of forming an ESD protection device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6355508">US6355508</a></td><td class="patent-data-table-td patent-date-value">Apr 12, 1999</td><td class="patent-data-table-td patent-date-value">Mar 12, 2002</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method for forming electrostatic discharge protection device having a graded junction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6365937">US6365937</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 12, 1999</td><td class="patent-data-table-td patent-date-value">Apr 2, 2002</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Electrostatic discharge protection device having a graded junction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6373109">US6373109</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 28, 2000</td><td class="patent-data-table-td patent-date-value">Apr 16, 2002</td><td class="patent-data-table-td ">Hynix Semiconductor, Inc.</td><td class="patent-data-table-td ">Semiconductor device to more precisely reflect the claimed invention</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6433372">US6433372</a></td><td class="patent-data-table-td patent-date-value">Mar 17, 2000</td><td class="patent-data-table-td patent-date-value">Aug 13, 2002</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Dense multi-gated device design</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6444510">US6444510</a></td><td class="patent-data-table-td patent-date-value">Dec 3, 2001</td><td class="patent-data-table-td patent-date-value">Sep 3, 2002</td><td class="patent-data-table-td ">Nano Silicon Pte. Ltd.</td><td class="patent-data-table-td ">Parasitic bipolar transistors that are silicided. the first embodiment is a parasitic bipolar junction transistor emitter is formed of the second n+ region and the second n- well. the parasitic base is formed by the p-substrate or well</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6444511">US6444511</a></td><td class="patent-data-table-td patent-date-value">May 31, 2001</td><td class="patent-data-table-td patent-date-value">Sep 3, 2002</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company</td><td class="patent-data-table-td ">New cascaded nmos transistor output circuit with enhanced esd protection is achieved. a driver pmos transistor has the source connected to a voltage supply, the gate connected to the input signal, and the drain connected to the output pad.</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6507090">US6507090</a></td><td class="patent-data-table-td patent-date-value">Dec 3, 2001</td><td class="patent-data-table-td patent-date-value">Jan 14, 2003</td><td class="patent-data-table-td ">Nano Silicon Pte. Ltd.</td><td class="patent-data-table-td ">Fully silicide cascaded linked electrostatic discharge protection</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6514839">US6514839</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 5, 2001</td><td class="patent-data-table-td patent-date-value">Feb 4, 2003</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company</td><td class="patent-data-table-td ">ESD implantation method in deep-submicron CMOS technology for high-voltage-tolerant applications with light-doping concentrations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6548868">US6548868</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 11, 2001</td><td class="patent-data-table-td patent-date-value">Apr 15, 2003</td><td class="patent-data-table-td ">National Semiconductor Corp.</td><td class="patent-data-table-td ">ESD protection clamp with internal zener diode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6576960">US6576960</a></td><td class="patent-data-table-td patent-date-value">Mar 11, 2002</td><td class="patent-data-table-td patent-date-value">Jun 10, 2003</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Electrostatic discharge protection device having a graded junction and method for forming the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6589833">US6589833</a></td><td class="patent-data-table-td patent-date-value">Dec 3, 2001</td><td class="patent-data-table-td patent-date-value">Jul 8, 2003</td><td class="patent-data-table-td ">Nano Silicon Pte Ltd.</td><td class="patent-data-table-td ">ESD parasitic bipolar transistors with high resistivity regions in the collector</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6593218">US6593218</a></td><td class="patent-data-table-td patent-date-value">Aug 9, 2001</td><td class="patent-data-table-td patent-date-value">Jul 15, 2003</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Electrostatic discharge protection device having a graded junction and method for forming the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6631060">US6631060</a></td><td class="patent-data-table-td patent-date-value">Nov 30, 2000</td><td class="patent-data-table-td patent-date-value">Oct 7, 2003</td><td class="patent-data-table-td ">Winbond Electronics Corporation</td><td class="patent-data-table-td ">Field oxide device with zener junction for electrostatic discharge (ESD) protection and other applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6682993">US6682993</a></td><td class="patent-data-table-td patent-date-value">May 31, 2002</td><td class="patent-data-table-td patent-date-value">Jan 27, 2004</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company</td><td class="patent-data-table-td ">Effective Vcc to Vss power ESD protection device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6696727">US6696727</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 12, 2001</td><td class="patent-data-table-td patent-date-value">Feb 24, 2004</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Field effect transistor having improved withstand voltage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6703663">US6703663</a></td><td class="patent-data-table-td patent-date-value">Sep 5, 2000</td><td class="patent-data-table-td patent-date-value">Mar 9, 2004</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company</td><td class="patent-data-table-td ">CMOS device using additional implant regions to enhance ESD performance and device manufactured thereby</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6777723">US6777723</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 20, 1999</td><td class="patent-data-table-td patent-date-value">Aug 17, 2004</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Semiconductor device having protection circuit implemented by bipolar transistor for discharging static charge current and process of fabrication</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6787400">US6787400</a></td><td class="patent-data-table-td patent-date-value">Jan 16, 2003</td><td class="patent-data-table-td patent-date-value">Sep 7, 2004</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Electrostatic discharge protection device having a graded junction and method for forming the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6787856">US6787856</a></td><td class="patent-data-table-td patent-date-value">Jul 22, 2002</td><td class="patent-data-table-td patent-date-value">Sep 7, 2004</td><td class="patent-data-table-td ">Nano Silicon Pte. Ltd.</td><td class="patent-data-table-td ">Low triggering N MOS transistor for electrostatic discharge protection device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6787880">US6787880</a></td><td class="patent-data-table-td patent-date-value">May 13, 2003</td><td class="patent-data-table-td patent-date-value">Sep 7, 2004</td><td class="patent-data-table-td ">Nano Silicon Pte. Ltd.</td><td class="patent-data-table-td ">ESD parasitic bipolar transistors with high resistivity regions in the collector</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6858900">US6858900</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 8, 2001</td><td class="patent-data-table-td patent-date-value">Feb 22, 2005</td><td class="patent-data-table-td ">Winbond Electronics Corp</td><td class="patent-data-table-td ">ESD protection devices and methods to reduce trigger voltage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6873017">US6873017</a></td><td class="patent-data-table-td patent-date-value">May 14, 2003</td><td class="patent-data-table-td patent-date-value">Mar 29, 2005</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">ESD protection for semiconductor products</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7154150">US7154150</a></td><td class="patent-data-table-td patent-date-value">Aug 26, 2004</td><td class="patent-data-table-td patent-date-value">Dec 26, 2006</td><td class="patent-data-table-td ">Nano Silicon Pte. Ltd.</td><td class="patent-data-table-td ">Low triggering N MOS transistor for ESD protection working under fully silicided process without silicide blocks</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7288449">US7288449</a></td><td class="patent-data-table-td patent-date-value">Nov 25, 2005</td><td class="patent-data-table-td patent-date-value">Oct 30, 2007</td><td class="patent-data-table-td ">Silicon Integrated Systems Corp.</td><td class="patent-data-table-td ">Method of manufacturing an ESD protection device with the same mask for both LDD and ESD implantation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7456477">US7456477</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 9, 2002</td><td class="patent-data-table-td patent-date-value">Nov 25, 2008</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Electrostatic discharge device and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7682918">US7682918</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 9, 2005</td><td class="patent-data-table-td patent-date-value">Mar 23, 2010</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">ESD protection for semiconductor products</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7768100">US7768100</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 12, 2008</td><td class="patent-data-table-td patent-date-value">Aug 3, 2010</td><td class="patent-data-table-td ">Sanyo Electric Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8354723">US8354723</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 20, 2008</td><td class="patent-data-table-td patent-date-value">Jan 15, 2013</td><td class="patent-data-table-td ">Fujitsu Semiconductor Limited</td><td class="patent-data-table-td ">Electro-static discharge protection device, semiconductor device, and method for manufacturing electro-static discharge protection device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8664723">US8664723</a></td><td class="patent-data-table-td patent-date-value">Dec 21, 2012</td><td class="patent-data-table-td patent-date-value">Mar 4, 2014</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company, Ltd.</td><td class="patent-data-table-td ">Integrated circuit structures having base resistance tuning regions and methods for forming the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8710590">US8710590</a></td><td class="patent-data-table-td patent-date-value">Jun 16, 2006</td><td class="patent-data-table-td patent-date-value">Apr 29, 2014</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Electronic component and a system and method for producing an electronic component</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8722522">US8722522</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 14, 2012</td><td class="patent-data-table-td patent-date-value">May 13, 2014</td><td class="patent-data-table-td ">Fujitsu Semiconductor Limited</td><td class="patent-data-table-td ">Electro-static discharge protection device, semiconductor device, and method for manufacturing electro-static discharge protection device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20080211028">US20080211028</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 20, 2008</td><td class="patent-data-table-td patent-date-value">Sep 4, 2008</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Electro-static discharge protection device, semiconductor device, and method for manufacturing electro-static discharge protection device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130130483">US20130130483</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 14, 2012</td><td class="patent-data-table-td patent-date-value">May 23, 2013</td><td class="patent-data-table-td ">Fujitsu Semiconductor Limited</td><td class="patent-data-table-td ">Electro-static discharge protection device, semiconductor device, and method for manufacturing electro-static discharge protection device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN1316618C?cl=en">CN1316618C</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 31, 2004</td><td class="patent-data-table-td patent-date-value">May 16, 2007</td><td class="patent-data-table-td ">矽统科技股份有限公司</td><td class="patent-data-table-td ">Semiconductor device, electrostatic discharging protection device and its making method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN100517711C?cl=en">CN100517711C</a></td><td class="patent-data-table-td patent-date-value">May 26, 2005</td><td class="patent-data-table-td patent-date-value">Jul 22, 2009</td><td class="patent-data-table-td ">株式会社瑞萨科技</td><td class="patent-data-table-td ">Semiconductor device and manufacturing method for the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1220317A2?cl=en">EP1220317A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 18, 2001</td><td class="patent-data-table-td patent-date-value">Jul 3, 2002</td><td class="patent-data-table-td ">Chartered Semiconductor Manufacturing ,Ltd.</td><td class="patent-data-table-td ">ESD protection structure</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=cEVABAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S328000">257/328</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=cEVABAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S173000">257/173</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=cEVABAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S174000">257/174</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=cEVABAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S408000">257/408</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=cEVABAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S355000">257/355</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=cEVABAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S546000">257/546</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=cEVABAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S344000">257/344</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=cEVABAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0027020000">H01L27/02</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=cEVABAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L27/0266">H01L27/0266</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L27/02B4F6</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Feb 5, 2008</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 12, 2006</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIM 8 IS CONFIRMED. CLAIM 1 IS DETERMINED TO BE PATENTABLE AS AMENDED. CLAIMS 2-7, DEPENDENT ON AN AMENDED CLAIM, ARE DETERMINED TO BE PATENTABLE. NEW CLAIMS 9-24 ARE ADDED AND DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 1, 2004</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 3, 2001</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20010607</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 31, 2000</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U0plkw70rGYC6cX5_1eSudD4ge2tw\u0026id=cEVABAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U3zZ7UAXjnjb0LhgzVsywY8t1oOEg\u0026id=cEVABAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U1L-cvJ86Ndph9BIec8DbajkoQy1A","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/ESD_protection_improvement.pdf?id=cEVABAABERAJ\u0026output=pdf\u0026sig=ACfU3U1Oz-Hz5NCCPYW00lTvXGKX5E15Hg"},"sample_url":"http://www.google.com/patents/reader?id=cEVABAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>