
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+4 (git sha1 5ea2c290a, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Parsing `icesugar.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: icesugar.v
Parsing Verilog input from `icesugar.v' to AST representation.
Storing AST representation for module `$abstract\icesugar'.
Successfully finished Verilog frontend.

-- Parsing `ice40lp1k_spram.v' using frontend ` -vlog2k' --

2. Executing Verilog-2005 frontend: ice40lp1k_spram.v
Parsing Verilog input from `ice40lp1k_spram.v' to AST representation.
Storing AST representation for module `$abstract\ice40lp1k_spram'.
Successfully finished Verilog frontend.

-- Parsing `spimemio.v' using frontend ` -vlog2k' --

3. Executing Verilog-2005 frontend: spimemio.v
Parsing Verilog input from `spimemio.v' to AST representation.
Storing AST representation for module `$abstract\spimemio'.
Storing AST representation for module `$abstract\spimemio_xfer'.
Successfully finished Verilog frontend.

-- Parsing `simpleuart.v' using frontend ` -vlog2k' --

4. Executing Verilog-2005 frontend: simpleuart.v
Parsing Verilog input from `simpleuart.v' to AST representation.
Storing AST representation for module `$abstract\simpleuart'.
Successfully finished Verilog frontend.

-- Parsing `picosoc.v' using frontend ` -vlog2k' --

5. Executing Verilog-2005 frontend: picosoc.v
Parsing Verilog input from `picosoc.v' to AST representation.
Storing AST representation for module `$abstract\picosoc'.
Storing AST representation for module `$abstract\picosoc_regs'.
Storing AST representation for module `$abstract\picosoc_mem'.
Successfully finished Verilog frontend.

-- Parsing `picorv32.v' using frontend ` -vlog2k' --

6. Executing Verilog-2005 frontend: picorv32.v
Parsing Verilog input from `picorv32.v' to AST representation.
Storing AST representation for module `$abstract\picorv32'.
Storing AST representation for module `$abstract\picorv32_regs'.
Storing AST representation for module `$abstract\picorv32_pcpi_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_fast_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_div'.
Storing AST representation for module `$abstract\picorv32_axi'.
Storing AST representation for module `$abstract\picorv32_axi_adapter'.
Storing AST representation for module `$abstract\picorv32_wb'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top icesugar -json icesugar.json' --

7. Executing SYNTH_ICE40 pass.

7.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

7.2. Executing HIERARCHY pass (managing design hierarchy).

7.3. Executing AST frontend in derive mode using pre-parsed AST for module `\icesugar'.
Generating RTLIL representation for module `\icesugar'.

7.3.1. Analyzing design hierarchy..
Top module:  \icesugar
Parameter \BARREL_SHIFTER = 0
Parameter \ENABLE_MULDIV = 0
Parameter \MEM_WORDS = 32768

7.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\picosoc'.
Parameter \BARREL_SHIFTER = 0
Parameter \ENABLE_MULDIV = 0
Parameter \MEM_WORDS = 32768
Generating RTLIL representation for module `$paramod$a6f24ce5c170ce46a55e0ad5e5d14346b8207c2f\picosoc'.

7.3.3. Analyzing design hierarchy..
Top module:  \icesugar
Used module:     $paramod$a6f24ce5c170ce46a55e0ad5e5d14346b8207c2f\picosoc
Parameter \WORDS = 32768

7.3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\ice40lp1k_spram'.
Parameter \WORDS = 32768
Generating RTLIL representation for module `$paramod\ice40lp1k_spram\WORDS=s32'00000000000000001000000000000000'.

7.3.5. Executing AST frontend in derive mode using pre-parsed AST for module `\simpleuart'.
Generating RTLIL representation for module `\simpleuart'.

7.3.6. Executing AST frontend in derive mode using pre-parsed AST for module `\spimemio'.
Generating RTLIL representation for module `\spimemio'.
Parameter \ENABLE_COUNTERS = 1'1
Parameter \BARREL_SHIFTER = 1'0
Parameter \COMPRESSED_ISA = 1'1
Parameter \ENABLE_MUL = 1'0
Parameter \ENABLE_DIV = 1'0
Parameter \ENABLE_IRQ = 1
Parameter \ENABLE_IRQ_QREGS = 1'0
Parameter \PROGADDR_RESET = 1048576
Parameter \PROGADDR_IRQ = 0
Parameter \STACKADDR = 131072

7.3.7. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Parameter \ENABLE_COUNTERS = 1'1
Parameter \BARREL_SHIFTER = 1'0
Parameter \COMPRESSED_ISA = 1'1
Parameter \ENABLE_MUL = 1'0
Parameter \ENABLE_DIV = 1'0
Parameter \ENABLE_IRQ = 1
Parameter \ENABLE_IRQ_QREGS = 1'0
Parameter \PROGADDR_RESET = 1048576
Parameter \PROGADDR_IRQ = 0
Parameter \STACKADDR = 131072
Generating RTLIL representation for module `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32'.

7.3.8. Analyzing design hierarchy..
Top module:  \icesugar
Used module:     $paramod$a6f24ce5c170ce46a55e0ad5e5d14346b8207c2f\picosoc
Used module:         $paramod\ice40lp1k_spram\WORDS=s32'00000000000000001000000000000000
Used module:         \simpleuart
Used module:         \spimemio
Used module:         $paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32

7.3.9. Executing AST frontend in derive mode using pre-parsed AST for module `\spimemio_xfer'.
Generating RTLIL representation for module `\spimemio_xfer'.

7.3.10. Executing AST frontend in derive mode using pre-parsed AST for module `\picosoc_regs'.
Generating RTLIL representation for module `\picosoc_regs'.

7.3.11. Analyzing design hierarchy..
Top module:  \icesugar
Used module:     $paramod$a6f24ce5c170ce46a55e0ad5e5d14346b8207c2f\picosoc
Used module:         $paramod\ice40lp1k_spram\WORDS=s32'00000000000000001000000000000000
Used module:         \simpleuart
Used module:         \spimemio
Used module:             \spimemio_xfer
Used module:         $paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32
Used module:             \picosoc_regs

7.3.12. Analyzing design hierarchy..
Top module:  \icesugar
Used module:     $paramod$a6f24ce5c170ce46a55e0ad5e5d14346b8207c2f\picosoc
Used module:         $paramod\ice40lp1k_spram\WORDS=s32'00000000000000001000000000000000
Used module:         \simpleuart
Used module:         \spimemio
Used module:             \spimemio_xfer
Used module:         $paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32
Used module:             \picosoc_regs
Removing unused module `$abstract\picorv32_wb'.
Removing unused module `$abstract\picorv32_axi_adapter'.
Removing unused module `$abstract\picorv32_axi'.
Removing unused module `$abstract\picorv32_pcpi_div'.
Removing unused module `$abstract\picorv32_pcpi_fast_mul'.
Removing unused module `$abstract\picorv32_pcpi_mul'.
Removing unused module `$abstract\picorv32_regs'.
Removing unused module `$abstract\picorv32'.
Removing unused module `$abstract\picosoc_mem'.
Removing unused module `$abstract\picosoc_regs'.
Removing unused module `$abstract\picosoc'.
Removing unused module `$abstract\simpleuart'.
Removing unused module `$abstract\spimemio_xfer'.
Removing unused module `$abstract\spimemio'.
Removing unused module `$abstract\ice40lp1k_spram'.
Removing unused module `$abstract\icesugar'.
Removed 16 unused modules.

7.4. Executing PROC pass (convert processes to netlists).

7.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 16 empty switches in `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
Found and cleaned up 1 empty switch in `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1382$999'.
Found and cleaned up 6 empty switches in `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:546$645'.
Removing empty process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:546$645'.
Cleaned up 23 empty switches.

7.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$243 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$236 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$232 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$225 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$222 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$219 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$216 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$213 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$205 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$198 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$194 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$187 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$184 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$181 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$178 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$175 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$picosoc.v:233$1245 in module picosoc_regs.
Marked 2 switch rules as full_case in process $proc$spimemio.v:535$1228 in module spimemio_xfer.
Marked 5 switch rules as full_case in process $proc$spimemio.v:447$1204 in module spimemio_xfer.
Marked 37 switch rules as full_case in process $proc$picorv32.v:1397$1013 in module $paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.
Marked 2 switch rules as full_case in process $proc$picorv32.v:1304$985 in module $paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.
Marked 2 switch rules as full_case in process $proc$picorv32.v:1290$980 in module $paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.
Marked 8 switch rules as full_case in process $proc$picorv32.v:1181$945 in module $paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.
Marked 3 switch rules as full_case in process $proc$picorv32.v:856$685 in module $paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.
Marked 3 switch rules as full_case in process $proc$picorv32.v:807$683 in module $paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.
Marked 2 switch rules as full_case in process $proc$picorv32.v:776$679 in module $paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.
Marked 47 switch rules as full_case in process $proc$picorv32.v:700$678 in module $paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.
Marked 4 switch rules as full_case in process $proc$picorv32.v:565$654 in module $paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.
Marked 1 switch rules as full_case in process $proc$picorv32.v:430$616 in module $paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.
Removed 2 dead cases from process $proc$picorv32.v:401$613 in module $paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.
Marked 2 switch rules as full_case in process $proc$picorv32.v:401$613 in module $paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.
Marked 1 switch rules as full_case in process $proc$picorv32.v:390$608 in module $paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.
Marked 1 switch rules as full_case in process $proc$picorv32.v:325$534 in module $paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.
Marked 3 switch rules as full_case in process $proc$spimemio.v:207$500 in module spimemio.
Marked 1 switch rules as full_case in process $proc$spimemio.v:99$478 in module spimemio.
Marked 3 switch rules as full_case in process $proc$simpleuart.v:109$458 in module simpleuart.
Marked 2 switch rules as full_case in process $proc$simpleuart.v:66$449 in module simpleuart.
Marked 1 switch rules as full_case in process $proc$simpleuart.v:55$447 in module simpleuart.
Marked 1 switch rules as full_case in process $proc$icesugar.v:93$389 in module icesugar.
Removed a total of 2 dead cases.

7.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 15 redundant assignments.
Promoted 106 assignments to connections.

7.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$246'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$242'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$235'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$231'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$224'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$221'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$218'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$215'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$212'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$210'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$208'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$204'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$197'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$193'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$186'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$183'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$180'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$177'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$174'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$172'.
  Set init value: \Q = 1'0
Found init rule in `\icesugar.$proc$icesugar.v:50$395'.
  Set init value: \reset_cnt = 6'000000

7.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$243'.
Found async reset \R in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$232'.
Found async reset \S in `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$222'.
Found async reset \R in `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$216'.
Found async reset \S in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$205'.
Found async reset \R in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$194'.
Found async reset \S in `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$184'.
Found async reset \R in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$178'.

7.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~268 debug messages>

7.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$246'.
Creating decoders for process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$243'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$242'.
Creating decoders for process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$236'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$235'.
Creating decoders for process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$232'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$231'.
Creating decoders for process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$225'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$224'.
Creating decoders for process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$222'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$221'.
Creating decoders for process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$219'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$218'.
Creating decoders for process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$216'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$215'.
Creating decoders for process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$213'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$212'.
Creating decoders for process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:922$211'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$210'.
Creating decoders for process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:882$209'.
Creating decoders for process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$208'.
Creating decoders for process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$205'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$204'.
Creating decoders for process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$198'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$197'.
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$194'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$193'.
Creating decoders for process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$187'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$186'.
Creating decoders for process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$184'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$183'.
Creating decoders for process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$181'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$180'.
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$178'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$177'.
Creating decoders for process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$175'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$174'.
Creating decoders for process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:311$173'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$172'.
Creating decoders for process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:271$171'.
Creating decoders for process `\picosoc_regs.$proc$picosoc.v:233$1245'.
     1/3: $1$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1251
     2/3: $1$memwr$\regs$picosoc.v:234$1244_DATA[31:0]$1250
     3/3: $1$memwr$\regs$picosoc.v:234$1244_ADDR[4:0]$1249
Creating decoders for process `\spimemio_xfer.$proc$spimemio.v:535$1228'.
     1/14: $0\last_fetch[0:0]
     2/14: $0\fetch[0:0]
     3/14: $0\xfer_tag[3:0]
     4/14: $0\xfer_rd[0:0]
     5/14: $0\xfer_qspi[0:0]
     6/14: $0\xfer_cont[0:0]
     7/14: $0\dummy_count[3:0]
     8/14: $0\count[3:0]
     9/14: $0\ibuffer[7:0]
    10/14: $0\xfer_ddr[0:0]
    11/14: $0\xfer_dspi[0:0]
    12/14: $0\obuffer[7:0]
    13/14: $0\flash_clk[0:0]
    14/14: $0\flash_csb[0:0]
Creating decoders for process `\spimemio_xfer.$proc$spimemio.v:447$1204'.
     1/33: $5\next_count[3:0]
     2/33: $5\next_obuffer[7:0]
     3/33: $5\next_ibuffer[7:0]
     4/33: $4\next_count[3:0]
     5/33: $4\next_obuffer[7:0]
     6/33: $4\next_ibuffer[7:0]
     7/33: $3\next_count[3:0]
     8/33: $3\next_obuffer[7:0]
     9/33: $3\next_ibuffer[7:0]
    10/33: $2\next_fetch[0:0]
    11/33: $2\next_count[3:0]
    12/33: $2\next_ibuffer[7:0]
    13/33: $2\next_obuffer[7:0]
    14/33: $2\flash_io0_do[0:0]
    15/33: $2\flash_io0_oe[0:0]
    16/33: $2\flash_io3_do[0:0]
    17/33: $2\flash_io3_oe[0:0]
    18/33: $2\flash_io2_do[0:0]
    19/33: $2\flash_io2_oe[0:0]
    20/33: $2\flash_io1_do[0:0]
    21/33: $2\flash_io1_oe[0:0]
    22/33: $1\next_fetch[0:0]
    23/33: $1\next_count[3:0]
    24/33: $1\next_ibuffer[7:0]
    25/33: $1\next_obuffer[7:0]
    26/33: $1\flash_io3_do[0:0]
    27/33: $1\flash_io3_oe[0:0]
    28/33: $1\flash_io2_do[0:0]
    29/33: $1\flash_io2_oe[0:0]
    30/33: $1\flash_io1_do[0:0]
    31/33: $1\flash_io1_oe[0:0]
    32/33: $1\flash_io0_do[0:0]
    33/33: $1\flash_io0_oe[0:0]
Creating decoders for process `\spimemio_xfer.$proc$spimemio.v:436$1195'.
Creating decoders for process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
     1/81: $20\next_irq_pending[2:2]
     2/81: $19\next_irq_pending[2:2]
     3/81: $18\next_irq_pending[2:2]
     4/81: $17\next_irq_pending[2:2]
     5/81: $16\next_irq_pending[2:2]
     6/81: $15\next_irq_pending[2:2]
     7/81: $14\next_irq_pending[2:2]
     8/81: $5\next_irq_pending[31:0] [31:2]
     9/81: $3\set_mem_do_rdata[0:0]
    10/81: $5\next_irq_pending[31:0] [1]
    11/81: $3\set_mem_do_wdata[0:0]
    12/81: $5\next_irq_pending[31:0] [0]
    13/81: $4\set_mem_do_rinst[0:0]
    14/81: $3\set_mem_do_rinst[0:0]
    15/81: $4\set_mem_do_wdata[0:0]
    16/81: $12\next_irq_pending[1:1]
    17/81: $11\next_irq_pending[1:1]
    18/81: $10\next_irq_pending[1:1]
    19/81: $4\set_mem_do_rdata[0:0]
    20/81: $8\next_irq_pending[1:1]
    21/81: $7\next_irq_pending[1:1]
    22/81: $13\next_irq_pending[1:1]
    23/81: $5\set_mem_do_rinst[0:0]
    24/81: $9\next_irq_pending[1:1]
    25/81: $6\next_irq_pending[31:0]
    26/81: $3\current_pc[31:0]
    27/81: $2\current_pc[31:0]
    28/81: $2\set_mem_do_wdata[0:0]
    29/81: $2\set_mem_do_rdata[0:0]
    30/81: $2\set_mem_do_rinst[0:0]
    31/81: $4\next_irq_pending[31:0]
    32/81: $1\current_pc[31:0]
    33/81: $1\set_mem_do_wdata[0:0]
    34/81: $1\set_mem_do_rdata[0:0]
    35/81: $1\set_mem_do_rinst[0:0]
    36/81: $0\trace_data[35:0]
    37/81: $3\next_irq_pending[31:0]
    38/81: $2\next_irq_pending[0:0]
    39/81: $1\next_irq_pending[0:0]
    40/81: $0\count_cycle[63:0]
    41/81: $0\trace_valid[0:0]
    42/81: $0\do_waitirq[0:0]
    43/81: $0\decoder_pseudo_trigger[0:0]
    44/81: $0\decoder_trigger[0:0]
    45/81: $0\alu_wait_2[0:0]
    46/81: $0\alu_wait[0:0]
    47/81: $0\reg_out[31:0]
    48/81: $0\reg_sh[4:0]
    49/81: $0\trap[0:0]
    50/81: $0\pcpi_timeout[0:0]
    51/81: $0\latched_rd[4:0]
    52/81: $0\latched_is_lb[0:0]
    53/81: $0\latched_is_lh[0:0]
    54/81: $0\latched_is_lu[0:0]
    55/81: $0\latched_trace[0:0]
    56/81: $0\latched_compr[0:0]
    57/81: $0\latched_branch[0:0]
    58/81: $0\latched_stalu[0:0]
    59/81: $0\latched_store[0:0]
    60/81: $0\irq_state[1:0]
    61/81: $0\cpu_state[7:0]
    62/81: $0\dbg_rs2val_valid[0:0]
    63/81: $0\dbg_rs1val_valid[0:0]
    64/81: $0\dbg_rs2val[31:0]
    65/81: $0\dbg_rs1val[31:0]
    66/81: $0\mem_do_wdata[0:0]
    67/81: $0\mem_do_rdata[0:0]
    68/81: $0\mem_do_rinst[0:0]
    69/81: $0\mem_do_prefetch[0:0]
    70/81: $0\mem_wordsize[1:0]
    71/81: $0\timer[31:0]
    72/81: $0\irq_mask[31:0]
    73/81: $0\irq_active[0:0]
    74/81: $0\irq_delay[0:0]
    75/81: $0\reg_op2[31:0]
    76/81: $0\reg_op1[31:0]
    77/81: $0\reg_next_pc[31:0]
    78/81: $0\reg_pc[31:0]
    79/81: $0\count_instr[63:0]
    80/81: $0\eoi[31:0]
    81/81: $0\pcpi_valid[0:0]
Creating decoders for process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1382$999'.
Creating decoders for process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1304$985'.
     1/4: $2\cpuregs_write[0:0]
     2/4: $2\cpuregs_wrdata[31:0]
     3/4: $1\cpuregs_wrdata[31:0]
     4/4: $1\cpuregs_write[0:0]
Creating decoders for process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1290$980'.
     1/2: $2\clear_prefetched_high_word[0:0]
     2/2: $1\clear_prefetched_high_word[0:0]
Creating decoders for process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1288$979'.
Creating decoders for process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1244$957'.
     1/2: $1\alu_out[31:0]
     2/2: $1\alu_out_0[0:0]
Creating decoders for process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1181$945'.
     1/8: $8\dbg_ascii_state[127:0]
     2/8: $7\dbg_ascii_state[127:0]
     3/8: $6\dbg_ascii_state[127:0]
     4/8: $5\dbg_ascii_state[127:0]
     5/8: $4\dbg_ascii_state[127:0]
     6/8: $3\dbg_ascii_state[127:0]
     7/8: $2\dbg_ascii_state[127:0]
     8/8: $1\dbg_ascii_state[127:0]
Creating decoders for process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
     1/76: $0\decoded_rs1[4:0] [4]
     2/76: $0\decoded_imm_j[31:0] [10]
     3/76: $0\decoded_imm_j[31:0] [7]
     4/76: $0\decoded_imm_j[31:0] [6]
     5/76: $0\decoded_imm_j[31:0] [3:1]
     6/76: $0\decoded_imm_j[31:0] [5]
     7/76: $0\decoded_imm_j[31:0] [9:8]
     8/76: $0\decoded_imm_j[31:0] [31:20]
     9/76: $0\decoded_imm_j[31:0] [4]
    10/76: $0\decoded_imm_j[31:0] [11]
    11/76: $0\decoded_imm_j[31:0] [0]
    12/76: $0\decoded_rs1[4:0] [3:0]
    13/76: $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
    14/76: $0\is_alu_reg_reg[0:0]
    15/76: $0\is_alu_reg_imm[0:0]
    16/76: $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
    17/76: $0\is_sll_srl_sra[0:0]
    18/76: $0\is_sb_sh_sw[0:0]
    19/76: $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
    20/76: $0\is_slli_srli_srai[0:0]
    21/76: $0\is_lb_lh_lw_lbu_lhu[0:0]
    22/76: $0\compressed_instr[0:0]
    23/76: $0\is_compare[0:0]
    24/76: $0\decoded_imm[31:0]
    25/76: $0\decoded_rs2[4:0]
    26/76: $0\decoded_imm_j[31:0] [19:12]
    27/76: $0\decoded_rd[4:0]
    28/76: $0\instr_timer[0:0]
    29/76: $0\instr_waitirq[0:0]
    30/76: $0\instr_maskirq[0:0]
    31/76: $0\instr_retirq[0:0]
    32/76: $0\instr_setq[0:0]
    33/76: $0\instr_getq[0:0]
    34/76: $0\instr_ecall_ebreak[0:0]
    35/76: $0\instr_rdinstrh[0:0]
    36/76: $0\instr_rdinstr[0:0]
    37/76: $0\instr_rdcycleh[0:0]
    38/76: $0\instr_rdcycle[0:0]
    39/76: $0\instr_and[0:0]
    40/76: $0\instr_or[0:0]
    41/76: $0\instr_sra[0:0]
    42/76: $0\instr_srl[0:0]
    43/76: $0\instr_xor[0:0]
    44/76: $0\instr_sltu[0:0]
    45/76: $0\instr_slt[0:0]
    46/76: $0\instr_sll[0:0]
    47/76: $0\instr_sub[0:0]
    48/76: $0\instr_add[0:0]
    49/76: $0\instr_srai[0:0]
    50/76: $0\instr_srli[0:0]
    51/76: $0\instr_slli[0:0]
    52/76: $0\instr_andi[0:0]
    53/76: $0\instr_ori[0:0]
    54/76: $0\instr_xori[0:0]
    55/76: $0\instr_sltiu[0:0]
    56/76: $0\instr_slti[0:0]
    57/76: $0\instr_addi[0:0]
    58/76: $0\instr_sw[0:0]
    59/76: $0\instr_sh[0:0]
    60/76: $0\instr_sb[0:0]
    61/76: $0\instr_lhu[0:0]
    62/76: $0\instr_lbu[0:0]
    63/76: $0\instr_lw[0:0]
    64/76: $0\instr_lh[0:0]
    65/76: $0\instr_lb[0:0]
    66/76: $0\instr_bgeu[0:0]
    67/76: $0\instr_bltu[0:0]
    68/76: $0\instr_bge[0:0]
    69/76: $0\instr_blt[0:0]
    70/76: $0\instr_bne[0:0]
    71/76: $0\instr_beq[0:0]
    72/76: $0\instr_jalr[0:0]
    73/76: $0\instr_jal[0:0]
    74/76: $0\instr_auipc[0:0]
    75/76: $0\instr_lui[0:0]
    76/76: $0\pcpi_insn[31:0]
Creating decoders for process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:807$683'.
     1/13: $3\dbg_insn_opcode[31:0]
     2/13: $2\dbg_insn_rd[4:0]
     3/13: $2\dbg_insn_rs2[4:0]
     4/13: $2\dbg_insn_rs1[4:0]
     5/13: $2\dbg_insn_opcode[31:0]
     6/13: $2\dbg_insn_imm[31:0]
     7/13: $2\dbg_ascii_instr[63:0]
     8/13: $1\dbg_insn_rd[4:0]
     9/13: $1\dbg_insn_rs2[4:0]
    10/13: $1\dbg_insn_rs1[4:0]
    11/13: $1\dbg_insn_imm[31:0]
    12/13: $1\dbg_ascii_instr[63:0]
    13/13: $1\dbg_insn_opcode[31:0]
Creating decoders for process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:776$679'.
     1/8: $0\cached_insn_rd[4:0]
     2/8: $0\cached_insn_rs2[4:0]
     3/8: $0\cached_insn_rs1[4:0]
     4/8: $0\cached_insn_opcode[31:0]
     5/8: $0\cached_insn_imm[31:0]
     6/8: $0\cached_ascii_instr[63:0]
     7/8: $0\dbg_valid_insn[0:0]
     8/8: $0\dbg_insn_addr[31:0]
Creating decoders for process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:700$678'.
     1/47: $47\new_ascii_instr[63:0]
     2/47: $46\new_ascii_instr[63:0]
     3/47: $45\new_ascii_instr[63:0]
     4/47: $44\new_ascii_instr[63:0]
     5/47: $43\new_ascii_instr[63:0]
     6/47: $42\new_ascii_instr[63:0]
     7/47: $41\new_ascii_instr[63:0]
     8/47: $40\new_ascii_instr[63:0]
     9/47: $39\new_ascii_instr[63:0]
    10/47: $38\new_ascii_instr[63:0]
    11/47: $37\new_ascii_instr[63:0]
    12/47: $36\new_ascii_instr[63:0]
    13/47: $35\new_ascii_instr[63:0]
    14/47: $34\new_ascii_instr[63:0]
    15/47: $33\new_ascii_instr[63:0]
    16/47: $32\new_ascii_instr[63:0]
    17/47: $31\new_ascii_instr[63:0]
    18/47: $30\new_ascii_instr[63:0]
    19/47: $29\new_ascii_instr[63:0]
    20/47: $28\new_ascii_instr[63:0]
    21/47: $27\new_ascii_instr[63:0]
    22/47: $26\new_ascii_instr[63:0]
    23/47: $25\new_ascii_instr[63:0]
    24/47: $24\new_ascii_instr[63:0]
    25/47: $23\new_ascii_instr[63:0]
    26/47: $22\new_ascii_instr[63:0]
    27/47: $21\new_ascii_instr[63:0]
    28/47: $20\new_ascii_instr[63:0]
    29/47: $19\new_ascii_instr[63:0]
    30/47: $18\new_ascii_instr[63:0]
    31/47: $17\new_ascii_instr[63:0]
    32/47: $16\new_ascii_instr[63:0]
    33/47: $15\new_ascii_instr[63:0]
    34/47: $14\new_ascii_instr[63:0]
    35/47: $13\new_ascii_instr[63:0]
    36/47: $12\new_ascii_instr[63:0]
    37/47: $11\new_ascii_instr[63:0]
    38/47: $10\new_ascii_instr[63:0]
    39/47: $9\new_ascii_instr[63:0]
    40/47: $8\new_ascii_instr[63:0]
    41/47: $7\new_ascii_instr[63:0]
    42/47: $6\new_ascii_instr[63:0]
    43/47: $5\new_ascii_instr[63:0]
    44/47: $4\new_ascii_instr[63:0]
    45/47: $3\new_ascii_instr[63:0]
    46/47: $2\new_ascii_instr[63:0]
    47/47: $1\new_ascii_instr[63:0]
Creating decoders for process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:565$654'.
     1/9: $0\mem_16bit_buffer[15:0]
     2/9: $0\prefetched_high_word[0:0]
     3/9: $0\mem_la_secondword[0:0]
     4/9: $0\mem_state[1:0]
     5/9: $0\mem_wstrb[3:0]
     6/9: $0\mem_wdata[31:0]
     7/9: $0\mem_addr[31:0]
     8/9: $0\mem_instr[0:0]
     9/9: $0\mem_valid[0:0]
Creating decoders for process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1234$1184'.
Creating decoders for process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:430$616'.
     1/9: $0\mem_rdata_q[31:0] [31]
     2/9: $0\mem_rdata_q[31:0] [7]
     3/9: $0\mem_rdata_q[31:0] [24:20]
     4/9: $0\mem_rdata_q[31:0] [19:15]
     5/9: $0\mem_rdata_q[31:0] [6:0]
     6/9: $0\mem_rdata_q[31:0] [14:12]
     7/9: $0\mem_rdata_q[31:0] [11:8]
     8/9: $0\mem_rdata_q[31:0] [30:25]
     9/9: $0\next_insn_opcode[31:0]
Creating decoders for process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:401$613'.
     1/5: $3\mem_rdata_word[31:0]
     2/5: $2\mem_rdata_word[31:0]
     3/5: $1\mem_rdata_word[31:0]
     4/5: $1\mem_la_wstrb[3:0]
     5/5: $1\mem_la_wdata[31:0]
Creating decoders for process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:390$608'.
     1/2: $0\last_mem_valid[0:0]
     2/2: $0\mem_la_firstword_reg[0:0]
Creating decoders for process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:325$534'.
     1/2: $1\pcpi_int_rd[31:0]
     2/2: $1\pcpi_int_wr[0:0]
Creating decoders for process `\spimemio.$proc$spimemio.v:207$500'.
     1/17: $0\buffer[23:0] [23:16]
     2/17: $0\buffer[23:0] [15:8]
     3/17: $0\buffer[23:0] [7:0]
     4/17: $0\xfer_resetn[0:0]
     5/17: $0\state[3:0]
     6/17: $0\rd_inc[0:0]
     7/17: $0\rd_wait[0:0]
     8/17: $0\rd_valid[0:0]
     9/17: $0\rd_addr[23:0]
    10/17: $0\din_valid[0:0]
    11/17: $0\din_rd[0:0]
    12/17: $0\din_ddr[0:0]
    13/17: $0\din_qspi[0:0]
    14/17: $0\din_cont[0:0]
    15/17: $0\din_tag[3:0]
    16/17: $0\din_data[7:0]
    17/17: $0\rdata[31:0]
Creating decoders for process `\spimemio.$proc$spimemio.v:151$482'.
Creating decoders for process `\spimemio.$proc$spimemio.v:99$478'.
     1/10: $0\softreset[0:0]
     2/10: $0\config_do[3:0]
     3/10: $0\config_clk[0:0]
     4/10: $0\config_csb[0:0]
     5/10: $0\config_oe[3:0]
     6/10: $0\config_dummy[3:0]
     7/10: $0\config_cont[0:0]
     8/10: $0\config_qspi[0:0]
     9/10: $0\config_ddr[0:0]
    10/10: $0\config_en[0:0]
Creating decoders for process `\simpleuart.$proc$simpleuart.v:109$458'.
     1/4: $0\send_divcnt[31:0]
     2/4: $0\send_dummy[0:0]
     3/4: $0\send_bitcnt[3:0]
     4/4: $0\send_pattern[9:0]
Creating decoders for process `\simpleuart.$proc$simpleuart.v:66$449'.
     1/5: $0\recv_divcnt[31:0]
     2/5: $0\recv_buf_valid[0:0]
     3/5: $0\recv_buf_data[7:0]
     4/5: $0\recv_pattern[7:0]
     5/5: $0\recv_state[3:0]
Creating decoders for process `\simpleuart.$proc$simpleuart.v:55$447'.
     1/4: $0\cfg_divider[31:0] [31:24]
     2/4: $0\cfg_divider[31:0] [23:16]
     3/4: $0\cfg_divider[31:0] [15:8]
     4/4: $0\cfg_divider[31:0] [7:0]
Creating decoders for process `$paramod$a6f24ce5c170ce46a55e0ad5e5d14346b8207c2f\picosoc.$proc$picosoc.v:205$429'.
Creating decoders for process `$paramod$a6f24ce5c170ce46a55e0ad5e5d14346b8207c2f\picosoc.$proc$picosoc.v:87$396'.
Creating decoders for process `\icesugar.$proc$icesugar.v:50$395'.
Creating decoders for process `\icesugar.$proc$icesugar.v:93$389'.
     1/6: $0\gpio[31:0] [31:24]
     2/6: $0\gpio[31:0] [23:16]
     3/6: $0\gpio[31:0] [15:8]
     4/6: $0\gpio[31:0] [7:0]
     5/6: $0\iomem_rdata[31:0]
     6/6: $0\iomem_ready[0:0]
Creating decoders for process `\icesugar.$proc$icesugar.v:53$384'.

7.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\spimemio_xfer.\flash_io0_oe' from process `\spimemio_xfer.$proc$spimemio.v:447$1204'.
No latch inferred for signal `\spimemio_xfer.\flash_io0_do' from process `\spimemio_xfer.$proc$spimemio.v:447$1204'.
No latch inferred for signal `\spimemio_xfer.\flash_io1_oe' from process `\spimemio_xfer.$proc$spimemio.v:447$1204'.
No latch inferred for signal `\spimemio_xfer.\flash_io1_do' from process `\spimemio_xfer.$proc$spimemio.v:447$1204'.
No latch inferred for signal `\spimemio_xfer.\flash_io2_oe' from process `\spimemio_xfer.$proc$spimemio.v:447$1204'.
No latch inferred for signal `\spimemio_xfer.\flash_io2_do' from process `\spimemio_xfer.$proc$spimemio.v:447$1204'.
No latch inferred for signal `\spimemio_xfer.\flash_io3_oe' from process `\spimemio_xfer.$proc$spimemio.v:447$1204'.
No latch inferred for signal `\spimemio_xfer.\flash_io3_do' from process `\spimemio_xfer.$proc$spimemio.v:447$1204'.
No latch inferred for signal `\spimemio_xfer.\next_obuffer' from process `\spimemio_xfer.$proc$spimemio.v:447$1204'.
No latch inferred for signal `\spimemio_xfer.\next_ibuffer' from process `\spimemio_xfer.$proc$spimemio.v:447$1204'.
No latch inferred for signal `\spimemio_xfer.\next_count' from process `\spimemio_xfer.$proc$spimemio.v:447$1204'.
No latch inferred for signal `\spimemio_xfer.\next_fetch' from process `\spimemio_xfer.$proc$spimemio.v:447$1204'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\cpuregs_rs1' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1382$999'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\cpuregs_rs2' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1382$999'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\decoded_rs' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1382$999'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\cpuregs_write' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1304$985'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\cpuregs_wrdata' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1304$985'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\clear_prefetched_high_word' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1290$980'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\alu_out' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1244$957'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\alu_out_0' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1244$957'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\dbg_ascii_state' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1181$945'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\dbg_insn_opcode' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:807$683'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\dbg_ascii_instr' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:807$683'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\dbg_insn_imm' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:807$683'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\dbg_insn_rs1' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:807$683'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\dbg_insn_rs2' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:807$683'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\dbg_insn_rd' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:807$683'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\new_ascii_instr' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:700$678'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\alu_add_sub' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1234$1184'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\alu_shl' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1234$1184'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\alu_shr' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1234$1184'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\alu_eq' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1234$1184'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\alu_ltu' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1234$1184'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\alu_lts' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1234$1184'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\mem_la_wdata' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:401$613'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\mem_la_wstrb' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:401$613'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\mem_rdata_word' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:401$613'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\pcpi_int_wr' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:325$534'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\pcpi_int_rd' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:325$534'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\pcpi_int_wait' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:325$534'.
No latch inferred for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\pcpi_int_ready' from process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:325$534'.
No latch inferred for signal `$paramod$a6f24ce5c170ce46a55e0ad5e5d14346b8207c2f\picosoc.\irq' from process `$paramod$a6f24ce5c170ce46a55e0ad5e5d14346b8207c2f\picosoc.$proc$picosoc.v:87$396'.

7.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$243'.
  created $adff cell `$procdff$4844' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$236'.
  created $dff cell `$procdff$4845' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$232'.
  created $adff cell `$procdff$4846' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$225'.
  created $dff cell `$procdff$4847' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$222'.
  created $adff cell `$procdff$4848' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$219'.
  created $dff cell `$procdff$4849' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$216'.
  created $adff cell `$procdff$4850' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$213'.
  created $dff cell `$procdff$4851' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:922$211'.
  created $dff cell `$procdff$4852' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:882$209'.
  created $dff cell `$procdff$4853' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$205'.
  created $adff cell `$procdff$4854' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$198'.
  created $dff cell `$procdff$4855' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$194'.
  created $adff cell `$procdff$4856' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$187'.
  created $dff cell `$procdff$4857' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$184'.
  created $adff cell `$procdff$4858' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$181'.
  created $dff cell `$procdff$4859' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$178'.
  created $adff cell `$procdff$4860' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$175'.
  created $dff cell `$procdff$4861' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:311$173'.
  created $dff cell `$procdff$4862' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:271$171'.
  created $dff cell `$procdff$4863' with positive edge clock.
Creating register for signal `\picosoc_regs.$memwr$\regs$picosoc.v:234$1244_ADDR' using process `\picosoc_regs.$proc$picosoc.v:233$1245'.
  created $dff cell `$procdff$4864' with positive edge clock.
Creating register for signal `\picosoc_regs.$memwr$\regs$picosoc.v:234$1244_DATA' using process `\picosoc_regs.$proc$picosoc.v:233$1245'.
  created $dff cell `$procdff$4865' with positive edge clock.
Creating register for signal `\picosoc_regs.$memwr$\regs$picosoc.v:234$1244_EN' using process `\picosoc_regs.$proc$picosoc.v:233$1245'.
  created $dff cell `$procdff$4866' with positive edge clock.
Creating register for signal `\spimemio_xfer.\flash_csb' using process `\spimemio_xfer.$proc$spimemio.v:535$1228'.
  created $dff cell `$procdff$4867' with positive edge clock.
Creating register for signal `\spimemio_xfer.\flash_clk' using process `\spimemio_xfer.$proc$spimemio.v:535$1228'.
  created $dff cell `$procdff$4868' with positive edge clock.
Creating register for signal `\spimemio_xfer.\obuffer' using process `\spimemio_xfer.$proc$spimemio.v:535$1228'.
  created $dff cell `$procdff$4869' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_dspi' using process `\spimemio_xfer.$proc$spimemio.v:535$1228'.
  created $dff cell `$procdff$4870' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_ddr' using process `\spimemio_xfer.$proc$spimemio.v:535$1228'.
  created $dff cell `$procdff$4871' with positive edge clock.
Creating register for signal `\spimemio_xfer.\ibuffer' using process `\spimemio_xfer.$proc$spimemio.v:535$1228'.
  created $dff cell `$procdff$4872' with positive edge clock.
Creating register for signal `\spimemio_xfer.\count' using process `\spimemio_xfer.$proc$spimemio.v:535$1228'.
  created $dff cell `$procdff$4873' with positive edge clock.
Creating register for signal `\spimemio_xfer.\dummy_count' using process `\spimemio_xfer.$proc$spimemio.v:535$1228'.
  created $dff cell `$procdff$4874' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_cont' using process `\spimemio_xfer.$proc$spimemio.v:535$1228'.
  created $dff cell `$procdff$4875' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_qspi' using process `\spimemio_xfer.$proc$spimemio.v:535$1228'.
  created $dff cell `$procdff$4876' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_rd' using process `\spimemio_xfer.$proc$spimemio.v:535$1228'.
  created $dff cell `$procdff$4877' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_tag' using process `\spimemio_xfer.$proc$spimemio.v:535$1228'.
  created $dff cell `$procdff$4878' with positive edge clock.
Creating register for signal `\spimemio_xfer.\fetch' using process `\spimemio_xfer.$proc$spimemio.v:535$1228'.
  created $dff cell `$procdff$4879' with positive edge clock.
Creating register for signal `\spimemio_xfer.\last_fetch' using process `\spimemio_xfer.$proc$spimemio.v:535$1228'.
  created $dff cell `$procdff$4880' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_ddr_q' using process `\spimemio_xfer.$proc$spimemio.v:436$1195'.
  created $dff cell `$procdff$4881' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_tag_q' using process `\spimemio_xfer.$proc$spimemio.v:436$1195'.
  created $dff cell `$procdff$4882' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\trap' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4883' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\pcpi_valid' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4884' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\eoi' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4885' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\trace_valid' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4886' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\trace_data' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4887' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\count_cycle' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4888' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\count_instr' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4889' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\reg_pc' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4890' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\reg_next_pc' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4891' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\reg_op1' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4892' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\reg_op2' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4893' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\reg_out' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4894' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\reg_sh' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4895' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\irq_delay' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4896' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\irq_active' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4897' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\irq_mask' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4898' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\irq_pending' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4899' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\timer' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4900' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\mem_wordsize' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4901' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\mem_do_prefetch' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4902' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\mem_do_rinst' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4903' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\mem_do_rdata' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4904' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\mem_do_wdata' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4905' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\decoder_trigger' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4906' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\decoder_trigger_q' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4907' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\decoder_pseudo_trigger' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4908' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\decoder_pseudo_trigger_q' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4909' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\dbg_rs1val' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4910' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\dbg_rs2val' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4911' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\dbg_rs1val_valid' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4912' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\dbg_rs2val_valid' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4913' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\cpu_state' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4914' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\irq_state' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4915' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\set_mem_do_rinst' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4916' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\set_mem_do_rdata' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4917' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\set_mem_do_wdata' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4918' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\latched_store' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4919' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\latched_stalu' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4920' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\latched_branch' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4921' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\latched_compr' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4922' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\latched_trace' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4923' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\latched_is_lu' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4924' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\latched_is_lh' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4925' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\latched_is_lb' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4926' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\latched_rd' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4927' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\current_pc' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4928' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\pcpi_timeout' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4929' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\next_irq_pending' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4930' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\do_waitirq' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4931' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\alu_out_q' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4932' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\alu_out_0_q' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4933' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\alu_wait' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4934' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\alu_wait_2' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
  created $dff cell `$procdff$4935' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\clear_prefetched_high_word_q' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1288$979'.
  created $dff cell `$procdff$4936' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\pcpi_insn' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4937' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_lui' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4938' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_auipc' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4939' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_jal' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4940' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_jalr' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4941' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_beq' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4942' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_bne' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4943' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_blt' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4944' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_bge' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4945' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_bltu' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4946' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_bgeu' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4947' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_lb' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4948' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_lh' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4949' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_lw' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4950' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_lbu' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4951' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_lhu' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4952' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_sb' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4953' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_sh' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4954' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_sw' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4955' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_addi' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4956' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_slti' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4957' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_sltiu' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4958' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_xori' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4959' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_ori' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4960' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_andi' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4961' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_slli' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4962' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_srli' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4963' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_srai' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4964' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_add' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4965' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_sub' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4966' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_sll' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4967' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_slt' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4968' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_sltu' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4969' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_xor' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4970' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_srl' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4971' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_sra' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4972' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_or' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4973' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_and' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4974' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_rdcycle' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4975' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_rdcycleh' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4976' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_rdinstr' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4977' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_rdinstrh' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4978' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_ecall_ebreak' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4979' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_getq' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4980' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_setq' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4981' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_retirq' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4982' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_maskirq' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4983' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_waitirq' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4984' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\instr_timer' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4985' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\decoded_rd' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4986' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\decoded_rs1' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4987' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\decoded_rs2' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4988' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\decoded_imm' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4989' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\decoded_imm_j' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4990' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\compressed_instr' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4991' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\is_lui_auipc_jal' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4992' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\is_lb_lh_lw_lbu_lhu' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4993' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\is_slli_srli_srai' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4994' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\is_jalr_addi_slti_sltiu_xori_ori_andi' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4995' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\is_sb_sh_sw' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4996' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\is_sll_srl_sra' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4997' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\is_lui_auipc_jal_jalr_addi_add_sub' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4998' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\is_slti_blt_slt' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$4999' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\is_sltiu_bltu_sltu' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$5000' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\is_beq_bne_blt_bge_bltu_bgeu' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$5001' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\is_lbu_lhu_lw' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$5002' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\is_alu_reg_imm' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$5003' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\is_alu_reg_reg' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$5004' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\is_compare' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
  created $dff cell `$procdff$5005' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\dbg_insn_addr' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:776$679'.
  created $dff cell `$procdff$5006' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\q_ascii_instr' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:776$679'.
  created $dff cell `$procdff$5007' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\q_insn_imm' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:776$679'.
  created $dff cell `$procdff$5008' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\q_insn_opcode' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:776$679'.
  created $dff cell `$procdff$5009' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\q_insn_rs1' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:776$679'.
  created $dff cell `$procdff$5010' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\q_insn_rs2' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:776$679'.
  created $dff cell `$procdff$5011' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\q_insn_rd' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:776$679'.
  created $dff cell `$procdff$5012' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\dbg_next' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:776$679'.
  created $dff cell `$procdff$5013' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\dbg_valid_insn' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:776$679'.
  created $dff cell `$procdff$5014' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\cached_ascii_instr' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:776$679'.
  created $dff cell `$procdff$5015' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\cached_insn_imm' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:776$679'.
  created $dff cell `$procdff$5016' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\cached_insn_opcode' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:776$679'.
  created $dff cell `$procdff$5017' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\cached_insn_rs1' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:776$679'.
  created $dff cell `$procdff$5018' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\cached_insn_rs2' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:776$679'.
  created $dff cell `$procdff$5019' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\cached_insn_rd' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:776$679'.
  created $dff cell `$procdff$5020' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\mem_valid' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:565$654'.
  created $dff cell `$procdff$5021' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\mem_instr' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:565$654'.
  created $dff cell `$procdff$5022' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\mem_addr' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:565$654'.
  created $dff cell `$procdff$5023' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\mem_wdata' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:565$654'.
  created $dff cell `$procdff$5024' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\mem_wstrb' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:565$654'.
  created $dff cell `$procdff$5025' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\mem_state' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:565$654'.
  created $dff cell `$procdff$5026' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\mem_la_secondword' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:565$654'.
  created $dff cell `$procdff$5027' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\prefetched_high_word' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:565$654'.
  created $dff cell `$procdff$5028' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\mem_16bit_buffer' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:565$654'.
  created $dff cell `$procdff$5029' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\next_insn_opcode' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:430$616'.
  created $dff cell `$procdff$5030' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\mem_rdata_q' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:430$616'.
  created $dff cell `$procdff$5031' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\mem_la_firstword_reg' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:390$608'.
  created $dff cell `$procdff$5032' with positive edge clock.
Creating register for signal `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.\last_mem_valid' using process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:390$608'.
  created $dff cell `$procdff$5033' with positive edge clock.
Creating register for signal `\spimemio.\rdata' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5034' with positive edge clock.
Creating register for signal `\spimemio.\xfer_resetn' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5035' with positive edge clock.
Creating register for signal `\spimemio.\din_valid' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5036' with positive edge clock.
Creating register for signal `\spimemio.\din_data' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5037' with positive edge clock.
Creating register for signal `\spimemio.\din_tag' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5038' with positive edge clock.
Creating register for signal `\spimemio.\din_cont' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5039' with positive edge clock.
Creating register for signal `\spimemio.\din_qspi' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5040' with positive edge clock.
Creating register for signal `\spimemio.\din_ddr' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5041' with positive edge clock.
Creating register for signal `\spimemio.\din_rd' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5042' with positive edge clock.
Creating register for signal `\spimemio.\buffer' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5043' with positive edge clock.
Creating register for signal `\spimemio.\rd_addr' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5044' with positive edge clock.
Creating register for signal `\spimemio.\rd_valid' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5045' with positive edge clock.
Creating register for signal `\spimemio.\rd_wait' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5046' with positive edge clock.
Creating register for signal `\spimemio.\rd_inc' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5047' with positive edge clock.
Creating register for signal `\spimemio.\state' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5048' with positive edge clock.
Creating register for signal `\spimemio.\xfer_io0_90' using process `\spimemio.$proc$spimemio.v:151$482'.
  created $dff cell `$procdff$5049' with negative edge clock.
Creating register for signal `\spimemio.\xfer_io1_90' using process `\spimemio.$proc$spimemio.v:151$482'.
  created $dff cell `$procdff$5050' with negative edge clock.
Creating register for signal `\spimemio.\xfer_io2_90' using process `\spimemio.$proc$spimemio.v:151$482'.
  created $dff cell `$procdff$5051' with negative edge clock.
Creating register for signal `\spimemio.\xfer_io3_90' using process `\spimemio.$proc$spimemio.v:151$482'.
  created $dff cell `$procdff$5052' with negative edge clock.
Creating register for signal `\spimemio.\softreset' using process `\spimemio.$proc$spimemio.v:99$478'.
  created $dff cell `$procdff$5053' with positive edge clock.
Creating register for signal `\spimemio.\config_en' using process `\spimemio.$proc$spimemio.v:99$478'.
  created $dff cell `$procdff$5054' with positive edge clock.
Creating register for signal `\spimemio.\config_ddr' using process `\spimemio.$proc$spimemio.v:99$478'.
  created $dff cell `$procdff$5055' with positive edge clock.
Creating register for signal `\spimemio.\config_qspi' using process `\spimemio.$proc$spimemio.v:99$478'.
  created $dff cell `$procdff$5056' with positive edge clock.
Creating register for signal `\spimemio.\config_cont' using process `\spimemio.$proc$spimemio.v:99$478'.
  created $dff cell `$procdff$5057' with positive edge clock.
Creating register for signal `\spimemio.\config_dummy' using process `\spimemio.$proc$spimemio.v:99$478'.
  created $dff cell `$procdff$5058' with positive edge clock.
Creating register for signal `\spimemio.\config_oe' using process `\spimemio.$proc$spimemio.v:99$478'.
  created $dff cell `$procdff$5059' with positive edge clock.
Creating register for signal `\spimemio.\config_csb' using process `\spimemio.$proc$spimemio.v:99$478'.
  created $dff cell `$procdff$5060' with positive edge clock.
Creating register for signal `\spimemio.\config_clk' using process `\spimemio.$proc$spimemio.v:99$478'.
  created $dff cell `$procdff$5061' with positive edge clock.
Creating register for signal `\spimemio.\config_do' using process `\spimemio.$proc$spimemio.v:99$478'.
  created $dff cell `$procdff$5062' with positive edge clock.
Creating register for signal `\simpleuart.\send_pattern' using process `\simpleuart.$proc$simpleuart.v:109$458'.
  created $dff cell `$procdff$5063' with positive edge clock.
Creating register for signal `\simpleuart.\send_bitcnt' using process `\simpleuart.$proc$simpleuart.v:109$458'.
  created $dff cell `$procdff$5064' with positive edge clock.
Creating register for signal `\simpleuart.\send_divcnt' using process `\simpleuart.$proc$simpleuart.v:109$458'.
  created $dff cell `$procdff$5065' with positive edge clock.
Creating register for signal `\simpleuart.\send_dummy' using process `\simpleuart.$proc$simpleuart.v:109$458'.
  created $dff cell `$procdff$5066' with positive edge clock.
Creating register for signal `\simpleuart.\recv_state' using process `\simpleuart.$proc$simpleuart.v:66$449'.
  created $dff cell `$procdff$5067' with positive edge clock.
Creating register for signal `\simpleuart.\recv_divcnt' using process `\simpleuart.$proc$simpleuart.v:66$449'.
  created $dff cell `$procdff$5068' with positive edge clock.
Creating register for signal `\simpleuart.\recv_pattern' using process `\simpleuart.$proc$simpleuart.v:66$449'.
  created $dff cell `$procdff$5069' with positive edge clock.
Creating register for signal `\simpleuart.\recv_buf_data' using process `\simpleuart.$proc$simpleuart.v:66$449'.
  created $dff cell `$procdff$5070' with positive edge clock.
Creating register for signal `\simpleuart.\recv_buf_valid' using process `\simpleuart.$proc$simpleuart.v:66$449'.
  created $dff cell `$procdff$5071' with positive edge clock.
Creating register for signal `\simpleuart.\cfg_divider' using process `\simpleuart.$proc$simpleuart.v:55$447'.
  created $dff cell `$procdff$5072' with positive edge clock.
Creating register for signal `$paramod$a6f24ce5c170ce46a55e0ad5e5d14346b8207c2f\picosoc.\ram_ready' using process `$paramod$a6f24ce5c170ce46a55e0ad5e5d14346b8207c2f\picosoc.$proc$picosoc.v:205$429'.
  created $dff cell `$procdff$5073' with positive edge clock.
Creating register for signal `\icesugar.\iomem_ready' using process `\icesugar.$proc$icesugar.v:93$389'.
  created $dff cell `$procdff$5074' with positive edge clock.
Creating register for signal `\icesugar.\iomem_rdata' using process `\icesugar.$proc$icesugar.v:93$389'.
  created $dff cell `$procdff$5075' with positive edge clock.
Creating register for signal `\icesugar.\gpio' using process `\icesugar.$proc$icesugar.v:93$389'.
  created $dff cell `$procdff$5076' with positive edge clock.
Creating register for signal `\icesugar.\reset_cnt' using process `\icesugar.$proc$icesugar.v:53$384'.
  created $dff cell `$procdff$5077' with positive edge clock.

7.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$246'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$243'.
Removing empty process `SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$243'.
Removing empty process `SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$242'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$236'.
Removing empty process `SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$236'.
Removing empty process `SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$235'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$232'.
Removing empty process `SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$232'.
Removing empty process `SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$231'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$225'.
Removing empty process `SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$225'.
Removing empty process `SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$224'.
Removing empty process `SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$222'.
Removing empty process `SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$221'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$219'.
Removing empty process `SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$219'.
Removing empty process `SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$218'.
Removing empty process `SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$216'.
Removing empty process `SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$215'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$213'.
Removing empty process `SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$213'.
Removing empty process `SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$212'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:922$211'.
Removing empty process `SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:922$211'.
Removing empty process `SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$210'.
Removing empty process `SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:882$209'.
Removing empty process `SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$208'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$205'.
Removing empty process `SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$205'.
Removing empty process `SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$204'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$198'.
Removing empty process `SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$198'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$197'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$194'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$194'.
Removing empty process `SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$193'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$187'.
Removing empty process `SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$187'.
Removing empty process `SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$186'.
Removing empty process `SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$184'.
Removing empty process `SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$183'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$181'.
Removing empty process `SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$181'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$180'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$178'.
Removing empty process `SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$177'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$175'.
Removing empty process `SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$175'.
Removing empty process `SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$174'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:311$173'.
Removing empty process `SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:311$173'.
Removing empty process `SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$172'.
Removing empty process `SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:271$171'.
Found and cleaned up 1 empty switch in `\picosoc_regs.$proc$picosoc.v:233$1245'.
Removing empty process `picosoc_regs.$proc$picosoc.v:233$1245'.
Found and cleaned up 4 empty switches in `\spimemio_xfer.$proc$spimemio.v:535$1228'.
Removing empty process `spimemio_xfer.$proc$spimemio.v:535$1228'.
Found and cleaned up 5 empty switches in `\spimemio_xfer.$proc$spimemio.v:447$1204'.
Removing empty process `spimemio_xfer.$proc$spimemio.v:447$1204'.
Removing empty process `spimemio_xfer.$proc$spimemio.v:436$1195'.
Found and cleaned up 55 empty switches in `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
Removing empty process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1397$1013'.
Removing empty process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1382$999'.
Found and cleaned up 2 empty switches in `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1304$985'.
Removing empty process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1304$985'.
Found and cleaned up 2 empty switches in `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1290$980'.
Removing empty process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1290$980'.
Removing empty process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1288$979'.
Found and cleaned up 2 empty switches in `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1244$957'.
Removing empty process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1244$957'.
Found and cleaned up 8 empty switches in `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1181$945'.
Removing empty process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1181$945'.
Found and cleaned up 22 empty switches in `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
Removing empty process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:856$685'.
Found and cleaned up 3 empty switches in `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:807$683'.
Removing empty process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:807$683'.
Found and cleaned up 5 empty switches in `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:776$679'.
Removing empty process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:776$679'.
Found and cleaned up 47 empty switches in `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:700$678'.
Removing empty process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:700$678'.
Found and cleaned up 16 empty switches in `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:565$654'.
Removing empty process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:565$654'.
Removing empty process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:1234$1184'.
Found and cleaned up 19 empty switches in `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:430$616'.
Removing empty process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:430$616'.
Found and cleaned up 3 empty switches in `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:401$613'.
Removing empty process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:401$613'.
Found and cleaned up 2 empty switches in `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:390$608'.
Removing empty process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:390$608'.
Found and cleaned up 1 empty switch in `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:325$534'.
Removing empty process `$paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.$proc$picorv32.v:325$534'.
Found and cleaned up 25 empty switches in `\spimemio.$proc$spimemio.v:207$500'.
Removing empty process `spimemio.$proc$spimemio.v:207$500'.
Removing empty process `spimemio.$proc$spimemio.v:151$482'.
Found and cleaned up 5 empty switches in `\spimemio.$proc$spimemio.v:99$478'.
Removing empty process `spimemio.$proc$spimemio.v:99$478'.
Found and cleaned up 5 empty switches in `\simpleuart.$proc$simpleuart.v:109$458'.
Removing empty process `simpleuart.$proc$simpleuart.v:109$458'.
Found and cleaned up 7 empty switches in `\simpleuart.$proc$simpleuart.v:66$449'.
Removing empty process `simpleuart.$proc$simpleuart.v:66$449'.
Found and cleaned up 5 empty switches in `\simpleuart.$proc$simpleuart.v:55$447'.
Removing empty process `simpleuart.$proc$simpleuart.v:55$447'.
Removing empty process `$paramod$a6f24ce5c170ce46a55e0ad5e5d14346b8207c2f\picosoc.$proc$picosoc.v:205$429'.
Removing empty process `$paramod$a6f24ce5c170ce46a55e0ad5e5d14346b8207c2f\picosoc.$proc$picosoc.v:87$396'.
Removing empty process `icesugar.$proc$icesugar.v:50$395'.
Found and cleaned up 6 empty switches in `\icesugar.$proc$icesugar.v:93$389'.
Removing empty process `icesugar.$proc$icesugar.v:93$389'.
Removing empty process `icesugar.$proc$icesugar.v:53$384'.
Cleaned up 268 empty switches.

7.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module picosoc_regs.
Optimizing module spimemio_xfer.
<suppressed ~33 debug messages>
Optimizing module $paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.
<suppressed ~640 debug messages>
Optimizing module spimemio.
<suppressed ~15 debug messages>
Optimizing module simpleuart.
<suppressed ~17 debug messages>
Optimizing module $paramod\ice40lp1k_spram\WORDS=s32'00000000000000001000000000000000.
Optimizing module $paramod$a6f24ce5c170ce46a55e0ad5e5d14346b8207c2f\picosoc.
Optimizing module icesugar.
<suppressed ~6 debug messages>

7.5. Executing FLATTEN pass (flatten design).
Deleting now unused module picosoc_regs.
Deleting now unused module spimemio_xfer.
Deleting now unused module $paramod$8afbc50041084b23751fd68cde76fc255e04506b\picorv32.
Deleting now unused module spimemio.
Deleting now unused module simpleuart.
Deleting now unused module $paramod\ice40lp1k_spram\WORDS=s32'00000000000000001000000000000000.
Deleting now unused module $paramod$a6f24ce5c170ce46a55e0ad5e5d14346b8207c2f\picosoc.
<suppressed ~7 debug messages>

7.6. Executing TRIBUF pass.

7.7. Executing DEMINOUT pass (demote inout ports to input or output).

7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.
<suppressed ~3 debug messages>

7.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..
Removed 286 unused cells and 2041 unused wires.
<suppressed ~351 debug messages>

7.10. Executing CHECK pass (checking for obvious problems).
Checking module icesugar...
Warning: multiple conflicting drivers for icesugar.\soc.spimemio.xfer.flash_io3_di:
    port Y[0] of cell $flatten\soc.\spimemio.$ternary$spimemio.v:164$488 ($mux)
    port Y[0] of cell $flatten\soc.\spimemio.$ternary$spimemio.v:169$496 ($mux)
Warning: multiple conflicting drivers for icesugar.\soc.spimemio.xfer.flash_io2_di:
    port Y[0] of cell $flatten\soc.\spimemio.$ternary$spimemio.v:163$487 ($mux)
    port Y[0] of cell $flatten\soc.\spimemio.$ternary$spimemio.v:168$494 ($mux)
Warning: Wire icesugar.\soc.memory.rdata_1 [31] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [30] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [29] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [28] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [27] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [26] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [25] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [24] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [23] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [22] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [21] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [20] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [19] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [18] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [17] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [16] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [15] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [14] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [13] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [12] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [11] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [10] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [9] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [8] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [7] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [6] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [5] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [4] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [3] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [2] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [1] is used but has no driver.
Warning: Wire icesugar.\soc.memory.rdata_1 [0] is used but has no driver.
Found and reported 34 problems.

7.11. Executing OPT pass (performing simple optimizations).

7.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.

7.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
<suppressed ~1623 debug messages>
Removed a total of 541 cells.

7.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \icesugar..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1654.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1664.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1666.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1672.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1679.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1681.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1687.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1703.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1709.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1712.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1725.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1732.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1735.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1748.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1760.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1763.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1772.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1775.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1783.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1785.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1788.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1839.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1842.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1849.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1851.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1854.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1873.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1875.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1878.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1899.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1902.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1936.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1941.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1944.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1966.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1968.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1971.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1983.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1986.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2029.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2042.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2055.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2095.
    dead port 4/7 on $pmux $flatten\soc.\cpu.$procmux$2292.
    dead port 5/7 on $pmux $flatten\soc.\cpu.$procmux$2292.
    dead port 7/12 on $pmux $flatten\soc.\cpu.$procmux$2332.
    dead port 8/12 on $pmux $flatten\soc.\cpu.$procmux$2332.
    dead port 4/7 on $pmux $flatten\soc.\cpu.$procmux$2537.
    dead port 5/7 on $pmux $flatten\soc.\cpu.$procmux$2537.
    dead port 3/4 on $pmux $flatten\soc.\cpu.$procmux$2601.
    dead port 1/2 on $mux $flatten\soc.\cpu.$procmux$2606.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2606.
    dead port 1/2 on $mux $flatten\soc.\cpu.$procmux$2608.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2608.
    dead port 7/12 on $pmux $flatten\soc.\cpu.$procmux$2620.
    dead port 8/12 on $pmux $flatten\soc.\cpu.$procmux$2620.
    dead port 3/4 on $pmux $flatten\soc.\cpu.$procmux$2802.
    dead port 7/12 on $pmux $flatten\soc.\cpu.$procmux$2818.
    dead port 8/12 on $pmux $flatten\soc.\cpu.$procmux$2818.
    dead port 7/12 on $pmux $flatten\soc.\cpu.$procmux$3002.
    dead port 8/12 on $pmux $flatten\soc.\cpu.$procmux$3002.
    dead port 4/9 on $pmux $flatten\soc.\cpu.$procmux$3055.
    dead port 5/9 on $pmux $flatten\soc.\cpu.$procmux$3055.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$3177.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$3186.
    dead port 1/8 on $pmux $flatten\soc.\cpu.$procmux$3201.
    dead port 2/8 on $pmux $flatten\soc.\cpu.$procmux$3201.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$4332.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$4339.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1412.
    dead port 1/4 on $pmux $flatten\soc.\spimemio.\xfer.$procmux$1414.
    dead port 2/4 on $pmux $flatten\soc.\spimemio.\xfer.$procmux$1414.
    dead port 3/4 on $pmux $flatten\soc.\spimemio.\xfer.$procmux$1414.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1418.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1425.
    dead port 1/4 on $pmux $flatten\soc.\spimemio.\xfer.$procmux$1427.
    dead port 2/4 on $pmux $flatten\soc.\spimemio.\xfer.$procmux$1427.
    dead port 3/4 on $pmux $flatten\soc.\spimemio.\xfer.$procmux$1427.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1431.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1451.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1453.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1462.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1464.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1486.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1488.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1498.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1500.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1510.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1520.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1530.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1540.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1550.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1560.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1568.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1576.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1584.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1592.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1602.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1612.
Removed 99 multiplexer ports.
<suppressed ~254 debug messages>

7.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \icesugar.
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$1693: { $flatten\soc.\cpu.$eq$picorv32.v:1308$986_Y $auto$opt_reduce.cc:134:opt_pmux$5080 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2019: { $flatten\soc.\cpu.$procmux$1695_CMP $auto$opt_reduce.cc:134:opt_pmux$5082 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$1715: { $flatten\soc.\cpu.$eq$picorv32.v:1308$986_Y $flatten\soc.\cpu.$procmux$1699_CMP $auto$opt_reduce.cc:134:opt_pmux$5084 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2032: { $auto$opt_reduce.cc:134:opt_pmux$5086 $flatten\soc.\cpu.$procmux$1694_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2045: { $flatten\soc.\cpu.$procmux$1697_CMP $auto$opt_reduce.cc:134:opt_pmux$5088 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2272: { $flatten\soc.\cpu.$eq$picorv32.v:1308$986_Y $flatten\soc.\cpu.$procmux$1699_CMP $flatten\soc.\cpu.$procmux$1697_CMP $flatten\soc.\cpu.$procmux$1696_CMP $flatten\soc.\cpu.$procmux$1694_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2332: { \soc.cpu.is_slli_srli_srai $auto$opt_reduce.cc:134:opt_pmux$5090 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2374: { $flatten\soc.\cpu.$eq$picorv32.v:1308$986_Y $flatten\soc.\cpu.$procmux$1697_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2514: { $flatten\soc.\cpu.$eq$picorv32.v:1308$986_Y $flatten\soc.\cpu.$procmux$1699_CMP $flatten\soc.\cpu.$procmux$1697_CMP $auto$opt_reduce.cc:134:opt_pmux$5092 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2537: $auto$opt_reduce.cc:134:opt_pmux$5094
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2620: { \soc.cpu.instr_trap $auto$opt_reduce.cc:134:opt_pmux$5098 $flatten\soc.\cpu.$logic_and$picorv32.v:1697$1094_Y \soc.cpu.is_slli_srli_srai $auto$opt_reduce.cc:134:opt_pmux$5096 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2792: { $flatten\soc.\cpu.$eq$picorv32.v:1308$986_Y $flatten\soc.\cpu.$procmux$1699_CMP $flatten\soc.\cpu.$procmux$1698_CMP $flatten\soc.\cpu.$procmux$1696_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2818: { $flatten\soc.\cpu.$logic_and$picorv32.v:1697$1094_Y $auto$opt_reduce.cc:134:opt_pmux$5102 $auto$opt_reduce.cc:134:opt_pmux$5100 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3002: { $auto$opt_reduce.cc:134:opt_pmux$5106 $auto$opt_reduce.cc:134:opt_pmux$5104 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3055: { \soc.cpu.is_lui_auipc_jal $auto$opt_reduce.cc:134:opt_pmux$5108 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3172: $auto$opt_reduce.cc:134:opt_pmux$5110
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3262: { $flatten\soc.\cpu.$procmux$3259_CMP $flatten\soc.\cpu.$procmux$3277_CMP $flatten\soc.\cpu.$procmux$3255_CMP $auto$opt_reduce.cc:134:opt_pmux$5112 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3280: $auto$opt_reduce.cc:134:opt_pmux$5114
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3348: { $flatten\soc.\cpu.$procmux$3259_CMP $flatten\soc.\cpu.$procmux$3277_CMP $flatten\soc.\cpu.$procmux$3255_CMP $auto$opt_reduce.cc:134:opt_pmux$5116 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3366: { $flatten\soc.\cpu.$procmux$3259_CMP $auto$opt_reduce.cc:134:opt_pmux$5118 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3414: { $auto$opt_reduce.cc:134:opt_pmux$5120 $flatten\soc.\cpu.$procmux$3277_CMP $flatten\soc.\cpu.$procmux$3255_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3435: $auto$opt_reduce.cc:134:opt_pmux$5122
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3556: { $flatten\soc.\cpu.$procmux$3564_CMP $auto$opt_reduce.cc:134:opt_pmux$5124 $flatten\soc.\cpu.$procmux$3277_CMP $flatten\soc.\cpu.$procmux$3255_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3568: $auto$opt_reduce.cc:134:opt_pmux$5126
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3724: $auto$opt_reduce.cc:134:opt_pmux$5128
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4111: { $flatten\soc.\cpu.$procmux$3255_CMP $auto$opt_reduce.cc:134:opt_pmux$5130 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4126: { $flatten\soc.\cpu.$procmux$3255_CMP $auto$opt_reduce.cc:134:opt_pmux$5132 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4144: $auto$opt_reduce.cc:134:opt_pmux$5134
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4157: $auto$opt_reduce.cc:134:opt_pmux$5136
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4182: { $auto$opt_reduce.cc:134:opt_pmux$5138 $flatten\soc.\cpu.$procmux$3277_CMP $flatten\soc.\cpu.$procmux$3255_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4217: { $flatten\soc.\cpu.$procmux$3259_CMP $flatten\soc.\cpu.$procmux$3255_CMP $auto$opt_reduce.cc:134:opt_pmux$5140 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4232: { $flatten\soc.\cpu.$procmux$3277_CMP $flatten\soc.\cpu.$procmux$3255_CMP $auto$opt_reduce.cc:134:opt_pmux$5142 $flatten\soc.\cpu.$procmux$3263_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4259: { $flatten\soc.\cpu.$procmux$3259_CMP $auto$opt_reduce.cc:134:opt_pmux$5144 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4272: $auto$opt_reduce.cc:134:opt_pmux$5146
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4298: { $auto$opt_reduce.cc:134:opt_pmux$5150 $flatten\soc.\cpu.$procmux$3277_CMP $flatten\soc.\cpu.$procmux$3255_CMP $auto$opt_reduce.cc:134:opt_pmux$5148 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4317: { $flatten\soc.\cpu.$procmux$3259_CMP $auto$opt_reduce.cc:134:opt_pmux$5152 }
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\cpuregs.$procmux$1299:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248
      New ports: A=1'0, B=1'1, Y=$flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0]
      New connections: $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [31:1] = { $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:234$1244_EN[31:0]$1248 [0] }
    New ctrl vector for $pmux cell $flatten\soc.\simpleuart.$procmux$4763: $auto$opt_reduce.cc:134:opt_pmux$5154
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.$procmux$4594: { $flatten\soc.\spimemio.$procmux$4437_CMP $auto$opt_reduce.cc:134:opt_pmux$5156 $flatten\soc.\spimemio.$procmux$4423_CMP $flatten\soc.\spimemio.$procmux$4420_CMP $flatten\soc.\spimemio.$procmux$4417_CMP $flatten\soc.\spimemio.$procmux$4414_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1401: $auto$opt_reduce.cc:134:opt_pmux$5158
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$1738: { $flatten\soc.\cpu.$eq$picorv32.v:1308$986_Y $auto$opt_reduce.cc:134:opt_pmux$5160 }
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1546: { $flatten\soc.\spimemio.\xfer.$procmux$1404_CMP $auto$opt_reduce.cc:134:opt_pmux$5162 }
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1556: { $flatten\soc.\spimemio.\xfer.$procmux$1404_CMP $auto$opt_reduce.cc:134:opt_pmux$5164 }
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1565: $auto$opt_reduce.cc:134:opt_pmux$5166
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1573: $auto$opt_reduce.cc:134:opt_pmux$5168
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1581: $auto$opt_reduce.cc:134:opt_pmux$5170
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1589: $auto$opt_reduce.cc:134:opt_pmux$5172
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1598: { $flatten\soc.\spimemio.\xfer.$procmux$1404_CMP $auto$opt_reduce.cc:134:opt_pmux$5174 }
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1608: { $flatten\soc.\spimemio.\xfer.$procmux$1404_CMP $auto$opt_reduce.cc:134:opt_pmux$5176 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5089: { $flatten\soc.\cpu.$logic_and$picorv32.v:1697$1094_Y \soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi \soc.cpu.is_lui_auipc_jal \soc.cpu.instr_trap \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5093: { \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5097: { \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5101: { \soc.cpu.is_slli_srli_srai \soc.cpu.instr_trap \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5105: { $flatten\soc.\cpu.$logic_and$picorv32.v:1697$1094_Y \soc.cpu.is_slli_srli_srai \soc.cpu.instr_trap \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5107: { \soc.cpu.instr_trap \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle }
  Optimizing cells in module \icesugar.
Performed a total of 55 changes.

7.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
<suppressed ~177 debug messages>
Removed a total of 59 cells.

7.11.6. Executing OPT_DFF pass (perform DFF optimizations).

7.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..
Removed 14 unused cells and 691 unused wires.
<suppressed ~21 debug messages>

7.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.

7.11.9. Rerunning OPT passes. (Maybe there is more to do..)

7.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \icesugar..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~260 debug messages>

7.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \icesugar.
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2142: $auto$opt_reduce.cc:134:opt_pmux$5178
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2159: { $flatten\soc.\cpu.$procmux$1697_CMP $auto$opt_reduce.cc:134:opt_pmux$5180 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2579: { $flatten\soc.\cpu.$eq$picorv32.v:1308$986_Y $flatten\soc.\cpu.$procmux$1699_CMP $flatten\soc.\cpu.$procmux$1698_CMP $flatten\soc.\cpu.$procmux$1697_CMP $flatten\soc.\cpu.$procmux$1696_CMP $auto$opt_reduce.cc:134:opt_pmux$5182 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3450: $auto$opt_reduce.cc:134:opt_pmux$5184
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4155: { $flatten\soc.\cpu.$procmux$3279_CMP $auto$opt_reduce.cc:134:opt_pmux$5186 }
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.$procmux$4399: $auto$opt_reduce.cc:134:opt_pmux$5188
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.$procmux$4501: { $flatten\soc.\spimemio.$procmux$4437_CMP $auto$opt_reduce.cc:134:opt_pmux$5190 $flatten\soc.\spimemio.$procmux$4414_CMP }
  Optimizing cells in module \icesugar.
Performed a total of 7 changes.

7.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

7.11.13. Executing OPT_DFF pass (perform DFF optimizations).

7.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

7.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.

7.11.16. Rerunning OPT passes. (Maybe there is more to do..)

7.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \icesugar..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~260 debug messages>

7.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \icesugar.
Performed a total of 0 changes.

7.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
Removed a total of 0 cells.

7.11.20. Executing OPT_DFF pass (perform DFF optimizations).

7.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..

7.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.

7.11.23. Finished OPT passes. (There is nothing left to do.)

7.12. Executing FSM pass (extract and optimize FSM).

7.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register icesugar.soc.cpu.cpu_state.
Not marking icesugar.soc.cpu.irq_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking icesugar.soc.cpu.mem_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register icesugar.soc.cpu.mem_wordsize.
Not marking icesugar.soc.spimemio.din_tag as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register icesugar.soc.spimemio.state.

7.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\soc.cpu.cpu_state' from module `\icesugar'.
  found $dff cell for state register: $flatten\soc.\cpu.$procdff$4914
  root of input selection tree: $flatten\soc.\cpu.$0\cpu_state[7:0]
  found ctrl input: $flatten\soc.\cpu.$logic_and$picorv32.v:1932$1172_Y
  found ctrl input: $flatten\soc.\cpu.$logic_and$picorv32.v:1916$1155_Y
  found ctrl input: \soc.cpu.resetn
  found state code: 8'01000000
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$5178
  found ctrl input: $flatten\soc.\cpu.$procmux$1696_CMP
  found ctrl input: $flatten\soc.\cpu.$procmux$1697_CMP
  found ctrl input: $flatten\soc.\cpu.$procmux$1698_CMP
  found ctrl input: $flatten\soc.\cpu.$procmux$1699_CMP
  found ctrl input: $flatten\soc.\cpu.$eq$picorv32.v:1308$986_Y
  found ctrl input: $flatten\soc.\cpu.$logic_or$picorv32.v:1858$1140_Y
  found ctrl input: $flatten\soc.\cpu.$logic_and$picorv32.v:1873$1144_Y
  found ctrl input: $flatten\soc.\cpu.$eq$picorv32.v:1832$1122_Y
  found ctrl input: \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
  found ctrl input: \soc.cpu.mem_done
  found ctrl input: \soc.cpu.is_sll_srl_sra
  found ctrl input: \soc.cpu.is_sb_sh_sw
  found state code: 8'00001000
  found state code: 8'00000100
  found state code: 8'00000010
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$5096
  found ctrl input: \soc.cpu.is_slli_srli_srai
  found ctrl input: $flatten\soc.\cpu.$logic_and$picorv32.v:1697$1094_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$5094
  found ctrl input: \soc.cpu.instr_trap
  found state code: 8'00000001
  found ctrl input: $flatten\soc.\cpu.$logic_and$picorv32.v:1620$1080_Y
  found state code: 8'10000000
  found ctrl input: $flatten\soc.\cpu.$logic_and$picorv32.v:1539$1057_Y
  found ctrl input: $flatten\soc.\cpu.$logic_and$picorv32.v:1549$1065_Y
  found ctrl input: \soc.cpu.decoder_trigger
  found ctrl input: \soc.cpu.instr_jal
  found state code: 8'00100000
  found ctrl input: $flatten\soc.\cpu.$logic_and$picorv32.v:1924$1165_Y
  found ctrl input: $flatten\soc.\cpu.$logic_and$picorv32.v:1917$1158_Y
  found ctrl input: $flatten\soc.\cpu.$logic_and$picorv32.v:1919$1162_Y
  found ctrl output: $flatten\soc.\cpu.$eq$picorv32.v:1308$986_Y
  found ctrl output: $flatten\soc.\cpu.$procmux$1694_CMP
  found ctrl output: $flatten\soc.\cpu.$procmux$1695_CMP
  found ctrl output: $flatten\soc.\cpu.$procmux$1696_CMP
  found ctrl output: $flatten\soc.\cpu.$procmux$1697_CMP
  found ctrl output: $flatten\soc.\cpu.$procmux$1698_CMP
  found ctrl output: $flatten\soc.\cpu.$procmux$1699_CMP
  found ctrl output: $flatten\soc.\cpu.$procmux$1701_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$5096 $auto$opt_reduce.cc:134:opt_pmux$5094 $auto$opt_reduce.cc:134:opt_pmux$5178 $flatten\soc.\cpu.$logic_and$picorv32.v:1932$1172_Y $flatten\soc.\cpu.$logic_and$picorv32.v:1924$1165_Y $flatten\soc.\cpu.$logic_and$picorv32.v:1919$1162_Y $flatten\soc.\cpu.$logic_and$picorv32.v:1917$1158_Y $flatten\soc.\cpu.$logic_and$picorv32.v:1916$1155_Y $flatten\soc.\cpu.$logic_and$picorv32.v:1873$1144_Y $flatten\soc.\cpu.$logic_or$picorv32.v:1858$1140_Y $flatten\soc.\cpu.$eq$picorv32.v:1832$1122_Y $flatten\soc.\cpu.$logic_and$picorv32.v:1697$1094_Y $flatten\soc.\cpu.$logic_and$picorv32.v:1620$1080_Y $flatten\soc.\cpu.$logic_and$picorv32.v:1549$1065_Y $flatten\soc.\cpu.$logic_and$picorv32.v:1539$1057_Y \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu \soc.cpu.is_sll_srl_sra \soc.cpu.is_sb_sh_sw \soc.cpu.is_slli_srli_srai \soc.cpu.decoder_trigger \soc.cpu.instr_trap \soc.cpu.instr_jal \soc.cpu.mem_done \soc.cpu.resetn }
  ctrl outputs: { $flatten\soc.\cpu.$procmux$1701_CMP $flatten\soc.\cpu.$procmux$1699_CMP $flatten\soc.\cpu.$procmux$1698_CMP $flatten\soc.\cpu.$procmux$1697_CMP $flatten\soc.\cpu.$procmux$1696_CMP $flatten\soc.\cpu.$procmux$1695_CMP $flatten\soc.\cpu.$procmux$1694_CMP $flatten\soc.\cpu.$0\cpu_state[7:0] $flatten\soc.\cpu.$eq$picorv32.v:1308$986_Y }
  transition: 8'10000000 24'---0---0---------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 24'---0---0---------------1 -> 8'10000000 16'1000000100000000
  transition: 8'10000000 24'---00-01---------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 24'---00-01---------------1 -> 8'10000000 16'1000000100000000
  transition: 8'10000000 24'---00011---------------- -> 8'10000000 16'1000000100000000
  transition: 8'10000000 24'---00111---------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 24'---00111---------------1 -> 8'10000000 16'1000000100000000
  transition: 8'10000000 24'---010-1---------------- -> 8'10000000 16'1000000100000000
  transition: 8'10000000 24'---01101---------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 24'---01101---------------1 -> 8'10000000 16'1000000100000000
  transition: 8'10000000 24'---01111---------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 24'---01111---------------1 -> 8'10000000 16'1000000100000000
  transition: 8'10000000 24'---1-0------------------ -> 8'10000000 16'1000000100000000
  transition: 8'10000000 24'---1-1-0---------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 24'---1-1-0---------------1 -> 8'10000000 16'1000000100000000
  transition: 8'10000000 24'---10101---------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 24'---10101---------------1 -> 8'10000000 16'1000000100000000
  transition: 8'10000000 24'---10111---------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 24'---10111---------------1 -> 8'10000000 16'1000000100000000
  transition: 8'10000000 24'---11101---------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 24'---11101---------------1 -> 8'10000000 16'1000000100000000
  transition: 8'10000000 24'---11111---------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 24'---11111---------------1 -> 8'10000000 16'1000000100000000
  transition: 8'01000000 24'---0---0---------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---0---0-----00----0---1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---0---0-----00----1-0-1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 24'---0---0-----00----1-1-1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---0---0-----10--------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---0---0------1--------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---00-01---------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---00-01-----00----0---1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---00-01-----00----1-0-1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 24'---00-01-----00----1-1-1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---00-01-----10--------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---00-01------1--------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---00011---------------- -> 8'10000000 16'0000000100000001
  transition: 8'01000000 24'---00111---------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---00111-----00----0---1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---00111-----00----1-0-1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 24'---00111-----00----1-1-1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---00111-----10--------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---00111------1--------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---010-1---------------- -> 8'10000000 16'0000000100000001
  transition: 8'01000000 24'---01101---------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---01101-----00----0---1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---01101-----00----1-0-1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 24'---01101-----00----1-1-1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---01101-----10--------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---01101------1--------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---01111---------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---01111-----00----0---1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---01111-----00----1-0-1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 24'---01111-----00----1-1-1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---01111-----10--------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---01111------1--------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---1-0------------------ -> 8'10000000 16'0000000100000001
  transition: 8'01000000 24'---1-1-0---------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---1-1-0-----00----0---1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---1-1-0-----00----1-0-1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 24'---1-1-0-----00----1-1-1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---1-1-0-----10--------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---1-1-0------1--------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---10101---------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---10101-----00----0---1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---10101-----00----1-0-1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 24'---10101-----00----1-1-1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---10101-----10--------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---10101------1--------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---10111---------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---10111-----00----0---1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---10111-----00----1-0-1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 24'---10111-----00----1-1-1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---10111-----10--------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---10111------1--------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---11101---------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---11101-----00----0---1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---11101-----00----1-0-1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 24'---11101-----00----1-1-1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---11101-----10--------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---11101------1--------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---11111---------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---11111-----00----0---1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---11111-----00----1-0-1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 24'---11111-----00----1-1-1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---11111-----10--------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 24'---11111------1--------1 -> 8'01000000 16'0000000010000001
  transition: 8'00100000 24'---0---0---------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'00-0---0---0----000-0--1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 24'00-0---0---0-----10-0--1 -> 8'00000010 16'0100000000000100
  transition: 8'00100000 24'00-0---0---0----1-0-0--1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 24'---0---0----0-------1--1 -> 8'10000000 16'0100000100000000
  transition: 8'00100000 24'---0---0----1-------1--1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'-1-0---0---------------1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'---0---0---1-----------1 -> 8'00000001 16'0100000000000010
  transition: 8'00100000 24'---0---0----------1----1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 24'1--0---0---------------1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 24'---00-01---------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'00-00-01---0----000-0--1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 24'00-00-01---0-----10-0--1 -> 8'00000010 16'0100000000000100
  transition: 8'00100000 24'00-00-01---0----1-0-0--1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 24'---00-01----0-------1--1 -> 8'10000000 16'0100000100000000
  transition: 8'00100000 24'---00-01----1-------1--1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'-1-00-01---------------1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'---00-01---1-----------1 -> 8'00000001 16'0100000000000010
  transition: 8'00100000 24'---00-01----------1----1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 24'1--00-01---------------1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 24'---00011---------------- -> 8'10000000 16'0100000100000000
  transition: 8'00100000 24'---00111---------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'00-00111---0----000-0--1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 24'00-00111---0-----10-0--1 -> 8'00000010 16'0100000000000100
  transition: 8'00100000 24'00-00111---0----1-0-0--1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 24'---00111----0-------1--1 -> 8'10000000 16'0100000100000000
  transition: 8'00100000 24'---00111----1-------1--1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'-1-00111---------------1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'---00111---1-----------1 -> 8'00000001 16'0100000000000010
  transition: 8'00100000 24'---00111----------1----1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 24'1--00111---------------1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 24'---010-1---------------- -> 8'10000000 16'0100000100000000
  transition: 8'00100000 24'---01101---------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'00-01101---0----000-0--1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 24'00-01101---0-----10-0--1 -> 8'00000010 16'0100000000000100
  transition: 8'00100000 24'00-01101---0----1-0-0--1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 24'---01101----0-------1--1 -> 8'10000000 16'0100000100000000
  transition: 8'00100000 24'---01101----1-------1--1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'-1-01101---------------1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'---01101---1-----------1 -> 8'00000001 16'0100000000000010
  transition: 8'00100000 24'---01101----------1----1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 24'1--01101---------------1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 24'---01111---------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'00-01111---0----000-0--1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 24'00-01111---0-----10-0--1 -> 8'00000010 16'0100000000000100
  transition: 8'00100000 24'00-01111---0----1-0-0--1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 24'---01111----0-------1--1 -> 8'10000000 16'0100000100000000
  transition: 8'00100000 24'---01111----1-------1--1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'-1-01111---------------1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'---01111---1-----------1 -> 8'00000001 16'0100000000000010
  transition: 8'00100000 24'---01111----------1----1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 24'1--01111---------------1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 24'---1-0------------------ -> 8'10000000 16'0100000100000000
  transition: 8'00100000 24'---1-1-0---------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'00-1-1-0---0----000-0--1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 24'00-1-1-0---0-----10-0--1 -> 8'00000010 16'0100000000000100
  transition: 8'00100000 24'00-1-1-0---0----1-0-0--1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 24'---1-1-0----0-------1--1 -> 8'10000000 16'0100000100000000
  transition: 8'00100000 24'---1-1-0----1-------1--1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'-1-1-1-0---------------1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'---1-1-0---1-----------1 -> 8'00000001 16'0100000000000010
  transition: 8'00100000 24'---1-1-0----------1----1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 24'1--1-1-0---------------1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 24'---10101---------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'00-10101---0----000-0--1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 24'00-10101---0-----10-0--1 -> 8'00000010 16'0100000000000100
  transition: 8'00100000 24'00-10101---0----1-0-0--1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 24'---10101----0-------1--1 -> 8'10000000 16'0100000100000000
  transition: 8'00100000 24'---10101----1-------1--1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'-1-10101---------------1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'---10101---1-----------1 -> 8'00000001 16'0100000000000010
  transition: 8'00100000 24'---10101----------1----1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 24'1--10101---------------1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 24'---10111---------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'00-10111---0----000-0--1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 24'00-10111---0-----10-0--1 -> 8'00000010 16'0100000000000100
  transition: 8'00100000 24'00-10111---0----1-0-0--1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 24'---10111----0-------1--1 -> 8'10000000 16'0100000100000000
  transition: 8'00100000 24'---10111----1-------1--1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'-1-10111---------------1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'---10111---1-----------1 -> 8'00000001 16'0100000000000010
  transition: 8'00100000 24'---10111----------1----1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 24'1--10111---------------1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 24'---11101---------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'00-11101---0----000-0--1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 24'00-11101---0-----10-0--1 -> 8'00000010 16'0100000000000100
  transition: 8'00100000 24'00-11101---0----1-0-0--1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 24'---11101----0-------1--1 -> 8'10000000 16'0100000100000000
  transition: 8'00100000 24'---11101----1-------1--1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'-1-11101---------------1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'---11101---1-----------1 -> 8'00000001 16'0100000000000010
  transition: 8'00100000 24'---11101----------1----1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 24'1--11101---------------1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 24'---11111---------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'00-11111---0----000-0--1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 24'00-11111---0-----10-0--1 -> 8'00000010 16'0100000000000100
  transition: 8'00100000 24'00-11111---0----1-0-0--1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 24'---11111----0-------1--1 -> 8'10000000 16'0100000100000000
  transition: 8'00100000 24'---11111----1-------1--1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'-1-11111---------------1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 24'---11111---1-----------1 -> 8'00000001 16'0100000000000010
  transition: 8'00100000 24'---11111----------1----1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 24'1--11111---------------1 -> 8'00001000 16'0100000000010000
  transition: 8'00001000 24'---0---0---------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---0---0-------0-------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---0---0-------1------01 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 24'---0---0-------1------11 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---00-01---------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---00-01-------0-------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---00-01-------1------01 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 24'---00-01-------1------11 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---00011---------------- -> 8'10000000 16'0001000100000000
  transition: 8'00001000 24'---00111---------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---00111-------0-------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---00111-------1------01 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 24'---00111-------1------11 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---010-1---------------- -> 8'10000000 16'0001000100000000
  transition: 8'00001000 24'---01101---------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---01101-------0-------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---01101-------1------01 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 24'---01101-------1------11 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---01111---------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---01111-------0-------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---01111-------1------01 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 24'---01111-------1------11 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---1-0------------------ -> 8'10000000 16'0001000100000000
  transition: 8'00001000 24'---1-1-0---------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---1-1-0-------0-------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---1-1-0-------1------01 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 24'---1-1-0-------1------11 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---10101---------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---10101-------0-------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---10101-------1------01 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 24'---10101-------1------11 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---10111---------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---10111-------0-------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---10111-------1------01 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 24'---10111-------1------11 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---11101---------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---11101-------0-------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---11101-------1------01 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 24'---11101-------1------11 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---11111---------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---11111-------0-------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 24'---11111-------1------01 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 24'---11111-------1------11 -> 8'01000000 16'0001000010000000
  transition: 8'00000100 24'---0---0---------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 24'---0---0--0------------1 -> 8'00000100 16'0000100000001000
  transition: 8'00000100 24'---0---0--1------------1 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 24'---00-01---------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 24'---00-01--0------------1 -> 8'00000100 16'0000100000001000
  transition: 8'00000100 24'---00-01--1------------1 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 24'---00011---------------- -> 8'10000000 16'0000100100000000
  transition: 8'00000100 24'---00111---------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 24'---00111--0------------1 -> 8'00000100 16'0000100000001000
  transition: 8'00000100 24'---00111--1------------1 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 24'---010-1---------------- -> 8'10000000 16'0000100100000000
  transition: 8'00000100 24'---01101---------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 24'---01101--0------------1 -> 8'00000100 16'0000100000001000
  transition: 8'00000100 24'---01101--1------------1 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 24'---01111---------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 24'---01111--0------------1 -> 8'00000100 16'0000100000001000
  transition: 8'00000100 24'---01111--1------------1 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 24'---1-0------------------ -> 8'10000000 16'0000100100000000
  transition: 8'00000100 24'---1-1-0---------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 24'---1-1-0--0------------1 -> 8'00000100 16'0000100000001000
  transition: 8'00000100 24'---1-1-0--1------------1 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 24'---10101---------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 24'---10101--0------------1 -> 8'00000100 16'0000100000001000
  transition: 8'00000100 24'---10101--1------------1 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 24'---10111---------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 24'---10111--0------------1 -> 8'00000100 16'0000100000001000
  transition: 8'00000100 24'---10111--1------------1 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 24'---11101---------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 24'---11101--0------------1 -> 8'00000100 16'0000100000001000
  transition: 8'00000100 24'---11101--1------------1 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 24'---11111---------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 24'---11111--0------------1 -> 8'00000100 16'0000100000001000
  transition: 8'00000100 24'---11111--1------------1 -> 8'01000000 16'0000100010000000
  transition: 8'00000010 24'---0---0---------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 24'---0---0-0-------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 24'---0---001-------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 24'---0---011-------------1 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 24'---00-01---------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 24'---00-01-0-------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 24'---00-0101-------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 24'---00-0111-------------1 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 24'---00011---------------- -> 8'10000000 16'0000010100000000
  transition: 8'00000010 24'---00111---------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 24'---00111-0-------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 24'---0011101-------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 24'---0011111-------------1 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 24'---010-1---------------- -> 8'10000000 16'0000010100000000
  transition: 8'00000010 24'---01101---------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 24'---01101-0-------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 24'---0110101-------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 24'---0110111-------------1 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 24'---01111---------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 24'---01111-0-------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 24'---0111101-------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 24'---0111111-------------1 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 24'---1-0------------------ -> 8'10000000 16'0000010100000000
  transition: 8'00000010 24'---1-1-0---------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 24'---1-1-0-0-------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 24'---1-1-001-------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 24'---1-1-011-------------1 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 24'---10101---------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 24'---10101-0-------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 24'---1010101-------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 24'---1010111-------------1 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 24'---10111---------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 24'---10111-0-------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 24'---1011101-------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 24'---1011111-------------1 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 24'---11101---------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 24'---11101-0-------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 24'---1110101-------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 24'---1110111-------------1 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 24'---11111---------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 24'---11111-0-------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 24'---1111101-------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 24'---1111111-------------1 -> 8'01000000 16'0000010010000000
  transition: 8'00000001 24'---0---0---------------0 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 24'---0---0-0-------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 24'---0---001-------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 24'---0---011-------------1 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 24'---00-01---------------0 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 24'---00-01-0-------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 24'---00-0101-------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 24'---00-0111-------------1 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 24'---00011---------------- -> 8'10000000 16'0000001100000000
  transition: 8'00000001 24'---00111---------------0 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 24'---00111-0-------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 24'---0011101-------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 24'---0011111-------------1 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 24'---010-1---------------- -> 8'10000000 16'0000001100000000
  transition: 8'00000001 24'---01101---------------0 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 24'---01101-0-------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 24'---0110101-------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 24'---0110111-------------1 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 24'---01111---------------0 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 24'---01111-0-------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 24'---0111101-------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 24'---0111111-------------1 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 24'---1-0------------------ -> 8'10000000 16'0000001100000000
  transition: 8'00000001 24'---1-1-0---------------0 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 24'---1-1-0-0-------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 24'---1-1-001-------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 24'---1-1-011-------------1 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 24'---10101---------------0 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 24'---10101-0-------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 24'---1010101-------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 24'---1010111-------------1 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 24'---10111---------------0 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 24'---10111-0-------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 24'---1011101-------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 24'---1011111-------------1 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 24'---11101---------------0 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 24'---11101-0-------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 24'---1110101-------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 24'---1110111-------------1 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 24'---11111---------------0 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 24'---11111-0-------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 24'---1111101-------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 24'---1111111-------------1 -> 8'01000000 16'0000001010000000
Extracting FSM `\soc.cpu.mem_wordsize' from module `\icesugar'.
  found $dff cell for state register: $flatten\soc.\cpu.$procdff$4901
  root of input selection tree: $flatten\soc.\cpu.$0\mem_wordsize[1:0]
  found ctrl input: \soc.cpu.resetn
  found ctrl input: $flatten\soc.\cpu.$procmux$1694_CMP
  found ctrl input: $flatten\soc.\cpu.$procmux$1695_CMP
  found ctrl input: $flatten\soc.\cpu.$eq$picorv32.v:1308$986_Y
  found ctrl input: $flatten\soc.\cpu.$logic_or$picorv32.v:1858$1140_Y
  found ctrl input: \soc.cpu.mem_do_rdata
  found ctrl input: \soc.cpu.instr_lw
  found ctrl input: $flatten\soc.\cpu.$logic_or$picorv32.v:1888$1149_Y
  found ctrl input: $flatten\soc.\cpu.$logic_or$picorv32.v:1887$1148_Y
  found state code: 2'00
  found state code: 2'01
  found state code: 2'10
  found ctrl input: \soc.cpu.mem_do_wdata
  found ctrl input: \soc.cpu.instr_sw
  found ctrl input: \soc.cpu.instr_sh
  found ctrl input: \soc.cpu.instr_sb
  found ctrl output: $flatten\soc.\cpu.$eq$picorv32.v:1917$1156_Y
  found ctrl output: $flatten\soc.\cpu.$eq$picorv32.v:1924$1163_Y
  found ctrl output: $flatten\soc.\cpu.$procmux$4333_CMP
  ctrl inputs: { $flatten\soc.\cpu.$procmux$1695_CMP $flatten\soc.\cpu.$procmux$1694_CMP $flatten\soc.\cpu.$logic_or$picorv32.v:1888$1149_Y $flatten\soc.\cpu.$logic_or$picorv32.v:1887$1148_Y $flatten\soc.\cpu.$logic_or$picorv32.v:1858$1140_Y $flatten\soc.\cpu.$eq$picorv32.v:1308$986_Y \soc.cpu.instr_sw \soc.cpu.instr_sh \soc.cpu.instr_sb \soc.cpu.instr_lw \soc.cpu.mem_do_wdata \soc.cpu.mem_do_rdata \soc.cpu.resetn }
  ctrl outputs: { $flatten\soc.\cpu.$procmux$4333_CMP $flatten\soc.\cpu.$eq$picorv32.v:1924$1163_Y $flatten\soc.\cpu.$eq$picorv32.v:1917$1156_Y $flatten\soc.\cpu.$0\mem_wordsize[1:0] }
  transition:       2'00 13'------------0 ->       2'00 5'00100
  transition:       2'00 13'00---0------1 ->       2'00 5'00100
  transition:       2'00 13'-----1------1 ->       2'00 5'00100
  transition:       2'00 13'1---0-------1 ->       2'00 5'00100
  transition:       2'00 13'1---1-000-0-1 ->       2'00 5'00100
  transition:       2'00 13'1---1---1-0-1 ->       2'10 5'00110
  transition:       2'00 13'1---1--1--0-1 ->       2'01 5'00101
  transition:       2'00 13'1---1-1---0-1 ->       2'00 5'00100
  transition:       2'00 13'1---1-----1-1 ->       2'00 5'00100
  transition:       2'00 13'-1--0-------1 ->       2'00 5'00100
  transition:       2'00 13'-1001----0-01 ->       2'00 5'00100
  transition:       2'00 13'-1-11------01 ->       2'10 5'00110
  transition:       2'00 13'-11-1------01 ->       2'01 5'00101
  transition:       2'00 13'-1--1----1-01 ->       2'00 5'00100
  transition:       2'00 13'-1--1------11 ->       2'00 5'00100
  transition:       2'10 13'------------0 ->       2'10 5'10010
  transition:       2'10 13'00---0------1 ->       2'10 5'10010
  transition:       2'10 13'-----1------1 ->       2'00 5'10000
  transition:       2'10 13'1---0-------1 ->       2'10 5'10010
  transition:       2'10 13'1---1-000-0-1 ->       2'10 5'10010
  transition:       2'10 13'1---1---1-0-1 ->       2'10 5'10010
  transition:       2'10 13'1---1--1--0-1 ->       2'01 5'10001
  transition:       2'10 13'1---1-1---0-1 ->       2'00 5'10000
  transition:       2'10 13'1---1-----1-1 ->       2'10 5'10010
  transition:       2'10 13'-1--0-------1 ->       2'10 5'10010
  transition:       2'10 13'-1001----0-01 ->       2'10 5'10010
  transition:       2'10 13'-1-11------01 ->       2'10 5'10010
  transition:       2'10 13'-11-1------01 ->       2'01 5'10001
  transition:       2'10 13'-1--1----1-01 ->       2'00 5'10000
  transition:       2'10 13'-1--1------11 ->       2'10 5'10010
  transition:       2'01 13'------------0 ->       2'01 5'01001
  transition:       2'01 13'00---0------1 ->       2'01 5'01001
  transition:       2'01 13'-----1------1 ->       2'00 5'01000
  transition:       2'01 13'1---0-------1 ->       2'01 5'01001
  transition:       2'01 13'1---1-000-0-1 ->       2'01 5'01001
  transition:       2'01 13'1---1---1-0-1 ->       2'10 5'01010
  transition:       2'01 13'1---1--1--0-1 ->       2'01 5'01001
  transition:       2'01 13'1---1-1---0-1 ->       2'00 5'01000
  transition:       2'01 13'1---1-----1-1 ->       2'01 5'01001
  transition:       2'01 13'-1--0-------1 ->       2'01 5'01001
  transition:       2'01 13'-1001----0-01 ->       2'01 5'01001
  transition:       2'01 13'-1-11------01 ->       2'10 5'01010
  transition:       2'01 13'-11-1------01 ->       2'01 5'01001
  transition:       2'01 13'-1--1----1-01 ->       2'00 5'01000
  transition:       2'01 13'-1--1------11 ->       2'01 5'01001
Extracting FSM `\soc.spimemio.state' from module `\icesugar'.
  found $dff cell for state register: $flatten\soc.\spimemio.$procdff$5048
  root of input selection tree: $flatten\soc.\spimemio.$0\state[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: $flatten\soc.\spimemio.$logic_or$spimemio.v:211$502_Y
  found ctrl input: \soc.spimemio.jump
  found ctrl input: $flatten\soc.\spimemio.$procmux$4414_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4417_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4420_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4423_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4426_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4429_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4432_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4437_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4440_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4400_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4446_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4403_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4452_CMP
  found ctrl input: $flatten\soc.\spimemio.$logic_or$spimemio.v:350$520_Y
  found ctrl input: \soc.spimemio.xfer.din_ready
  found state code: 4'1001
  found state code: 4'1100
  found state code: 4'1011
  found state code: 4'1010
  found ctrl input: $flatten\soc.\spimemio.$logic_or$spimemio.v:310$516_Y
  found state code: 4'1000
  found state code: 4'0111
  found ctrl input: $flatten\soc.\spimemio.$logic_and$spimemio.v:282$515_Y
  found state code: 4'0110
  found state code: 4'0101
  found ctrl input: \soc.spimemio.dout_valid
  found state code: 4'0100
  found state code: 4'0011
  found state code: 4'0010
  found state code: 4'0001
  found ctrl input: \soc.spimemio.config_cont
  found state code: 4'0000
  found ctrl output: $flatten\soc.\spimemio.$procmux$4400_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4403_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4414_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4417_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4420_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4423_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4426_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4429_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4432_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4437_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4440_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4446_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4452_CMP
  ctrl inputs: { \soc.spimemio.xfer.din_ready $flatten\soc.\spimemio.$logic_or$spimemio.v:350$520_Y $flatten\soc.\spimemio.$logic_or$spimemio.v:310$516_Y $flatten\soc.\spimemio.$logic_and$spimemio.v:282$515_Y $flatten\soc.\spimemio.$logic_or$spimemio.v:211$502_Y \soc.spimemio.config_cont \soc.spimemio.jump \soc.spimemio.dout_valid }
  ctrl outputs: { $flatten\soc.\spimemio.$procmux$4452_CMP $flatten\soc.\spimemio.$procmux$4446_CMP $flatten\soc.\spimemio.$procmux$4440_CMP $flatten\soc.\spimemio.$procmux$4437_CMP $flatten\soc.\spimemio.$procmux$4432_CMP $flatten\soc.\spimemio.$procmux$4429_CMP $flatten\soc.\spimemio.$procmux$4426_CMP $flatten\soc.\spimemio.$procmux$4423_CMP $flatten\soc.\spimemio.$procmux$4420_CMP $flatten\soc.\spimemio.$procmux$4417_CMP $flatten\soc.\spimemio.$procmux$4414_CMP $flatten\soc.\spimemio.$procmux$4403_CMP $flatten\soc.\spimemio.$procmux$4400_CMP $flatten\soc.\spimemio.$0\state[3:0] }
  transition:     4'0000 8'0---0-0- ->     4'0000 17'10000000000000000
  transition:     4'0000 8'1---0-0- ->     4'0001 17'10000000000000001
  transition:     4'0000 8'----001- ->     4'0100 17'10000000000000100
  transition:     4'0000 8'----011- ->     4'0101 17'10000000000000101
  transition:     4'0000 8'----1--- ->     4'0000 17'10000000000000000
  transition:     4'1000 8'0---0-0- ->     4'1000 17'00000010000001000
  transition:     4'1000 8'1---0-0- ->     4'1001 17'00000010000001001
  transition:     4'1000 8'----001- ->     4'0100 17'00000010000000100
  transition:     4'1000 8'----011- ->     4'0101 17'00000010000000101
  transition:     4'1000 8'----1--- ->     4'0000 17'00000010000000000
  transition:     4'0100 8'0---0-0- ->     4'0100 17'00100000000000100
  transition:     4'0100 8'1---0-0- ->     4'0101 17'00100000000000101
  transition:     4'0100 8'----001- ->     4'0100 17'00100000000000100
  transition:     4'0100 8'----011- ->     4'0101 17'00100000000000101
  transition:     4'0100 8'----1--- ->     4'0000 17'00100000000000000
  transition:     4'1100 8'-0--0-0- ->     4'1100 17'00000000001001100
  transition:     4'1100 8'01--0-0- ->     4'1100 17'00000000001001100
  transition:     4'1100 8'11--0-0- ->     4'1001 17'00000000001001001
  transition:     4'1100 8'----001- ->     4'0100 17'00000000001000100
  transition:     4'1100 8'----011- ->     4'0101 17'00000000001000101
  transition:     4'1100 8'----1--- ->     4'0000 17'00000000001000000
  transition:     4'0010 8'0---0-0- ->     4'0010 17'01000000000000010
  transition:     4'0010 8'1---0-0- ->     4'0011 17'01000000000000011
  transition:     4'0010 8'----001- ->     4'0100 17'01000000000000100
  transition:     4'0010 8'----011- ->     4'0101 17'01000000000000101
  transition:     4'0010 8'----1--- ->     4'0000 17'01000000000000000
  transition:     4'1010 8'0---0-0- ->     4'1010 17'00000000100001010
  transition:     4'1010 8'1---0-0- ->     4'1011 17'00000000100001011
  transition:     4'1010 8'----001- ->     4'0100 17'00000000100000100
  transition:     4'1010 8'----011- ->     4'0101 17'00000000100000101
  transition:     4'1010 8'----1--- ->     4'0000 17'00000000100000000
  transition:     4'0110 8'0---0-0- ->     4'0110 17'00001000000000110
  transition:     4'0110 8'1---0-0- ->     4'0111 17'00001000000000111
  transition:     4'0110 8'----001- ->     4'0100 17'00001000000000100
  transition:     4'0110 8'----011- ->     4'0101 17'00001000000000101
  transition:     4'0110 8'----1--- ->     4'0000 17'00001000000000000
  transition:     4'0001 8'----0-00 ->     4'0001 17'00000000000100001
  transition:     4'0001 8'----0-01 ->     4'0010 17'00000000000100010
  transition:     4'0001 8'----001- ->     4'0100 17'00000000000100100
  transition:     4'0001 8'----011- ->     4'0101 17'00000000000100101
  transition:     4'0001 8'----1--- ->     4'0000 17'00000000000100000
  transition:     4'1001 8'0---0-0- ->     4'1001 17'00000001000001001
  transition:     4'1001 8'1---0-0- ->     4'1010 17'00000001000001010
  transition:     4'1001 8'----001- ->     4'0100 17'00000001000000100
  transition:     4'1001 8'----011- ->     4'0101 17'00000001000000101
  transition:     4'1001 8'----1--- ->     4'0000 17'00000001000000000
  transition:     4'0101 8'---00-0- ->     4'0101 17'00010000000000101
  transition:     4'0101 8'0--10-0- ->     4'0101 17'00010000000000101
  transition:     4'0101 8'1--10-0- ->     4'0110 17'00010000000000110
  transition:     4'0101 8'----001- ->     4'0100 17'00010000000000100
  transition:     4'0101 8'----011- ->     4'0101 17'00010000000000101
  transition:     4'0101 8'----1--- ->     4'0000 17'00010000000000000
  transition:     4'0011 8'----0-00 ->     4'0011 17'00000000000010011
  transition:     4'0011 8'----0-01 ->     4'0100 17'00000000000010100
  transition:     4'0011 8'----001- ->     4'0100 17'00000000000010100
  transition:     4'0011 8'----011- ->     4'0101 17'00000000000010101
  transition:     4'0011 8'----1--- ->     4'0000 17'00000000000010000
  transition:     4'1011 8'0---0-0- ->     4'1011 17'00000000010001011
  transition:     4'1011 8'1---0-0- ->     4'1100 17'00000000010001100
  transition:     4'1011 8'----001- ->     4'0100 17'00000000010000100
  transition:     4'1011 8'----011- ->     4'0101 17'00000000010000101
  transition:     4'1011 8'----1--- ->     4'0000 17'00000000010000000
  transition:     4'0111 8'0---0-0- ->     4'0111 17'00000100000000111
  transition:     4'0111 8'1-0-0-0- ->     4'1001 17'00000100000001001
  transition:     4'0111 8'1-1-0-0- ->     4'1000 17'00000100000001000
  transition:     4'0111 8'----001- ->     4'0100 17'00000100000000100
  transition:     4'0111 8'----011- ->     4'0101 17'00000100000000101
  transition:     4'0111 8'----1--- ->     4'0000 17'00000100000000000

7.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\soc.spimemio.state$5206' from module `\icesugar'.
Optimizing FSM `$fsm$\soc.cpu.mem_wordsize$5201' from module `\icesugar'.
Optimizing FSM `$fsm$\soc.cpu.cpu_state$5191' from module `\icesugar'.
  Merging pattern 24'---10101---------------1 and 24'---10111---------------1 from group (0 0 16'1000000100000000).
  Merging pattern 24'---01101---------------1 and 24'---01111---------------1 from group (0 0 16'1000000100000000).
  Merging pattern 24'---11101---------------1 and 24'---11111---------------1 from group (0 0 16'1000000100000000).
  Merging pattern 24'---10111---------------1 and 24'---10101---------------1 from group (0 0 16'1000000100000000).
  Merging pattern 24'---01111---------------1 and 24'---01101---------------1 from group (0 0 16'1000000100000000).
  Merging pattern 24'---11111---------------1 and 24'---11101---------------1 from group (0 0 16'1000000100000000).
  Merging pattern 24'---101-1---------------1 and 24'---111-1---------------1 from group (0 0 16'1000000100000000).
  Merging pattern 24'---111-1---------------1 and 24'---101-1---------------1 from group (0 0 16'1000000100000000).
  Merging pattern 24'---1-1-0---------------1 and 24'---1-1-1---------------1 from group (0 0 16'1000000100000000).
  Merging pattern 24'---1-1-1---------------1 and 24'---1-1-0---------------1 from group (0 0 16'1000000100000000).
  Merging pattern 24'---10101---------------0 and 24'---10111---------------0 from group (0 1 16'1000000010000000).
  Merging pattern 24'---01101---------------0 and 24'---01111---------------0 from group (0 1 16'1000000010000000).
  Merging pattern 24'---11101---------------0 and 24'---11111---------------0 from group (0 1 16'1000000010000000).
  Merging pattern 24'---10111---------------0 and 24'---10101---------------0 from group (0 1 16'1000000010000000).
  Merging pattern 24'---01111---------------0 and 24'---01101---------------0 from group (0 1 16'1000000010000000).
  Merging pattern 24'---11111---------------0 and 24'---11101---------------0 from group (0 1 16'1000000010000000).
  Merging pattern 24'---101-1---------------0 and 24'---111-1---------------0 from group (0 1 16'1000000010000000).
  Merging pattern 24'---111-1---------------0 and 24'---101-1---------------0 from group (0 1 16'1000000010000000).
  Merging pattern 24'---1-1-0---------------0 and 24'---1-1-1---------------0 from group (0 1 16'1000000010000000).
  Merging pattern 24'---1-1-1---------------0 and 24'---1-1-0---------------0 from group (0 1 16'1000000010000000).
  Merging pattern 24'---10101---------------0 and 24'---10111---------------0 from group (1 1 16'0000000010000001).
  Merging pattern 24'---01101---------------0 and 24'---01111---------------0 from group (1 1 16'0000000010000001).
  Merging pattern 24'---11101---------------0 and 24'---11111---------------0 from group (1 1 16'0000000010000001).
  Merging pattern 24'---10111---------------0 and 24'---10101---------------0 from group (1 1 16'0000000010000001).
  Merging pattern 24'---01111---------------0 and 24'---01101---------------0 from group (1 1 16'0000000010000001).
  Merging pattern 24'---11111---------------0 and 24'---11101---------------0 from group (1 1 16'0000000010000001).
  Merging pattern 24'---10101-----00----1-1-1 and 24'---10111-----00----1-1-1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---01101-----00----1-1-1 and 24'---01111-----00----1-1-1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---11101-----00----1-1-1 and 24'---11111-----00----1-1-1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---10111-----00----1-1-1 and 24'---10101-----00----1-1-1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---01111-----00----1-1-1 and 24'---01101-----00----1-1-1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---11111-----00----1-1-1 and 24'---11101-----00----1-1-1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---10101-----00----0---1 and 24'---10111-----00----0---1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---01101-----00----0---1 and 24'---01111-----00----0---1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---11101-----00----0---1 and 24'---11111-----00----0---1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---10111-----00----0---1 and 24'---10101-----00----0---1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---01111-----00----0---1 and 24'---01101-----00----0---1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---11111-----00----0---1 and 24'---11101-----00----0---1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---10101-----10--------1 and 24'---10111-----10--------1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---01101-----10--------1 and 24'---01111-----10--------1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---11101-----10--------1 and 24'---11111-----10--------1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---10111-----10--------1 and 24'---10101-----10--------1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---01111-----10--------1 and 24'---01101-----10--------1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---11111-----10--------1 and 24'---11101-----10--------1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---10101------1--------1 and 24'---10111------1--------1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---01101------1--------1 and 24'---01111------1--------1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---11101------1--------1 and 24'---11111------1--------1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---10111------1--------1 and 24'---10101------1--------1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---01111------1--------1 and 24'---01101------1--------1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---11111------1--------1 and 24'---11101------1--------1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---101-1---------------0 and 24'---111-1---------------0 from group (1 1 16'0000000010000001).
  Merging pattern 24'---111-1---------------0 and 24'---101-1---------------0 from group (1 1 16'0000000010000001).
  Merging pattern 24'---101-1-----00----1-1-1 and 24'---111-1-----00----1-1-1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---111-1-----00----1-1-1 and 24'---101-1-----00----1-1-1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---101-1-----00----0---1 and 24'---111-1-----00----0---1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---111-1-----00----0---1 and 24'---101-1-----00----0---1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---101-1-----10--------1 and 24'---111-1-----10--------1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---111-1-----10--------1 and 24'---101-1-----10--------1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---101-1------1--------1 and 24'---111-1------1--------1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---111-1------1--------1 and 24'---101-1------1--------1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---1-1-0---------------0 and 24'---1-1-1---------------0 from group (1 1 16'0000000010000001).
  Merging pattern 24'---1-1-1---------------0 and 24'---1-1-0---------------0 from group (1 1 16'0000000010000001).
  Merging pattern 24'---1-1-0-----00----1-1-1 and 24'---1-1-1-----00----1-1-1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---1-1-1-----00----1-1-1 and 24'---1-1-0-----00----1-1-1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---1-1-0-----00----0---1 and 24'---1-1-1-----00----0---1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---1-1-1-----00----0---1 and 24'---1-1-0-----00----0---1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---1-1-0-----10--------1 and 24'---1-1-1-----10--------1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---1-1-1-----10--------1 and 24'---1-1-0-----10--------1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---1-1-0------1--------1 and 24'---1-1-1------1--------1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---1-1-1------1--------1 and 24'---1-1-0------1--------1 from group (1 1 16'0000000010000001).
  Merging pattern 24'---10101-----00----1-0-1 and 24'---10111-----00----1-0-1 from group (1 2 16'0000000001000001).
  Merging pattern 24'---01101-----00----1-0-1 and 24'---01111-----00----1-0-1 from group (1 2 16'0000000001000001).
  Merging pattern 24'---11101-----00----1-0-1 and 24'---11111-----00----1-0-1 from group (1 2 16'0000000001000001).
  Merging pattern 24'---10111-----00----1-0-1 and 24'---10101-----00----1-0-1 from group (1 2 16'0000000001000001).
  Merging pattern 24'---01111-----00----1-0-1 and 24'---01101-----00----1-0-1 from group (1 2 16'0000000001000001).
  Merging pattern 24'---11111-----00----1-0-1 and 24'---11101-----00----1-0-1 from group (1 2 16'0000000001000001).
  Merging pattern 24'---101-1-----00----1-0-1 and 24'---111-1-----00----1-0-1 from group (1 2 16'0000000001000001).
  Merging pattern 24'---111-1-----00----1-0-1 and 24'---101-1-----00----1-0-1 from group (1 2 16'0000000001000001).
  Merging pattern 24'---1-1-0-----00----1-0-1 and 24'---1-1-1-----00----1-0-1 from group (1 2 16'0000000001000001).
  Merging pattern 24'---1-1-1-----00----1-0-1 and 24'---1-1-0-----00----1-0-1 from group (1 2 16'0000000001000001).
  Merging pattern 24'---10101----0-------1--1 and 24'---10111----0-------1--1 from group (2 0 16'0100000100000000).
  Merging pattern 24'---01101----0-------1--1 and 24'---01111----0-------1--1 from group (2 0 16'0100000100000000).
  Merging pattern 24'---11101----0-------1--1 and 24'---11111----0-------1--1 from group (2 0 16'0100000100000000).
  Merging pattern 24'---10111----0-------1--1 and 24'---10101----0-------1--1 from group (2 0 16'0100000100000000).
  Merging pattern 24'---01111----0-------1--1 and 24'---01101----0-------1--1 from group (2 0 16'0100000100000000).
  Merging pattern 24'---11111----0-------1--1 and 24'---11101----0-------1--1 from group (2 0 16'0100000100000000).
  Merging pattern 24'---101-1----0-------1--1 and 24'---111-1----0-------1--1 from group (2 0 16'0100000100000000).
  Merging pattern 24'---111-1----0-------1--1 and 24'---101-1----0-------1--1 from group (2 0 16'0100000100000000).
  Merging pattern 24'---1-1-0----0-------1--1 and 24'---1-1-1----0-------1--1 from group (2 0 16'0100000100000000).
  Merging pattern 24'---1-1-1----0-------1--1 and 24'---1-1-0----0-------1--1 from group (2 0 16'0100000100000000).
  Merging pattern 24'---10101---------------0 and 24'---10111---------------0 from group (2 1 16'0100000010000000).
  Merging pattern 24'---01101---------------0 and 24'---01111---------------0 from group (2 1 16'0100000010000000).
  Merging pattern 24'---11101---------------0 and 24'---11111---------------0 from group (2 1 16'0100000010000000).
  Merging pattern 24'---10111---------------0 and 24'---10101---------------0 from group (2 1 16'0100000010000000).
  Merging pattern 24'---01111---------------0 and 24'---01101---------------0 from group (2 1 16'0100000010000000).
  Merging pattern 24'---11111---------------0 and 24'---11101---------------0 from group (2 1 16'0100000010000000).
  Merging pattern 24'---10101----1-------1--1 and 24'---10111----1-------1--1 from group (2 1 16'0100000010000000).
  Merging pattern 24'---01101----1-------1--1 and 24'---01111----1-------1--1 from group (2 1 16'0100000010000000).
  Merging pattern 24'---11101----1-------1--1 and 24'---11111----1-------1--1 from group (2 1 16'0100000010000000).
  Merging pattern 24'---10111----1-------1--1 and 24'---10101----1-------1--1 from group (2 1 16'0100000010000000).
  Merging pattern 24'---01111----1-------1--1 and 24'---01101----1-------1--1 from group (2 1 16'0100000010000000).
  Merging pattern 24'---11111----1-------1--1 and 24'---11101----1-------1--1 from group (2 1 16'0100000010000000).
  Merging pattern 24'-1-10101---------------1 and 24'-1-10111---------------1 from group (2 1 16'0100000010000000).
  Merging pattern 24'-1-01101---------------1 and 24'-1-01111---------------1 from group (2 1 16'0100000010000000).
  Merging pattern 24'-1-11101---------------1 and 24'-1-11111---------------1 from group (2 1 16'0100000010000000).
  Merging pattern 24'-1-10111---------------1 and 24'-1-10101---------------1 from group (2 1 16'0100000010000000).
  Merging pattern 24'-1-01111---------------1 and 24'-1-01101---------------1 from group (2 1 16'0100000010000000).
  Merging pattern 24'-1-11111---------------1 and 24'-1-11101---------------1 from group (2 1 16'0100000010000000).
  Merging pattern 24'---101-1---------------0 and 24'---111-1---------------0 from group (2 1 16'0100000010000000).
  Merging pattern 24'---111-1---------------0 and 24'---101-1---------------0 from group (2 1 16'0100000010000000).
  Merging pattern 24'---101-1----1-------1--1 and 24'---111-1----1-------1--1 from group (2 1 16'0100000010000000).
  Merging pattern 24'---111-1----1-------1--1 and 24'---101-1----1-------1--1 from group (2 1 16'0100000010000000).
  Merging pattern 24'-1-101-1---------------1 and 24'-1-111-1---------------1 from group (2 1 16'0100000010000000).
  Merging pattern 24'-1-111-1---------------1 and 24'-1-101-1---------------1 from group (2 1 16'0100000010000000).
  Merging pattern 24'---1-1-0---------------0 and 24'---1-1-1---------------0 from group (2 1 16'0100000010000000).
  Merging pattern 24'---1-1-1---------------0 and 24'---1-1-0---------------0 from group (2 1 16'0100000010000000).
  Merging pattern 24'---1-1-0----1-------1--1 and 24'---1-1-1----1-------1--1 from group (2 1 16'0100000010000000).
  Merging pattern 24'---1-1-1----1-------1--1 and 24'---1-1-0----1-------1--1 from group (2 1 16'0100000010000000).
  Merging pattern 24'-1-1-1-0---------------1 and 24'-1-1-1-1---------------1 from group (2 1 16'0100000010000000).
  Merging pattern 24'-1-1-1-1---------------1 and 24'-1-1-1-0---------------1 from group (2 1 16'0100000010000000).
  Merging pattern 24'00-10101---0----000-0--1 and 24'00-10111---0----000-0--1 from group (2 3 16'0100000000010000).
  Merging pattern 24'00-01101---0----000-0--1 and 24'00-01111---0----000-0--1 from group (2 3 16'0100000000010000).
  Merging pattern 24'00-11101---0----000-0--1 and 24'00-11111---0----000-0--1 from group (2 3 16'0100000000010000).
  Merging pattern 24'00-10111---0----000-0--1 and 24'00-10101---0----000-0--1 from group (2 3 16'0100000000010000).
  Merging pattern 24'00-01111---0----000-0--1 and 24'00-01101---0----000-0--1 from group (2 3 16'0100000000010000).
  Merging pattern 24'00-11111---0----000-0--1 and 24'00-11101---0----000-0--1 from group (2 3 16'0100000000010000).
  Merging pattern 24'1--10101---------------1 and 24'1--10111---------------1 from group (2 3 16'0100000000010000).
  Merging pattern 24'1--01101---------------1 and 24'1--01111---------------1 from group (2 3 16'0100000000010000).
  Merging pattern 24'1--11101---------------1 and 24'1--11111---------------1 from group (2 3 16'0100000000010000).
  Merging pattern 24'1--10111---------------1 and 24'1--10101---------------1 from group (2 3 16'0100000000010000).
  Merging pattern 24'1--01111---------------1 and 24'1--01101---------------1 from group (2 3 16'0100000000010000).
  Merging pattern 24'1--11111---------------1 and 24'1--11101---------------1 from group (2 3 16'0100000000010000).
  Merging pattern 24'00-101-1---0----000-0--1 and 24'00-111-1---0----000-0--1 from group (2 3 16'0100000000010000).
  Merging pattern 24'00-111-1---0----000-0--1 and 24'00-101-1---0----000-0--1 from group (2 3 16'0100000000010000).
  Merging pattern 24'1--101-1---------------1 and 24'1--111-1---------------1 from group (2 3 16'0100000000010000).
  Merging pattern 24'1--111-1---------------1 and 24'1--101-1---------------1 from group (2 3 16'0100000000010000).
  Merging pattern 24'00-1-1-0---0----000-0--1 and 24'00-1-1-1---0----000-0--1 from group (2 3 16'0100000000010000).
  Merging pattern 24'00-1-1-1---0----000-0--1 and 24'00-1-1-0---0----000-0--1 from group (2 3 16'0100000000010000).
  Merging pattern 24'1--1-1-0---------------1 and 24'1--1-1-1---------------1 from group (2 3 16'0100000000010000).
  Merging pattern 24'1--1-1-1---------------1 and 24'1--1-1-0---------------1 from group (2 3 16'0100000000010000).
  Merging pattern 24'00-10101---0----1-0-0--1 and 24'00-10111---0----1-0-0--1 from group (2 4 16'0100000000001000).
  Merging pattern 24'00-01101---0----1-0-0--1 and 24'00-01111---0----1-0-0--1 from group (2 4 16'0100000000001000).
  Merging pattern 24'00-11101---0----1-0-0--1 and 24'00-11111---0----1-0-0--1 from group (2 4 16'0100000000001000).
  Merging pattern 24'00-10111---0----1-0-0--1 and 24'00-10101---0----1-0-0--1 from group (2 4 16'0100000000001000).
  Merging pattern 24'00-01111---0----1-0-0--1 and 24'00-01101---0----1-0-0--1 from group (2 4 16'0100000000001000).
  Merging pattern 24'00-11111---0----1-0-0--1 and 24'00-11101---0----1-0-0--1 from group (2 4 16'0100000000001000).
  Merging pattern 24'---10101----------1----1 and 24'---10111----------1----1 from group (2 4 16'0100000000001000).
  Merging pattern 24'---01101----------1----1 and 24'---01111----------1----1 from group (2 4 16'0100000000001000).
  Merging pattern 24'---11101----------1----1 and 24'---11111----------1----1 from group (2 4 16'0100000000001000).
  Merging pattern 24'---10111----------1----1 and 24'---10101----------1----1 from group (2 4 16'0100000000001000).
  Merging pattern 24'---01111----------1----1 and 24'---01101----------1----1 from group (2 4 16'0100000000001000).
  Merging pattern 24'---11111----------1----1 and 24'---11101----------1----1 from group (2 4 16'0100000000001000).
  Merging pattern 24'00-101-1---0----1-0-0--1 and 24'00-111-1---0----1-0-0--1 from group (2 4 16'0100000000001000).
  Merging pattern 24'00-111-1---0----1-0-0--1 and 24'00-101-1---0----1-0-0--1 from group (2 4 16'0100000000001000).
  Merging pattern 24'---101-1----------1----1 and 24'---111-1----------1----1 from group (2 4 16'0100000000001000).
  Merging pattern 24'---111-1----------1----1 and 24'---101-1----------1----1 from group (2 4 16'0100000000001000).
  Merging pattern 24'00-1-1-0---0----1-0-0--1 and 24'00-1-1-1---0----1-0-0--1 from group (2 4 16'0100000000001000).
  Merging pattern 24'00-1-1-1---0----1-0-0--1 and 24'00-1-1-0---0----1-0-0--1 from group (2 4 16'0100000000001000).
  Merging pattern 24'---1-1-0----------1----1 and 24'---1-1-1----------1----1 from group (2 4 16'0100000000001000).
  Merging pattern 24'---1-1-1----------1----1 and 24'---1-1-0----------1----1 from group (2 4 16'0100000000001000).
  Merging pattern 24'00-10101---0-----10-0--1 and 24'00-10111---0-----10-0--1 from group (2 5 16'0100000000000100).
  Merging pattern 24'00-01101---0-----10-0--1 and 24'00-01111---0-----10-0--1 from group (2 5 16'0100000000000100).
  Merging pattern 24'00-11101---0-----10-0--1 and 24'00-11111---0-----10-0--1 from group (2 5 16'0100000000000100).
  Merging pattern 24'00-10111---0-----10-0--1 and 24'00-10101---0-----10-0--1 from group (2 5 16'0100000000000100).
  Merging pattern 24'00-01111---0-----10-0--1 and 24'00-01101---0-----10-0--1 from group (2 5 16'0100000000000100).
  Merging pattern 24'00-11111---0-----10-0--1 and 24'00-11101---0-----10-0--1 from group (2 5 16'0100000000000100).
  Merging pattern 24'00-101-1---0-----10-0--1 and 24'00-111-1---0-----10-0--1 from group (2 5 16'0100000000000100).
  Merging pattern 24'00-111-1---0-----10-0--1 and 24'00-101-1---0-----10-0--1 from group (2 5 16'0100000000000100).
  Merging pattern 24'00-1-1-0---0-----10-0--1 and 24'00-1-1-1---0-----10-0--1 from group (2 5 16'0100000000000100).
  Merging pattern 24'00-1-1-1---0-----10-0--1 and 24'00-1-1-0---0-----10-0--1 from group (2 5 16'0100000000000100).
  Merging pattern 24'---10101---1-----------1 and 24'---10111---1-----------1 from group (2 6 16'0100000000000010).
  Merging pattern 24'---01101---1-----------1 and 24'---01111---1-----------1 from group (2 6 16'0100000000000010).
  Merging pattern 24'---11101---1-----------1 and 24'---11111---1-----------1 from group (2 6 16'0100000000000010).
  Merging pattern 24'---10111---1-----------1 and 24'---10101---1-----------1 from group (2 6 16'0100000000000010).
  Merging pattern 24'---01111---1-----------1 and 24'---01101---1-----------1 from group (2 6 16'0100000000000010).
  Merging pattern 24'---11111---1-----------1 and 24'---11101---1-----------1 from group (2 6 16'0100000000000010).
  Merging pattern 24'---101-1---1-----------1 and 24'---111-1---1-----------1 from group (2 6 16'0100000000000010).
  Merging pattern 24'---111-1---1-----------1 and 24'---101-1---1-----------1 from group (2 6 16'0100000000000010).
  Merging pattern 24'---1-1-0---1-----------1 and 24'---1-1-1---1-----------1 from group (2 6 16'0100000000000010).
  Merging pattern 24'---1-1-1---1-----------1 and 24'---1-1-0---1-----------1 from group (2 6 16'0100000000000010).
  Merging pattern 24'---10101---------------0 and 24'---10111---------------0 from group (3 1 16'0001000010000000).
  Merging pattern 24'---01101---------------0 and 24'---01111---------------0 from group (3 1 16'0001000010000000).
  Merging pattern 24'---11101---------------0 and 24'---11111---------------0 from group (3 1 16'0001000010000000).
  Merging pattern 24'---10111---------------0 and 24'---10101---------------0 from group (3 1 16'0001000010000000).
  Merging pattern 24'---01111---------------0 and 24'---01101---------------0 from group (3 1 16'0001000010000000).
  Merging pattern 24'---11111---------------0 and 24'---11101---------------0 from group (3 1 16'0001000010000000).
  Merging pattern 24'---10101-------1------11 and 24'---10111-------1------11 from group (3 1 16'0001000010000000).
  Merging pattern 24'---01101-------1------11 and 24'---01111-------1------11 from group (3 1 16'0001000010000000).
  Merging pattern 24'---11101-------1------11 and 24'---11111-------1------11 from group (3 1 16'0001000010000000).
  Merging pattern 24'---10111-------1------11 and 24'---10101-------1------11 from group (3 1 16'0001000010000000).
  Merging pattern 24'---01111-------1------11 and 24'---01101-------1------11 from group (3 1 16'0001000010000000).
  Merging pattern 24'---11111-------1------11 and 24'---11101-------1------11 from group (3 1 16'0001000010000000).
  Merging pattern 24'---10101-------0-------1 and 24'---10111-------0-------1 from group (3 1 16'0001000010000000).
  Merging pattern 24'---01101-------0-------1 and 24'---01111-------0-------1 from group (3 1 16'0001000010000000).
  Merging pattern 24'---11101-------0-------1 and 24'---11111-------0-------1 from group (3 1 16'0001000010000000).
  Merging pattern 24'---10111-------0-------1 and 24'---10101-------0-------1 from group (3 1 16'0001000010000000).
  Merging pattern 24'---01111-------0-------1 and 24'---01101-------0-------1 from group (3 1 16'0001000010000000).
  Merging pattern 24'---11111-------0-------1 and 24'---11101-------0-------1 from group (3 1 16'0001000010000000).
  Merging pattern 24'---101-1---------------0 and 24'---111-1---------------0 from group (3 1 16'0001000010000000).
  Merging pattern 24'---111-1---------------0 and 24'---101-1---------------0 from group (3 1 16'0001000010000000).
  Merging pattern 24'---101-1-------1------11 and 24'---111-1-------1------11 from group (3 1 16'0001000010000000).
  Merging pattern 24'---111-1-------1------11 and 24'---101-1-------1------11 from group (3 1 16'0001000010000000).
  Merging pattern 24'---101-1-------0-------1 and 24'---111-1-------0-------1 from group (3 1 16'0001000010000000).
  Merging pattern 24'---111-1-------0-------1 and 24'---101-1-------0-------1 from group (3 1 16'0001000010000000).
  Merging pattern 24'---1-1-0---------------0 and 24'---1-1-1---------------0 from group (3 1 16'0001000010000000).
  Merging pattern 24'---1-1-1---------------0 and 24'---1-1-0---------------0 from group (3 1 16'0001000010000000).
  Merging pattern 24'---1-1-0-------1------11 and 24'---1-1-1-------1------11 from group (3 1 16'0001000010000000).
  Merging pattern 24'---1-1-1-------1------11 and 24'---1-1-0-------1------11 from group (3 1 16'0001000010000000).
  Merging pattern 24'---1-1-0-------0-------1 and 24'---1-1-1-------0-------1 from group (3 1 16'0001000010000000).
  Merging pattern 24'---1-1-1-------0-------1 and 24'---1-1-0-------0-------1 from group (3 1 16'0001000010000000).
  Merging pattern 24'---10101-------1------01 and 24'---10111-------1------01 from group (3 3 16'0001000000010000).
  Merging pattern 24'---01101-------1------01 and 24'---01111-------1------01 from group (3 3 16'0001000000010000).
  Merging pattern 24'---11101-------1------01 and 24'---11111-------1------01 from group (3 3 16'0001000000010000).
  Merging pattern 24'---10111-------1------01 and 24'---10101-------1------01 from group (3 3 16'0001000000010000).
  Merging pattern 24'---01111-------1------01 and 24'---01101-------1------01 from group (3 3 16'0001000000010000).
  Merging pattern 24'---11111-------1------01 and 24'---11101-------1------01 from group (3 3 16'0001000000010000).
  Merging pattern 24'---101-1-------1------01 and 24'---111-1-------1------01 from group (3 3 16'0001000000010000).
  Merging pattern 24'---111-1-------1------01 and 24'---101-1-------1------01 from group (3 3 16'0001000000010000).
  Merging pattern 24'---1-1-0-------1------01 and 24'---1-1-1-------1------01 from group (3 3 16'0001000000010000).
  Merging pattern 24'---1-1-1-------1------01 and 24'---1-1-0-------1------01 from group (3 3 16'0001000000010000).
  Merging pattern 24'---10101---------------0 and 24'---10111---------------0 from group (4 1 16'0000100010000000).
  Merging pattern 24'---01101---------------0 and 24'---01111---------------0 from group (4 1 16'0000100010000000).
  Merging pattern 24'---11101---------------0 and 24'---11111---------------0 from group (4 1 16'0000100010000000).
  Merging pattern 24'---10111---------------0 and 24'---10101---------------0 from group (4 1 16'0000100010000000).
  Merging pattern 24'---01111---------------0 and 24'---01101---------------0 from group (4 1 16'0000100010000000).
  Merging pattern 24'---11111---------------0 and 24'---11101---------------0 from group (4 1 16'0000100010000000).
  Merging pattern 24'---10101--1------------1 and 24'---10111--1------------1 from group (4 1 16'0000100010000000).
  Merging pattern 24'---01101--1------------1 and 24'---01111--1------------1 from group (4 1 16'0000100010000000).
  Merging pattern 24'---11101--1------------1 and 24'---11111--1------------1 from group (4 1 16'0000100010000000).
  Merging pattern 24'---10111--1------------1 and 24'---10101--1------------1 from group (4 1 16'0000100010000000).
  Merging pattern 24'---01111--1------------1 and 24'---01101--1------------1 from group (4 1 16'0000100010000000).
  Merging pattern 24'---11111--1------------1 and 24'---11101--1------------1 from group (4 1 16'0000100010000000).
  Merging pattern 24'---101-1---------------0 and 24'---111-1---------------0 from group (4 1 16'0000100010000000).
  Merging pattern 24'---111-1---------------0 and 24'---101-1---------------0 from group (4 1 16'0000100010000000).
  Merging pattern 24'---101-1--1------------1 and 24'---111-1--1------------1 from group (4 1 16'0000100010000000).
  Merging pattern 24'---111-1--1------------1 and 24'---101-1--1------------1 from group (4 1 16'0000100010000000).
  Merging pattern 24'---1-1-0---------------0 and 24'---1-1-1---------------0 from group (4 1 16'0000100010000000).
  Merging pattern 24'---1-1-1---------------0 and 24'---1-1-0---------------0 from group (4 1 16'0000100010000000).
  Merging pattern 24'---1-1-0--1------------1 and 24'---1-1-1--1------------1 from group (4 1 16'0000100010000000).
  Merging pattern 24'---1-1-1--1------------1 and 24'---1-1-0--1------------1 from group (4 1 16'0000100010000000).
  Merging pattern 24'---10101--0------------1 and 24'---10111--0------------1 from group (4 4 16'0000100000001000).
  Merging pattern 24'---01101--0------------1 and 24'---01111--0------------1 from group (4 4 16'0000100000001000).
  Merging pattern 24'---11101--0------------1 and 24'---11111--0------------1 from group (4 4 16'0000100000001000).
  Merging pattern 24'---10111--0------------1 and 24'---10101--0------------1 from group (4 4 16'0000100000001000).
  Merging pattern 24'---01111--0------------1 and 24'---01101--0------------1 from group (4 4 16'0000100000001000).
  Merging pattern 24'---11111--0------------1 and 24'---11101--0------------1 from group (4 4 16'0000100000001000).
  Merging pattern 24'---101-1--0------------1 and 24'---111-1--0------------1 from group (4 4 16'0000100000001000).
  Merging pattern 24'---111-1--0------------1 and 24'---101-1--0------------1 from group (4 4 16'0000100000001000).
  Merging pattern 24'---1-1-0--0------------1 and 24'---1-1-1--0------------1 from group (4 4 16'0000100000001000).
  Merging pattern 24'---1-1-1--0------------1 and 24'---1-1-0--0------------1 from group (4 4 16'0000100000001000).
  Merging pattern 24'---10101---------------0 and 24'---10111---------------0 from group (5 1 16'0000010010000000).
  Merging pattern 24'---01101---------------0 and 24'---01111---------------0 from group (5 1 16'0000010010000000).
  Merging pattern 24'---11101---------------0 and 24'---11111---------------0 from group (5 1 16'0000010010000000).
  Merging pattern 24'---10111---------------0 and 24'---10101---------------0 from group (5 1 16'0000010010000000).
  Merging pattern 24'---01111---------------0 and 24'---01101---------------0 from group (5 1 16'0000010010000000).
  Merging pattern 24'---11111---------------0 and 24'---11101---------------0 from group (5 1 16'0000010010000000).
  Merging pattern 24'---1010111-------------1 and 24'---1011111-------------1 from group (5 1 16'0000010010000000).
  Merging pattern 24'---0110111-------------1 and 24'---0111111-------------1 from group (5 1 16'0000010010000000).
  Merging pattern 24'---1110111-------------1 and 24'---1111111-------------1 from group (5 1 16'0000010010000000).
  Merging pattern 24'---1011111-------------1 and 24'---1010111-------------1 from group (5 1 16'0000010010000000).
  Merging pattern 24'---0111111-------------1 and 24'---0110111-------------1 from group (5 1 16'0000010010000000).
  Merging pattern 24'---1111111-------------1 and 24'---1110111-------------1 from group (5 1 16'0000010010000000).
  Merging pattern 24'---101-1---------------0 and 24'---111-1---------------0 from group (5 1 16'0000010010000000).
  Merging pattern 24'---111-1---------------0 and 24'---101-1---------------0 from group (5 1 16'0000010010000000).
  Merging pattern 24'---101-111-------------1 and 24'---111-111-------------1 from group (5 1 16'0000010010000000).
  Merging pattern 24'---111-111-------------1 and 24'---101-111-------------1 from group (5 1 16'0000010010000000).
  Merging pattern 24'---1-1-0---------------0 and 24'---1-1-1---------------0 from group (5 1 16'0000010010000000).
  Merging pattern 24'---1-1-1---------------0 and 24'---1-1-0---------------0 from group (5 1 16'0000010010000000).
  Merging pattern 24'---1-1-011-------------1 and 24'---1-1-111-------------1 from group (5 1 16'0000010010000000).
  Merging pattern 24'---1-1-111-------------1 and 24'---1-1-011-------------1 from group (5 1 16'0000010010000000).
  Merging pattern 24'---10101-0-------------1 and 24'---10111-0-------------1 from group (5 5 16'0000010000000100).
  Merging pattern 24'---01101-0-------------1 and 24'---01111-0-------------1 from group (5 5 16'0000010000000100).
  Merging pattern 24'---11101-0-------------1 and 24'---11111-0-------------1 from group (5 5 16'0000010000000100).
  Merging pattern 24'---10111-0-------------1 and 24'---10101-0-------------1 from group (5 5 16'0000010000000100).
  Merging pattern 24'---01111-0-------------1 and 24'---01101-0-------------1 from group (5 5 16'0000010000000100).
  Merging pattern 24'---11111-0-------------1 and 24'---11101-0-------------1 from group (5 5 16'0000010000000100).
  Merging pattern 24'---1010101-------------1 and 24'---1011101-------------1 from group (5 5 16'0000010000000100).
  Merging pattern 24'---0110101-------------1 and 24'---0111101-------------1 from group (5 5 16'0000010000000100).
  Merging pattern 24'---1110101-------------1 and 24'---1111101-------------1 from group (5 5 16'0000010000000100).
  Merging pattern 24'---1011101-------------1 and 24'---1010101-------------1 from group (5 5 16'0000010000000100).
  Merging pattern 24'---0111101-------------1 and 24'---0110101-------------1 from group (5 5 16'0000010000000100).
  Merging pattern 24'---1111101-------------1 and 24'---1110101-------------1 from group (5 5 16'0000010000000100).
  Merging pattern 24'---101-1-0-------------1 and 24'---111-1-0-------------1 from group (5 5 16'0000010000000100).
  Merging pattern 24'---111-1-0-------------1 and 24'---101-1-0-------------1 from group (5 5 16'0000010000000100).
  Merging pattern 24'---101-101-------------1 and 24'---111-101-------------1 from group (5 5 16'0000010000000100).
  Merging pattern 24'---111-101-------------1 and 24'---101-101-------------1 from group (5 5 16'0000010000000100).
  Merging pattern 24'---1-1-0-0-------------1 and 24'---1-1-1-0-------------1 from group (5 5 16'0000010000000100).
  Merging pattern 24'---1-1-1-0-------------1 and 24'---1-1-0-0-------------1 from group (5 5 16'0000010000000100).
  Merging pattern 24'---1-1-001-------------1 and 24'---1-1-101-------------1 from group (5 5 16'0000010000000100).
  Merging pattern 24'---1-1-101-------------1 and 24'---1-1-001-------------1 from group (5 5 16'0000010000000100).
  Merging pattern 24'---10101---------------0 and 24'---10111---------------0 from group (6 1 16'0000001010000000).
  Merging pattern 24'---01101---------------0 and 24'---01111---------------0 from group (6 1 16'0000001010000000).
  Merging pattern 24'---11101---------------0 and 24'---11111---------------0 from group (6 1 16'0000001010000000).
  Merging pattern 24'---10111---------------0 and 24'---10101---------------0 from group (6 1 16'0000001010000000).
  Merging pattern 24'---01111---------------0 and 24'---01101---------------0 from group (6 1 16'0000001010000000).
  Merging pattern 24'---11111---------------0 and 24'---11101---------------0 from group (6 1 16'0000001010000000).
  Merging pattern 24'---1010111-------------1 and 24'---1011111-------------1 from group (6 1 16'0000001010000000).
  Merging pattern 24'---0110111-------------1 and 24'---0111111-------------1 from group (6 1 16'0000001010000000).
  Merging pattern 24'---1110111-------------1 and 24'---1111111-------------1 from group (6 1 16'0000001010000000).
  Merging pattern 24'---1011111-------------1 and 24'---1010111-------------1 from group (6 1 16'0000001010000000).
  Merging pattern 24'---0111111-------------1 and 24'---0110111-------------1 from group (6 1 16'0000001010000000).
  Merging pattern 24'---1111111-------------1 and 24'---1110111-------------1 from group (6 1 16'0000001010000000).
  Merging pattern 24'---101-1---------------0 and 24'---111-1---------------0 from group (6 1 16'0000001010000000).
  Merging pattern 24'---111-1---------------0 and 24'---101-1---------------0 from group (6 1 16'0000001010000000).
  Merging pattern 24'---101-111-------------1 and 24'---111-111-------------1 from group (6 1 16'0000001010000000).
  Merging pattern 24'---111-111-------------1 and 24'---101-111-------------1 from group (6 1 16'0000001010000000).
  Merging pattern 24'---1-1-0---------------0 and 24'---1-1-1---------------0 from group (6 1 16'0000001010000000).
  Merging pattern 24'---1-1-1---------------0 and 24'---1-1-0---------------0 from group (6 1 16'0000001010000000).
  Merging pattern 24'---1-1-011-------------1 and 24'---1-1-111-------------1 from group (6 1 16'0000001010000000).
  Merging pattern 24'---1-1-111-------------1 and 24'---1-1-011-------------1 from group (6 1 16'0000001010000000).
  Merging pattern 24'---10101-0-------------1 and 24'---10111-0-------------1 from group (6 6 16'0000001000000010).
  Merging pattern 24'---01101-0-------------1 and 24'---01111-0-------------1 from group (6 6 16'0000001000000010).
  Merging pattern 24'---11101-0-------------1 and 24'---11111-0-------------1 from group (6 6 16'0000001000000010).
  Merging pattern 24'---10111-0-------------1 and 24'---10101-0-------------1 from group (6 6 16'0000001000000010).
  Merging pattern 24'---01111-0-------------1 and 24'---01101-0-------------1 from group (6 6 16'0000001000000010).
  Merging pattern 24'---11111-0-------------1 and 24'---11101-0-------------1 from group (6 6 16'0000001000000010).
  Merging pattern 24'---1010101-------------1 and 24'---1011101-------------1 from group (6 6 16'0000001000000010).
  Merging pattern 24'---0110101-------------1 and 24'---0111101-------------1 from group (6 6 16'0000001000000010).
  Merging pattern 24'---1110101-------------1 and 24'---1111101-------------1 from group (6 6 16'0000001000000010).
  Merging pattern 24'---1011101-------------1 and 24'---1010101-------------1 from group (6 6 16'0000001000000010).
  Merging pattern 24'---0111101-------------1 and 24'---0110101-------------1 from group (6 6 16'0000001000000010).
  Merging pattern 24'---1111101-------------1 and 24'---1110101-------------1 from group (6 6 16'0000001000000010).
  Merging pattern 24'---101-1-0-------------1 and 24'---111-1-0-------------1 from group (6 6 16'0000001000000010).
  Merging pattern 24'---111-1-0-------------1 and 24'---101-1-0-------------1 from group (6 6 16'0000001000000010).
  Merging pattern 24'---101-101-------------1 and 24'---111-101-------------1 from group (6 6 16'0000001000000010).
  Merging pattern 24'---111-101-------------1 and 24'---101-101-------------1 from group (6 6 16'0000001000000010).
  Merging pattern 24'---1-1-0-0-------------1 and 24'---1-1-1-0-------------1 from group (6 6 16'0000001000000010).
  Merging pattern 24'---1-1-1-0-------------1 and 24'---1-1-0-0-------------1 from group (6 6 16'0000001000000010).
  Merging pattern 24'---1-1-001-------------1 and 24'---1-1-101-------------1 from group (6 6 16'0000001000000010).
  Merging pattern 24'---1-1-101-------------1 and 24'---1-1-001-------------1 from group (6 6 16'0000001000000010).
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$5178.

7.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..
Removed 75 unused cells and 75 unused wires.
<suppressed ~76 debug messages>

7.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\soc.cpu.cpu_state$5191' from module `\icesugar'.
  Removing unused output signal $flatten\soc.\cpu.$0\cpu_state[7:0] [0].
  Removing unused output signal $flatten\soc.\cpu.$0\cpu_state[7:0] [1].
  Removing unused output signal $flatten\soc.\cpu.$0\cpu_state[7:0] [2].
  Removing unused output signal $flatten\soc.\cpu.$0\cpu_state[7:0] [3].
  Removing unused output signal $flatten\soc.\cpu.$0\cpu_state[7:0] [4].
  Removing unused output signal $flatten\soc.\cpu.$0\cpu_state[7:0] [5].
  Removing unused output signal $flatten\soc.\cpu.$0\cpu_state[7:0] [6].
  Removing unused output signal $flatten\soc.\cpu.$0\cpu_state[7:0] [7].
Optimizing FSM `$fsm$\soc.cpu.mem_wordsize$5201' from module `\icesugar'.
  Removing unused output signal $flatten\soc.\cpu.$0\mem_wordsize[1:0] [0].
  Removing unused output signal $flatten\soc.\cpu.$0\mem_wordsize[1:0] [1].
Optimizing FSM `$fsm$\soc.spimemio.state$5206' from module `\icesugar'.
  Removing unused output signal $flatten\soc.\spimemio.$0\state[3:0] [0].
  Removing unused output signal $flatten\soc.\spimemio.$0\state[3:0] [1].
  Removing unused output signal $flatten\soc.\spimemio.$0\state[3:0] [2].
  Removing unused output signal $flatten\soc.\spimemio.$0\state[3:0] [3].

7.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\soc.cpu.cpu_state$5191' from module `\icesugar' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  10000000 -> ------1
  01000000 -> -----1-
  00100000 -> ----1--
  00001000 -> ---1---
  00000100 -> --1----
  00000010 -> -1-----
  00000001 -> 1------
Recoding FSM `$fsm$\soc.cpu.mem_wordsize$5201' from module `\icesugar' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\soc.spimemio.state$5206' from module `\icesugar' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ------------1
  1000 -> -----------1-
  0100 -> ----------1--
  1100 -> ---------1---
  0010 -> --------1----
  1010 -> -------1-----
  0110 -> ------1------
  0001 -> -----1-------
  1001 -> ----1--------
  0101 -> ---1---------
  0011 -> --1----------
  1011 -> -1-----------
  0111 -> 1------------

7.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\soc.cpu.cpu_state$5191' from module `icesugar':
-------------------------------------

  Information on FSM $fsm$\soc.cpu.cpu_state$5191 (\soc.cpu.cpu_state):

  Number of input signals:   23
  Number of output signals:   8
  Number of state bits:       7

  Input signals:
    0: \soc.cpu.resetn
    1: \soc.cpu.mem_done
    2: \soc.cpu.instr_jal
    3: \soc.cpu.instr_trap
    4: \soc.cpu.decoder_trigger
    5: \soc.cpu.is_slli_srli_srai
    6: \soc.cpu.is_sb_sh_sw
    7: \soc.cpu.is_sll_srl_sra
    8: \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
    9: $flatten\soc.\cpu.$logic_and$picorv32.v:1539$1057_Y
   10: $flatten\soc.\cpu.$logic_and$picorv32.v:1549$1065_Y
   11: $flatten\soc.\cpu.$logic_and$picorv32.v:1620$1080_Y
   12: $flatten\soc.\cpu.$logic_and$picorv32.v:1697$1094_Y
   13: $flatten\soc.\cpu.$eq$picorv32.v:1832$1122_Y
   14: $flatten\soc.\cpu.$logic_or$picorv32.v:1858$1140_Y
   15: $flatten\soc.\cpu.$logic_and$picorv32.v:1873$1144_Y
   16: $flatten\soc.\cpu.$logic_and$picorv32.v:1916$1155_Y
   17: $flatten\soc.\cpu.$logic_and$picorv32.v:1917$1158_Y
   18: $flatten\soc.\cpu.$logic_and$picorv32.v:1919$1162_Y
   19: $flatten\soc.\cpu.$logic_and$picorv32.v:1924$1165_Y
   20: $flatten\soc.\cpu.$logic_and$picorv32.v:1932$1172_Y
   21: $auto$opt_reduce.cc:134:opt_pmux$5094
   22: $auto$opt_reduce.cc:134:opt_pmux$5096

  Output signals:
    0: $flatten\soc.\cpu.$eq$picorv32.v:1308$986_Y
    1: $flatten\soc.\cpu.$procmux$1694_CMP
    2: $flatten\soc.\cpu.$procmux$1695_CMP
    3: $flatten\soc.\cpu.$procmux$1696_CMP
    4: $flatten\soc.\cpu.$procmux$1697_CMP
    5: $flatten\soc.\cpu.$procmux$1698_CMP
    6: $flatten\soc.\cpu.$procmux$1699_CMP
    7: $flatten\soc.\cpu.$procmux$1701_CMP

  State encoding:
    0:  7'------1
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 23'--0---0---------------1   ->     0 8'10000000
      1:     0 23'--00-01---------------1   ->     0 8'10000000
      2:     0 23'--00111---------------1   ->     0 8'10000000
      3:     0 23'--011-1---------------1   ->     0 8'10000000
      4:     0 23'--1-1-----------------1   ->     0 8'10000000
      5:     0 23'--00011----------------   ->     0 8'10000000
      6:     0 23'--010-1----------------   ->     0 8'10000000
      7:     0 23'--1-0------------------   ->     0 8'10000000
      8:     0 23'--0---0---------------0   ->     1 8'10000000
      9:     0 23'--00-01---------------0   ->     1 8'10000000
     10:     0 23'--00111---------------0   ->     1 8'10000000
     11:     0 23'--011-1---------------0   ->     1 8'10000000
     12:     0 23'--1-1-----------------0   ->     1 8'10000000
     13:     1 23'--00011----------------   ->     0 8'00000001
     14:     1 23'--010-1----------------   ->     0 8'00000001
     15:     1 23'--1-0------------------   ->     0 8'00000001
     16:     1 23'--0---0---------------0   ->     1 8'00000001
     17:     1 23'--00-01---------------0   ->     1 8'00000001
     18:     1 23'--00111---------------0   ->     1 8'00000001
     19:     1 23'--011-1---------------0   ->     1 8'00000001
     20:     1 23'--1-1-----------------0   ->     1 8'00000001
     21:     1 23'--0---0-----00----1-1-1   ->     1 8'00000001
     22:     1 23'--00-01-----00----1-1-1   ->     1 8'00000001
     23:     1 23'--00111-----00----1-1-1   ->     1 8'00000001
     24:     1 23'--011-1-----00----1-1-1   ->     1 8'00000001
     25:     1 23'--1-1-------00----1-1-1   ->     1 8'00000001
     26:     1 23'--0---0-----00----0---1   ->     1 8'00000001
     27:     1 23'--00-01-----00----0---1   ->     1 8'00000001
     28:     1 23'--00111-----00----0---1   ->     1 8'00000001
     29:     1 23'--011-1-----00----0---1   ->     1 8'00000001
     30:     1 23'--1-1-------00----0---1   ->     1 8'00000001
     31:     1 23'--0---0-----10--------1   ->     1 8'00000001
     32:     1 23'--00-01-----10--------1   ->     1 8'00000001
     33:     1 23'--00111-----10--------1   ->     1 8'00000001
     34:     1 23'--011-1-----10--------1   ->     1 8'00000001
     35:     1 23'--1-1-------10--------1   ->     1 8'00000001
     36:     1 23'--0---0------1--------1   ->     1 8'00000001
     37:     1 23'--00-01------1--------1   ->     1 8'00000001
     38:     1 23'--00111------1--------1   ->     1 8'00000001
     39:     1 23'--011-1------1--------1   ->     1 8'00000001
     40:     1 23'--1-1--------1--------1   ->     1 8'00000001
     41:     1 23'--0---0-----00----1-0-1   ->     2 8'00000001
     42:     1 23'--00-01-----00----1-0-1   ->     2 8'00000001
     43:     1 23'--00111-----00----1-0-1   ->     2 8'00000001
     44:     1 23'--011-1-----00----1-0-1   ->     2 8'00000001
     45:     1 23'--1-1-------00----1-0-1   ->     2 8'00000001
     46:     2 23'--0---0----0-------1--1   ->     0 8'01000000
     47:     2 23'--00-01----0-------1--1   ->     0 8'01000000
     48:     2 23'--00111----0-------1--1   ->     0 8'01000000
     49:     2 23'--011-1----0-------1--1   ->     0 8'01000000
     50:     2 23'--1-1------0-------1--1   ->     0 8'01000000
     51:     2 23'--00011----------------   ->     0 8'01000000
     52:     2 23'--010-1----------------   ->     0 8'01000000
     53:     2 23'--1-0------------------   ->     0 8'01000000
     54:     2 23'--0---0---------------0   ->     1 8'01000000
     55:     2 23'--00-01---------------0   ->     1 8'01000000
     56:     2 23'--00111---------------0   ->     1 8'01000000
     57:     2 23'--011-1---------------0   ->     1 8'01000000
     58:     2 23'--1-1-----------------0   ->     1 8'01000000
     59:     2 23'--0---0----1-------1--1   ->     1 8'01000000
     60:     2 23'--00-01----1-------1--1   ->     1 8'01000000
     61:     2 23'--00111----1-------1--1   ->     1 8'01000000
     62:     2 23'--011-1----1-------1--1   ->     1 8'01000000
     63:     2 23'--1-1------1-------1--1   ->     1 8'01000000
     64:     2 23'-10---0---------------1   ->     1 8'01000000
     65:     2 23'-100-01---------------1   ->     1 8'01000000
     66:     2 23'-100111---------------1   ->     1 8'01000000
     67:     2 23'-1011-1---------------1   ->     1 8'01000000
     68:     2 23'-11-1-----------------1   ->     1 8'01000000
     69:     2 23'000---0---0----000-0--1   ->     3 8'01000000
     70:     2 23'0000-01---0----000-0--1   ->     3 8'01000000
     71:     2 23'0000111---0----000-0--1   ->     3 8'01000000
     72:     2 23'00011-1---0----000-0--1   ->     3 8'01000000
     73:     2 23'001-1-----0----000-0--1   ->     3 8'01000000
     74:     2 23'1-0---0---------------1   ->     3 8'01000000
     75:     2 23'1-00-01---------------1   ->     3 8'01000000
     76:     2 23'1-00111---------------1   ->     3 8'01000000
     77:     2 23'1-011-1---------------1   ->     3 8'01000000
     78:     2 23'1-1-1-----------------1   ->     3 8'01000000
     79:     2 23'000---0---0----1-0-0--1   ->     4 8'01000000
     80:     2 23'0000-01---0----1-0-0--1   ->     4 8'01000000
     81:     2 23'0000111---0----1-0-0--1   ->     4 8'01000000
     82:     2 23'00011-1---0----1-0-0--1   ->     4 8'01000000
     83:     2 23'001-1-----0----1-0-0--1   ->     4 8'01000000
     84:     2 23'--0---0----------1----1   ->     4 8'01000000
     85:     2 23'--00-01----------1----1   ->     4 8'01000000
     86:     2 23'--00111----------1----1   ->     4 8'01000000
     87:     2 23'--011-1----------1----1   ->     4 8'01000000
     88:     2 23'--1-1------------1----1   ->     4 8'01000000
     89:     2 23'000---0---0-----10-0--1   ->     5 8'01000000
     90:     2 23'0000-01---0-----10-0--1   ->     5 8'01000000
     91:     2 23'0000111---0-----10-0--1   ->     5 8'01000000
     92:     2 23'00011-1---0-----10-0--1   ->     5 8'01000000
     93:     2 23'001-1-----0-----10-0--1   ->     5 8'01000000
     94:     2 23'--0---0---1-----------1   ->     6 8'01000000
     95:     2 23'--00-01---1-----------1   ->     6 8'01000000
     96:     2 23'--00111---1-----------1   ->     6 8'01000000
     97:     2 23'--011-1---1-----------1   ->     6 8'01000000
     98:     2 23'--1-1-----1-----------1   ->     6 8'01000000
     99:     3 23'--00011----------------   ->     0 8'00010000
    100:     3 23'--010-1----------------   ->     0 8'00010000
    101:     3 23'--1-0------------------   ->     0 8'00010000
    102:     3 23'--0---0---------------0   ->     1 8'00010000
    103:     3 23'--00-01---------------0   ->     1 8'00010000
    104:     3 23'--00111---------------0   ->     1 8'00010000
    105:     3 23'--011-1---------------0   ->     1 8'00010000
    106:     3 23'--1-1-----------------0   ->     1 8'00010000
    107:     3 23'--0---0-------1------11   ->     1 8'00010000
    108:     3 23'--00-01-------1------11   ->     1 8'00010000
    109:     3 23'--00111-------1------11   ->     1 8'00010000
    110:     3 23'--011-1-------1------11   ->     1 8'00010000
    111:     3 23'--1-1---------1------11   ->     1 8'00010000
    112:     3 23'--0---0-------0-------1   ->     1 8'00010000
    113:     3 23'--00-01-------0-------1   ->     1 8'00010000
    114:     3 23'--00111-------0-------1   ->     1 8'00010000
    115:     3 23'--011-1-------0-------1   ->     1 8'00010000
    116:     3 23'--1-1---------0-------1   ->     1 8'00010000
    117:     3 23'--0---0-------1------01   ->     3 8'00010000
    118:     3 23'--00-01-------1------01   ->     3 8'00010000
    119:     3 23'--00111-------1------01   ->     3 8'00010000
    120:     3 23'--011-1-------1------01   ->     3 8'00010000
    121:     3 23'--1-1---------1------01   ->     3 8'00010000
    122:     4 23'--00011----------------   ->     0 8'00001000
    123:     4 23'--010-1----------------   ->     0 8'00001000
    124:     4 23'--1-0------------------   ->     0 8'00001000
    125:     4 23'--0---0---------------0   ->     1 8'00001000
    126:     4 23'--00-01---------------0   ->     1 8'00001000
    127:     4 23'--00111---------------0   ->     1 8'00001000
    128:     4 23'--011-1---------------0   ->     1 8'00001000
    129:     4 23'--1-1-----------------0   ->     1 8'00001000
    130:     4 23'--0---0--1------------1   ->     1 8'00001000
    131:     4 23'--00-01--1------------1   ->     1 8'00001000
    132:     4 23'--00111--1------------1   ->     1 8'00001000
    133:     4 23'--011-1--1------------1   ->     1 8'00001000
    134:     4 23'--1-1----1------------1   ->     1 8'00001000
    135:     4 23'--0---0--0------------1   ->     4 8'00001000
    136:     4 23'--00-01--0------------1   ->     4 8'00001000
    137:     4 23'--00111--0------------1   ->     4 8'00001000
    138:     4 23'--011-1--0------------1   ->     4 8'00001000
    139:     4 23'--1-1----0------------1   ->     4 8'00001000
    140:     5 23'--00011----------------   ->     0 8'00000100
    141:     5 23'--010-1----------------   ->     0 8'00000100
    142:     5 23'--1-0------------------   ->     0 8'00000100
    143:     5 23'--0---0---------------0   ->     1 8'00000100
    144:     5 23'--00-01---------------0   ->     1 8'00000100
    145:     5 23'--00111---------------0   ->     1 8'00000100
    146:     5 23'--011-1---------------0   ->     1 8'00000100
    147:     5 23'--1-1-----------------0   ->     1 8'00000100
    148:     5 23'--0---011-------------1   ->     1 8'00000100
    149:     5 23'--00-0111-------------1   ->     1 8'00000100
    150:     5 23'--0011111-------------1   ->     1 8'00000100
    151:     5 23'--011-111-------------1   ->     1 8'00000100
    152:     5 23'--1-1--11-------------1   ->     1 8'00000100
    153:     5 23'--0---0-0-------------1   ->     5 8'00000100
    154:     5 23'--00-01-0-------------1   ->     5 8'00000100
    155:     5 23'--00111-0-------------1   ->     5 8'00000100
    156:     5 23'--011-1-0-------------1   ->     5 8'00000100
    157:     5 23'--1-1---0-------------1   ->     5 8'00000100
    158:     5 23'--0---001-------------1   ->     5 8'00000100
    159:     5 23'--00-0101-------------1   ->     5 8'00000100
    160:     5 23'--0011101-------------1   ->     5 8'00000100
    161:     5 23'--011-101-------------1   ->     5 8'00000100
    162:     5 23'--1-1--01-------------1   ->     5 8'00000100
    163:     6 23'--00011----------------   ->     0 8'00000010
    164:     6 23'--010-1----------------   ->     0 8'00000010
    165:     6 23'--1-0------------------   ->     0 8'00000010
    166:     6 23'--0---0---------------0   ->     1 8'00000010
    167:     6 23'--00-01---------------0   ->     1 8'00000010
    168:     6 23'--00111---------------0   ->     1 8'00000010
    169:     6 23'--011-1---------------0   ->     1 8'00000010
    170:     6 23'--1-1-----------------0   ->     1 8'00000010
    171:     6 23'--0---011-------------1   ->     1 8'00000010
    172:     6 23'--00-0111-------------1   ->     1 8'00000010
    173:     6 23'--0011111-------------1   ->     1 8'00000010
    174:     6 23'--011-111-------------1   ->     1 8'00000010
    175:     6 23'--1-1--11-------------1   ->     1 8'00000010
    176:     6 23'--0---0-0-------------1   ->     6 8'00000010
    177:     6 23'--00-01-0-------------1   ->     6 8'00000010
    178:     6 23'--00111-0-------------1   ->     6 8'00000010
    179:     6 23'--011-1-0-------------1   ->     6 8'00000010
    180:     6 23'--1-1---0-------------1   ->     6 8'00000010
    181:     6 23'--0---001-------------1   ->     6 8'00000010
    182:     6 23'--00-0101-------------1   ->     6 8'00000010
    183:     6 23'--0011101-------------1   ->     6 8'00000010
    184:     6 23'--011-101-------------1   ->     6 8'00000010
    185:     6 23'--1-1--01-------------1   ->     6 8'00000010

-------------------------------------

FSM `$fsm$\soc.cpu.mem_wordsize$5201' from module `icesugar':
-------------------------------------

  Information on FSM $fsm$\soc.cpu.mem_wordsize$5201 (\soc.cpu.mem_wordsize):

  Number of input signals:   13
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \soc.cpu.resetn
    1: \soc.cpu.mem_do_rdata
    2: \soc.cpu.mem_do_wdata
    3: \soc.cpu.instr_lw
    4: \soc.cpu.instr_sb
    5: \soc.cpu.instr_sh
    6: \soc.cpu.instr_sw
    7: $flatten\soc.\cpu.$eq$picorv32.v:1308$986_Y
    8: $flatten\soc.\cpu.$logic_or$picorv32.v:1858$1140_Y
    9: $flatten\soc.\cpu.$logic_or$picorv32.v:1887$1148_Y
   10: $flatten\soc.\cpu.$logic_or$picorv32.v:1888$1149_Y
   11: $flatten\soc.\cpu.$procmux$1694_CMP
   12: $flatten\soc.\cpu.$procmux$1695_CMP

  Output signals:
    0: $flatten\soc.\cpu.$eq$picorv32.v:1917$1156_Y
    1: $flatten\soc.\cpu.$eq$picorv32.v:1924$1163_Y
    2: $flatten\soc.\cpu.$procmux$4333_CMP

  State encoding:
    0:      3'--1
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'------------0   ->     0 3'001
      1:     0 13'-1001----0-01   ->     0 3'001
      2:     0 13'-1--1----1-01   ->     0 3'001
      3:     0 13'-1--1------11   ->     0 3'001
      4:     0 13'1---1-000-0-1   ->     0 3'001
      5:     0 13'1---1-1---0-1   ->     0 3'001
      6:     0 13'1---1-----1-1   ->     0 3'001
      7:     0 13'00---0------1   ->     0 3'001
      8:     0 13'-----1------1   ->     0 3'001
      9:     0 13'-1--0-------1   ->     0 3'001
     10:     0 13'1---0-------1   ->     0 3'001
     11:     0 13'-1-11------01   ->     1 3'001
     12:     0 13'1---1---1-0-1   ->     1 3'001
     13:     0 13'-11-1------01   ->     2 3'001
     14:     0 13'1---1--1--0-1   ->     2 3'001
     15:     1 13'-1--1----1-01   ->     0 3'100
     16:     1 13'1---1-1---0-1   ->     0 3'100
     17:     1 13'-----1------1   ->     0 3'100
     18:     1 13'------------0   ->     1 3'100
     19:     1 13'-1001----0-01   ->     1 3'100
     20:     1 13'-1-11------01   ->     1 3'100
     21:     1 13'-1--1------11   ->     1 3'100
     22:     1 13'1---1-000-0-1   ->     1 3'100
     23:     1 13'1---1---1-0-1   ->     1 3'100
     24:     1 13'1---1-----1-1   ->     1 3'100
     25:     1 13'00---0------1   ->     1 3'100
     26:     1 13'-1--0-------1   ->     1 3'100
     27:     1 13'1---0-------1   ->     1 3'100
     28:     1 13'-11-1------01   ->     2 3'100
     29:     1 13'1---1--1--0-1   ->     2 3'100
     30:     2 13'-1--1----1-01   ->     0 3'010
     31:     2 13'1---1-1---0-1   ->     0 3'010
     32:     2 13'-----1------1   ->     0 3'010
     33:     2 13'-1-11------01   ->     1 3'010
     34:     2 13'1---1---1-0-1   ->     1 3'010
     35:     2 13'------------0   ->     2 3'010
     36:     2 13'-1001----0-01   ->     2 3'010
     37:     2 13'-11-1------01   ->     2 3'010
     38:     2 13'-1--1------11   ->     2 3'010
     39:     2 13'1---1-000-0-1   ->     2 3'010
     40:     2 13'1---1--1--0-1   ->     2 3'010
     41:     2 13'1---1-----1-1   ->     2 3'010
     42:     2 13'00---0------1   ->     2 3'010
     43:     2 13'-1--0-------1   ->     2 3'010
     44:     2 13'1---0-------1   ->     2 3'010

-------------------------------------

FSM `$fsm$\soc.spimemio.state$5206' from module `icesugar':
-------------------------------------

  Information on FSM $fsm$\soc.spimemio.state$5206 (\soc.spimemio.state):

  Number of input signals:    8
  Number of output signals:  13
  Number of state bits:      13

  Input signals:
    0: \soc.spimemio.dout_valid
    1: \soc.spimemio.jump
    2: \soc.spimemio.config_cont
    3: $flatten\soc.\spimemio.$logic_or$spimemio.v:211$502_Y
    4: $flatten\soc.\spimemio.$logic_and$spimemio.v:282$515_Y
    5: $flatten\soc.\spimemio.$logic_or$spimemio.v:310$516_Y
    6: $flatten\soc.\spimemio.$logic_or$spimemio.v:350$520_Y
    7: \soc.spimemio.xfer.din_ready

  Output signals:
    0: $flatten\soc.\spimemio.$procmux$4400_CMP
    1: $flatten\soc.\spimemio.$procmux$4403_CMP
    2: $flatten\soc.\spimemio.$procmux$4414_CMP
    3: $flatten\soc.\spimemio.$procmux$4417_CMP
    4: $flatten\soc.\spimemio.$procmux$4420_CMP
    5: $flatten\soc.\spimemio.$procmux$4423_CMP
    6: $flatten\soc.\spimemio.$procmux$4426_CMP
    7: $flatten\soc.\spimemio.$procmux$4429_CMP
    8: $flatten\soc.\spimemio.$procmux$4432_CMP
    9: $flatten\soc.\spimemio.$procmux$4437_CMP
   10: $flatten\soc.\spimemio.$procmux$4440_CMP
   11: $flatten\soc.\spimemio.$procmux$4446_CMP
   12: $flatten\soc.\spimemio.$procmux$4452_CMP

  State encoding:
    0: 13'------------1  <RESET STATE>
    1: 13'-----------1-
    2: 13'----------1--
    3: 13'---------1---
    4: 13'--------1----
    5: 13'-------1-----
    6: 13'------1------
    7: 13'-----1-------
    8: 13'----1--------
    9: 13'---1---------
   10: 13'--1----------
   11: 13'-1-----------
   12: 13'1------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 8'0---0-0-   ->     0 13'1000000000000
      1:     0 8'----1---   ->     0 13'1000000000000
      2:     0 8'----001-   ->     2 13'1000000000000
      3:     0 8'1---0-0-   ->     7 13'1000000000000
      4:     0 8'----011-   ->     9 13'1000000000000
      5:     1 8'----1---   ->     0 13'0000001000000
      6:     1 8'0---0-0-   ->     1 13'0000001000000
      7:     1 8'----001-   ->     2 13'0000001000000
      8:     1 8'1---0-0-   ->     8 13'0000001000000
      9:     1 8'----011-   ->     9 13'0000001000000
     10:     2 8'----1---   ->     0 13'0010000000000
     11:     2 8'0---0-0-   ->     2 13'0010000000000
     12:     2 8'----001-   ->     2 13'0010000000000
     13:     2 8'1---0-0-   ->     9 13'0010000000000
     14:     2 8'----011-   ->     9 13'0010000000000
     15:     3 8'----1---   ->     0 13'0000000000100
     16:     3 8'----001-   ->     2 13'0000000000100
     17:     3 8'-0--0-0-   ->     3 13'0000000000100
     18:     3 8'01--0-0-   ->     3 13'0000000000100
     19:     3 8'11--0-0-   ->     8 13'0000000000100
     20:     3 8'----011-   ->     9 13'0000000000100
     21:     4 8'----1---   ->     0 13'0100000000000
     22:     4 8'----001-   ->     2 13'0100000000000
     23:     4 8'0---0-0-   ->     4 13'0100000000000
     24:     4 8'----011-   ->     9 13'0100000000000
     25:     4 8'1---0-0-   ->    10 13'0100000000000
     26:     5 8'----1---   ->     0 13'0000000010000
     27:     5 8'----001-   ->     2 13'0000000010000
     28:     5 8'0---0-0-   ->     5 13'0000000010000
     29:     5 8'----011-   ->     9 13'0000000010000
     30:     5 8'1---0-0-   ->    11 13'0000000010000
     31:     6 8'----1---   ->     0 13'0000100000000
     32:     6 8'----001-   ->     2 13'0000100000000
     33:     6 8'0---0-0-   ->     6 13'0000100000000
     34:     6 8'----011-   ->     9 13'0000100000000
     35:     6 8'1---0-0-   ->    12 13'0000100000000
     36:     7 8'----1---   ->     0 13'0000000000010
     37:     7 8'----001-   ->     2 13'0000000000010
     38:     7 8'----0-01   ->     4 13'0000000000010
     39:     7 8'----0-00   ->     7 13'0000000000010
     40:     7 8'----011-   ->     9 13'0000000000010
     41:     8 8'----1---   ->     0 13'0000000100000
     42:     8 8'----001-   ->     2 13'0000000100000
     43:     8 8'1---0-0-   ->     5 13'0000000100000
     44:     8 8'0---0-0-   ->     8 13'0000000100000
     45:     8 8'----011-   ->     9 13'0000000100000
     46:     9 8'----1---   ->     0 13'0001000000000
     47:     9 8'----001-   ->     2 13'0001000000000
     48:     9 8'1--10-0-   ->     6 13'0001000000000
     49:     9 8'---00-0-   ->     9 13'0001000000000
     50:     9 8'0--10-0-   ->     9 13'0001000000000
     51:     9 8'----011-   ->     9 13'0001000000000
     52:    10 8'----1---   ->     0 13'0000000000001
     53:    10 8'----0-01   ->     2 13'0000000000001
     54:    10 8'----001-   ->     2 13'0000000000001
     55:    10 8'----011-   ->     9 13'0000000000001
     56:    10 8'----0-00   ->    10 13'0000000000001
     57:    11 8'----1---   ->     0 13'0000000001000
     58:    11 8'----001-   ->     2 13'0000000001000
     59:    11 8'1---0-0-   ->     3 13'0000000001000
     60:    11 8'----011-   ->     9 13'0000000001000
     61:    11 8'0---0-0-   ->    11 13'0000000001000
     62:    12 8'----1---   ->     0 13'0000010000000
     63:    12 8'1-1-0-0-   ->     1 13'0000010000000
     64:    12 8'----001-   ->     2 13'0000010000000
     65:    12 8'1-0-0-0-   ->     8 13'0000010000000
     66:    12 8'----011-   ->     9 13'0000010000000
     67:    12 8'0---0-0-   ->    12 13'0000010000000

-------------------------------------

7.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\soc.cpu.cpu_state$5191' from module `\icesugar'.
Mapping FSM `$fsm$\soc.cpu.mem_wordsize$5201' from module `\icesugar'.
Mapping FSM `$fsm$\soc.spimemio.state$5206' from module `\icesugar'.

7.13. Executing OPT pass (performing simple optimizations).

7.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.
<suppressed ~18 debug messages>

7.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
<suppressed ~144 debug messages>
Removed a total of 48 cells.

7.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \icesugar..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/4 on $pmux $flatten\soc.\cpu.$procmux$2328.
    dead port 2/5 on $pmux $flatten\soc.\cpu.$procmux$2792.
    dead port 1/3 on $pmux $flatten\soc.\cpu.$procmux$2999.
Removed 3 multiplexer ports.
<suppressed ~250 debug messages>

7.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \icesugar.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5159: { \soc.cpu.cpu_state [6:2] \soc.cpu.cpu_state [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5087: { \soc.cpu.cpu_state [6:4] \soc.cpu.cpu_state [2:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5085: \soc.cpu.cpu_state [5:0]
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5083: { \soc.cpu.cpu_state [6:3] \soc.cpu.cpu_state [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5081: { \soc.cpu.cpu_state [6] \soc.cpu.cpu_state [4:0] }
  Optimizing cells in module \icesugar.
Performed a total of 5 changes.

7.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
Removed a total of 0 cells.

7.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$5076 ($dff) from module icesugar (D = { $procmux$4808_Y $procmux$4815_Y $procmux$4822_Y $procmux$4829_Y }, Q = \gpio, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6014 ($sdff) from module icesugar (D = \soc.cpu.mem_wdata [7:0], Q = \gpio [7:0]).
Adding EN signal on $auto$ff.cc:266:slice$6014 ($sdff) from module icesugar (D = \soc.cpu.mem_wdata [15:8], Q = \gpio [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$6014 ($sdff) from module icesugar (D = \soc.cpu.mem_wdata [23:16], Q = \gpio [23:16]).
Adding EN signal on $auto$ff.cc:266:slice$6014 ($sdff) from module icesugar (D = \soc.cpu.mem_wdata [31:24], Q = \gpio [31:24]).
Adding EN signal on $procdff$5075 ($dff) from module icesugar (D = \gpio, Q = \iomem_rdata).
Adding EN signal on $procdff$5074 ($dff) from module icesugar (D = $procmux$4839_Y, Q = \iomem_ready).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$4880 ($dff) from module icesugar (D = \soc.spimemio.xfer.fetch, Q = \soc.spimemio.xfer.last_fetch, rval = 1'1).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$4879 ($dff) from module icesugar (D = \soc.spimemio.xfer.next_fetch, Q = \soc.spimemio.xfer.fetch, rval = 1'1).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$4878 ($dff) from module icesugar (D = $flatten\soc.\spimemio.\xfer.$procmux$1313_Y, Q = \soc.spimemio.xfer.xfer_tag, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$6035 ($sdff) from module icesugar (D = \soc.spimemio.din_tag, Q = \soc.spimemio.xfer.xfer_tag).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$4877 ($dff) from module icesugar (D = $flatten\soc.\spimemio.\xfer.$procmux$1318_Y, Q = \soc.spimemio.xfer.xfer_rd, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6037 ($sdff) from module icesugar (D = \soc.spimemio.din_rd, Q = \soc.spimemio.xfer.xfer_rd).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$4876 ($dff) from module icesugar (D = $flatten\soc.\spimemio.\xfer.$procmux$1323_Y, Q = \soc.spimemio.xfer.xfer_qspi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6039 ($sdff) from module icesugar (D = \soc.spimemio.din_qspi, Q = \soc.spimemio.xfer.xfer_qspi).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$4874 ($dff) from module icesugar (D = $flatten\soc.\spimemio.\xfer.$procmux$1336_Y, Q = \soc.spimemio.xfer.dummy_count, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$6041 ($sdff) from module icesugar (D = $flatten\soc.\spimemio.\xfer.$procmux$1336_Y, Q = \soc.spimemio.xfer.dummy_count).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$4873 ($dff) from module icesugar (D = $flatten\soc.\spimemio.\xfer.$procmux$1346_Y [3], Q = \soc.spimemio.xfer.count [3], rval = 1'0).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$4873 ($dff) from module icesugar (D = $flatten\soc.\spimemio.\xfer.$procmux$1344_Y [2:0], Q = \soc.spimemio.xfer.count [2:0], rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$6046 ($sdff) from module icesugar (D = $flatten\soc.\spimemio.\xfer.$2\next_count[3:0] [2:0], Q = \soc.spimemio.xfer.count [2:0]).
Adding EN signal on $auto$ff.cc:266:slice$6045 ($sdff) from module icesugar (D = $flatten\soc.\spimemio.\xfer.$procmux$1346_Y [3], Q = \soc.spimemio.xfer.count [3]).
Adding EN signal on $flatten\soc.\spimemio.\xfer.$procdff$4872 ($dff) from module icesugar (D = $flatten\soc.\spimemio.\xfer.$2\next_ibuffer[7:0], Q = \soc.spimemio.xfer.ibuffer).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$4871 ($dff) from module icesugar (D = $flatten\soc.\spimemio.\xfer.$procmux$1359_Y, Q = \soc.spimemio.xfer.xfer_ddr, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6082 ($sdff) from module icesugar (D = \soc.spimemio.xfer.din_ddr, Q = \soc.spimemio.xfer.xfer_ddr).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$4870 ($dff) from module icesugar (D = $flatten\soc.\spimemio.\xfer.$procmux$1364_Y, Q = \soc.spimemio.xfer.xfer_dspi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6084 ($sdff) from module icesugar (D = \soc.spimemio.xfer.din_dspi, Q = \soc.spimemio.xfer.xfer_dspi).
Adding EN signal on $flatten\soc.\spimemio.\xfer.$procdff$4869 ($dff) from module icesugar (D = $flatten\soc.\spimemio.\xfer.$procmux$1374_Y, Q = \soc.spimemio.xfer.obuffer).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$4868 ($dff) from module icesugar (D = $flatten\soc.\spimemio.\xfer.$procmux$1382_Y, Q = \soc.spimemio.xfer.flash_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6103 ($sdff) from module icesugar (D = $flatten\soc.\spimemio.\xfer.$procmux$1382_Y, Q = \soc.spimemio.xfer.flash_clk).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$4867 ($dff) from module icesugar (D = $flatten\soc.\spimemio.\xfer.$procmux$1389_Y, Q = \soc.spimemio.xfer.flash_csb, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6111 ($sdff) from module icesugar (D = 1'0, Q = \soc.spimemio.xfer.flash_csb).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5062 ($dff) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4644_Y, Q = \soc.spimemio.config_do, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$6113 ($sdff) from module icesugar (D = \soc.cpu.mem_wdata [3:0], Q = \soc.spimemio.config_do).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5061 ($dff) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4649_Y, Q = \soc.spimemio.config_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6115 ($sdff) from module icesugar (D = \soc.cpu.mem_wdata [4], Q = \soc.spimemio.config_clk).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5060 ($dff) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4654_Y, Q = \soc.spimemio.config_csb, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6117 ($sdff) from module icesugar (D = \soc.cpu.mem_wdata [5], Q = \soc.spimemio.config_csb).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5059 ($dff) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4659_Y, Q = \soc.spimemio.config_oe, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$6119 ($sdff) from module icesugar (D = \soc.cpu.mem_wdata [11:8], Q = \soc.spimemio.config_oe).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5058 ($dff) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4664_Y, Q = \soc.spimemio.config_dummy, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$6121 ($sdff) from module icesugar (D = \soc.cpu.mem_wdata [19:16], Q = \soc.spimemio.config_dummy).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5057 ($dff) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4669_Y, Q = \soc.spimemio.config_cont, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6123 ($sdff) from module icesugar (D = \soc.cpu.mem_wdata [20], Q = \soc.spimemio.config_cont).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5056 ($dff) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4674_Y, Q = \soc.spimemio.config_qspi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6125 ($sdff) from module icesugar (D = \soc.cpu.mem_wdata [21], Q = \soc.spimemio.config_qspi).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5055 ($dff) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4679_Y, Q = \soc.spimemio.config_ddr, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6127 ($sdff) from module icesugar (D = \soc.cpu.mem_wdata [22], Q = \soc.spimemio.config_ddr).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5054 ($dff) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4684_Y, Q = \soc.spimemio.config_en, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6129 ($sdff) from module icesugar (D = \soc.cpu.mem_wdata [31], Q = \soc.spimemio.config_en).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5053 ($dff) from module icesugar (D = $flatten\soc.\spimemio.$logic_or$spimemio.v:100$480_Y, Q = \soc.spimemio.softreset, rval = 1'1).
Adding EN signal on $flatten\soc.\spimemio.$procdff$5047 ($dff) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4473_Y, Q = \soc.spimemio.rd_inc).
Adding SRST signal on $auto$ff.cc:266:slice$6132 ($dffe) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4461_Y, Q = \soc.spimemio.rd_inc, rval = 1'0).
Adding EN signal on $flatten\soc.\spimemio.$procdff$5046 ($dff) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4480_Y, Q = \soc.spimemio.rd_wait).
Adding SRST signal on $auto$ff.cc:266:slice$6142 ($dffe) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4478_Y, Q = \soc.spimemio.rd_wait, rval = 1'0).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5045 ($dff) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4485_Y, Q = \soc.spimemio.rd_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6150 ($sdff) from module icesugar (D = 1'1, Q = \soc.spimemio.rd_valid).
Adding EN signal on $flatten\soc.\spimemio.$procdff$5044 ($dff) from module icesugar (D = $flatten\soc.\spimemio.$ternary$spimemio.v:226$513_Y [23:0], Q = \soc.spimemio.rd_addr).
Adding EN signal on $flatten\soc.\spimemio.$procdff$5043 ($dff) from module icesugar (D = \soc.spimemio.xfer.ibuffer, Q = \soc.spimemio.buffer [7:0]).
Adding EN signal on $flatten\soc.\spimemio.$procdff$5043 ($dff) from module icesugar (D = \soc.spimemio.xfer.ibuffer, Q = \soc.spimemio.buffer [15:8]).
Adding EN signal on $flatten\soc.\spimemio.$procdff$5043 ($dff) from module icesugar (D = \soc.spimemio.xfer.ibuffer, Q = \soc.spimemio.buffer [23:16]).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5042 ($dff) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4544_Y, Q = \soc.spimemio.din_rd, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6174 ($sdff) from module icesugar (D = 1'1, Q = \soc.spimemio.din_rd).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5041 ($dff) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4565_Y, Q = \soc.spimemio.din_ddr, rval = 1'0).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5040 ($dff) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4584_Y, Q = \soc.spimemio.din_qspi, rval = 1'0).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5038 ($dff) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4594_Y, Q = \soc.spimemio.din_tag, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$6182 ($sdff) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4594_Y, Q = \soc.spimemio.din_tag).
Adding EN signal on $flatten\soc.\spimemio.$procdff$5037 ($dff) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4613_Y, Q = \soc.spimemio.din_data).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5036 ($dff) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4501_Y, Q = \soc.spimemio.din_valid, rval = 1'0).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5035 ($dff) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4399_Y, Q = \soc.spimemio.xfer_resetn, rval = 1'0).
Adding EN signal on $flatten\soc.\spimemio.$procdff$5034 ($dff) from module icesugar (D = { \soc.spimemio.xfer.ibuffer \soc.spimemio.buffer }, Q = \soc.spimemio.rdata).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5072 ($dff) from module icesugar (D = { $flatten\soc.\simpleuart.$procmux$4786_Y $flatten\soc.\simpleuart.$procmux$4791_Y $flatten\soc.\simpleuart.$procmux$4796_Y $flatten\soc.\simpleuart.$procmux$4801_Y }, Q = \soc.simpleuart.cfg_divider, rval = 1).
Adding EN signal on $auto$ff.cc:266:slice$6210 ($sdff) from module icesugar (D = \soc.cpu.mem_wdata [7:0], Q = \soc.simpleuart.cfg_divider [7:0]).
Adding EN signal on $auto$ff.cc:266:slice$6210 ($sdff) from module icesugar (D = \soc.cpu.mem_wdata [15:8], Q = \soc.simpleuart.cfg_divider [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$6210 ($sdff) from module icesugar (D = \soc.cpu.mem_wdata [23:16], Q = \soc.simpleuart.cfg_divider [23:16]).
Adding EN signal on $auto$ff.cc:266:slice$6210 ($sdff) from module icesugar (D = \soc.cpu.mem_wdata [31:24], Q = \soc.simpleuart.cfg_divider [31:24]).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5071 ($dff) from module icesugar (D = $flatten\soc.\simpleuart.$procmux$4747_Y, Q = \soc.simpleuart.recv_buf_valid, rval = 1'0).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5070 ($dff) from module icesugar (D = $flatten\soc.\simpleuart.$procmux$4755_Y, Q = \soc.simpleuart.recv_buf_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$6216 ($sdff) from module icesugar (D = \soc.simpleuart.recv_pattern, Q = \soc.simpleuart.recv_buf_data).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5069 ($dff) from module icesugar (D = $flatten\soc.\simpleuart.$procmux$4763_Y, Q = \soc.simpleuart.recv_pattern, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$6220 ($sdff) from module icesugar (D = { \ser_rx \soc.simpleuart.recv_pattern [7:1] }, Q = \soc.simpleuart.recv_pattern).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5068 ($dff) from module icesugar (D = $flatten\soc.\simpleuart.$procmux$4733_Y, Q = \soc.simpleuart.recv_divcnt, rval = 0).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5067 ($dff) from module icesugar (D = $flatten\soc.\simpleuart.$procmux$4775_Y, Q = \soc.simpleuart.recv_state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$6227 ($sdff) from module icesugar (D = $flatten\soc.\simpleuart.$procmux$4775_Y, Q = \soc.simpleuart.recv_state).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5066 ($dff) from module icesugar (D = $flatten\soc.\simpleuart.$procmux$4703_Y, Q = \soc.simpleuart.send_dummy, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6239 ($sdff) from module icesugar (D = $flatten\soc.\simpleuart.$procmux$4703_Y, Q = \soc.simpleuart.send_dummy).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5065 ($dff) from module icesugar (D = $flatten\soc.\simpleuart.$add$simpleuart.v:112$460_Y, Q = \soc.simpleuart.send_divcnt, rval = 0).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5064 ($dff) from module icesugar (D = $flatten\soc.\simpleuart.$procmux$4714_Y, Q = \soc.simpleuart.send_bitcnt, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$6248 ($sdff) from module icesugar (D = $flatten\soc.\simpleuart.$procmux$4714_Y, Q = \soc.simpleuart.send_bitcnt).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5063 ($dff) from module icesugar (D = $flatten\soc.\simpleuart.$procmux$4719_Y [9], Q = \soc.simpleuart.send_pattern [9], rval = 1'1).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5063 ($dff) from module icesugar (D = $flatten\soc.\simpleuart.$procmux$4722_Y [8:0], Q = \soc.simpleuart.send_pattern [8:0], rval = 9'111111111).
Adding EN signal on $auto$ff.cc:266:slice$6257 ($sdff) from module icesugar (D = $flatten\soc.\simpleuart.$procmux$4722_Y [8:0], Q = \soc.simpleuart.send_pattern [8:0]).
Adding EN signal on $auto$ff.cc:266:slice$6252 ($sdff) from module icesugar (D = 1'1, Q = \soc.simpleuart.send_pattern [9]).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5033 ($dff) from module icesugar (D = $flatten\soc.$logic_and$picosoc.v:206$431_Y, Q = \soc.cpu.last_mem_valid, rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5032 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$4359_Y, Q = \soc.cpu.mem_la_firstword_reg, rval = 1'0).
Adding EN signal on $flatten\soc.\cpu.$procdff$5031 ($dff) from module icesugar (D = \soc.cpu.mem_rdata_latched [6:0], Q = \soc.cpu.mem_rdata_q [6:0]).
Adding EN signal on $flatten\soc.\cpu.$procdff$5029 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3991_Y, Q = \soc.cpu.mem_16bit_buffer).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5028 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$4012_Y, Q = \soc.cpu.prefetched_high_word, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6281 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$procmux$4003_Y, Q = \soc.cpu.prefetched_high_word).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5027 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$4026_Y, Q = \soc.cpu.mem_la_secondword, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6291 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$procmux$4022_Y, Q = \soc.cpu.mem_la_secondword).
Adding EN signal on $flatten\soc.\cpu.$procdff$5026 ($dff) from module icesugar (D = $flatten\soc.\cpu.$0\mem_state[1:0], Q = \soc.cpu.mem_state).
Adding EN signal on $flatten\soc.\cpu.$procdff$5025 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$4061_Y, Q = \soc.cpu.mem_wstrb).
Adding EN signal on $flatten\soc.\cpu.$procdff$5024 ($dff) from module icesugar (D = \soc.cpu.mem_la_wdata, Q = \soc.cpu.mem_wdata).
Adding EN signal on $flatten\soc.\cpu.$procdff$5023 ($dff) from module icesugar (D = \soc.cpu.mem_la_addr, Q = \soc.cpu.mem_addr).
Adding EN signal on $flatten\soc.\cpu.$procdff$5021 ($dff) from module icesugar (D = $flatten\soc.\cpu.$0\mem_valid[0:0], Q = \soc.cpu.mem_valid).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5005 ($dff) from module icesugar (D = $flatten\soc.\cpu.$reduce_or$picorv32.v:862$691_Y, Q = \soc.cpu.is_compare, rval = 1'0).
Adding EN signal on $flatten\soc.\cpu.$procdff$5004 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3394_Y, Q = \soc.cpu.is_alu_reg_reg).
Adding EN signal on $flatten\soc.\cpu.$procdff$5003 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3430_Y, Q = \soc.cpu.is_alu_reg_imm).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5001 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3442_Y, Q = \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6343 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3440_Y, Q = \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4998 ($dff) from module icesugar (D = $flatten\soc.\cpu.$reduce_or$picorv32.v:858$687_Y, Q = \soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub, rval = 1'0).
Adding EN signal on $flatten\soc.\cpu.$procdff$4997 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1107$940_Y, Q = \soc.cpu.is_sll_srl_sra).
Adding EN signal on $flatten\soc.\cpu.$procdff$4996 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3455_Y, Q = \soc.cpu.is_sb_sh_sw).
Adding EN signal on $flatten\soc.\cpu.$procdff$4995 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_or$picorv32.v:1098$929_Y, Q = \soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi).
Adding EN signal on $flatten\soc.\cpu.$procdff$4994 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1092$920_Y, Q = \soc.cpu.is_slli_srli_srai).
Adding EN signal on $flatten\soc.\cpu.$procdff$4993 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3475_Y, Q = \soc.cpu.is_lb_lh_lw_lbu_lhu).
Adding EN signal on $flatten\soc.\cpu.$procdff$4991 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3479_Y, Q = \soc.cpu.compressed_instr).
Adding EN signal on $flatten\soc.\cpu.$procdff$4990 ($dff) from module icesugar (D = { $flatten\soc.\cpu.$procmux$3312_Y $flatten\soc.\cpu.$procmux$3525_Y $flatten\soc.\cpu.$procmux$3320_Y $flatten\soc.\cpu.$procmux$3288_Y $flatten\soc.\cpu.$procmux$3308_Y $flatten\soc.\cpu.$procmux$3292_Y $flatten\soc.\cpu.$procmux$3296_Y $flatten\soc.\cpu.$procmux$3304_Y $flatten\soc.\cpu.$procmux$3316_Y $flatten\soc.\cpu.$procmux$3300_Y 1'0 }, Q = \soc.cpu.decoded_imm_j).
Adding EN signal on $flatten\soc.\cpu.$procdff$4989 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488_Y, Q = \soc.cpu.decoded_imm).
Adding EN signal on $flatten\soc.\cpu.$procdff$4988 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3521_Y, Q = \soc.cpu.decoded_rs2).
Adding EN signal on $flatten\soc.\cpu.$procdff$4987 ($dff) from module icesugar (D = { $flatten\soc.\cpu.$procmux$3284_Y $flatten\soc.\cpu.$procmux$3371_Y }, Q = \soc.cpu.decoded_rs1).
Adding EN signal on $flatten\soc.\cpu.$procdff$4986 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3572_Y, Q = \soc.cpu.decoded_rd).
Adding EN signal on $flatten\soc.\cpu.$procdff$4985 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1090$907_Y, Q = \soc.cpu.instr_timer).
Adding EN signal on $flatten\soc.\cpu.$procdff$4984 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:870$705_Y, Q = \soc.cpu.instr_waitirq).
Adding EN signal on $flatten\soc.\cpu.$procdff$4983 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1089$903_Y, Q = \soc.cpu.instr_maskirq).
Adding EN signal on $flatten\soc.\cpu.$procdff$4982 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:869$701_Y, Q = \soc.cpu.instr_retirq).
Adding EN signal on $flatten\soc.\cpu.$procdff$4981 ($dff) from module icesugar (D = 1'0, Q = \soc.cpu.instr_setq).
Adding EN signal on $flatten\soc.\cpu.$procdff$4980 ($dff) from module icesugar (D = 1'0, Q = \soc.cpu.instr_getq).
Adding EN signal on $flatten\soc.\cpu.$procdff$4978 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1082$880_Y, Q = \soc.cpu.instr_rdinstrh).
Adding EN signal on $flatten\soc.\cpu.$procdff$4977 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1081$876_Y, Q = \soc.cpu.instr_rdinstr).
Adding EN signal on $flatten\soc.\cpu.$procdff$4976 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1079$872_Y, Q = \soc.cpu.instr_rdcycleh).
Adding EN signal on $flatten\soc.\cpu.$procdff$4975 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1077$864_Y, Q = \soc.cpu.instr_rdcycle).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4974 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3598_Y, Q = \soc.cpu.instr_and, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6367 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1075$856_Y, Q = \soc.cpu.instr_and).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4973 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3602_Y, Q = \soc.cpu.instr_or, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6369 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1074$852_Y, Q = \soc.cpu.instr_or).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4972 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3606_Y, Q = \soc.cpu.instr_sra, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6371 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1073$848_Y, Q = \soc.cpu.instr_sra).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4971 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3610_Y, Q = \soc.cpu.instr_srl, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6373 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1072$844_Y, Q = \soc.cpu.instr_srl).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4970 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3614_Y, Q = \soc.cpu.instr_xor, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6375 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1071$840_Y, Q = \soc.cpu.instr_xor).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4969 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3618_Y, Q = \soc.cpu.instr_sltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6377 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1070$836_Y, Q = \soc.cpu.instr_sltu).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4968 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3622_Y, Q = \soc.cpu.instr_slt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6379 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1069$832_Y, Q = \soc.cpu.instr_slt).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4967 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3626_Y, Q = \soc.cpu.instr_sll, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6381 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1068$828_Y, Q = \soc.cpu.instr_sll).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4966 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3630_Y, Q = \soc.cpu.instr_sub, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6383 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1067$824_Y, Q = \soc.cpu.instr_sub).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4965 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3634_Y, Q = \soc.cpu.instr_add, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6385 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1066$820_Y, Q = \soc.cpu.instr_add).
Adding EN signal on $flatten\soc.\cpu.$procdff$4964 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1064$816_Y, Q = \soc.cpu.instr_srai).
Adding EN signal on $flatten\soc.\cpu.$procdff$4963 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1063$812_Y, Q = \soc.cpu.instr_srli).
Adding EN signal on $flatten\soc.\cpu.$procdff$4962 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1062$808_Y, Q = \soc.cpu.instr_slli).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4961 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3644_Y, Q = \soc.cpu.instr_andi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6390 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1060$804_Y, Q = \soc.cpu.instr_andi).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4960 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3648_Y, Q = \soc.cpu.instr_ori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6392 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1059$802_Y, Q = \soc.cpu.instr_ori).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4959 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3652_Y, Q = \soc.cpu.instr_xori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6394 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1058$800_Y, Q = \soc.cpu.instr_xori).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4958 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3656_Y, Q = \soc.cpu.instr_sltiu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6396 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1057$798_Y, Q = \soc.cpu.instr_sltiu).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4957 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3660_Y, Q = \soc.cpu.instr_slti, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6398 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1056$796_Y, Q = \soc.cpu.instr_slti).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4956 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3664_Y, Q = \soc.cpu.instr_addi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6400 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1055$794_Y, Q = \soc.cpu.instr_addi).
Adding EN signal on $flatten\soc.\cpu.$procdff$4955 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1053$792_Y, Q = \soc.cpu.instr_sw).
Adding EN signal on $flatten\soc.\cpu.$procdff$4954 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1052$790_Y, Q = \soc.cpu.instr_sh).
Adding EN signal on $flatten\soc.\cpu.$procdff$4953 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1051$788_Y, Q = \soc.cpu.instr_sb).
Adding EN signal on $flatten\soc.\cpu.$procdff$4952 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1049$786_Y, Q = \soc.cpu.instr_lhu).
Adding EN signal on $flatten\soc.\cpu.$procdff$4951 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1048$784_Y, Q = \soc.cpu.instr_lbu).
Adding EN signal on $flatten\soc.\cpu.$procdff$4950 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1047$782_Y, Q = \soc.cpu.instr_lw).
Adding EN signal on $flatten\soc.\cpu.$procdff$4949 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1046$780_Y, Q = \soc.cpu.instr_lh).
Adding EN signal on $flatten\soc.\cpu.$procdff$4948 ($dff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1045$778_Y, Q = \soc.cpu.instr_lb).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4947 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3684_Y, Q = \soc.cpu.instr_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6410 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1043$776_Y, Q = \soc.cpu.instr_bgeu).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4946 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3688_Y, Q = \soc.cpu.instr_bltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6412 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1042$774_Y, Q = \soc.cpu.instr_bltu).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4945 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3692_Y, Q = \soc.cpu.instr_bge, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6414 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1041$772_Y, Q = \soc.cpu.instr_bge).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4944 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3696_Y, Q = \soc.cpu.instr_blt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6416 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1040$770_Y, Q = \soc.cpu.instr_blt).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4943 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3700_Y, Q = \soc.cpu.instr_bne, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6418 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1039$768_Y, Q = \soc.cpu.instr_bne).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4942 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3704_Y, Q = \soc.cpu.instr_beq, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6420 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1038$766_Y, Q = \soc.cpu.instr_beq).
Adding EN signal on $flatten\soc.\cpu.$procdff$4941 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3717_Y, Q = \soc.cpu.instr_jalr).
Adding EN signal on $flatten\soc.\cpu.$procdff$4940 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3729_Y, Q = \soc.cpu.instr_jal).
Adding EN signal on $flatten\soc.\cpu.$procdff$4939 ($dff) from module icesugar (D = $flatten\soc.\cpu.$eq$picorv32.v:866$694_Y, Q = \soc.cpu.instr_auipc).
Adding EN signal on $flatten\soc.\cpu.$procdff$4938 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3749_Y, Q = \soc.cpu.instr_lui).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4931 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2124_Y, Q = \soc.cpu.do_waitirq, rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4927 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2374_Y, Q = \soc.cpu.latched_rd, rval = 5'00010).
Adding EN signal on $auto$ff.cc:266:slice$6435 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2374_Y, Q = \soc.cpu.latched_rd).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4926 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2400_Y, Q = \soc.cpu.latched_is_lb, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6443 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2400_Y, Q = \soc.cpu.latched_is_lb).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4925 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2413_Y, Q = \soc.cpu.latched_is_lh, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6453 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2413_Y, Q = \soc.cpu.latched_is_lh).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4924 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2426_Y, Q = \soc.cpu.latched_is_lu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6463 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2426_Y, Q = \soc.cpu.latched_is_lu).
Adding EN signal on $flatten\soc.\cpu.$procdff$4922 ($dff) from module icesugar (D = \soc.cpu.compressed_instr, Q = \soc.cpu.latched_compr).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4921 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2471_Y, Q = \soc.cpu.latched_branch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6478 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2471_Y, Q = \soc.cpu.latched_branch).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4920 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2507_Y, Q = \soc.cpu.latched_stalu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6486 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2507_Y, Q = \soc.cpu.latched_stalu).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4919 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2514_Y, Q = \soc.cpu.latched_store, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6494 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2514_Y, Q = \soc.cpu.latched_store).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4915 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2568_Y, Q = \soc.cpu.irq_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$6502 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$ternary$picorv32.v:1541$1061_Y, Q = \soc.cpu.irq_state).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4908 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2138_Y, Q = \soc.cpu.decoder_pseudo_trigger, rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4905 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2778_Y, Q = \soc.cpu.mem_do_wdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6509 ($sdff) from module icesugar (D = 1'0, Q = \soc.cpu.mem_do_wdata).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4904 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2782_Y, Q = \soc.cpu.mem_do_rdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6511 ($sdff) from module icesugar (D = 1'0, Q = \soc.cpu.mem_do_rdata).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4903 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2853_Y, Q = \soc.cpu.mem_do_rinst, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6513 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2853_Y, Q = \soc.cpu.mem_do_rinst).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4902 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2878_Y, Q = \soc.cpu.mem_do_prefetch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6527 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$logic_and$picorv32.v:1574$1075_Y, Q = \soc.cpu.mem_do_prefetch).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4900 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2927_Y, Q = \soc.cpu.timer, rval = 0).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4899 ($dff) from module icesugar (D = { $flatten\soc.\cpu.$5\next_irq_pending[31:0] [31:3] $flatten\soc.\cpu.$5\next_irq_pending[31:0] [1:0] }, Q = { \soc.cpu.irq_pending [31:3] \soc.cpu.irq_pending [1:0] }, rval = 31'0000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$6538 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$5\next_irq_pending[31:0] [1], Q = \soc.cpu.irq_pending [1]).
Adding EN signal on $auto$ff.cc:266:slice$6538 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$5\next_irq_pending[31:0] [31:3], Q = \soc.cpu.irq_pending [31:3]).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4898 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2945_Y, Q = \soc.cpu.irq_mask, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:266:slice$6559 ($sdff) from module icesugar (D = \soc.cpu.cpuregs_rs1, Q = \soc.cpu.irq_mask).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4897 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2964_Y, Q = \soc.cpu.irq_active, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6563 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2964_Y, Q = \soc.cpu.irq_active).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4896 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2989_Y, Q = \soc.cpu.irq_delay, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6573 ($sdff) from module icesugar (D = \soc.cpu.irq_active, Q = \soc.cpu.irq_delay).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4894 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2272_Y, Q = \soc.cpu.reg_out, rval = 131072).
Adding EN signal on $flatten\soc.\cpu.$procdff$4893 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3002_Y, Q = \soc.cpu.reg_op2).
Adding EN signal on $flatten\soc.\cpu.$procdff$4892 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3025_Y [31], Q = \soc.cpu.reg_op1 [31]).
Adding EN signal on $flatten\soc.\cpu.$procdff$4892 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3025_Y [30:0], Q = \soc.cpu.reg_op1 [30:0]).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4891 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3089_Y, Q = \soc.cpu.reg_next_pc, rval = 1048576).
Adding EN signal on $auto$ff.cc:266:slice$6627 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3087_Y, Q = \soc.cpu.reg_next_pc).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4890 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3101_Y, Q = \soc.cpu.reg_pc, rval = 1048576).
Adding EN signal on $auto$ff.cc:266:slice$6629 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$3\current_pc[31:0], Q = \soc.cpu.reg_pc).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4889 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$3121_Y, Q = \soc.cpu.count_instr, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$6631 ($sdff) from module icesugar (D = $flatten\soc.\cpu.$add$picorv32.v:1565$1071_Y, Q = \soc.cpu.count_instr).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4888 ($dff) from module icesugar (D = $flatten\soc.\cpu.$add$picorv32.v:1428$1014_Y, Q = \soc.cpu.count_cycle, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\soc.\cpu.$procdff$4883 ($dff) from module icesugar (D = $flatten\soc.\cpu.$procmux$2356_Y, Q = \soc.cpu.trap, rval = 1'0).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$6265 ($sdffe) from module icesugar.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$6362 ($dffe) from module icesugar.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$6361 ($dffe) from module icesugar.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$6352 ($dffe) from module icesugar.

7.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..
Removed 289 unused cells and 351 unused wires.
<suppressed ~291 debug messages>

7.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.
<suppressed ~30 debug messages>

7.13.9. Rerunning OPT passes. (Maybe there is more to do..)

7.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \icesugar..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~154 debug messages>

7.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \icesugar.
    New input vector for $reduce_and cell $auto$opt_dff.cc:254:combine_resets$6508: { $flatten\soc.\cpu.$logic_or$picorv32.v:1858$1140_Y $auto$fsm_map.cc:102:implement_pattern_cache$5444 \reset_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$6626: { $auto$opt_dff.cc:194:make_patterns_logic$6609 $auto$opt_dff.cc:194:make_patterns_logic$6611 $auto$opt_dff.cc:194:make_patterns_logic$6613 $auto$opt_dff.cc:194:make_patterns_logic$6615 $auto$opt_dff.cc:194:make_patterns_logic$6617 $auto$opt_dff.cc:194:make_patterns_logic$6619 $auto$opt_dff.cc:194:make_patterns_logic$6621 $auto$opt_dff.cc:194:make_patterns_logic$6623 \reset_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$6607: { $auto$opt_dff.cc:194:make_patterns_logic$6586 $auto$opt_dff.cc:194:make_patterns_logic$6588 $auto$opt_dff.cc:194:make_patterns_logic$6590 $auto$opt_dff.cc:194:make_patterns_logic$6592 $auto$opt_dff.cc:194:make_patterns_logic$6594 $auto$opt_dff.cc:194:make_patterns_logic$6596 $auto$opt_dff.cc:194:make_patterns_logic$6598 $auto$opt_dff.cc:194:make_patterns_logic$6600 $auto$opt_dff.cc:194:make_patterns_logic$6602 $auto$opt_dff.cc:194:make_patterns_logic$6604 \reset_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$6584: { \soc.cpu.cpu_state [2] \reset_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$6536: { $auto$rtlil.cc:2399:Not$6534 $auto$rtlil.cc:2399:Not$6532 $auto$rtlil.cc:2399:Not$6530 \soc.cpu.cpu_state [1] \soc.cpu.decoder_trigger \reset_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$6477: { $auto$rtlil.cc:2399:Not$6475 \soc.cpu.cpu_state [1] \reset_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$6029: { $logic_and$icesugar.v:98$394_Y \reset_cnt }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$1715: { \soc.cpu.cpu_state [1] \soc.cpu.cpu_state [2] }
  Optimizing cells in module \icesugar.
Performed a total of 8 changes.

7.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
<suppressed ~168 debug messages>
Removed a total of 56 cells.

7.13.13. Executing OPT_DFF pass (perform DFF optimizations).

7.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..
Removed 0 unused cells and 56 unused wires.
<suppressed ~1 debug messages>

7.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.

7.13.16. Rerunning OPT passes. (Maybe there is more to do..)

7.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \icesugar..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~154 debug messages>

7.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \icesugar.
Performed a total of 0 changes.

7.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
Removed a total of 0 cells.

7.13.20. Executing OPT_DFF pass (perform DFF optimizations).

7.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..

7.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.

7.13.23. Finished OPT passes. (There is nothing left to do.)

7.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 5 bits (of 6) from port B of cell icesugar.$add$icesugar.v:54$386 ($add).
Removed top 6 bits (of 8) from port B of cell icesugar.$eq$icesugar.v:98$393 ($eq).
Removed top 1 bits (of 6) from port B of cell icesugar.$auto$opt_dff.cc:195:make_patterns_logic$6094 ($ne).
Removed top 3 bits (of 5) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5275 ($eq).
Removed top 2 bits (of 6) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5277 ($eq).
Removed top 1 bits (of 5) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5279 ($eq).
Removed top 2 bits (of 5) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5283 ($eq).
Removed top 3 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5287 ($eq).
Removed top 2 bits (of 8) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5291 ($eq).
Removed top 3 bits (of 4) from port B of cell icesugar.$auto$opt_dff.cc:195:make_patterns_logic$6064 ($ne).
Removed top 2 bits (of 3) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5904 ($eq).
Removed top 1 bits (of 4) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5911 ($eq).
Removed top 2 bits (of 3) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5920 ($eq).
Removed top 1 bits (of 2) from port B of cell icesugar.$auto$opt_dff.cc:195:make_patterns_logic$6066 ($ne).
Removed top 1 bits (of 3) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5985 ($eq).
Removed top 1 bits (of 4) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5977 ($eq).
Removed top 1 bits (of 6) from port B of cell icesugar.$auto$opt_dff.cc:195:make_patterns_logic$6092 ($ne).
Removed top 2 bits (of 3) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5246 ($eq).
Removed top 1 bits (of 9) from port B of cell icesugar.$auto$opt_dff.cc:195:make_patterns_logic$6090 ($ne).
Removed top 4 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5494 ($eq).
Removed top 1 bits (of 9) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5506 ($eq).
Removed top 3 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5449 ($eq).
Removed top 2 bits (of 5) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5515 ($eq).
Removed top 3 bits (of 9) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5498 ($eq).
Removed top 2 bits (of 8) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5455 ($eq).
Removed top 2 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5371 ($eq).
Removed top 1 bits (of 6) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5375 ($eq).
Removed top 3 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5387 ($eq).
Removed top 2 bits (of 8) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5391 ($eq).
Removed top 1 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5395 ($eq).
Removed top 2 bits (of 4) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5403 ($eq).
Removed top 3 bits (of 6) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5407 ($eq).
Removed top 2 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5411 ($eq).
Removed top 1 bits (of 6) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5415 ($eq).
Removed top 1 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5461 ($eq).
Removed top 2 bits (of 4) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5423 ($eq).
Removed top 3 bits (of 6) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5427 ($eq).
Removed top 1 bits (of 6) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5435 ($eq).
Removed top 2 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5431 ($eq).
Removed top 2 bits (of 5) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5443 ($eq).
Removed top 3 bits (of 4) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5863 ($eq).
Removed top 2 bits (of 5) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5383 ($eq).
Removed top 2 bits (of 10) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5502 ($eq).
Removed top 3 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5519 ($eq).
Removed top 2 bits (of 8) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5523 ($eq).
Removed top 1 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5527 ($eq).
Removed top 9 bits (of 10) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5535 ($eq).
Removed top 5 bits (of 12) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5539 ($eq).
Removed top 4 bits (of 13) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5543 ($eq).
Removed top 3 bits (of 12) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5547 ($eq).
Removed top 2 bits (of 10) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5551 ($eq).
Removed top 5 bits (of 9) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5576 ($eq).
Removed top 5 bits (of 11) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5580 ($eq).
Removed top 4 bits (of 12) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5584 ($eq).
Removed top 3 bits (of 11) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5588 ($eq).
Removed top 2 bits (of 9) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5592 ($eq).
Removed top 2 bits (of 4) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5596 ($eq).
Removed top 3 bits (of 6) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5600 ($eq).
Removed top 2 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5604 ($eq).
Removed top 1 bits (of 6) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5608 ($eq).
Removed top 3 bits (of 4) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5616 ($eq).
Removed top 3 bits (of 6) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5620 ($eq).
Removed top 2 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5624 ($eq).
Removed top 1 bits (of 6) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5628 ($eq).
Removed top 5 bits (of 9) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5637 ($eq).
Removed top 5 bits (of 11) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5641 ($eq).
Removed top 4 bits (of 12) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5645 ($eq).
Removed top 3 bits (of 11) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5649 ($eq).
Removed top 2 bits (of 9) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5653 ($eq).
Removed top 3 bits (of 5) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5250 ($eq).
Removed top 2 bits (of 6) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5254 ($eq).
Removed top 1 bits (of 5) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5258 ($eq).
Removed top 3 bits (of 5) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5266 ($eq).
Removed top 1 bits (of 4) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5268 ($eq).
Removed top 2 bits (of 4) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5698 ($eq).
Removed top 3 bits (of 6) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5702 ($eq).
Removed top 2 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5706 ($eq).
Removed top 1 bits (of 6) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5710 ($eq).
Removed top 3 bits (of 4) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5718 ($eq).
Removed top 3 bits (of 6) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5722 ($eq).
Removed top 2 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5726 ($eq).
Removed top 1 bits (of 6) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5730 ($eq).
Removed top 3 bits (of 5) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5738 ($eq).
Removed top 3 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5742 ($eq).
Removed top 2 bits (of 8) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5746 ($eq).
Removed top 1 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5750 ($eq).
Removed top 1 bits (of 8) from port B of cell icesugar.$auto$opt_dff.cc:195:make_patterns_logic$6060 ($ne).
Removed top 3 bits (of 5) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5226 ($eq).
Removed top 3 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5230 ($eq).
Removed top 31 bits (of 32) from port B of cell icesugar.$flatten\soc.\simpleuart.$add$simpleuart.v:74$451 ($add).
Removed top 31 bits (of 32) from port B of cell icesugar.$flatten\soc.\simpleuart.$add$simpleuart.v:99$457 ($add).
Removed top 28 bits (of 32) from port Y of cell icesugar.$flatten\soc.\simpleuart.$add$simpleuart.v:99$457 ($add).
Removed top 31 bits (of 32) from port B of cell icesugar.$flatten\soc.\simpleuart.$add$simpleuart.v:112$460 ($add).
Removed top 31 bits (of 32) from port B of cell icesugar.$flatten\soc.\simpleuart.$sub$simpleuart.v:132$468 ($sub).
Removed top 28 bits (of 32) from port Y of cell icesugar.$flatten\soc.\simpleuart.$sub$simpleuart.v:132$468 ($sub).
Removed top 1 bits (of 10) from mux cell icesugar.$flatten\soc.\simpleuart.$procmux$4719 ($mux).
Removed top 1 bits (of 10) from mux cell icesugar.$flatten\soc.\simpleuart.$procmux$4722 ($mux).
Removed top 3 bits (of 4) from port B of cell icesugar.$flatten\soc.\simpleuart.$procmux$4737_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell icesugar.$auto$opt_dff.cc:195:make_patterns_logic$6333 ($ne).
Removed top 3 bits (of 4) from port B of cell icesugar.$flatten\soc.\spimemio.$eq$spimemio.v:221$503 ($eq).
Removed top 2 bits (of 4) from port B of cell icesugar.$flatten\soc.\spimemio.$eq$spimemio.v:222$505 ($eq).
Removed top 2 bits (of 4) from port B of cell icesugar.$flatten\soc.\spimemio.$eq$spimemio.v:223$507 ($eq).
Removed top 1 bits (of 4) from port B of cell icesugar.$flatten\soc.\spimemio.$eq$spimemio.v:224$509 ($eq).
Removed top 29 bits (of 32) from port B of cell icesugar.$flatten\soc.\spimemio.$add$spimemio.v:226$511 ($add).
Removed top 7 bits (of 32) from port Y of cell icesugar.$flatten\soc.\spimemio.$add$spimemio.v:226$511 ($add).
Removed top 8 bits (of 32) from mux cell icesugar.$flatten\soc.\spimemio.$ternary$spimemio.v:226$513 ($mux).
Removed top 1 bits (of 8) from mux cell icesugar.$flatten\soc.\spimemio.$ternary$spimemio.v:316$518 ($mux).
Removed top 3 bits (of 6) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5367 ($eq).
Removed top 3 bits (of 4) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5363 ($eq).
Removed top 1 bits (of 8) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5355 ($eq).
Removed top 2 bits (of 9) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5351 ($eq).
Removed top 3 bits (of 8) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5347 ($eq).
Removed top 5 bits (of 6) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5343 ($eq).
Removed top 2 bits (of 4) from port B of cell icesugar.$auto$opt_dff.cc:195:make_patterns_logic$6303 ($ne).
Removed top 1 bits (of 2) from port B of cell icesugar.$flatten\soc.\spimemio.$procmux$4628_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5234 ($eq).
Removed top 1 bits (of 2) from port B of cell icesugar.$flatten\soc.\spimemio.\xfer.$procmux$1403_CMP0 ($eq).
Removed top 28 bits (of 32) from mux cell icesugar.$flatten\soc.\spimemio.\xfer.$ternary$spimemio.v:567$1243 ($mux).
Removed top 2 bits (of 4) from port B of cell icesugar.$flatten\soc.\spimemio.\xfer.$sub$spimemio.v:524$1226 ($sub).
Removed top 1 bits (of 4) from port B of cell icesugar.$flatten\soc.\spimemio.\xfer.$sub$spimemio.v:491$1214 ($sub).
Removed top 3 bits (of 4) from port B of cell icesugar.$flatten\soc.\spimemio.\xfer.$sub$spimemio.v:471$1207 ($sub).
Removed top 3 bits (of 4) from port A of cell icesugar.$flatten\soc.\cpu.$shl$picorv32.v:419$615 ($shl).
Removed top 3 bits (of 5) from port B of cell icesugar.$flatten\soc.\cpu.$eq$picorv32.v:465$620 ($eq).
Removed top 1 bits (of 2) from port B of cell icesugar.$flatten\soc.\cpu.$eq$picorv32.v:478$622 ($eq).
Removed top 1 bits (of 3) from port B of cell icesugar.$flatten\soc.\cpu.$eq$picorv32.v:486$624 ($eq).
Removed top 1 bits (of 2) from port B of cell icesugar.$flatten\soc.\cpu.$eq$picorv32.v:488$626 ($eq).
Removed top 1 bits (of 7) from mux cell icesugar.$flatten\soc.\cpu.$ternary$picorv32.v:491$630 ($mux).
Removed top 30 bits (of 32) from mux cell icesugar.$flatten\soc.\cpu.$ternary$picorv32.v:617$674 ($mux).
Removed top 1 bits (of 7) from port B of cell icesugar.$flatten\soc.\cpu.$eq$picorv32.v:865$693 ($eq).
Removed top 2 bits (of 7) from port B of cell icesugar.$flatten\soc.\cpu.$eq$picorv32.v:866$694 ($eq).
Removed top 3 bits (of 7) from port B of cell icesugar.$flatten\soc.\cpu.$eq$picorv32.v:869$699 ($eq).
Removed top 5 bits (of 7) from port B of cell icesugar.$flatten\soc.\cpu.$eq$picorv32.v:869$700 ($eq).
Removed top 4 bits (of 7) from port B of cell icesugar.$flatten\soc.\cpu.$eq$picorv32.v:870$704 ($eq).
Removed top 5 bits (of 7) from port B of cell icesugar.$flatten\soc.\cpu.$eq$picorv32.v:873$708 ($eq).
Removed top 1 bits (of 7) from port B of cell icesugar.$flatten\soc.\cpu.$eq$picorv32.v:874$709 ($eq).
Removed top 2 bits (of 7) from port B of cell icesugar.$flatten\soc.\cpu.$eq$picorv32.v:875$710 ($eq).
Removed top 1 bits (of 7) from port B of cell icesugar.$flatten\soc.\cpu.$eq$picorv32.v:876$711 ($eq).
Removed top 28 bits (of 32) from port A of cell icesugar.$flatten\soc.\cpu.$add$picorv32.v:906$724 ($add).
Removed top 27 bits (of 32) from port Y of cell icesugar.$flatten\soc.\cpu.$add$picorv32.v:906$724 ($add).
Removed top 28 bits (of 32) from port A of cell icesugar.$flatten\soc.\cpu.$add$picorv32.v:910$725 ($add).
Removed top 27 bits (of 32) from port Y of cell icesugar.$flatten\soc.\cpu.$add$picorv32.v:910$725 ($add).
Removed top 2 bits (of 3) from port B of cell icesugar.$flatten\soc.\cpu.$eq$picorv32.v:1039$767 ($eq).
Removed top 1 bits (of 3) from port B of cell icesugar.$flatten\soc.\cpu.$eq$picorv32.v:1047$781 ($eq).
Removed top 1 bits (of 3) from port B of cell icesugar.$flatten\soc.\cpu.$eq$picorv32.v:1057$797 ($eq).
Removed top 1 bits (of 7) from port B of cell icesugar.$flatten\soc.\cpu.$eq$picorv32.v:1064$815 ($eq).
Removed top 3 bits (of 7) from port B of cell icesugar.$flatten\soc.\cpu.$eq$picorv32.v:1089$901 ($eq).
Removed top 5 bits (of 7) from port B of cell icesugar.$flatten\soc.\cpu.$eq$picorv32.v:1089$902 ($eq).
Removed top 4 bits (of 7) from port B of cell icesugar.$flatten\soc.\cpu.$eq$picorv32.v:1090$906 ($eq).
Removed top 29 bits (of 32) from mux cell icesugar.$flatten\soc.\cpu.$ternary$picorv32.v:1312$987 ($mux).
Removed top 29 bits (of 32) from port B of cell icesugar.$flatten\soc.\cpu.$add$picorv32.v:1312$988 ($add).
Removed top 31 bits (of 32) from port B of cell icesugar.$flatten\soc.\cpu.$add$picorv32.v:1428$1014 ($add).
Removed top 31 bits (of 32) from port B of cell icesugar.$flatten\soc.\cpu.$sub$picorv32.v:1438$1019 ($sub).
Removed top 1 bits (of 2) from port B of cell icesugar.$flatten\soc.\cpu.$eq$picorv32.v:1542$1059 ($eq).
Removed top 29 bits (of 32) from mux cell icesugar.$flatten\soc.\cpu.$ternary$picorv32.v:1547$1062 ($mux).
Removed top 29 bits (of 32) from mux cell icesugar.$flatten\soc.\cpu.$ternary$picorv32.v:1553$1067 ($mux).
Removed top 29 bits (of 32) from port B of cell icesugar.$flatten\soc.\cpu.$add$picorv32.v:1553$1068 ($add).
Removed top 31 bits (of 32) from port B of cell icesugar.$flatten\soc.\cpu.$add$picorv32.v:1565$1071 ($add).
Removed top 29 bits (of 32) from port B of cell icesugar.$flatten\soc.\cpu.$ge$picorv32.v:1836$1123 ($ge).
Removed top 29 bits (of 32) from port B of cell icesugar.$flatten\soc.\cpu.$sub$picorv32.v:1843$1131 ($sub).
Removed top 27 bits (of 32) from port Y of cell icesugar.$flatten\soc.\cpu.$sub$picorv32.v:1843$1131 ($sub).
Removed top 31 bits (of 32) from port B of cell icesugar.$flatten\soc.\cpu.$sub$picorv32.v:1851$1138 ($sub).
Removed top 27 bits (of 32) from port Y of cell icesugar.$flatten\soc.\cpu.$sub$picorv32.v:1851$1138 ($sub).
Removed top 1 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5335 ($eq).
Removed top 2 bits (of 8) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5331 ($eq).
Removed top 3 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5327 ($eq).
Removed top 1 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5238 ($eq).
Removed top 29 bits (of 32) from mux cell icesugar.$flatten\soc.\cpu.$procmux$2058 ($mux).
Removed top 1 bits (of 3) from port B of cell icesugar.$auto$opt_dff.cc:195:make_patterns_logic$6544 ($ne).
Removed top 1 bits (of 2) from port B of cell icesugar.$flatten\soc.\cpu.$procmux$4330_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell icesugar.$auto$opt_dff.cc:195:make_patterns_logic$6450 ($ne).
Removed top 2 bits (of 6) from mux cell icesugar.$flatten\soc.\cpu.$procmux$4311 ($mux).
Removed top 2 bits (of 5) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5323 ($eq).
Removed top 1 bits (of 9) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5315 ($eq).
Removed top 2 bits (of 10) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5311 ($eq).
Removed top 3 bits (of 9) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5307 ($eq).
Removed top 4 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5303 ($eq).
Removed top 1 bits (of 2) from port B of cell icesugar.$auto$opt_dff.cc:195:make_patterns_logic$6499 ($ne).
Removed top 4 bits (of 7) from port B of cell icesugar.$auto$opt_dff.cc:195:make_patterns_logic$6518 ($ne).
Removed top 4 bits (of 5) from port B of cell icesugar.$auto$opt_dff.cc:195:make_patterns_logic$6520 ($ne).
Removed top 2 bits (of 4) from port B of cell icesugar.$auto$opt_dff.cc:195:make_patterns_logic$6524 ($ne).
Removed top 1 bits (of 2) from port B of cell icesugar.$flatten\soc.\cpu.$procmux$3996_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell icesugar.$auto$fsm_map.cc:77:implement_pattern_cache$5295 ($eq).
Removed top 1 bits (of 3) from port B of cell icesugar.$flatten\soc.\cpu.$procmux$3277_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell icesugar.$flatten\soc.\cpu.$procmux$3279_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell icesugar.$flatten\soc.\cpu.$procmux$3282_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell icesugar.$flatten\soc.\cpu.$procmux$3340 ($mux).
Removed top 1 bits (of 2) from port B of cell icesugar.$auto$opt_dff.cc:195:make_patterns_logic$6603 ($ne).
Removed top 3 bits (of 6) from port B of cell icesugar.$auto$opt_dff.cc:195:make_patterns_logic$6597 ($ne).
Removed top 5 bits (of 6) from port B of cell icesugar.$auto$opt_dff.cc:195:make_patterns_logic$6593 ($ne).
Removed top 2 bits (of 3) from port B of cell icesugar.$flatten\soc.\cpu.$procmux$3564_CMP0 ($eq).
Removed top 14 bits (of 32) from port B of cell icesugar.$flatten\soc.$lt$picosoc.v:206$432 ($lt).
Removed top 6 bits (of 32) from port B of cell icesugar.$flatten\soc.$lt$picosoc.v:159$422 ($lt).
Removed top 14 bits (of 32) from port B of cell icesugar.$flatten\soc.$ge$picosoc.v:159$420 ($ge).
Removed top 6 bits (of 32) from port B of cell icesugar.$flatten\soc.$eq$picosoc.v:121$403 ($eq).
Removed top 6 bits (of 32) from port B of cell icesugar.$flatten\soc.$eq$picosoc.v:118$401 ($eq).
Removed top 6 bits (of 32) from port B of cell icesugar.$flatten\soc.$eq$picosoc.v:115$399 ($eq).
Removed top 7 bits (of 8) from port B of cell icesugar.$flatten\soc.$gt$picosoc.v:110$397 ($gt).
Removed top 7 bits (of 32) from port B of cell icesugar.$flatten\soc.\spimemio.$ne$spimemio.v:72$475 ($ne).
Removed top 29 bits (of 32) from wire icesugar.$flatten\soc.\cpu.$0\irq_pending[31:0].
Removed top 29 bits (of 32) from wire icesugar.$flatten\soc.\cpu.$4\next_irq_pending[31:0].
Removed top 27 bits (of 32) from wire icesugar.$flatten\soc.\cpu.$add$picorv32.v:906$724_Y.
Removed top 2 bits (of 4) from wire icesugar.$flatten\soc.\cpu.$procmux$3340_Y.
Removed top 27 bits (of 32) from wire icesugar.$flatten\soc.\cpu.$sub$picorv32.v:1843$1131_Y.
Removed top 27 bits (of 32) from wire icesugar.$flatten\soc.\cpu.$sub$picorv32.v:1851$1138_Y.
Removed top 29 bits (of 32) from wire icesugar.$flatten\soc.\cpu.$ternary$picorv32.v:1312$987_Y.
Removed top 29 bits (of 32) from wire icesugar.$flatten\soc.\cpu.$ternary$picorv32.v:1547$1062_Y.
Removed top 29 bits (of 32) from wire icesugar.$flatten\soc.\cpu.$ternary$picorv32.v:1553$1067_Y.
Removed top 1 bits (of 7) from wire icesugar.$flatten\soc.\cpu.$ternary$picorv32.v:491$630_Y.
Removed top 30 bits (of 32) from wire icesugar.$flatten\soc.\cpu.$ternary$picorv32.v:617$674_Y.
Removed top 28 bits (of 32) from wire icesugar.$flatten\soc.\simpleuart.$add$simpleuart.v:99$457_Y.
Removed top 1 bits (of 10) from wire icesugar.$flatten\soc.\simpleuart.$procmux$4719_Y.
Removed top 1 bits (of 10) from wire icesugar.$flatten\soc.\simpleuart.$procmux$4722_Y.
Removed top 28 bits (of 32) from wire icesugar.$flatten\soc.\simpleuart.$sub$simpleuart.v:132$468_Y.
Removed top 7 bits (of 32) from wire icesugar.$flatten\soc.\spimemio.$add$spimemio.v:226$511_Y.
Removed top 8 bits (of 32) from wire icesugar.$flatten\soc.\spimemio.$ternary$spimemio.v:226$513_Y.
Removed top 3 bits (of 4) from wire icesugar.$flatten\soc.\spimemio.\xfer.$reduce_or$spimemio.v:471$1206_Y.
Removed top 28 bits (of 32) from wire icesugar.$flatten\soc.\spimemio.\xfer.$ternary$spimemio.v:567$1243_Y.
Removed top 5 bits (of 6) from wire icesugar.$logic_not$icesugar.v:54$385_Y.

7.15. Executing PEEPOPT pass (run peephole optimizers).

7.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

7.17. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module icesugar that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\soc.\cpu.\cpuregs.$memrd$\regs$picosoc.v:237$1253 ($memrd):
    Found 2 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$5106 $auto$opt_reduce.cc:134:opt_pmux$5096 $auto$opt_reduce.cc:134:opt_pmux$5090 \soc.cpu.cpu_state [2] $flatten\soc.\cpu.$reduce_bool$picorv32.v:1386$1002_Y \soc.cpu.is_slli_srli_srai \soc.cpu.resetn }.
    Found 1 candidates: $flatten\soc.\cpu.\cpuregs.$memrd$\regs$picosoc.v:236$1252
    Analyzing resource sharing with $flatten\soc.\cpu.\cpuregs.$memrd$\regs$picosoc.v:236$1252 ($memrd):
      Found 1 activation_patterns using ctrl signal $flatten\soc.\cpu.$reduce_bool$picorv32.v:1385$1000_Y.
      Activation pattern for cell $flatten\soc.\cpu.\cpuregs.$memrd$\regs$picosoc.v:237$1253: { $auto$opt_reduce.cc:134:opt_pmux$5106 $auto$opt_reduce.cc:134:opt_pmux$5096 $flatten\soc.\cpu.$reduce_bool$picorv32.v:1386$1002_Y } = 3'001
      Activation pattern for cell $flatten\soc.\cpu.\cpuregs.$memrd$\regs$picosoc.v:237$1253: { $auto$opt_reduce.cc:134:opt_pmux$5090 \soc.cpu.cpu_state [2] $flatten\soc.\cpu.$reduce_bool$picorv32.v:1386$1002_Y \soc.cpu.is_slli_srli_srai \soc.cpu.resetn } = 5'01101
      Activation pattern for cell $flatten\soc.\cpu.\cpuregs.$memrd$\regs$picosoc.v:236$1252: $flatten\soc.\cpu.$reduce_bool$picorv32.v:1385$1000_Y = 1'1
      Size of SAT problem: 0 cells, 147 variables, 325 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $auto$opt_reduce.cc:134:opt_pmux$5106 $auto$opt_reduce.cc:134:opt_pmux$5096 $auto$opt_reduce.cc:134:opt_pmux$5090 \soc.cpu.cpu_state [2] $flatten\soc.\cpu.$reduce_bool$picorv32.v:1386$1002_Y $flatten\soc.\cpu.$reduce_bool$picorv32.v:1385$1000_Y \soc.cpu.is_slli_srli_srai \soc.cpu.resetn } = 8'00001100
  Analyzing resource sharing options for $flatten\soc.\cpu.\cpuregs.$memrd$\regs$picosoc.v:236$1252 ($memrd):
    Found 1 activation_patterns using ctrl signal $flatten\soc.\cpu.$reduce_bool$picorv32.v:1385$1000_Y.
    No candidates found.

7.18. Executing TECHMAP pass (map to technology primitives).

7.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

7.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~244 debug messages>

7.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.

7.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..

7.21. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module icesugar:
  creating $macc model for $add$icesugar.v:54$386 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$picorv32.v:1235$1186 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$picorv32.v:1312$988 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$picorv32.v:1428$1014 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$picorv32.v:1553$1068 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$picorv32.v:1565$1071 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$picorv32.v:1570$1072 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$picorv32.v:1807$1117 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$picorv32.v:1870$1142 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$picorv32.v:382$598 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$picorv32.v:906$724 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$picorv32.v:910$725 ($add).
  creating $macc model for $flatten\soc.\cpu.$sub$picorv32.v:1235$1185 ($sub).
  creating $macc model for $flatten\soc.\cpu.$sub$picorv32.v:1438$1019 ($sub).
  creating $macc model for $flatten\soc.\cpu.$sub$picorv32.v:1843$1131 ($sub).
  creating $macc model for $flatten\soc.\cpu.$sub$picorv32.v:1851$1138 ($sub).
  creating $macc model for $flatten\soc.\simpleuart.$add$simpleuart.v:112$460 ($add).
  creating $macc model for $flatten\soc.\simpleuart.$add$simpleuart.v:74$451 ($add).
  creating $macc model for $flatten\soc.\simpleuart.$add$simpleuart.v:99$457 ($add).
  creating $macc model for $flatten\soc.\simpleuart.$sub$simpleuart.v:132$468 ($sub).
  creating $macc model for $flatten\soc.\spimemio.$add$spimemio.v:226$511 ($add).
  creating $macc model for $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:471$1207 ($sub).
  creating $macc model for $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:491$1214 ($sub).
  creating $macc model for $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:524$1226 ($sub).
  creating $macc model for $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:554$1236 ($sub).
  creating $alu model for $macc $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:554$1236.
  creating $alu model for $macc $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:524$1226.
  creating $alu model for $macc $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:491$1214.
  creating $alu model for $macc $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:471$1207.
  creating $alu model for $macc $flatten\soc.\spimemio.$add$spimemio.v:226$511.
  creating $alu model for $macc $flatten\soc.\simpleuart.$sub$simpleuart.v:132$468.
  creating $alu model for $macc $flatten\soc.\simpleuart.$add$simpleuart.v:99$457.
  creating $alu model for $macc $flatten\soc.\simpleuart.$add$simpleuart.v:74$451.
  creating $alu model for $macc $flatten\soc.\simpleuart.$add$simpleuart.v:112$460.
  creating $alu model for $macc $flatten\soc.\cpu.$sub$picorv32.v:1851$1138.
  creating $alu model for $macc $flatten\soc.\cpu.$sub$picorv32.v:1843$1131.
  creating $alu model for $macc $flatten\soc.\cpu.$sub$picorv32.v:1438$1019.
  creating $alu model for $macc $flatten\soc.\cpu.$sub$picorv32.v:1235$1185.
  creating $alu model for $macc $flatten\soc.\cpu.$add$picorv32.v:910$725.
  creating $alu model for $macc $flatten\soc.\cpu.$add$picorv32.v:906$724.
  creating $alu model for $macc $flatten\soc.\cpu.$add$picorv32.v:382$598.
  creating $alu model for $macc $flatten\soc.\cpu.$add$picorv32.v:1870$1142.
  creating $alu model for $macc $flatten\soc.\cpu.$add$picorv32.v:1807$1117.
  creating $alu model for $macc $flatten\soc.\cpu.$add$picorv32.v:1570$1072.
  creating $alu model for $macc $flatten\soc.\cpu.$add$picorv32.v:1565$1071.
  creating $alu model for $macc $flatten\soc.\cpu.$add$picorv32.v:1553$1068.
  creating $alu model for $macc $flatten\soc.\cpu.$add$picorv32.v:1428$1014.
  creating $alu model for $macc $flatten\soc.\cpu.$add$picorv32.v:1312$988.
  creating $alu model for $macc $flatten\soc.\cpu.$add$picorv32.v:1235$1186.
  creating $alu model for $macc $add$icesugar.v:54$386.
  creating $alu model for $flatten\soc.$ge$picosoc.v:159$420 ($ge): new $alu
  creating $alu model for $flatten\soc.$gt$picosoc.v:110$397 ($gt): new $alu
  creating $alu model for $flatten\soc.$lt$picosoc.v:159$422 ($lt): new $alu
  creating $alu model for $flatten\soc.$lt$picosoc.v:206$432 ($lt): merged with $flatten\soc.$ge$picosoc.v:159$420.
  creating $alu model for $flatten\soc.\cpu.$ge$picorv32.v:1836$1123 ($ge): new $alu
  creating $alu model for $flatten\soc.\cpu.$lt$picorv32.v:1237$1189 ($lt): new $alu
  creating $alu model for $flatten\soc.\cpu.$lt$picorv32.v:1238$1190 ($lt): new $alu
  creating $alu model for $flatten\soc.\simpleuart.$gt$simpleuart.v:130$466 ($gt): new $alu
  creating $alu model for $flatten\soc.\simpleuart.$gt$simpleuart.v:84$454 ($gt): new $alu
  creating $alu model for $flatten\soc.\simpleuart.$gt$simpleuart.v:90$455 ($gt): new $alu
  creating $alu model for $flatten\soc.$eq$picosoc.v:115$399 ($eq): merged with $flatten\soc.$lt$picosoc.v:159$422.
  creating $alu model for $flatten\soc.\cpu.$eq$picorv32.v:1236$1188 ($eq): merged with $flatten\soc.\cpu.$lt$picorv32.v:1238$1190.
  creating $alu cell for $flatten\soc.\simpleuart.$gt$simpleuart.v:90$455: $auto$alumacc.cc:485:replace_alu$6672
  creating $alu cell for $flatten\soc.\simpleuart.$gt$simpleuart.v:84$454: $auto$alumacc.cc:485:replace_alu$6677
  creating $alu cell for $flatten\soc.\simpleuart.$gt$simpleuart.v:130$466: $auto$alumacc.cc:485:replace_alu$6682
  creating $alu cell for $flatten\soc.\cpu.$ge$picorv32.v:1836$1123: $auto$alumacc.cc:485:replace_alu$6687
  creating $alu cell for $flatten\soc.$lt$picosoc.v:159$422, $flatten\soc.$eq$picosoc.v:115$399: $auto$alumacc.cc:485:replace_alu$6696
  creating $alu cell for $flatten\soc.$gt$picosoc.v:110$397: $auto$alumacc.cc:485:replace_alu$6707
  creating $alu cell for $flatten\soc.$ge$picosoc.v:159$420, $flatten\soc.$lt$picosoc.v:206$432: $auto$alumacc.cc:485:replace_alu$6712
  creating $alu cell for $add$icesugar.v:54$386: $auto$alumacc.cc:485:replace_alu$6725
  creating $alu cell for $flatten\soc.\cpu.$lt$picorv32.v:1238$1190, $flatten\soc.\cpu.$eq$picorv32.v:1236$1188: $auto$alumacc.cc:485:replace_alu$6728
  creating $alu cell for $flatten\soc.\cpu.$lt$picorv32.v:1237$1189: $auto$alumacc.cc:485:replace_alu$6739
  creating $alu cell for $flatten\soc.\cpu.$add$picorv32.v:1235$1186: $auto$alumacc.cc:485:replace_alu$6752
  creating $alu cell for $flatten\soc.\cpu.$add$picorv32.v:1312$988: $auto$alumacc.cc:485:replace_alu$6755
  creating $alu cell for $flatten\soc.\cpu.$add$picorv32.v:1428$1014: $auto$alumacc.cc:485:replace_alu$6758
  creating $alu cell for $flatten\soc.\cpu.$add$picorv32.v:1553$1068: $auto$alumacc.cc:485:replace_alu$6761
  creating $alu cell for $flatten\soc.\cpu.$add$picorv32.v:1565$1071: $auto$alumacc.cc:485:replace_alu$6764
  creating $alu cell for $flatten\soc.\cpu.$add$picorv32.v:1570$1072: $auto$alumacc.cc:485:replace_alu$6767
  creating $alu cell for $flatten\soc.\cpu.$add$picorv32.v:1807$1117: $auto$alumacc.cc:485:replace_alu$6770
  creating $alu cell for $flatten\soc.\cpu.$add$picorv32.v:1870$1142: $auto$alumacc.cc:485:replace_alu$6773
  creating $alu cell for $flatten\soc.\cpu.$add$picorv32.v:382$598: $auto$alumacc.cc:485:replace_alu$6776
  creating $alu cell for $flatten\soc.\cpu.$add$picorv32.v:906$724: $auto$alumacc.cc:485:replace_alu$6779
  creating $alu cell for $flatten\soc.\cpu.$add$picorv32.v:910$725: $auto$alumacc.cc:485:replace_alu$6782
  creating $alu cell for $flatten\soc.\cpu.$sub$picorv32.v:1235$1185: $auto$alumacc.cc:485:replace_alu$6785
  creating $alu cell for $flatten\soc.\cpu.$sub$picorv32.v:1438$1019: $auto$alumacc.cc:485:replace_alu$6788
  creating $alu cell for $flatten\soc.\cpu.$sub$picorv32.v:1843$1131: $auto$alumacc.cc:485:replace_alu$6791
  creating $alu cell for $flatten\soc.\cpu.$sub$picorv32.v:1851$1138: $auto$alumacc.cc:485:replace_alu$6794
  creating $alu cell for $flatten\soc.\simpleuart.$add$simpleuart.v:112$460: $auto$alumacc.cc:485:replace_alu$6797
  creating $alu cell for $flatten\soc.\simpleuart.$add$simpleuart.v:74$451: $auto$alumacc.cc:485:replace_alu$6800
  creating $alu cell for $flatten\soc.\simpleuart.$add$simpleuart.v:99$457: $auto$alumacc.cc:485:replace_alu$6803
  creating $alu cell for $flatten\soc.\simpleuart.$sub$simpleuart.v:132$468: $auto$alumacc.cc:485:replace_alu$6806
  creating $alu cell for $flatten\soc.\spimemio.$add$spimemio.v:226$511: $auto$alumacc.cc:485:replace_alu$6809
  creating $alu cell for $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:471$1207: $auto$alumacc.cc:485:replace_alu$6812
  creating $alu cell for $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:491$1214: $auto$alumacc.cc:485:replace_alu$6815
  creating $alu cell for $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:524$1226: $auto$alumacc.cc:485:replace_alu$6818
  creating $alu cell for $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:554$1236: $auto$alumacc.cc:485:replace_alu$6821
  created 34 $alu and 0 $macc cells.

7.22. Executing OPT pass (performing simple optimizations).

7.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.
<suppressed ~8 debug messages>

7.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

7.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \icesugar..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~153 debug messages>

7.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \icesugar.
Performed a total of 0 changes.

7.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
Removed a total of 0 cells.

7.22.6. Executing OPT_DFF pass (perform DFF optimizations).

7.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

7.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.

7.22.9. Rerunning OPT passes. (Maybe there is more to do..)

7.22.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \icesugar..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~153 debug messages>

7.22.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \icesugar.
Performed a total of 0 changes.

7.22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
Removed a total of 0 cells.

7.22.13. Executing OPT_DFF pass (perform DFF optimizations).

7.22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..

7.22.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.

7.22.16. Finished OPT passes. (There is nothing left to do.)

7.23. Executing MEMORY pass.

7.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.23.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.23.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing icesugar.soc.cpu.cpuregs.regs write port 0.

7.23.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.23.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\soc.cpu.cpuregs.regs'[0] in module `\icesugar': no output FF found.
Checking read port `\soc.cpu.cpuregs.regs'[1] in module `\icesugar': no output FF found.
Checking read port address `\soc.cpu.cpuregs.regs'[0] in module `\icesugar': merged address FF to cell.
Checking read port address `\soc.cpu.cpuregs.regs'[1] in module `\icesugar': merged address FF to cell.

7.23.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..

7.23.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory icesugar.soc.cpu.cpuregs.regs by address:

7.23.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.23.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..

7.23.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..

7.25. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory icesugar.soc.cpu.cpuregs.regs via $__ICE40_RAM4K_
<suppressed ~65 debug messages>

7.26. Executing TECHMAP pass (map to technology primitives).

7.26.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

7.26.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

7.26.3. Continuing TECHMAP pass.
Using template $paramod$a1f6b5309207cf102bfb625dccbd224ad06df61d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.
<suppressed ~31 debug messages>

7.27. Executing ICE40_BRAMINIT pass.

7.28. Executing OPT pass (performing simple optimizations).

7.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.
<suppressed ~201 debug messages>

7.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

7.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1135:emulate_transparency$6843 ($dffe) from module icesugar.
Adding SRST signal on $auto$ff.cc:266:slice$6323 ($dffe) from module icesugar (D = $flatten\soc.\cpu.$procmux$4091_Y, Q = \soc.cpu.mem_valid, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$6295 ($dffe) from module icesugar (D = $flatten\soc.\cpu.$procmux$4033_Y, Q = \soc.cpu.mem_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$6154 ($dffe) from module icesugar (D = $auto$wreduce.cc:455:run$6658 [1:0], Q = \soc.spimemio.rd_addr [1:0]).

7.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..
Removed 23 unused cells and 201 unused wires.
<suppressed ~28 debug messages>

7.28.5. Rerunning OPT passes. (Removed registers in this run.)

7.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.
<suppressed ~3 debug messages>

7.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
Removed a total of 0 cells.

7.28.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\soc.\cpu.$procdff$4895 ($dff) from module icesugar (D = $flatten\soc.\cpu.$0\reg_sh[4:0] [1:0], Q = \soc.cpu.reg_sh [1:0]).

7.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

7.28.10. Rerunning OPT passes. (Removed registers in this run.)

7.28.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.

7.28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
Removed a total of 0 cells.

7.28.13. Executing OPT_DFF pass (perform DFF optimizations).

7.28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..

7.28.15. Finished fast OPT passes.

7.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

7.30. Executing OPT pass (performing simple optimizations).

7.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.

7.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
Removed a total of 0 cells.

7.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \icesugar..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~140 debug messages>

7.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \icesugar.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$6938: { $auto$opt_dff.cc:194:make_patterns_logic$6935 $auto$rtlil.cc:2399:Not$6136 $flatten\soc.\spimemio.$logic_and$spimemio.v:224$510_Y }
    Consolidated identical input bits for $pmux cell $flatten\soc.\cpu.$procmux$2264:
      Old ports: A=\soc.cpu.mem_rdata_word, B={ \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15:0] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7:0] }, Y=$flatten\soc.\cpu.$procmux$2264_Y
      New ports: A=\soc.cpu.mem_rdata_word [31:8], B={ \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15:7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] }, Y=$flatten\soc.\cpu.$procmux$2264_Y [31:8]
      New connections: $flatten\soc.\cpu.$procmux$2264_Y [7:0] = \soc.cpu.mem_rdata_word [7:0]
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2514: { \soc.cpu.cpu_state [3] $auto$opt_reduce.cc:134:opt_pmux$6945 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3025: { \soc.cpu.cpu_state [4] $auto$opt_reduce.cc:134:opt_pmux$6947 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3260: { $flatten\soc.\cpu.$procmux$3279_CMP $flatten\soc.\cpu.$procmux$3261_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3262: { $flatten\soc.\cpu.$procmux$3259_CMP $flatten\soc.\cpu.$procmux$3277_CMP }
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3312:
      Old ports: A={ \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] }, B={ \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] }, Y=$flatten\soc.\cpu.$procmux$3312_Y
      New ports: A=\soc.cpu.mem_rdata_latched [31], B=\soc.cpu.mem_rdata_latched [12], Y=$flatten\soc.\cpu.$procmux$3312_Y [0]
      New connections: $flatten\soc.\cpu.$procmux$3312_Y [11:1] = { $flatten\soc.\cpu.$procmux$3312_Y [0] $flatten\soc.\cpu.$procmux$3312_Y [0] $flatten\soc.\cpu.$procmux$3312_Y [0] $flatten\soc.\cpu.$procmux$3312_Y [0] $flatten\soc.\cpu.$procmux$3312_Y [0] $flatten\soc.\cpu.$procmux$3312_Y [0] $flatten\soc.\cpu.$procmux$3312_Y [0] $flatten\soc.\cpu.$procmux$3312_Y [0] $flatten\soc.\cpu.$procmux$3312_Y [0] $flatten\soc.\cpu.$procmux$3312_Y [0] $flatten\soc.\cpu.$procmux$3312_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3340:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:455:run$6645 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$6645 [1]
      New connections: $auto$wreduce.cc:455:run$6645 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3518:
      Old ports: A=5'00000, B={ 2'01 \soc.cpu.mem_rdata_latched [4:2] }, Y=$flatten\soc.\cpu.$procmux$3518_Y
      New ports: A=4'0000, B={ 1'1 \soc.cpu.mem_rdata_latched [4:2] }, Y=$flatten\soc.\cpu.$procmux$3518_Y [3:0]
      New connections: $flatten\soc.\cpu.$procmux$3518_Y [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3525:
      Old ports: A=\soc.cpu.mem_rdata_latched [19:12], B={ \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] }, Y=$flatten\soc.\cpu.$procmux$3525_Y
      New ports: A=\soc.cpu.mem_rdata_latched [19:13], B={ \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] }, Y=$flatten\soc.\cpu.$procmux$3525_Y [7:1]
      New connections: $flatten\soc.\cpu.$procmux$3525_Y [0] = \soc.cpu.mem_rdata_latched [12]
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3550:
      Old ports: A=5'00000, B={ 2'01 \soc.cpu.mem_rdata_latched [9:7] }, Y=$flatten\soc.\cpu.$procmux$3550_Y
      New ports: A=4'0000, B={ 1'1 \soc.cpu.mem_rdata_latched [9:7] }, Y=$flatten\soc.\cpu.$procmux$3550_Y [3:0]
      New connections: $flatten\soc.\cpu.$procmux$3550_Y [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3568:
      Old ports: A=5'00000, B={ 2'01 \soc.cpu.mem_rdata_latched [4:2] }, Y=$flatten\soc.\cpu.$procmux$3568_Y
      New ports: A=4'0000, B={ 1'1 \soc.cpu.mem_rdata_latched [4:2] }, Y=$flatten\soc.\cpu.$procmux$3568_Y [3:0]
      New connections: $flatten\soc.\cpu.$procmux$3568_Y [4] = 1'0
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4033: { $flatten\soc.\cpu.$procmux$3996_CMP $auto$opt_reduce.cc:134:opt_pmux$6949 }
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$4185:
      Old ports: A={ \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] }, B={ \soc.cpu.mem_rdata_latched [6] 4'0000 }, Y=$flatten\soc.\cpu.$procmux$4185_Y
      New ports: A={ \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] }, B={ \soc.cpu.mem_rdata_latched [6] 1'0 }, Y={ $flatten\soc.\cpu.$procmux$4185_Y [4] $flatten\soc.\cpu.$procmux$4185_Y [0] }
      New connections: $flatten\soc.\cpu.$procmux$4185_Y [3:1] = { $flatten\soc.\cpu.$procmux$4185_Y [0] $flatten\soc.\cpu.$procmux$4185_Y [0] $flatten\soc.\cpu.$procmux$4185_Y [0] }
    Consolidated identical input bits for $pmux cell $flatten\soc.\cpu.$procmux$4327:
      Old ports: A={ 24'000000000000000000000000 \soc.cpu.mem_rdata [7:0] }, B={ 24'000000000000000000000000 \soc.cpu.mem_rdata [15:8] 24'000000000000000000000000 \soc.cpu.mem_rdata [23:16] 24'000000000000000000000000 \soc.cpu.mem_rdata [31:24] }, Y=$flatten\soc.\cpu.$3\mem_rdata_word[31:0]
      New ports: A=\soc.cpu.mem_rdata [7:0], B={ \soc.cpu.mem_rdata [15:8] \soc.cpu.mem_rdata [23:16] \soc.cpu.mem_rdata [31:24] }, Y=$flatten\soc.\cpu.$3\mem_rdata_word[31:0] [7:0]
      New connections: $flatten\soc.\cpu.$3\mem_rdata_word[31:0] [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$4336:
      Old ports: A={ 16'0000000000000000 \soc.cpu.mem_rdata [15:0] }, B={ 16'0000000000000000 \soc.cpu.mem_rdata [31:16] }, Y=$flatten\soc.\cpu.$2\mem_rdata_word[31:0]
      New ports: A=\soc.cpu.mem_rdata [15:0], B=\soc.cpu.mem_rdata [31:16], Y=$flatten\soc.\cpu.$2\mem_rdata_word[31:0] [15:0]
      New connections: $flatten\soc.\cpu.$2\mem_rdata_word[31:0] [31:16] = 16'0000000000000000
    Consolidated identical input bits for $pmux cell $flatten\soc.\cpu.$procmux$4352:
      Old ports: A=\soc.cpu.reg_op2, B={ \soc.cpu.reg_op2 [15:0] \soc.cpu.reg_op2 [15:0] \soc.cpu.reg_op2 [7:0] \soc.cpu.reg_op2 [7:0] \soc.cpu.reg_op2 [7:0] \soc.cpu.reg_op2 [7:0] }, Y=\soc.cpu.mem_la_wdata
      New ports: A=\soc.cpu.reg_op2 [31:8], B={ \soc.cpu.reg_op2 [15:0] \soc.cpu.reg_op2 [15:0] \soc.cpu.reg_op2 [7:0] \soc.cpu.reg_op2 [7:0] }, Y=\soc.cpu.mem_la_wdata [31:8]
      New connections: \soc.cpu.mem_la_wdata [7:0] = \soc.cpu.reg_op2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$ternary$picorv32.v:1312$987:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:455:run$6648 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:455:run$6648 [2:1]
      New connections: $auto$wreduce.cc:455:run$6648 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$ternary$picorv32.v:1542$1060:
      Old ports: A=2'00, B=2'10, Y=$flatten\soc.\cpu.$ternary$picorv32.v:1542$1060_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc.\cpu.$ternary$picorv32.v:1542$1060_Y [1]
      New connections: $flatten\soc.\cpu.$ternary$picorv32.v:1542$1060_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$ternary$picorv32.v:1547$1062:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:455:run$6649 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$6649 [2] $auto$wreduce.cc:455:run$6649 [0] }
      New connections: $auto$wreduce.cc:455:run$6649 [1] = $auto$wreduce.cc:455:run$6649 [0]
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$ternary$picorv32.v:1553$1067:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:455:run$6650 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:455:run$6650 [2:1]
      New connections: $auto$wreduce.cc:455:run$6650 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$ternary$picorv32.v:382$599:
      Old ports: A={ \soc.cpu.reg_op1 [31:2] 2'00 }, B={ $flatten\soc.\cpu.$add$picorv32.v:382$598_Y 2'00 }, Y=\soc.cpu.mem_la_addr
      New ports: A=\soc.cpu.reg_op1 [31:2], B=$flatten\soc.\cpu.$add$picorv32.v:382$598_Y, Y=\soc.cpu.mem_la_addr [31:2]
      New connections: \soc.cpu.mem_la_addr [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$ternary$picorv32.v:411$614:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\soc.\cpu.$ternary$picorv32.v:411$614_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\soc.\cpu.$ternary$picorv32.v:411$614_Y [2] $flatten\soc.\cpu.$ternary$picorv32.v:411$614_Y [0] }
      New connections: { $flatten\soc.\cpu.$ternary$picorv32.v:411$614_Y [3] $flatten\soc.\cpu.$ternary$picorv32.v:411$614_Y [1] } = { $flatten\soc.\cpu.$ternary$picorv32.v:411$614_Y [2] $flatten\soc.\cpu.$ternary$picorv32.v:411$614_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$ternary$picorv32.v:491$630:
      Old ports: A=6'000000, B=6'100000, Y=$auto$wreduce.cc:455:run$6651 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$6651 [5]
      New connections: $auto$wreduce.cc:455:run$6651 [4:0] = 5'00000
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$ternary$picorv32.v:617$674:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:455:run$6652 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$6652 [0]
      New connections: $auto$wreduce.cc:455:run$6652 [1] = $auto$wreduce.cc:455:run$6652 [0]
    Consolidated identical input bits for $mux cell $flatten\soc.\simpleuart.$ternary$simpleuart.v:53$446:
      Old ports: A=32'11111111111111111111111111111111, B={ 24'000000000000000000000000 \soc.simpleuart.recv_buf_data }, Y=\soc.simpleuart_reg_dat_do
      New ports: A=9'111111111, B={ 1'0 \soc.simpleuart.recv_buf_data }, Y=\soc.simpleuart_reg_dat_do [8:0]
      New connections: \soc.simpleuart_reg_dat_do [31:9] = { \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] }
    Consolidated identical input bits for $pmux cell $flatten\soc.\spimemio.$procmux$4594:
      Old ports: A=4'0000, B=20'00000001001000110100, Y=$flatten\soc.\spimemio.$procmux$4594_Y
      New ports: A=3'000, B=15'000001010011100, Y=$flatten\soc.\spimemio.$procmux$4594_Y [2:0]
      New connections: $flatten\soc.\spimemio.$procmux$4594_Y [3] = 1'0
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.$procmux$4594: { \soc.spimemio.state [8] \soc.spimemio.state [5] \soc.spimemio.state [11] \soc.spimemio.state [3] }
    Consolidated identical input bits for $pmux cell $flatten\soc.\spimemio.$procmux$4625:
      Old ports: A=8'11101101, B=24'111010111011101100000011, Y=$flatten\soc.\spimemio.$procmux$4625_Y
      New ports: A=5'10110, B=15'101010110100001, Y={ $flatten\soc.\spimemio.$procmux$4625_Y [6] $flatten\soc.\spimemio.$procmux$4625_Y [4:1] }
      New connections: { $flatten\soc.\spimemio.$procmux$4625_Y [7] $flatten\soc.\spimemio.$procmux$4625_Y [5] $flatten\soc.\spimemio.$procmux$4625_Y [0] } = { $flatten\soc.\spimemio.$procmux$4625_Y [3] $flatten\soc.\spimemio.$procmux$4625_Y [3] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\soc.\spimemio.$ternary$spimemio.v:316$518:
      Old ports: A=7'1111111, B=7'0100101, Y=$flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [6:0]
      New ports: A=1'1, B=1'0, Y=$flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [1]
      New connections: { $flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [6:2] $flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [0] } = { $flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [1] 1'1 $flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [1] $flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [1] 2'11 }
    Consolidated identical input bits for $mux cell $flatten\soc.\spimemio.\xfer.$procmux$1397:
      Old ports: A=\soc.spimemio.xfer.count, B={ $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:524$1226_Y [3:1] \soc.spimemio.xfer.count [0] }, Y=$flatten\soc.\spimemio.\xfer.$5\next_count[3:0]
      New ports: A=\soc.spimemio.xfer.count [3:1], B=$flatten\soc.\spimemio.\xfer.$sub$spimemio.v:524$1226_Y [3:1], Y=$flatten\soc.\spimemio.\xfer.$5\next_count[3:0] [3:1]
      New connections: $flatten\soc.\spimemio.\xfer.$5\next_count[3:0] [0] = \soc.spimemio.xfer.count [0]
    Consolidated identical input bits for $mux cell $flatten\soc.\spimemio.\xfer.$procmux$1438:
      Old ports: A=\soc.spimemio.xfer.count, B={ $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:491$1214_Y [3:2] \soc.spimemio.xfer.count [1:0] }, Y=$flatten\soc.\spimemio.\xfer.$4\next_count[3:0]
      New ports: A=\soc.spimemio.xfer.count [3:2], B=$flatten\soc.\spimemio.\xfer.$sub$spimemio.v:491$1214_Y [3:2], Y=$flatten\soc.\spimemio.\xfer.$4\next_count[3:0] [3:2]
      New connections: $flatten\soc.\spimemio.\xfer.$4\next_count[3:0] [1:0] = \soc.spimemio.xfer.count [1:0]
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1526: { $flatten\soc.\spimemio.\xfer.$procmux$1404_CMP $auto$opt_reduce.cc:134:opt_pmux$6951 }
    Consolidated identical input bits for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1536:
      Old ports: A={ \soc.spimemio.xfer.obuffer [5:0] 2'00 }, B={ \soc.spimemio.xfer.obuffer [6:0] 1'0 \soc.spimemio.xfer.obuffer [3:0] 4'0000 \soc.spimemio.xfer.obuffer [3:0] 4'0000 }, Y=\soc.spimemio.xfer.next_obuffer
      New ports: A={ \soc.spimemio.xfer.obuffer [5:0] 1'0 }, B={ \soc.spimemio.xfer.obuffer [6:0] \soc.spimemio.xfer.obuffer [3:0] 3'000 \soc.spimemio.xfer.obuffer [3:0] 3'000 }, Y=\soc.spimemio.xfer.next_obuffer [7:1]
      New connections: \soc.spimemio.xfer.next_obuffer [0] = 1'0
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1536: { $flatten\soc.\spimemio.\xfer.$procmux$1404_CMP $auto$opt_reduce.cc:134:opt_pmux$6953 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$6944: { \soc.cpu.cpu_state [6] \soc.cpu.cpu_state [4] \soc.cpu.cpu_state [2] }
  Optimizing cells in module \icesugar.
    Consolidated identical input bits for $mux cell $flatten\soc.$ternary$picosoc.v:130$414:
      Old ports: A=0, B=\soc.simpleuart_reg_dat_do, Y=$flatten\soc.$ternary$picosoc.v:130$414_Y
      New ports: A=9'000000000, B=\soc.simpleuart_reg_dat_do [8:0], Y=$flatten\soc.$ternary$picosoc.v:130$414_Y [8:0]
      New connections: $flatten\soc.$ternary$picosoc.v:130$414_Y [31:9] = { $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] $flatten\soc.$ternary$picosoc.v:130$414_Y [8] }
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3552:
      Old ports: A=$flatten\soc.\cpu.$procmux$3550_Y, B={ 2'01 \soc.cpu.mem_rdata_latched [9:7] }, Y=$flatten\soc.\cpu.$procmux$3552_Y
      New ports: A=$flatten\soc.\cpu.$procmux$3550_Y [3:0], B={ 1'1 \soc.cpu.mem_rdata_latched [9:7] }, Y=$flatten\soc.\cpu.$procmux$3552_Y [3:0]
      New connections: $flatten\soc.\cpu.$procmux$3552_Y [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\spimemio.$procmux$4615:
      Old ports: A={ 1'1 $flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [6:0] }, B={ 4'0000 \soc.spimemio.config_dummy }, Y=$flatten\soc.\spimemio.$procmux$4615_Y
      New ports: A={ 1'1 $flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [1] $flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [1] 1'1 $flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [1] 1'1 }, B={ 2'00 \soc.spimemio.config_dummy }, Y=$flatten\soc.\spimemio.$procmux$4615_Y [5:0]
      New connections: $flatten\soc.\spimemio.$procmux$4615_Y [7:6] = $flatten\soc.\spimemio.$procmux$4615_Y [5:4]
  Optimizing cells in module \icesugar.
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3554:
      Old ports: A=$flatten\soc.\cpu.$procmux$3552_Y, B={ 2'01 \soc.cpu.mem_rdata_latched [9:7] }, Y=$flatten\soc.\cpu.$procmux$3554_Y
      New ports: A=$flatten\soc.\cpu.$procmux$3552_Y [3:0], B={ 1'1 \soc.cpu.mem_rdata_latched [9:7] }, Y=$flatten\soc.\cpu.$procmux$3554_Y [3:0]
      New connections: $flatten\soc.\cpu.$procmux$3554_Y [4] = 1'0
  Optimizing cells in module \icesugar.
Performed a total of 40 changes.

7.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

7.30.6. Executing OPT_DFF pass (perform DFF optimizations).

7.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

7.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.
<suppressed ~2 debug messages>

7.30.9. Rerunning OPT passes. (Maybe there is more to do..)

7.30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \icesugar..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~142 debug messages>

7.30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \icesugar.
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3076:
      Old ports: A=$flatten\soc.\cpu.$add$picorv32.v:1553$1068_Y, B={ $flatten\soc.\cpu.$add$picorv32.v:1570$1072_Y [31:1] $auto$alumacc.cc:501:replace_alu$6768 [0] }, Y=$flatten\soc.\cpu.$procmux$3076_Y
      New ports: A=$flatten\soc.\cpu.$add$picorv32.v:1553$1068_Y [31:1], B=$flatten\soc.\cpu.$add$picorv32.v:1570$1072_Y [31:1], Y=$flatten\soc.\cpu.$procmux$3076_Y [31:1]
      New connections: $flatten\soc.\cpu.$procmux$3076_Y [0] = $auto$alumacc.cc:501:replace_alu$6768 [0]
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3082:
      Old ports: A={ $flatten\soc.\cpu.$3\current_pc[31:0] [31:1] $auto$alumacc.cc:501:replace_alu$6768 [0] }, B=$flatten\soc.\cpu.$add$picorv32.v:1553$1068_Y, Y=$flatten\soc.\cpu.$procmux$3082_Y
      New ports: A=$flatten\soc.\cpu.$3\current_pc[31:0] [31:1], B=$flatten\soc.\cpu.$add$picorv32.v:1553$1068_Y [31:1], Y=$flatten\soc.\cpu.$procmux$3082_Y [31:1]
      New connections: $flatten\soc.\cpu.$procmux$3082_Y [0] = $auto$alumacc.cc:501:replace_alu$6768 [0]
  Optimizing cells in module \icesugar.
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3078:
      Old ports: A={ $flatten\soc.\cpu.$3\current_pc[31:0] [31:1] $auto$alumacc.cc:501:replace_alu$6768 [0] }, B=$flatten\soc.\cpu.$procmux$3076_Y, Y=$flatten\soc.\cpu.$procmux$3078_Y
      New ports: A=$flatten\soc.\cpu.$3\current_pc[31:0] [31:1], B=$flatten\soc.\cpu.$procmux$3076_Y [31:1], Y=$flatten\soc.\cpu.$procmux$3078_Y [31:1]
      New connections: $flatten\soc.\cpu.$procmux$3078_Y [0] = $auto$alumacc.cc:501:replace_alu$6768 [0]
  Optimizing cells in module \icesugar.
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3084:
      Old ports: A=$flatten\soc.\cpu.$procmux$3078_Y, B=$flatten\soc.\cpu.$procmux$3082_Y, Y=$flatten\soc.\cpu.$procmux$3084_Y
      New ports: A=$flatten\soc.\cpu.$procmux$3078_Y [31:1], B=$flatten\soc.\cpu.$procmux$3082_Y [31:1], Y=$flatten\soc.\cpu.$procmux$3084_Y [31:1]
      New connections: $flatten\soc.\cpu.$procmux$3084_Y [0] = $auto$alumacc.cc:501:replace_alu$6768 [0]
  Optimizing cells in module \icesugar.
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3087:
      Old ports: A=$flatten\soc.\cpu.$procmux$3084_Y, B={ $flatten\soc.\cpu.$3\current_pc[31:0] [31:1] $auto$alumacc.cc:501:replace_alu$6768 [0] }, Y=$flatten\soc.\cpu.$procmux$3087_Y
      New ports: A=$flatten\soc.\cpu.$procmux$3084_Y [31:1], B=$flatten\soc.\cpu.$3\current_pc[31:0] [31:1], Y=$flatten\soc.\cpu.$procmux$3087_Y [31:1]
      New connections: $flatten\soc.\cpu.$procmux$3087_Y [0] = $auto$alumacc.cc:501:replace_alu$6768 [0]
  Optimizing cells in module \icesugar.
Performed a total of 5 changes.

7.30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
Removed a total of 0 cells.

7.30.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$6086 ($dffe) from module icesugar (D = \soc.spimemio.din_data [0], Q = \soc.spimemio.xfer.obuffer [0], rval = 1'0).
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$6183 ($sdffe) from module icesugar.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$6318 ($dffe) from module icesugar.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$6318 ($dffe) from module icesugar.

7.30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..

7.30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.
<suppressed ~8 debug messages>

7.30.16. Rerunning OPT passes. (Maybe there is more to do..)

7.30.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \icesugar..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~142 debug messages>

7.30.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \icesugar.
    Consolidated identical input bits for $mux cell $flatten\soc.\spimemio.$procmux$4618:
      Old ports: A={ \soc.cpu.mem_addr [7:2] 2'00 }, B=8'00000000, Y=$flatten\soc.\spimemio.$procmux$4618_Y
      New ports: A=\soc.cpu.mem_addr [7:2], B=6'000000, Y=$flatten\soc.\spimemio.$procmux$4618_Y [7:2]
      New connections: $flatten\soc.\spimemio.$procmux$4618_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\soc.\spimemio.$ternary$spimemio.v:226$513:
      Old ports: A={ \soc.cpu.mem_addr [23:2] 2'00 }, B={ $auto$wreduce.cc:455:run$6657 [23:2] 2'x }, Y=$auto$wreduce.cc:455:run$6658 [23:0]
      New ports: A={ \soc.cpu.mem_addr [23:2] 1'0 }, B={ $auto$wreduce.cc:455:run$6657 [23:2] 1'x }, Y={ $auto$wreduce.cc:455:run$6658 [23:2] $auto$wreduce.cc:455:run$6658 [0] }
      New connections: $auto$wreduce.cc:455:run$6658 [1] = $auto$wreduce.cc:455:run$6658 [0]
  Optimizing cells in module \icesugar.
Performed a total of 2 changes.

7.30.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
Removed a total of 0 cells.

7.30.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$6036 ($sdffe) from module icesugar.

7.30.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

7.30.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.

7.30.23. Rerunning OPT passes. (Maybe there is more to do..)

7.30.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \icesugar..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~142 debug messages>

7.30.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \icesugar.
Performed a total of 0 changes.

7.30.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
Removed a total of 0 cells.

7.30.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $flatten\soc.\spimemio.\xfer.$procdff$4882 ($dff) from module icesugar.

7.30.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..

7.30.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.

7.30.30. Rerunning OPT passes. (Maybe there is more to do..)

7.30.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \icesugar..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~142 debug messages>

7.30.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \icesugar.
Performed a total of 0 changes.

7.30.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
Removed a total of 0 cells.

7.30.34. Executing OPT_DFF pass (perform DFF optimizations).

7.30.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..

7.30.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.

7.30.37. Finished OPT passes. (There is nothing left to do.)

7.31. Executing ICE40_WRAPCARRY pass (wrap carries).

7.32. Executing TECHMAP pass (map to technology primitives).

7.32.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.32.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

7.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $or.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ice40_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_80_ice40_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ice40_alu for cells of type $alu.
Using template $paramod$03eba0cdd46566f6651a3011e0b5671fa6b5e494\_80_ice40_alu for cells of type $alu.
Using template $paramod$16349e5f556ea87a576d7d9941c668f31b6ef10b\_80_ice40_alu for cells of type $alu.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$fedb90247e1daaa8b0af86a595f377181f141d27\_90_pmux for cells of type $pmux.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_80_ice40_alu for cells of type $alu.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$d901baf1fb63991ac0a40d2e3f4807d372bb57a2\_80_ice40_alu for cells of type $alu.
Using template $paramod$bdc78fe5225b43c64ccdf13e5eb67d9dcf228e8a\_80_ice40_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ice40_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ice40_alu for cells of type $alu.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_80_ice40_alu for cells of type $alu.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using template $paramod$f3115659d5e2977ebd2cb01ff3557fc5f6187689\_90_pmux for cells of type $pmux.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$70d30c21ff772b34d0d1da2801fbd781dc3c70e4\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$24fb226dd75c9d3f6955ec2ad61d794776778cf6\_90_pmux for cells of type $pmux.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ice40_alu for cells of type $alu.
Using template $paramod$38e8498ccdc425801fe5312e427e3cf0d9089c58\_80_ice40_alu for cells of type $alu.
Using template $paramod$1b1e81b08462e7f621826ba0c290068af8e4e550\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~3620 debug messages>

7.33. Executing OPT pass (performing simple optimizations).

7.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.
<suppressed ~3453 debug messages>

7.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
<suppressed ~6183 debug messages>
Removed a total of 2061 cells.

7.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$11885 ($_DFFE_PP_) from module icesugar (D = 1'x, Q = \soc.spimemio.rd_addr [0], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$25853 ($_SDFFCE_PN0P_) from module icesugar.

7.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..
Removed 601 unused cells and 4728 unused wires.
<suppressed ~602 debug messages>

7.33.5. Rerunning OPT passes. (Removed registers in this run.)

7.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.
<suppressed ~3 debug messages>

7.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
Removed a total of 0 cells.

7.33.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$14714 ($_SDFFE_PN0P_) from module icesugar (D = $flatten\soc.\cpu.$procmux$1997.B_AND_S [32], Q = \soc.cpu.reg_pc [0]).
Adding SRST signal on $auto$ff.cc:266:slice$13288 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [31], Q = \soc.cpu.decoded_imm [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13287 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [30], Q = \soc.cpu.decoded_imm [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13286 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [29], Q = \soc.cpu.decoded_imm [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13285 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [28], Q = \soc.cpu.decoded_imm [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13284 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [27], Q = \soc.cpu.decoded_imm [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13283 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [26], Q = \soc.cpu.decoded_imm [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13282 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [25], Q = \soc.cpu.decoded_imm [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13281 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [24], Q = \soc.cpu.decoded_imm [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13280 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [23], Q = \soc.cpu.decoded_imm [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13279 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [22], Q = \soc.cpu.decoded_imm [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13278 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [21], Q = \soc.cpu.decoded_imm [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13277 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [20], Q = \soc.cpu.decoded_imm [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13276 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [19], Q = \soc.cpu.decoded_imm [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13275 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [18], Q = \soc.cpu.decoded_imm [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13274 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [17], Q = \soc.cpu.decoded_imm [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13273 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [16], Q = \soc.cpu.decoded_imm [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13272 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [15], Q = \soc.cpu.decoded_imm [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13271 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [14], Q = \soc.cpu.decoded_imm [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13270 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [13], Q = \soc.cpu.decoded_imm [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13269 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [12], Q = \soc.cpu.decoded_imm [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13268 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [11], Q = \soc.cpu.decoded_imm [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13267 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [10], Q = \soc.cpu.decoded_imm [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13266 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [9], Q = \soc.cpu.decoded_imm [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13265 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [8], Q = \soc.cpu.decoded_imm [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13264 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [7], Q = \soc.cpu.decoded_imm [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13263 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [6], Q = \soc.cpu.decoded_imm [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13262 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [5], Q = \soc.cpu.decoded_imm [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13261 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [4], Q = \soc.cpu.decoded_imm [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13260 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [3], Q = \soc.cpu.decoded_imm [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13259 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [2], Q = \soc.cpu.decoded_imm [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13258 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\cpu.$procmux$3488.Y_B [1], Q = \soc.cpu.decoded_imm [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11426 ($_SDFFE_PP0P_) from module icesugar (D = $flatten\soc.\spimemio.\xfer.$procmux$1516.Y_B [0], Q = \soc.spimemio.xfer.count [0]).
Adding SRST signal on $auto$ff.cc:266:slice$11372 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4613.Y_B [7], Q = \soc.spimemio.din_data [7], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$11371 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4613.Y_B [6], Q = \soc.spimemio.din_data [6], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$11370 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4613.Y_B [5], Q = \soc.spimemio.din_data [5], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$11369 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4613.Y_B [4], Q = \soc.spimemio.din_data [4], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$11368 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4613.Y_B [3], Q = \soc.spimemio.din_data [3], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$11367 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4613.Y_B [2], Q = \soc.spimemio.din_data [2], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$11366 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4613.Y_B [1], Q = \soc.spimemio.din_data [1], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$11365 ($_DFFE_PP_) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4613.Y_B [0], Q = \soc.spimemio.din_data [0], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$11334 ($_SDFF_PP0_) from module icesugar (D = $flatten\soc.\spimemio.$procmux$4501.Y_B, Q = \soc.spimemio.din_valid, rval = 1'0).

7.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..
Removed 42 unused cells and 6 unused wires.
<suppressed ~43 debug messages>

7.33.10. Rerunning OPT passes. (Removed registers in this run.)

7.33.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.

7.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
Removed a total of 0 cells.

7.33.13. Executing OPT_DFF pass (perform DFF optimizations).

7.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..

7.33.15. Finished fast OPT passes.

7.34. Executing ICE40_OPT pass (performing simple optimizations).

7.34.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) icesugar.$auto$alumacc.cc:485:replace_alu$6687.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6687.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) icesugar.$auto$alumacc.cc:485:replace_alu$6696.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6696.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) icesugar.$auto$alumacc.cc:485:replace_alu$6707.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6696.BB [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) icesugar.$auto$alumacc.cc:485:replace_alu$6712.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6696.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) icesugar.$auto$alumacc.cc:485:replace_alu$6758.slice[0].carry: CO=\soc.cpu.count_cycle [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) icesugar.$auto$alumacc.cc:485:replace_alu$6764.slice[0].carry: CO=\soc.cpu.count_instr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) icesugar.$auto$alumacc.cc:485:replace_alu$6788.slice[0].carry: CO=\soc.cpu.timer [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) icesugar.$auto$alumacc.cc:485:replace_alu$6791.slice[0].carry: CO=\soc.cpu.reg_sh [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) icesugar.$auto$alumacc.cc:485:replace_alu$6794.slice[0].carry: CO=\soc.cpu.reg_sh [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) icesugar.$auto$alumacc.cc:485:replace_alu$6797.slice[0].carry: CO=\soc.simpleuart.send_divcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) icesugar.$auto$alumacc.cc:485:replace_alu$6800.slice[0].carry: CO=\soc.simpleuart.recv_divcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) icesugar.$auto$alumacc.cc:485:replace_alu$6803.slice[0].carry: CO=\soc.simpleuart.recv_state [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) icesugar.$auto$alumacc.cc:485:replace_alu$6806.slice[0].carry: CO=\soc.simpleuart.send_bitcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) icesugar.$auto$alumacc.cc:485:replace_alu$6809.slice[0].carry: CO=\soc.spimemio.rd_addr [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) icesugar.$auto$alumacc.cc:485:replace_alu$6809.slice[22].carry: CO=1'0

7.34.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.
<suppressed ~101 debug messages>

7.34.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

7.34.4. Executing OPT_DFF pass (perform DFF optimizations).

7.34.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..
Removed 3 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

7.34.6. Rerunning OPT passes. (Removed registers in this run.)

7.34.7. Running ICE40 specific optimizations.

7.34.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.

7.34.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
Removed a total of 0 cells.

7.34.10. Executing OPT_DFF pass (perform DFF optimizations).

7.34.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..

7.34.12. Finished OPT passes. (There is nothing left to do.)

7.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

7.36. Executing TECHMAP pass (map to technology primitives).

7.36.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

7.36.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFF_N_ for cells of type $_DFF_N_.
No more expansions possible.
<suppressed ~1131 debug messages>

7.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.

7.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping icesugar.$auto$alumacc.cc:485:replace_alu$6758.slice[0].carry ($lut).
Mapping icesugar.$auto$alumacc.cc:485:replace_alu$6764.slice[0].carry ($lut).
Mapping icesugar.$auto$alumacc.cc:485:replace_alu$6788.slice[0].carry ($lut).
Mapping icesugar.$auto$alumacc.cc:485:replace_alu$6791.slice[0].carry ($lut).
Mapping icesugar.$auto$alumacc.cc:485:replace_alu$6794.slice[0].carry ($lut).
Mapping icesugar.$auto$alumacc.cc:485:replace_alu$6797.slice[0].carry ($lut).
Mapping icesugar.$auto$alumacc.cc:485:replace_alu$6800.slice[0].carry ($lut).
Mapping icesugar.$auto$alumacc.cc:485:replace_alu$6803.slice[0].carry ($lut).
Mapping icesugar.$auto$alumacc.cc:485:replace_alu$6806.slice[0].carry ($lut).
Mapping icesugar.$auto$alumacc.cc:485:replace_alu$6809.slice[0].carry ($lut).
Mapping icesugar.$auto$alumacc.cc:485:replace_alu$6809.slice[22].carry ($lut).

7.39. Executing ICE40_OPT pass (performing simple optimizations).

7.39.1. Running ICE40 specific optimizations.

7.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.
<suppressed ~493 debug messages>

7.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
<suppressed ~2667 debug messages>
Removed a total of 889 cells.

7.39.4. Executing OPT_DFF pass (perform DFF optimizations).

7.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..
Removed 0 unused cells and 6743 unused wires.
<suppressed ~1 debug messages>

7.39.6. Rerunning OPT passes. (Removed registers in this run.)

7.39.7. Running ICE40 specific optimizations.

7.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module icesugar.

7.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\icesugar'.
Removed a total of 0 cells.

7.39.10. Executing OPT_DFF pass (perform DFF optimizations).

7.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \icesugar..

7.39.12. Finished OPT passes. (There is nothing left to do.)

7.40. Executing TECHMAP pass (map to technology primitives).

7.40.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

7.40.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.41. Executing ABC pass (technology mapping using ABC).

7.41.1. Extracting gate netlist of module `\icesugar' to `<abc-temp-dir>/input.blif'..
Extracted 7015 gates and 8500 wires to a netlist network with 1483 inputs and 1049 outputs.

7.41.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =    1819.
ABC: Participating nodes from both networks       =    3850.
ABC: Participating nodes from the first network   =    1831. (  66.63 % of nodes)
ABC: Participating nodes from the second network  =    2019. (  73.47 % of nodes)
ABC: Node pairs (any polarity)                    =    1829. (  66.56 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1396. (  50.80 % of names can be moved)
ABC: Total runtime =     0.10 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

7.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2747
ABC RESULTS:        internal signals:     5968
ABC RESULTS:           input signals:     1483
ABC RESULTS:          output signals:     1049
Removing temp directory.

7.42. Executing ICE40_WRAPCARRY pass (wrap carries).

7.43. Executing TECHMAP pass (map to technology primitives).

7.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

7.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 249 unused cells and 4476 unused wires.

7.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3262
  1-LUT              175
  2-LUT              412
  3-LUT             1238
  4-LUT             1437
  with \SB_CARRY    (#0)  500
  with \SB_CARRY    (#1)  502

Eliminating LUTs.
Number of LUTs:     3262
  1-LUT              175
  2-LUT              412
  3-LUT             1238
  4-LUT             1437
  with \SB_CARRY    (#0)  500
  with \SB_CARRY    (#1)  502

Combining LUTs.
Number of LUTs:     3219
  1-LUT              174
  2-LUT              372
  3-LUT             1197
  4-LUT             1476
  with \SB_CARRY    (#0)  500
  with \SB_CARRY    (#1)  502

Eliminated 0 LUTs.
Combined 43 LUTs.
<suppressed ~20603 debug messages>

7.45. Executing TECHMAP pass (map to technology primitives).

7.45.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

7.45.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$0d2be417e00bb621114e2dd0dde47369e23b9e47\$lut for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$d3f4c7e3f0239dbfbe248a0012ae40b9c40236fc\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$e4f0672b1b304c5f823c392f5c998838e860eb67\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$774861bf9b1885d60265e6ddea1c95a32f095489\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$324558e3f64dc829e7fbda8b4d2b00176fe7107f\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$5b94a2723bee3981c7b2df99b2c284c32a3097be\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$2d73cf21e7a3b53006ebbae47ecc48e73975ec46\$lut for cells of type $lut.
Using template $paramod$f54c0ffd7b041ca43eac7710ab19c0666d826c22\$lut for cells of type $lut.
Using template $paramod$9583ab40db57ba76ead4c869be5b61dc3f252411\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$a20b0c093af372402eecf32644de5f0208303079\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$b82dd4a20dbf0d54061c2335089cd4250464eb8a\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$c7da182350c463dac9341b9202c767a484f2d529\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$ab2e45f7a350a5d7d54d88d8019d5256ae32568f\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$49308c380d4434ff502cc9276068deff427c75f2\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$2902eb8ec3ca272968b5d8a7010e48f85069ed0f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$e96de5e9fcce737e52eacf39c70c8f533dc27d63\$lut for cells of type $lut.
Using template $paramod$aefabbfb9c1b4f52428d3138553c9ded9b193061\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$44322768708ea1617c4f8f4845eb883e6765da22\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$fd1e68d43235621014e35437b4508a97628b7e8f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$48e742702f055b463ab223112799b559534d85b4\$lut for cells of type $lut.
Using template $paramod$c045e54223c42444ef585f3b4941543c0ec8d58a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$2148a1805a1c3b3bf66b2f659d4ba0e8506227b2\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$52b0f43ae6cb52b5e726dd3244952f6f33bb5f19\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$6f7c21ad6bbbd9676bc178fdb8b88ada5043ba74\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$7273cc095094e6935b52f63f704faeefd4e2fcbd\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$5898ae4e52b22eca363a418fa94151158a507d30\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$a0110ffcad984c8a190b4246c453a50168ed201c\$lut for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$7eb00dbc62aefa046649f6bb6faa1ef961d12e98\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$6b919db4e119fa5ec2273cbdede34c5d53cf2cdc\$lut for cells of type $lut.
Using template $paramod$6ce363283ffa804146f8335d594e2323248e0a20\$lut for cells of type $lut.
Using template $paramod$1cec58bfb33a7a51c359586aade8e947536c006e\$lut for cells of type $lut.
Using template $paramod$971d9f355db327680e1d04e8596be00cb67fa78c\$lut for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$ce9e8314087e24f68b954071da276b36e8ba127b\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$cc14edb43bcbbd83b718cef08414cb23048bb6d0\$lut for cells of type $lut.
Using template $paramod$086ff4b21b0d05cb8560d9fe7ecea75a1d995b17\$lut for cells of type $lut.
Using template $paramod$5ab8703b1aa62946296547e85dc0a19366704a74\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$ec731ba0b03f9a8c2f9a148aad53e934d7e8d215\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$cb32992e51dcc00437a87053fcf4571f3e5aa6f1\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$f0202ddf8017d4471f62a6788b01b38475d29a17\$lut for cells of type $lut.
Using template $paramod$71cb81cd7ec213b39129c5f3867d1aa22dffde1b\$lut for cells of type $lut.
Using template $paramod$30234ddca80ec18fbcf4d45d8bd1821aad47e8fd\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~5718 debug messages>
Removed 0 unused cells and 7094 unused wires.

7.46. Executing AUTONAME pass.
Renamed 162131 objects in module icesugar (89 iterations).
<suppressed ~6736 debug messages>

7.47. Executing HIERARCHY pass (managing design hierarchy).

7.47.1. Analyzing design hierarchy..
Top module:  \icesugar

7.47.2. Analyzing design hierarchy..
Top module:  \icesugar
Removed 0 unused modules.

7.48. Printing statistics.

=== icesugar ===

   Number of wires:               2032
   Number of wire bits:           9254
   Number of public wires:        2032
   Number of public wire bits:    9254
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5060
     SB_CARRY                      726
     SB_DFF                        134
     SB_DFFE                       349
     SB_DFFESR                     352
     SB_DFFESS                      61
     SB_DFFN                         4
     SB_DFFSR                      203
     SB_DFFSS                        4
     SB_IO                           2
     SB_LUT4                      3219
     SB_RAM40_4K                     4
     SB_SPRAM256KA                   2

7.49. Executing CHECK pass (checking for obvious problems).
Checking module icesugar...
Found and reported 0 problems.

7.50. Executing JSON backend.

Warnings: 34 unique messages, 34 total
End of script. Logfile hash: 539656ec0b, CPU: user 5.90s system 0.09s, MEM: 82.66 MB peak
Yosys 0.26+4 (git sha1 5ea2c290a, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 24% 35x opt_expr (1 sec), 17% 1x abc (1 sec), ...
