Flow report for SimpleIOCapExposerKeyMngrV2Tb_design
Fri Oct 17 18:38:52 2025
Quartus Prime Version 23.2.0 Build 94 06/14/2023 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Flow Summary                                                                ;
+---------------------------------+-------------------------------------------+
; Flow Status                     ; Successful - Fri Oct 17 18:38:52 2025     ;
; Quartus Prime Version           ; 23.2.0 Build 94 06/14/2023 SC Pro Edition ;
; Revision Name                   ; SimpleIOCapExposerKeyMngrV2Tb_design      ;
; Top-level Entity Name           ; SimpleIOCapExposerKeyMngrV2Tb_design      ;
; Family                          ; Stratix 10                                ;
; Top-level Entity Name           ; SimpleIOCapExposerKeyMngrV2Tb_design      ;
; Device                          ; 1SX280HU2F50E1VG                          ;
; Timing Models                   ; Final                                     ;
; Power Models                    ; Final                                     ;
; Device Status                   ; Final                                     ;
; Logic utilization (in ALMs)     ; 69,821 / 933,120 ( 7 % )                  ;
; Total dedicated logic registers ; 55050                                     ;
; Total pins                      ; 5 / 1,152 ( < 1 % )                       ;
; Total block memory bits         ; 1,078 / 240,046,080 ( < 1 % )             ;
; Total RAM Blocks                ; 3 / 11,721 ( < 1 % )                      ;
; Total DSP Blocks                ; 0 / 5,760 ( 0 % )                         ;
; Total DIB Channels              ; 0 / 75 ( 0 % )                            ;
; Total HSSI RX channels          ; 0 / 96 ( 0 % )                            ;
; Total HSSI TX channels          ; 0 / 96 ( 0 % )                            ;
; Total HSSI HPS                  ; 0 / 1 ( 0 % )                             ;
; Total HSSI EHIPs                ; 0 / 4 ( 0 % )                             ;
; Total PLLs                      ; 0 / 184 ( 0 % )                           ;
+---------------------------------+-------------------------------------------+


+----------------------------------------------------------+
; Flow Settings                                            ;
+-------------------+--------------------------------------+
; Option            ; Setting                              ;
+-------------------+--------------------------------------+
; Start date & time ; 10/17/2025 18:18:23                  ;
; Main task         ; Compilation                          ;
; Revision Name     ; SimpleIOCapExposerKeyMngrV2Tb_design ;
+-------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                        ;
+----------------------------+---------------------------------+---------------+-------------+------------+
; Assignment Name            ; Value                           ; Default Value ; Entity Name ; Section Id ;
+----------------------------+---------------------------------+---------------+-------------+------------+
; COMPILER_SIGNATURE_ID      ; 176809993278350.176072150309505 ; --            ; --          ; --         ;
; MAX_CORE_JUNCTION_TEMP     ; 100                             ; --            ; --          ; --         ;
; MIN_CORE_JUNCTION_TEMP     ; 0                               ; --            ; --          ; --         ;
; POWER_APPLY_THERMAL_MARGIN ; ADDITIONAL                      ; Off           ; --          ; --         ;
; PROJECT_OUTPUT_DIRECTORY   ; output_files                    ; --            ; --          ; --         ;
+----------------------------+---------------------------------+---------------+-------------+------------+


+------------------------------------------------------+
; Flow Elapsed Time                                    ;
+-----------------+--------------+---------------------+
; Module Name     ; Elapsed Time ; Peak Virtual Memory ;
+-----------------+--------------+---------------------+
; Synthesis       ; 00:01:28     ; 2686 MB             ;
; Fitter          ; 00:17:16     ; 21712 MB            ;
; Timing Analyzer ; 00:00:26     ; 9291 MB             ;
; Assembler       ; 00:00:41     ; 11863 MB            ;
; Total           ; 00:19:51     ; --                  ;
+-----------------+--------------+---------------------+


+-------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                           ;
+-----------------+--------------------------+----------------+------------+----------------+
; Module Name     ; Machine Hostname         ; OS Name        ; OS Version ; Processor type ;
+-----------------+--------------------------+----------------+------------+----------------+
; Synthesis       ; jeanrichard.cl.cam.ac.uk ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
; Fitter          ; jeanrichard.cl.cam.ac.uk ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
; Timing Analyzer ; jeanrichard.cl.cam.ac.uk ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
; Assembler       ; jeanrichard.cl.cam.ac.uk ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
+-----------------+--------------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_syn --read_settings_files=on --write_settings_files=off SimpleIOCapExposerKeyMngrV2Tb_design -c SimpleIOCapExposerKeyMngrV2Tb_design
quartus_fit --read_settings_files=on --write_settings_files=off SimpleIOCapExposerKeyMngrV2Tb_design -c SimpleIOCapExposerKeyMngrV2Tb_design
quartus_sta SimpleIOCapExposerKeyMngrV2Tb_design -c SimpleIOCapExposerKeyMngrV2Tb_design --mode=finalize
quartus_asm --read_settings_files=on --write_settings_files=off SimpleIOCapExposerKeyMngrV2Tb_design -c SimpleIOCapExposerKeyMngrV2Tb_design



