Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/near/VHDL/MUXStructural/TEST_MUX_isim_beh.exe -prj /home/near/VHDL/MUXStructural/TEST_MUX_beh.prj work.TEST_MUX 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/near/VHDL/MUXStructural/OR0.vhd" into library work
Parsing VHDL file "/home/near/VHDL/MUXStructural/INV0.vhd" into library work
Parsing VHDL file "/home/near/VHDL/MUXStructural/AND0.vhd" into library work
Parsing VHDL file "/home/near/VHDL/MUXStructural/MUX.vhd" into library work
Parsing VHDL file "/home/near/VHDL/MUXStructural/TEST_MUX.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95964 KB
Fuse CPU Usage: 980 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture dataflow of entity INV0 [inv0_default]
Compiling architecture dataflow of entity AND0 [and0_default]
Compiling architecture dataflow of entity OR0 [or0_default]
Compiling architecture behavioral of entity MUX [mux_default]
Compiling architecture behavior of entity test_mux
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable /home/near/VHDL/MUXStructural/TEST_MUX_isim_beh.exe
Fuse Memory Usage: 1185988 KB
Fuse CPU Usage: 1020 ms
GCC CPU Usage: 400 ms
