Project Navigator Auto-Make Log File
-------------------------------------



Compiling verilog file "Glitch.v"
tdtfi(verilog) completed successfully.



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Glitch.v"
Module <Glitch> compiled
No errors in compilation
Analysis of file <"Glitch.prj"> succeeded.
 


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Glitch.v"
Module <Glitch> compiled
No errors in compilation
Analysis of file <"Glitch.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Glitch>.
WARNING:Xst:916 - "Glitch.v" line 22: Delay is ignored for synthesis.
ERROR:Xst:850 - "Glitch.v" line 22: Unsupported gate instantiation. 
WARNING:Xst:916 - "Glitch.v" line 23: Delay is ignored for synthesis.
ERROR:Xst:850 - "Glitch.v" line 23: Unsupported gate instantiation. 
WARNING:Xst:916 - "Glitch.v" line 24: Delay is ignored for synthesis.
ERROR:Xst:850 - "Glitch.v" line 24: Unsupported gate instantiation. 
WARNING:Xst:916 - "Glitch.v" line 25: Delay is ignored for synthesis.
ERROR:Xst:850 - "Glitch.v" line 25: Unsupported gate instantiation. 
WARNING:Xst:916 - "Glitch.v" line 26: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
 
Found 4 error(s). Aborting synthesis.
--> 

Total memory usage is 75336 kilobytes

Number of errors   :    4 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Glitch.v"
Module <Glitch> compiled
No errors in compilation
Analysis of file <"Glitch.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Glitch>.
WARNING:Xst:916 - "Glitch.v" line 22: Delay is ignored for synthesis.
ERROR:Xst:850 - "Glitch.v" line 22: Unsupported gate instantiation. 
WARNING:Xst:916 - "Glitch.v" line 23: Delay is ignored for synthesis.
ERROR:Xst:850 - "Glitch.v" line 23: Unsupported gate instantiation. 
WARNING:Xst:916 - "Glitch.v" line 24: Delay is ignored for synthesis.
ERROR:Xst:850 - "Glitch.v" line 24: Unsupported gate instantiation. 
WARNING:Xst:916 - "Glitch.v" line 25: Delay is ignored for synthesis.
ERROR:Xst:850 - "Glitch.v" line 25: Unsupported gate instantiation. 
WARNING:Xst:916 - "Glitch.v" line 26: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
 
Found 4 error(s). Aborting synthesis.
--> 

Total memory usage is 75336 kilobytes

Number of errors   :    4 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Glitch.v"
Module <Glitch> compiled
No errors in compilation
Analysis of file <"Glitch.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Glitch>.
WARNING:Xst:916 - "Glitch.v" line 22: Delay is ignored for synthesis.
WARNING:Xst:916 - "Glitch.v" line 23: Delay is ignored for synthesis.
WARNING:Xst:916 - "Glitch.v" line 24: Delay is ignored for synthesis.
WARNING:Xst:916 - "Glitch.v" line 25: Delay is ignored for synthesis.
WARNING:Xst:916 - "Glitch.v" line 26: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <Glitch> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Glitch>.
    Related source file is "Glitch.v".
WARNING:Xst:653 - Signal <w5> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <w6> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <w7> is used but never assigned. Tied to value 0.
Unit <Glitch> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Glitch> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Glitch, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of bonded IOBs:                  5  out of    173     2%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================

