Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 11:55:40 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/23bit_normal_adder_timing.rpt
| Design       : normal_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            s[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.669ns  (logic 6.983ns (33.784%)  route 13.686ns (66.216%))
  Logic Levels:           13  (IBUF=1 LUT3=1 LUT5=9 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[2]_inst/O
                         net (fo=2, routed)           2.302     3.237    a_IBUF[2]
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.361 r  s_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           1.029     4.390    c_2
    SLICE_X43Y25         LUT5 (Prop_lut5_I2_O)        0.124     4.514 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.644     5.158    c_4
    SLICE_X43Y27         LUT5 (Prop_lut5_I2_O)        0.150     5.308 r  s_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           1.002     6.309    c_6
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.354     6.663 r  s_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.781     7.444    c_8
    SLICE_X43Y31         LUT5 (Prop_lut5_I2_O)        0.352     7.796 r  s_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.841     8.637    c_1010_out
    SLICE_X43Y33         LUT5 (Prop_lut5_I2_O)        0.352     8.989 r  s_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           1.002     9.991    c_12
    SLICE_X43Y35         LUT5 (Prop_lut5_I2_O)        0.354    10.345 r  s_OBUF[16]_inst_i_2/O
                         net (fo=3, routed)           0.781    11.126    c_14
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.352    11.478 r  s_OBUF[18]_inst_i_2/O
                         net (fo=3, routed)           1.002    12.479    c_16
    SLICE_X43Y39         LUT5 (Prop_lut5_I2_O)        0.354    12.833 r  s_OBUF[20]_inst_i_2/O
                         net (fo=3, routed)           0.841    13.674    c_18
    SLICE_X43Y41         LUT5 (Prop_lut5_I2_O)        0.352    14.026 r  s_OBUF[22]_inst_i_2/O
                         net (fo=2, routed)           0.942    14.968    c_2022_out
    SLICE_X43Y43         LUT3 (Prop_lut3_I0_O)        0.354    15.322 r  s_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           2.523    17.844    s_OBUF[21]
    H18                  OBUF (Prop_obuf_I_O)         2.825    20.669 r  s_OBUF[21]_inst/O
                         net (fo=0)                   0.000    20.669    s[21]
    H18                                                               r  s[21] (OUT)
  -------------------------------------------------------------------    -------------------




