

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               54e1463b7f4b9de40a215197f3bbe428  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs
Extracting PTX file and ptxas options    1: bfs.1.sm_70.ptx -arch=sm_70 -dlcm=cg  
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs
Extracting specific PTX file named bfs.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x403ba2, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bfs.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "g_graph_node_ref" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "g_graph_edge_ref" from 0x104 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "count" from 0x108 to 0x10c (global memory space)
GPGPU-Sim PTX: allocating global region for "no_of_nodes_vol" from 0x10c to 0x110 (global memory space)
GPGPU-Sim PTX: allocating global region for "stay_vol" from 0x110 to 0x114 (global memory space)
GPGPU-Sim PTX: allocating global region for "shadow_prefix_q" from 0x180 to 0x400180 (global memory space)
GPGPU-Sim PTX: allocating global region for "shadow_next_wf" from 0x400180 to 0x800180 (global memory space)
GPGPU-Sim PTX: allocating global region for "shadow_tail" from 0x800180 to 0xc00180 (global memory space)
GPGPU-Sim PTX: allocating global region for "shadow_elems" from 0xc00180 to 0x1000180 (global memory space)
GPGPU-Sim PTX: allocating global region for "shadow_sharers" from 0x1000180 to 0x1400180 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_E5shift" from 0x3260 to 0x3264 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_E14no_of_nodes_sm" from 0x3264 to 0x3268 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_E8odd_time" from 0x3268 to 0x326c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_E5shift" from 0x3260 to 0x3264 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bfs.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_' : regs=24, lmem=0, smem=12900, cmem=440
GPGPU-Sim PTX: Kernel '_Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_' : regs=32, lmem=0, smem=12908, cmem=464
GPGPU-Sim PTX: Kernel '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: __cudaRegisterFunction _Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_ : hostFun 0x0x4038f5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x403626, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x403396, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x403106, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x402e76, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x402be6, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x402956, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x4026c6, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60d2dc; deviceAddress = count; deviceName = count
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global count hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60d2e0; deviceAddress = no_of_nodes_vol; deviceName = no_of_nodes_vol
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global no_of_nodes_vol hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60d2e4; deviceAddress = stay_vol; deviceName = stay_vol
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global stay_vol hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60d300; deviceAddress = shadow_prefix_q; deviceName = shadow_prefix_q
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global shadow_prefix_q hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xa0d300; deviceAddress = shadow_next_wf; deviceName = shadow_next_wf
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global shadow_next_wf hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xe0d300; deviceAddress = shadow_tail; deviceName = shadow_tail
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global shadow_tail hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x120d300; deviceAddress = shadow_elems; deviceName = shadow_elems
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global shadow_elems hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x160d300; deviceAddress = shadow_sharers; deviceName = shadow_sharers
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global shadow_sharers hostVar to name mapping
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/bfs/NY/input/graph_input.dat -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/run/NY/bfs.out a 
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x60d1e0, array = 0x10c27450
GPGPU-Sim PTX:   devPtr32 = c0000000
GPGPU-Sim PTX:   Name corresponding to textureReference: g_graph_node_ref
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=32, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 8
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 2, Tx_numbits = 3, Ty_numbits = 1
GPGPU-Sim PTX:   Texel size = 8 bytes; texel_size_numbits = 3
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc0000000
GPGPU-Sim PTX:   Texel size = 8 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc0000000
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x60d260, array = 0x10c27550
GPGPU-Sim PTX:   devPtr32 = c0211300
GPGPU-Sim PTX:   Name corresponding to textureReference: g_graph_edge_ref
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=32, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 8
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 2, Tx_numbits = 3, Ty_numbits = 1
GPGPU-Sim PTX:   Texel size = 8 bytes; texel_size_numbits = 3
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc0211300
GPGPU-Sim PTX:   Texel size = 8 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc0211300
Starting GPU kernel
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
grid size 1
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff016aa088..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff016aa080..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff016aa078..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff016aa070..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff016aa068..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff016aa060..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff016aa140..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff016aa148..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff016aa150..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff016aa158..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff016aa160..

GPGPU-Sim PTX: cudaLaunch for 0x0x403626 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4760 (bfs.1.sm_70.ptx:3456) @%p3 bra BB6_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4778 (bfs.1.sm_70.ptx:3462) cvta.to.global.u64 %rd4, %rd9;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4848 (bfs.1.sm_70.ptx:3488) bra.uni BB6_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (bfs.1.sm_70.ptx:3498) setp.gt.u32%p5, %r1, 7;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4880 (bfs.1.sm_70.ptx:3499) @%p5 bra BB6_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48a0 (bfs.1.sm_70.ptx:3506) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x48b0 (bfs.1.sm_70.ptx:3508) @%p6 bra BB6_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ec8 (bfs.1.sm_70.ptx:3781) setp.eq.s32%p1, %r1, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x48c8 (bfs.1.sm_70.ptx:3512) @%p7 bra BB6_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48f0 (bfs.1.sm_70.ptx:3523) mul.wide.s32 %rd16, %r191, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x48d0 (bfs.1.sm_70.ptx:3513) bra.uni BB6_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48e8 (bfs.1.sm_70.ptx:3520) ld.shared.u32 %r191, [%r8];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x48e0 (bfs.1.sm_70.ptx:3517) bra.uni BB6_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48f0 (bfs.1.sm_70.ptx:3523) mul.wide.s32 %rd16, %r191, 4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4938 (bfs.1.sm_70.ptx:3532) @%p8 bra BB6_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ec8 (bfs.1.sm_70.ptx:3781) setp.eq.s32%p1, %r1, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4968 (bfs.1.sm_70.ptx:3539) @%p9 bra BB6_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bc8 (bfs.1.sm_70.ptx:3649) setp.lt.u32%p21, %r20, 4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4978 (bfs.1.sm_70.ptx:3542) @%p10 bra BB6_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b10 (bfs.1.sm_70.ptx:3616) tex.1d.v4.s32.s32{%r29, %r102, %r103, %r104}, [g_graph_edge_ref, {%r195}];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4988 (bfs.1.sm_70.ptx:3545) @%p11 bra BB6_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a58 (bfs.1.sm_70.ptx:3583) tex.1d.v4.s32.s32{%r25, %r91, %r92, %r93}, [g_graph_edge_ref, {%r19}];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x4990 (bfs.1.sm_70.ptx:3546) bra.uni BB6_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49a8 (bfs.1.sm_70.ptx:3553) tex.1d.v4.s32.s32{%r22, %r80, %r81, %r82}, [g_graph_edge_ref, {%r195}];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x49a0 (bfs.1.sm_70.ptx:3550) bra.uni BB6_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a58 (bfs.1.sm_70.ptx:3583) tex.1d.v4.s32.s32{%r25, %r91, %r92, %r93}, [g_graph_edge_ref, {%r19}];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x49d8 (bfs.1.sm_70.ptx:3559) @%p12 bra BB6_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a58 (bfs.1.sm_70.ptx:3583) tex.1d.v4.s32.s32{%r25, %r91, %r92, %r93}, [g_graph_edge_ref, {%r19}];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x49f8 (bfs.1.sm_70.ptx:3564) @%p13 bra BB6_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a58 (bfs.1.sm_70.ptx:3583) tex.1d.v4.s32.s32{%r25, %r91, %r92, %r93}, [g_graph_edge_ref, {%r19}];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4a10 (bfs.1.sm_70.ptx:3568) @%p14 bra BB6_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a58 (bfs.1.sm_70.ptx:3583) tex.1d.v4.s32.s32{%r25, %r91, %r92, %r93}, [g_graph_edge_ref, {%r19}];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x4a18 (bfs.1.sm_70.ptx:3569) bra.uni BB6_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a38 (bfs.1.sm_70.ptx:3577) mad.lo.s32 %r87, %r5, 1600, %r63;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4a30 (bfs.1.sm_70.ptx:3574) bra.uni BB6_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a58 (bfs.1.sm_70.ptx:3583) tex.1d.v4.s32.s32{%r25, %r91, %r92, %r93}, [g_graph_edge_ref, {%r19}];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x4a88 (bfs.1.sm_70.ptx:3589) @%p15 bra BB6_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b08 (bfs.1.sm_70.ptx:3613) add.s32 %r195, %r19, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x4aa8 (bfs.1.sm_70.ptx:3594) @%p16 bra BB6_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b08 (bfs.1.sm_70.ptx:3613) add.s32 %r195, %r19, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x4ac0 (bfs.1.sm_70.ptx:3598) @%p17 bra BB6_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b08 (bfs.1.sm_70.ptx:3613) add.s32 %r195, %r19, 1;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x4ac8 (bfs.1.sm_70.ptx:3599) bra.uni BB6_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ae8 (bfs.1.sm_70.ptx:3607) mad.lo.s32 %r98, %r5, 1600, %r63;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x4ae0 (bfs.1.sm_70.ptx:3604) bra.uni BB6_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b08 (bfs.1.sm_70.ptx:3613) add.s32 %r195, %r19, 1;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x4b40 (bfs.1.sm_70.ptx:3622) @%p18 bra BB6_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bc0 (bfs.1.sm_70.ptx:3646) add.s32 %r195, %r195, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x4b60 (bfs.1.sm_70.ptx:3627) @%p19 bra BB6_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bc0 (bfs.1.sm_70.ptx:3646) add.s32 %r195, %r195, 1;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x4b78 (bfs.1.sm_70.ptx:3631) @%p20 bra BB6_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bc0 (bfs.1.sm_70.ptx:3646) add.s32 %r195, %r195, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x4b80 (bfs.1.sm_70.ptx:3632) bra.uni BB6_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ba0 (bfs.1.sm_70.ptx:3640) mad.lo.s32 %r109, %r5, 1600, %r63;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x4b98 (bfs.1.sm_70.ptx:3637) bra.uni BB6_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bc0 (bfs.1.sm_70.ptx:3646) add.s32 %r195, %r195, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x4bd0 (bfs.1.sm_70.ptx:3650) @%p21 bra BB6_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ec8 (bfs.1.sm_70.ptx:3781) setp.eq.s32%p1, %r1, 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x4c08 (bfs.1.sm_70.ptx:3659) @%p22 bra BB6_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c88 (bfs.1.sm_70.ptx:3683) add.s32 %r36, %r195, 1;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x4c28 (bfs.1.sm_70.ptx:3664) @%p23 bra BB6_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c88 (bfs.1.sm_70.ptx:3683) add.s32 %r36, %r195, 1;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x4c40 (bfs.1.sm_70.ptx:3668) @%p24 bra BB6_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c88 (bfs.1.sm_70.ptx:3683) add.s32 %r36, %r195, 1;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x4c48 (bfs.1.sm_70.ptx:3669) bra.uni BB6_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c68 (bfs.1.sm_70.ptx:3677) mad.lo.s32 %r120, %r5, 1600, %r63;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x4c60 (bfs.1.sm_70.ptx:3674) bra.uni BB6_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c88 (bfs.1.sm_70.ptx:3683) add.s32 %r36, %r195, 1;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x4cc0 (bfs.1.sm_70.ptx:3690) @%p25 bra BB6_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d40 (bfs.1.sm_70.ptx:3714) add.s32 %r39, %r36, 1;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x4ce0 (bfs.1.sm_70.ptx:3695) @%p26 bra BB6_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d40 (bfs.1.sm_70.ptx:3714) add.s32 %r39, %r36, 1;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x4cf8 (bfs.1.sm_70.ptx:3699) @%p27 bra BB6_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d40 (bfs.1.sm_70.ptx:3714) add.s32 %r39, %r36, 1;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x4d00 (bfs.1.sm_70.ptx:3700) bra.uni BB6_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d20 (bfs.1.sm_70.ptx:3708) mad.lo.s32 %r131, %r5, 1600, %r63;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x4d18 (bfs.1.sm_70.ptx:3705) bra.uni BB6_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d40 (bfs.1.sm_70.ptx:3714) add.s32 %r39, %r36, 1;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x4d78 (bfs.1.sm_70.ptx:3721) @%p28 bra BB6_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4df8 (bfs.1.sm_70.ptx:3745) add.s32 %r42, %r39, 1;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x4d98 (bfs.1.sm_70.ptx:3726) @%p29 bra BB6_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4df8 (bfs.1.sm_70.ptx:3745) add.s32 %r42, %r39, 1;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x4db0 (bfs.1.sm_70.ptx:3730) @%p30 bra BB6_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4df8 (bfs.1.sm_70.ptx:3745) add.s32 %r42, %r39, 1;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x4db8 (bfs.1.sm_70.ptx:3731) bra.uni BB6_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4dd8 (bfs.1.sm_70.ptx:3739) mad.lo.s32 %r142, %r5, 1600, %r63;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x4dd0 (bfs.1.sm_70.ptx:3736) bra.uni BB6_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4df8 (bfs.1.sm_70.ptx:3745) add.s32 %r42, %r39, 1;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x4e30 (bfs.1.sm_70.ptx:3752) @%p31 bra BB6_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb0 (bfs.1.sm_70.ptx:3776) add.s32 %r195, %r42, 1;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x4e50 (bfs.1.sm_70.ptx:3757) @%p32 bra BB6_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb0 (bfs.1.sm_70.ptx:3776) add.s32 %r195, %r42, 1;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x4e68 (bfs.1.sm_70.ptx:3761) @%p33 bra BB6_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb0 (bfs.1.sm_70.ptx:3776) add.s32 %r195, %r42, 1;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x4e70 (bfs.1.sm_70.ptx:3762) bra.uni BB6_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e90 (bfs.1.sm_70.ptx:3770) mad.lo.s32 %r153, %r5, 1600, %r63;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x4e88 (bfs.1.sm_70.ptx:3767) bra.uni BB6_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb0 (bfs.1.sm_70.ptx:3776) add.s32 %r195, %r42, 1;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x4ec0 (bfs.1.sm_70.ptx:3778) @%p34 bra BB6_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ec8 (bfs.1.sm_70.ptx:3781) setp.eq.s32%p1, %r1, 0;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x4ed8 (bfs.1.sm_70.ptx:3783) @!%p1 bra BB6_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fb8 (bfs.1.sm_70.ptx:3815) bar.sync 0;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x4ee0 (bfs.1.sm_70.ptx:3784) bra.uni BB6_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ee8 (bfs.1.sm_70.ptx:3787) mov.u32 %r157, 0;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x4fd0 (bfs.1.sm_70.ptx:3818) @%p35 bra BB6_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50f8 (bfs.1.sm_70.ptx:3868) ret;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x4fe8 (bfs.1.sm_70.ptx:3822) @%p36 bra BB6_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50f8 (bfs.1.sm_70.ptx:3868) ret;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x4ff0 (bfs.1.sm_70.ptx:3823) bra.uni BB6_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5080 (bfs.1.sm_70.ptx:3848) setp.ge.s32%p37, %r196, %r47;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x5000 (bfs.1.sm_70.ptx:3827) @%p39 bra BB6_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4850 (bfs.1.sm_70.ptx:3491) bar.sync 0;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x5070 (bfs.1.sm_70.ptx:3844) @%p40 bra BB6_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5078 (bfs.1.sm_70.ptx:3845) bra.uni BB6_64;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x5078 (bfs.1.sm_70.ptx:3845) bra.uni BB6_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4850 (bfs.1.sm_70.ptx:3491) bar.sync 0;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x5088 (bfs.1.sm_70.ptx:3849) @%p37 bra BB6_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50f8 (bfs.1.sm_70.ptx:3868) ret;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x50f0 (bfs.1.sm_70.ptx:3865) @%p38 bra BB6_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50f8 (bfs.1.sm_70.ptx:3868) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_'.
GPGPU-Sim PTX: pushing kernel '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 112KB
Destroy streams for kernel 1: size 0
kernel_name = _Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 1377029
gpu_sim_insn = 5854238
gpu_ipc =       4.2514
gpu_tot_sim_cycle = 1377029
gpu_tot_sim_insn = 5854238
gpu_tot_ipc =       4.2514
gpu_tot_issued_cta = 1
gpu_occupancy = 24.9987% 
gpu_tot_occupancy = 24.9987% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1746
partiton_level_parallism_total  =       0.1746
partiton_level_parallism_util =       1.0087
partiton_level_parallism_util_total  =       1.0087
L2_BW  =       7.5261 GB/Sec
L2_BW_total  =       7.5261 GB/Sec
gpu_total_sim_rate=5297
############## bottleneck_stats #############
cycles: core 1377029, icnt 1377029, l2 1377029, dram 1033988
gpu_ipc	4.251
gpu_tot_issued_cta = 1, average cycles = 1377029
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 21569 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.001	1
L1D data util	0.002	1	0.176	0
L1D tag util	0.001	1	0.065	0
L2 data util	0.004	64	0.004	54
L2 tag util	0.003	64	0.004	56
n_l2_access	 286100
icnt s2m util	0.000	0	0.000	56	flits per packet: -nan
icnt m2s util	0.000	0	0.000	56	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.001	32	0.001	12

latency_l1_hit:	734520, num_l1_reqs:	36726
L1 hit latency:	20
latency_l2_hit:	46925366, num_l2_reqs:	264357
L2 hit latency:	177
latency_dram:	8684784, num_dram_reqs:	21743
DRAM latency:	399

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	1.000
smem size	0.608
thread slot	1.000
TB slot    	0.125
L1I tag util	0.002	1	0.160	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.001	1	0.063	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.002	1	0.126	0

smem port	0.001	1

n_reg_bank	16
reg port	0.067	16	0.082	3
L1D tag util	0.001	1	0.065	0
L1D fill util	0.000	1	0.005	0
n_l1d_mshr	4096
L1D mshr util	0.000	1
n_l1d_missq	16
L1D missq util	0.000	1
L1D hit rate	0.413
L1D miss rate	0.587
L1D rsfail rate	0.000
L2 tag util	0.003	64	0.004	56
L2 fill util	0.000	64	0.000	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	64	0.000	0
L2 missq util	0.000	64	0.000	0
L2 hit rate	0.924
L2 miss rate	0.076
L2 rsfail rate	0.000

dram activity	0.002	32	0.002	25

load trans eff	0.133
load trans sz	32.000
load_useful_bytes 926772, load_transaction_bytes 6978752, icnt_m2s_bytes 0
n_gmem_load_insns 23557, n_gmem_load_accesses 218086
n_smem_access_insn 48482, n_smem_accesses 61001

tmp_counter/12	0.003

run 0.019, fetch 0.000, sync 0.765, control 0.002, data 0.210, struct 0.004
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 88976, Miss = 52250, Miss_rate = 0.587, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 88976
	L1D_total_cache_misses = 52250
	L1D_total_cache_miss_rate = 0.5872
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.027
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 164193
	L1T_total_cache_misses = 15213
	L1T_total_cache_miss_rate = 0.0927
	L1T_total_cache_pending_hits = 148980
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1918
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5637
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 148980
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15213
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44281
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 164193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44695

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
54427, 45449, 43160, 40139, 35275, 32689, 31002, 24683, 20326, 15071, 10829, 9234, 8227, 8174, 7249, 6220, 
gpgpu_n_tot_thrd_icount = 12548928
gpgpu_n_tot_w_icount = 392154
gpgpu_n_stall_shd_mem = 400822
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 180553
gpgpu_n_mem_write_global = 44695
gpgpu_n_mem_texture = 15213
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 231693
gpgpu_n_store_insn = 51189
gpgpu_n_shmem_insn = 783326
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 180745
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12519
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 85325
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 151944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:119879	W0_Idle:2370687	W0_Scoreboard:2605392	W1:36401	W2:28388	W3:24099	W4:19687	W5:17209	W6:15471	W7:14267	W8:13376	W9:9941	W10:9492	W11:6584	W12:4709	W13:3997	W14:3694	W15:3008	W16:3141	W17:2813	W18:2947	W19:3253	W20:3411	W21:3153	W22:3267	W23:2995	W24:2848	W25:2444	W26:2765	W27:2803	W28:3062	W29:2571	W30:3581	W31:1917	W32:134860
single_issue_nums: WS0:118255	WS1:101383	WS2:92240	WS3:80276	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53984 {8:6748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1787800 {40:44695,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 6952200 {40:173805,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 121704 {8:15213,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 269920 {40:6748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 357560 {8:44695,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 6952200 {40:173805,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2434080 {40:60852,}
maxmflatency = 538 
max_icnt2mem_latency = 25 
maxmrqlatency = 83 
max_icnt2sh_latency = 190 
averagemflatency = 192 
avg_icnt2mem_latency = 5 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 7 
mrq_lat_table:9815 	4617 	2567 	91 	1403 	3055 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	262438 	23645 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	188924 	94 	0 	51443 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	200158 	28741 	23515 	16770 	10850 	5609 	457 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2553 	190 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        52         0         8         0         0         0         0         0         0         0        64        64         0         0 
dram[1]:        16        16         0         0         4         0         0         0         0         0         0         0         0        48         0         0 
dram[2]:        20        16         0         0        12         0         0         0         0         0         0         0        52        56         0         0 
dram[3]:        24        20         0        40        16         0         0         0         0         0         0         0         0        52        64         0 
dram[4]:        16        24         0        44         4         0         0         8         0         0         0         0        52        64         0        64 
dram[5]:        16        28        44        44        20         0         0         0         0         0         0         0        52         0        64         0 
dram[6]:        16        24         0        40        16         0         0         0         0         0         0         0        52        64         0        64 
dram[7]:        28        24        40        40        16         8         0         0         0         0         0         0        48        64         0        64 
dram[8]:        20        16         0        40         4         0         0         0         0         0         0         4         0        56         0        64 
dram[9]:        20        24        44        40         8         8         0         0         0         0         0         0         0        52         0         0 
dram[10]:        20        24        40        40         0         4         0         4         0         0         0         0        52        64        64         0 
dram[11]:        16        24        40        36         0         4         4         0         0         0         0         0        52         0        64         0 
dram[12]:        24        20        32        36        20         8         0         8         0         0         0         0        52         0        64         0 
dram[13]:        16        24        40        32        16        28         0         8         0         0         0         0         0         0         0         0 
dram[14]:        28        24        32        36        16         0         0         4         0         0         0         0         0         0        64         0 
dram[15]:        24        24        36        36        16         4         0         0         0         0         0         0        48        56        64         0 
dram[16]:        32        24        32         0         8         0         0         4         0         0         0         0         0        48        64         0 
dram[17]:        24        16        32         0         4        32         0         0         0         0         0         0        56        52        64        64 
dram[18]:        20        20        32        32        24         8         0         8         0         0         0         0        56        56         0         0 
dram[19]:        20        20         0         0        12         0         0         0         0         0         0         0        56         0         0         0 
dram[20]:        16        16        32         0         4        28         0         0         0         0         0         0        60        48        64         0 
dram[21]:        24        12         0         0         0        12         0         0         0         0         0         1        48        56        64        64 
dram[22]:        20        12         0         0         0        32         0         0         0         0         0         0        40        56        64        64 
dram[23]:        20        20         0         0         0         0         0         0         0         0         0         0         0        64         0         0 
dram[24]:        16        20         0        36         0        24         0         0         0         0         0         0        48        64         0        64 
dram[25]:        12        20         0         0         0        24         0         0         0         0         0         4        60        56         0        64 
dram[26]:        20        28        36         0         0         0         0         0         0         0         0         0        56        56         0         0 
dram[27]:        32        24         0        36         0        16         0         0         0         0         0         0        40        48        64         0 
dram[28]:        24        20        40         0         0        16         0         0         0         0         0         0        56        64         0        64 
dram[29]:        24        16        40         0         0         0         0         0         0         0         0         0        52        56        64        64 
dram[30]:        24        16        32         0         0        16         0         0         0         0         0         0         0        64         0        64 
dram[31]:        24        16         0         0         0        16         0         0         0         0         0         0        60        56         0        64 
maximum service time to same row:
dram[0]:    604748    334779   1332762    108968   1102892   1158556   1229905   1215711   1345786   1293337         0   1353879    698551    709144    425150    419681 
dram[1]:    582076    632839     62862     77012   1188868   1156120         0   1229608   1362220         0         0         0    534021    807143    463404    332152 
dram[2]:    473670    823377     73379     77898   1195191   1119905   1237249   1251477   1370128         0         0   1208501    682072    672170    480151    457792 
dram[3]:    638348    793391    174285   1245963   1163132   1114056         0   1229907   1274510         0   1090641   1079244    544495    779162    814894    408241 
dram[4]:    572166    722850    158166   1265452   1181522   1175416   1305143   1215710   1267109         0         0   1320501    784059    727857    441105    913942 
dram[5]:    611068    698123   1125361   1302383   1174637   1126744         0   1336438   1337746         0         0   1344795    586118    507644    794203    320757 
dram[6]:    588167    552127    174239   1280418   1204764   1143282   1353558         0   1337902   1373833   1197153   1328690    668615    630159    402489    959571 
dram[7]:    615940    645689   1143925   1280768   1204740   1161519   1328521   1290029   1332303   1374759   1231394   1320614    687643    729779    402486    967407 
dram[8]:    599758    740090    119356   1203288   1174721   1188589   1269212   1305145   1282660         0         0   1201326    474958    816767    419521    946804 
dram[9]:    628122    705828   1208808   1193614   1102857   1175416   1305142   1345220   1283755         0   1113437   1305576    523693    787319    435755    320833 
dram[10]:    588234    458609   1173226   1194108   1143343   1175006   1305142   1232024   1267060         0         0   1320537    818926    652924    835475    320816 
dram[11]:    632640    586058   1194232   1172245   1181835   1215721   1298523   1320967   1245174   1332709         0   1313179    657475    303692    810488    430394 
dram[12]:    798182    591988   1064867   1109605   1137606   1208514         0   1336409   1302063   1169812   1132573   1289792    897299    468823    783182    452052 
dram[13]:    688069    601622   1163620   1177432   1114521   1174951   1336610   1197349   1306399   1315415   1035390   1282117    386051    332073    502518    408088 
dram[14]:    920108    577340    994912   1164214   1156794   1211206         0   1209155   1302089   1341166         0   1243978    576110    618030    848650    386044 
dram[15]:    728820    643671   1119480   1154296   1168945   1208236         0   1273977   1314327   1365026         0   1222391    853613    660763    829599    386091 
dram[16]:    803913    638983   1209386    129773   1109038   1195234         0   1266574   1298696   1345987         0   1336437    359620    811150    994538    354550 
dram[17]:    773679    757870   1014338    119376   1131617   1119390         0   1337088   1274569         0         0   1320537    810637    686013    955424    912693 
dram[18]:    775207    803146   1024797   1150445   1132251   1169143         0   1290804   1267345         0         0   1328931    866076    928119    343516    354555 
dram[19]:    780803    799438    203119     88233   1113554   1156006         0   1344702   1251855         0         0   1305961    867846    555032    326717    354464 
dram[20]:    797796    607181   1018214    108961   1130835   1132235   1194636   1369108   1275743         0         0   1313151    775280    826673   1015993    408249 
dram[21]:    736085    680224    232143    108960   1216248   1169171         0         0   1259647         0   1369108    890455    671227    832851   1028154    898361 
dram[22]:    767776    732584    204959    115045   1211327   1168830         0         0   1254937         0   1344470   1201271    717491    609016   1004935    940428 
dram[23]:    738519    712024    239328    129826   1201954   1168946         0   1251213   1247742         0         0   1035140    486016    753418    343540    303664 
dram[24]:    754699    555733    243250   1223490   1195215   1144186         0         0   1223181         0         0   1266832    721908    581029    315133    996193 
dram[25]:    770806    787651    248561    151214   1181794   1102912   1194720         0   1216109         0         0   1337353    768070    586910    293093    854343 
dram[26]:    811189    825529   1055745    159061   1162221   1092174   1281527   1258611   1217103         0         0   1361699    803897    586214    276771    414130 
dram[27]:    655129    797828    243093   1150498   1169840   1149553   1266108   1353357   1238608         0         0   1313291    663584    611078   1077063    425069 
dram[28]:    616403    763634   1121547    145360   1156007   1086000         0         0         0   1346276         0   1273471    771909    747365    315104    926990 
dram[29]:    445160    798193   1260113     77895   1152150   1097597         0         0         0   1291891   1361891   1029641    675013    619422   1044602    899113 
dram[30]:    364417    753203   1059339     56241   1165068   1098600         0         0         0   1282791         0   1274004    507710    856603    430331    894043 
dram[31]:    350993    758075    124342     52889   1137799   1104461   1285372         0         0   1284108         0   1236681    677240    621692    326709    947006 
average row accesses per activate:
dram[0]:  7.500000  8.000000 28.000000 40.000000 20.000000 36.000000  4.000000  4.000000 12.000000  4.000000      -nan  4.000000 34.000000 34.000000 64.000000 64.000000 
dram[1]:  6.500000  9.600000 52.000000 40.000000 17.333334 32.000000      -nan  8.000000  8.000000      -nan      -nan      -nan 60.000000 16.000000 64.000000 64.000000 
dram[2]: 12.000000  8.333333 48.000000 44.000000 17.333334 36.000000  4.000000  8.000000  8.000000      -nan      -nan  4.000000 28.000000 21.333334 64.000000 64.000000 
dram[3]: 15.428572 10.000000 44.000000 22.000000 13.333333 36.000000      -nan  8.000000 12.000000      -nan  4.000000  8.000000 60.000000 14.400000 34.000000 64.000000 
dram[4]:  7.466667 10.666667 44.000000 24.000000 16.000000 32.000000  4.000000  6.000000 20.000000      -nan      -nan  4.000000 21.333334 34.000000 64.000000 34.000000 
dram[5]:  9.666667  8.333333 26.000000 24.000000  9.333333 32.000000      -nan  4.000000  8.000000      -nan      -nan  4.000000 30.000000 64.000000 34.000000 64.000000 
dram[6]: 10.000000  6.857143 44.000000 24.000000  9.333333 32.000000  4.000000      -nan  8.000000  4.000000  4.000000  8.000000 22.666666 36.000000 64.000000 34.000000 
dram[7]: 10.800000  8.363636 24.000000 24.000000  8.800000 20.000000  4.000000  4.000000  8.000000  4.000000  8.000000 16.000000 20.000000 34.000000 64.000000 34.000000 
dram[8]:  8.307693  6.769231 44.000000 24.000000 10.000000 32.000000  4.000000  4.000000  8.000000      -nan      -nan  6.666667 56.000000 24.000000 64.000000 36.000000 
dram[9]:  7.200000  7.333333 26.000000 24.000000  8.000000 13.333333  8.000000  8.000000  8.000000      -nan  4.000000 16.000000 56.000000 18.000000 64.000000 64.000000 
dram[10]:  9.000000 10.500000 24.000000 24.000000 36.000000 20.000000  8.000000  6.000000  8.000000      -nan      -nan 16.000000 20.000000 34.000000 34.000000 64.000000 
dram[11]:  8.000000  7.333333 22.000000 16.000000 36.000000 18.000000  4.000000  8.000000  8.000000  8.000000      -nan 12.000000 22.666666 56.000000 36.000000 64.000000 
dram[12]:  8.000000  7.692307 14.666667 17.333334 14.666667 20.000000      -nan  6.000000  8.000000 16.000000  4.000000 16.000000 16.000000 64.000000 34.000000 64.000000 
dram[13]:  7.250000 11.500000 22.000000 16.000000 14.666667 10.000000  4.000000  8.000000  8.000000  8.000000  8.000000  8.000000 60.000000 64.000000 64.000000 64.000000 
dram[14]:  9.333333 14.285714 16.000000 16.000000 10.000000 32.000000      -nan  6.000000  8.000000  8.000000      -nan 12.000000 60.000000 64.000000 34.000000 64.000000 
dram[15]:  8.285714 14.285714 16.000000 17.333334 12.000000 18.000000      -nan  8.000000  8.000000  4.000000      -nan 16.000000 20.000000 14.400000 34.000000 64.000000 
dram[16]:  7.058824  8.727273 13.000000 36.000000 10.400000 32.000000      -nan  4.000000  8.000000  8.000000      -nan  8.000000 56.000000 16.000000 34.000000 64.000000 
dram[17]: 11.555555  9.000000 13.000000 32.000000 13.333333 13.333333      -nan  4.000000  8.000000      -nan      -nan  4.000000 30.000000 22.666666 34.000000 36.000000 
dram[18]: 10.400000  9.230769 16.000000 18.000000 12.000000 13.333333      -nan  6.000000  8.000000      -nan      -nan  8.000000 30.000000 30.000000 64.000000 64.000000 
dram[19]: 10.545455  9.333333 40.000000 36.000000 12.000000 32.000000      -nan  4.000000  8.000000      -nan      -nan  4.000000 30.000000 60.000000 64.000000 64.000000 
dram[20]:  7.733333  9.818182 14.666667 32.000000 20.000000 14.666667  4.000000  4.000000  8.000000      -nan      -nan  4.000000 34.000000 25.333334 36.000000 64.000000 
dram[21]: 10.000000  7.250000 40.000000 32.000000 32.000000  8.000000      -nan      -nan  8.000000      -nan  4.000000  2.500000 21.333334 20.000000 36.000000 34.000000 
dram[22]:  8.666667  6.315790 44.000000 32.000000 32.000000 18.000000      -nan      -nan  8.000000      -nan  4.000000 12.000000 20.000000 18.000000 34.000000 36.000000 
dram[23]:  9.000000 10.000000 48.000000 40.000000 32.000000 32.000000      -nan  4.000000  8.000000      -nan      -nan  4.000000 60.000000 34.000000 64.000000 64.000000 
dram[24]:  7.500000  7.466667 40.000000 20.000000 32.000000 14.666667      -nan      -nan  8.000000      -nan      -nan  8.000000 16.000000 38.000000 64.000000 34.000000 
dram[25]:  6.315790  8.285714 40.000000 36.000000 32.000000  9.600000  8.000000      -nan  8.000000      -nan      -nan  4.000000 34.000000 20.000000 64.000000 38.000000 
dram[26]:  9.142858 19.333334 14.666667 40.000000 36.000000 32.000000  8.000000  8.000000  8.000000      -nan      -nan  4.000000 17.000000 22.666666 64.000000 64.000000 
dram[27]:  8.000000 13.000000 40.000000 16.000000 36.000000  8.800000  8.000000  8.000000 12.000000      -nan      -nan  8.000000 14.400000 22.666666 34.000000 64.000000 
dram[28]:  8.285714  9.090909 22.000000 52.000000 32.000000  8.000000      -nan      -nan      -nan  4.000000      -nan  8.000000 22.666666 36.000000 64.000000 34.000000 
dram[29]:  9.000000  7.000000 22.000000 52.000000 36.000000 36.000000      -nan      -nan      -nan 12.000000  4.000000 12.000000 22.666666 22.666666 34.000000 36.000000 
dram[30]:  9.818182  9.454545 14.666667 44.000000 32.000000 14.666667      -nan      -nan      -nan  8.000000      -nan  8.000000 64.000000 36.000000 64.000000 36.000000 
dram[31]: 10.400000  9.454545 40.000000 56.000000 40.000000 14.666667  4.000000      -nan      -nan  8.000000      -nan  8.000000 34.000000 32.000000 64.000000 38.000000 
average row locality = 21569/1428 = 15.104342
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       120       104        56        40        60        36         4         4        12         4         0         4        68        68        64        64 
dram[1]:       104        96        52        40        52        32         0         8         8         0         0         0        60        64        64        64 
dram[2]:       108       100        48        44        52        36         4         8         8         0         0         4        56        64        64        64 
dram[3]:       108       100        44        44        40        36         0         8        12         0         4         8        60        72        68        64 
dram[4]:       112        96        44        48        32        32         4        12        20         0         0         4        64        68        64        68 
dram[5]:       116       100        52        48        28        32         0         4         8         0         0         4        60        64        68        64 
dram[6]:       120        96        44        48        28        32         4         0         8         4         4         8        68        72        64        68 
dram[7]:       108        92        48        48        44        40         4         4         8         4         8        16        60        68        64        68 
dram[8]:       108        88        44        48        40        32         4         4         8         0         0        20        56        72        64        72 
dram[9]:       108        88        52        48        40        40         8         8         8         0         4        16        56        72        64        64 
dram[10]:       108        84        48        48        36        40         8        12         8         0         0        16        60        68        68        64 
dram[11]:       112        88        44        48        36        36        12         8         8         8         0        12        68        56        72        64 
dram[12]:       120       100        44        52        44        40         0        12         8        16         4        16        64        64        68        64 
dram[13]:       116        92        44        48        44        40         4        16         8         8         8         8        60        64        64        64 
dram[14]:       112       100        48        48        40        32         0        12         8         8         0        12        60        64        68        64 
dram[15]:       116       100        48        52        36        36         0         8         8         4         0        16        60        72        68        64 
dram[16]:       120        96        52        36        52        32         0        12         8         8         0         8        56        64        68        64 
dram[17]:       104       108        52        32        40        40         0         4         8         0         0         4        60        68        68        72 
dram[18]:       104       120        48        36        36        40         0        12         8         0         0         8        60        60        64        64 
dram[19]:       116       112        40        36        48        32         0         4         8         0         0         4        60        60        64        64 
dram[20]:       116       108        44        32        40        44         4         4         8         0         0         4        68        76        72        64 
dram[21]:       100       116        40        32        32        40         0         0         8         0         4         5        64        80        72        68 
dram[22]:       104       120        44        32        32        36         0         0         8         0         4        12        60        72        68        72 
dram[23]:       108       120        48        40        32        32         0         4         8         0         0         4        60        68        64        64 
dram[24]:       120       112        40        40        32        44         0         0         8         0         0         8        64        76        64        68 
dram[25]:       120       116        40        36        32        48         8         0         8         0         0         8        68        80        64        76 
dram[26]:       128       116        44        40        36        32         8         8         8         0         0         4        68        68        64        64 
dram[27]:       120       104        40        48        36        44         8         8        12         0         0         8        72        68        68        64 
dram[28]:       116       100        44        52        32        40         0         0         0         4         0         8        68        72        64        68 
dram[29]:       108       112        44        52        36        36         0         0         0        12         4        12        68        68        68        72 
dram[30]:       108       104        44        44        32        44         0         0         0         8         0         8        64        72        64        72 
dram[31]:       104       104        40        56        40        44         4         0         0         8         0         8        68        64        64        76 
total dram reads = 21569
min_bank_accesses = 0!
chip skew: 716/644 = 1.11
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        605       608       834      1288       646      2804      3617      5591      3671     13983    none       91921      2335      2408       640       580
dram[1]:        651       624       908      1279       686      2971    none        2092      5596    none      none      none        2745      2509       579       618
dram[2]:        623       570      1126      1586       909      2680      3266      3505      5207    none      none       99478      2874      2366       544       689
dram[3]:        555       580      1184      1688       763      2790    none        5231      4477    none      100441     49363      2724      2028       543       587
dram[4]:        657       544      1034      1359      1218      2583      3467      2502      3137    none      none      100093      2724      1635       607       717
dram[5]:        532       601       973      1529      1130      3370    none        5779      5907    none      none       99834      2873      1789       569       573
dram[6]:        528       622       796      1492      1081      3206      6940    none        6033     14466     99469     49909      2777      1629       628       543
dram[7]:        546       705       665      1658      1273      1817      8444      3285      5961     15777     51853     24324      3608      1706       569       623
dram[8]:        577       679       698      1642      1755      2049      6365      3662      7019    none      none       20085      3811      1469       551       668
dram[9]:        600       695       659      1399      1765      1802      1861      2115      6938    none      101657     24619      3635      1654       555       603
dram[10]:        592       626       622      1240      1214      1769      1845      2651      7518    none      none       24382      3228      1791       586       653
dram[11]:        550       595       674      1174      1330      1698      1661      3841      6984      8731    none       33706      2912      2032       546       607
dram[12]:        532       604       676      1271      1643      2528    none        4039      9201      4397    102046     25259      3595      1766       557       605
dram[13]:        557       610       821      1593      1726      2523      3619      4729      8310      7325     53144     49321      3448      1573       533       610
dram[14]:        521       621      1267      1621      1334      2411    none        1706      5805      8712    none       32734      3167      1281       548       669
dram[15]:        529       586      1345      1404      1700      2550    none        2983      5463     15665    none       24389      2890      1068       534       636
dram[16]:        517       697      1170      1711       762      2649    none        1595      6447      8177    none       48724      3608      1042       536       690
dram[17]:        514       646      1444      2059       833      2589    none        3119      6267    none      none       97059      3436      1146       507       550
dram[18]:        552       625      1562      1551       833      2691    none        1466      7418    none      none       49121      3473      1177       554       606
dram[19]:        498       598      1726      1254       706      2562    none        4676      7996    none      none       97171      3536      1613       635       628
dram[20]:        558       587      1692      1047       760      1715      3304      7177      9108    none      none       95967      2732      1391       562       589
dram[21]:        581       613      1820       808       916      1786    none      none        7006    none      102825     78498      3174      1408       540       594
dram[22]:        557       605      1661       942       857      2053    none      none        9819    none      102992     33441      3401      1479       620       572
dram[23]:        557       611      1571       715      1045      2673    none       14112      8879    none      none      101726      3315      1058       535       583
dram[24]:        556       613      1819       898      2127      2392    none      none        7279    none      none       52550      2693       950       552       587
dram[25]:        549       596      1875       746      2302      2062      2390    none        7545    none      none       53737      2466      1063       561       565
dram[26]:        531       576      1520       933      2065      2582      3060      2115      7380    none      none      101881      2680      1197       590       678
dram[27]:        540       608      1811       829      2776      2251      2653      1979      5542    none      none       52559      2794      1259       505       603
dram[28]:        559       604      1757       839      3192      1966    none      none      none       17369    none       53651      3045      1306       548       604
dram[29]:        545       562      1264       941      2719      1624    none      none      none        6793     94785     36534      2887      1470       619       602
dram[30]:        565       586      1278      1227      3048      1011    none      none      none       11943    none       54398      3654      1492       597       637
dram[31]:        505       625      1203      1079      2569       725      3438    none      none       11119    none       52498      2675      1395       674       609
maximum mf latency per bank:
dram[0]:        436       443       425       415       511       488       417       417       433       410       296       411       439       429       433       432
dram[1]:        472       437       410       410       510       452       187       415       412       296       303       256       416       451       440       434
dram[2]:        439       452       462       453       467       410       410       410       409       240       289       409       444       428       463       418
dram[3]:        432       466       416       443       477       410       202       417       410       273       410       425       411       433       428       415
dram[4]:        465       439       431       438       452       412       442       425       470       256       294       409       429       426       423       513
dram[5]:        429       461       426       453       427       425       186       420       411       223       311       420       430       420       465       418
dram[6]:        430       463       479       426       448       428       409       294       441       409       409       414       434       447       443       430
dram[7]:        450       466       435       438       538       527       412       409       410       410       478       410       442       433       464       425
dram[8]:        448       469       409       431       478       500       413       434       410       220       285       426       424       430       411       519
dram[9]:        437       447       462       427       456       462       437       410       410       200       410       410       435       436       416       410
dram[10]:        428       443       432       429       475       431       439       430       409       246       304       415       448       470       430       428
dram[11]:        437       438       428       433       424       461       440       410       430       410       335       435       433       427       434       426
dram[12]:        454       442       454       450       479       430       186       434       409       450       410       418       426       421       439       419
dram[13]:        461       470       427       455       459       525       413       443       411       409       411       413       425       426       429       412
dram[14]:        444       429       427       501       454       418       201       445       410       442       334       438       459       422       432       413
dram[15]:        460       438       445       428       435       431       178       411       409       432       332       426       446       496       429       411
dram[16]:        450       461       446       409       427       410       306       454       409       411       262       425       411       431       426       411
dram[17]:        444       435       430       410       425       427       295       410       410       259       279       417       447       438       429       437
dram[18]:        454       476       426       428       433       457       306       427       437       248       268       409       437       490       431       425
dram[19]:        446       429       410       423       528       412       206       409       410       286       330       433       427       419       428       461
dram[20]:        462       462       469       414       441       433       411       409       409       308       306       443       461       433       470       447
dram[21]:        443       444       411       412       457       443       202       276       456       306       411       436       426       448       446       434
dram[22]:        440       460       410       409       426       426       238       294       411       296       426       409       442       432       427       426
dram[23]:        438       474       410       410       409       424       244       413       410       305       294       409       436       448       428       414
dram[24]:        443       445       428       449       429       508       214       259       414       304       304       415       459       434       418       435
dram[25]:        453       447       487       411       422       442       409       287       419       304       268       440       467       436       424       425
dram[26]:        440       469       511       409       480       411       411       410       410       316       328       422       496       450       440       420
dram[27]:        470       442       410       435       481       489       424       410       477       352       258       410       436       495       429       412
dram[28]:        482       456       429       488       471       468       283       185       212       514       307       431       459       469       417       426
dram[29]:        444       452       427       425       489       409       243       254       211       415       424       418       428       440       426       433
dram[30]:        443       471       427       491       415       481       182       259       209       409       281       411       410       428       432       432
dram[31]:        438       447       409       449       445       474       410       194       212       516       239       424       461       453       419       441
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033201 n_act=47 n_pre=32 n_ref_event=0 n_req=708 n_rd=708 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006847
n_activity=4672 dram_eff=0.1515
bk0: 120a 1033527i bk1: 104a 1033616i bk2: 56a 1033913i bk3: 40a 1033948i bk4: 60a 1033884i bk5: 36a 1033949i bk6: 4a 1033973i bk7: 4a 1033973i bk8: 12a 1033967i bk9: 4a 1033973i bk10: 0a 1033988i bk11: 4a 1033973i bk12: 68a 1033905i bk13: 68a 1033905i bk14: 64a 1033933i bk15: 64a 1033930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933616
Row_Buffer_Locality_read = 0.933616
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000463
Bank_Level_Parallism_Col = 1.000579
Bank_Level_Parallism_Ready = 1.001412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000579 

BW Util details:
bwutil = 0.000685 
total_CMD = 1033988 
util_bw = 708 
Wasted_Col = 1066 
Wasted_Row = 384 
Idle = 1031830 

BW Util Bottlenecks: 
RCDc_limit = 564 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033201 
Read = 708 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 32 
n_ref = 0 
n_req = 708 
total_req = 708 

Dual Bus Interface Util: 
issued_total_row = 79 
issued_total_col = 708 
Row_Bus_Util =  0.000076 
CoL_Bus_Util = 0.000685 
Either_Row_CoL_Bus_Util = 0.000761 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00320893
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033275 n_act=41 n_pre=29 n_ref_event=0 n_req=644 n_rd=644 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006228
n_activity=4049 dram_eff=0.1591
bk0: 104a 1033529i bk1: 96a 1033690i bk2: 52a 1033938i bk3: 40a 1033947i bk4: 52a 1033892i bk5: 32a 1033953i bk6: 0a 1033988i bk7: 8a 1033970i bk8: 8a 1033970i bk9: 0a 1033988i bk10: 0a 1033988i bk11: 0a 1033988i bk12: 60a 1033933i bk13: 64a 1033857i bk14: 64a 1033928i bk15: 64a 1033930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936335
Row_Buffer_Locality_read = 0.936335
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016572
Bank_Level_Parallism_Col = 1.003849
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003849 

BW Util details:
bwutil = 0.000623 
total_CMD = 1033988 
util_bw = 644 
Wasted_Col = 953 
Wasted_Row = 334 
Idle = 1032057 

BW Util Bottlenecks: 
RCDc_limit = 487 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033275 
Read = 644 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 29 
n_ref = 0 
n_req = 644 
total_req = 644 

Dual Bus Interface Util: 
issued_total_row = 70 
issued_total_col = 644 
Row_Bus_Util =  0.000068 
CoL_Bus_Util = 0.000623 
Either_Row_CoL_Bus_Util = 0.000690 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001403 
queue_avg = 0.003286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00328631
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033266 n_act=38 n_pre=24 n_ref_event=0 n_req=660 n_rd=660 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006383
n_activity=4108 dram_eff=0.1607
bk0: 108a 1033707i bk1: 100a 1033642i bk2: 48a 1033945i bk3: 44a 1033944i bk4: 52a 1033889i bk5: 36a 1033950i bk6: 4a 1033973i bk7: 8a 1033970i bk8: 8a 1033970i bk9: 0a 1033988i bk10: 0a 1033988i bk11: 4a 1033973i bk12: 56a 1033912i bk13: 64a 1033882i bk14: 64a 1033928i bk15: 64a 1033931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942424
Row_Buffer_Locality_read = 0.942424
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000638 
total_CMD = 1033988 
util_bw = 660 
Wasted_Col = 928 
Wasted_Row = 288 
Idle = 1032112 

BW Util Bottlenecks: 
RCDc_limit = 456 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033266 
Read = 660 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 24 
n_ref = 0 
n_req = 660 
total_req = 660 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 660 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000638 
Either_Row_CoL_Bus_Util = 0.000698 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00260545
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033261 n_act=37 n_pre=23 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000646
n_activity=4104 dram_eff=0.1628
bk0: 108a 1033756i bk1: 100a 1033686i bk2: 44a 1033945i bk3: 44a 1033919i bk4: 40a 1033899i bk5: 36a 1033952i bk6: 0a 1033988i bk7: 8a 1033971i bk8: 12a 1033967i bk9: 0a 1033988i bk10: 4a 1033973i bk11: 8a 1033970i bk12: 60a 1033933i bk13: 72a 1033828i bk14: 68a 1033903i bk15: 64a 1033932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944611
Row_Buffer_Locality_read = 0.944611
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014682
Bank_Level_Parallism_Col = 1.001289
Bank_Level_Parallism_Ready = 1.001497
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001289 

BW Util details:
bwutil = 0.000646 
total_CMD = 1033988 
util_bw = 668 
Wasted_Col = 919 
Wasted_Row = 252 
Idle = 1032149 

BW Util Bottlenecks: 
RCDc_limit = 443 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033261 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 23 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 668 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000646 
Either_Row_CoL_Bus_Util = 0.000703 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001376 
queue_avg = 0.002556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00255612
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033248 n_act=43 n_pre=29 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000646
n_activity=4308 dram_eff=0.1551
bk0: 112a 1033538i bk1: 96a 1033718i bk2: 44a 1033945i bk3: 48a 1033916i bk4: 32a 1033930i bk5: 32a 1033953i bk6: 4a 1033973i bk7: 12a 1033943i bk8: 20a 1033961i bk9: 0a 1033988i bk10: 0a 1033988i bk11: 4a 1033973i bk12: 64a 1033881i bk13: 68a 1033903i bk14: 64a 1033932i bk15: 68a 1033903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935629
Row_Buffer_Locality_read = 0.935629
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006442
Bank_Level_Parallism_Col = 1.008035
Bank_Level_Parallism_Ready = 1.005988
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000646 
total_CMD = 1033988 
util_bw = 668 
Wasted_Col = 993 
Wasted_Row = 357 
Idle = 1031970 

BW Util Bottlenecks: 
RCDc_limit = 513 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 489 
rwq = 0 
CCDLc_limit_alone = 489 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033248 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 668 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.000646 
Either_Row_CoL_Bus_Util = 0.000716 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00314607
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033272 n_act=41 n_pre=28 n_ref_event=0 n_req=648 n_rd=648 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006267
n_activity=4094 dram_eff=0.1583
bk0: 116a 1033627i bk1: 100a 1033628i bk2: 52a 1033915i bk3: 48a 1033917i bk4: 28a 1033907i bk5: 32a 1033953i bk6: 0a 1033988i bk7: 4a 1033973i bk8: 8a 1033970i bk9: 0a 1033988i bk10: 0a 1033988i bk11: 4a 1033973i bk12: 60a 1033909i bk13: 64a 1033931i bk14: 68a 1033900i bk15: 64a 1033932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936728
Row_Buffer_Locality_read = 0.936728
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003075
Bank_Level_Parallism_Col = 1.001279
Bank_Level_Parallism_Ready = 1.001543
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001279 

BW Util details:
bwutil = 0.000627 
total_CMD = 1033988 
util_bw = 648 
Wasted_Col = 957 
Wasted_Row = 346 
Idle = 1032037 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033272 
Read = 648 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 28 
n_ref = 0 
n_req = 648 
total_req = 648 

Dual Bus Interface Util: 
issued_total_row = 69 
issued_total_col = 648 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.000627 
Either_Row_CoL_Bus_Util = 0.000692 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001397 
queue_avg = 0.003126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00312576
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033243 n_act=46 n_pre=31 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000646
n_activity=4349 dram_eff=0.1536
bk0: 120a 1033623i bk1: 96a 1033591i bk2: 44a 1033943i bk3: 48a 1033918i bk4: 28a 1033907i bk5: 32a 1033953i bk6: 4a 1033973i bk7: 0a 1033988i bk8: 8a 1033970i bk9: 4a 1033973i bk10: 4a 1033973i bk11: 8a 1033970i bk12: 68a 1033884i bk13: 72a 1033899i bk14: 64a 1033933i bk15: 68a 1033907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931138
Row_Buffer_Locality_read = 0.931138
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009751
Bank_Level_Parallism_Col = 1.008542
Bank_Level_Parallism_Ready = 1.004491
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004271 

BW Util details:
bwutil = 0.000646 
total_CMD = 1033988 
util_bw = 668 
Wasted_Col = 1017 
Wasted_Row = 366 
Idle = 1031937 

BW Util Bottlenecks: 
RCDc_limit = 549 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 474 
rwq = 0 
CCDLc_limit_alone = 474 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033243 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 31 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 77 
issued_total_col = 668 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000646 
Either_Row_CoL_Bus_Util = 0.000721 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00325439
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033228 n_act=46 n_pre=30 n_ref_event=0 n_req=684 n_rd=684 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006615
n_activity=4441 dram_eff=0.154
bk0: 108a 1033672i bk1: 92a 1033660i bk2: 48a 1033917i bk3: 48a 1033916i bk4: 44a 1033847i bk5: 40a 1033924i bk6: 4a 1033973i bk7: 4a 1033973i bk8: 8a 1033970i bk9: 4a 1033973i bk10: 8a 1033971i bk11: 16a 1033965i bk12: 60a 1033885i bk13: 68a 1033904i bk14: 64a 1033928i bk15: 68a 1033904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932749
Row_Buffer_Locality_read = 0.932749
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005241
Bank_Level_Parallism_Col = 1.006532
Bank_Level_Parallism_Ready = 1.007310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002375 

BW Util details:
bwutil = 0.000662 
total_CMD = 1033988 
util_bw = 684 
Wasted_Col = 1046 
Wasted_Row = 369 
Idle = 1031889 

BW Util Bottlenecks: 
RCDc_limit = 552 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 497 
rwq = 0 
CCDLc_limit_alone = 497 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033228 
Read = 684 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 30 
n_ref = 0 
n_req = 684 
total_req = 684 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 684 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000662 
Either_Row_CoL_Bus_Util = 0.000735 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00330468
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033249 n_act=47 n_pre=33 n_ref_event=0 n_req=660 n_rd=660 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006383
n_activity=4420 dram_eff=0.1493
bk0: 108a 1033612i bk1: 88a 1033625i bk2: 44a 1033945i bk3: 48a 1033916i bk4: 40a 1033877i bk5: 32a 1033953i bk6: 4a 1033973i bk7: 4a 1033973i bk8: 8a 1033971i bk9: 0a 1033988i bk10: 0a 1033988i bk11: 20a 1033913i bk12: 56a 1033938i bk13: 72a 1033874i bk14: 64a 1033931i bk15: 72a 1033898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928788
Row_Buffer_Locality_read = 0.928788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002875
Bank_Level_Parallism_Col = 1.001822
Bank_Level_Parallism_Ready = 1.003030
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001822 

BW Util details:
bwutil = 0.000638 
total_CMD = 1033988 
util_bw = 660 
Wasted_Col = 1034 
Wasted_Row = 393 
Idle = 1031901 

BW Util Bottlenecks: 
RCDc_limit = 564 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033249 
Read = 660 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 660 
total_req = 660 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 660 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.000638 
Either_Row_CoL_Bus_Util = 0.000715 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001353 
queue_avg = 0.003272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0032718
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033225 n_act=51 n_pre=36 n_ref_event=0 n_req=676 n_rd=676 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006538
n_activity=4535 dram_eff=0.1491
bk0: 108a 1033558i bk1: 88a 1033649i bk2: 52a 1033915i bk3: 48a 1033916i bk4: 40a 1033852i bk5: 40a 1033896i bk6: 8a 1033971i bk7: 8a 1033970i bk8: 8a 1033970i bk9: 0a 1033988i bk10: 4a 1033973i bk11: 16a 1033965i bk12: 56a 1033935i bk13: 72a 1033850i bk14: 64a 1033931i bk15: 64a 1033930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924556
Row_Buffer_Locality_read = 0.924556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012803
Bank_Level_Parallism_Col = 1.012274
Bank_Level_Parallism_Ready = 1.007396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012274 

BW Util details:
bwutil = 0.000654 
total_CMD = 1033988 
util_bw = 676 
Wasted_Col = 1086 
Wasted_Row = 425 
Idle = 1031801 

BW Util Bottlenecks: 
RCDc_limit = 610 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033225 
Read = 676 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 36 
n_ref = 0 
n_req = 676 
total_req = 676 

Dual Bus Interface Util: 
issued_total_row = 87 
issued_total_col = 676 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000738 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00367219
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033254 n_act=40 n_pre=26 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000646
n_activity=4179 dram_eff=0.1598
bk0: 108a 1033633i bk1: 84a 1033748i bk2: 48a 1033916i bk3: 48a 1033916i bk4: 36a 1033950i bk5: 40a 1033923i bk6: 8a 1033971i bk7: 12a 1033943i bk8: 8a 1033970i bk9: 0a 1033988i bk10: 0a 1033988i bk11: 16a 1033965i bk12: 60a 1033884i bk13: 68a 1033903i bk14: 68a 1033902i bk15: 64a 1033931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940120
Row_Buffer_Locality_read = 0.940120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.028556
Bank_Level_Parallism_Col = 1.019194
Bank_Level_Parallism_Ready = 1.001497
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019194 

BW Util details:
bwutil = 0.000646 
total_CMD = 1033988 
util_bw = 668 
Wasted_Col = 933 
Wasted_Row = 290 
Idle = 1032097 

BW Util Bottlenecks: 
RCDc_limit = 474 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033254 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 26 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 668 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.000646 
Either_Row_CoL_Bus_Util = 0.000710 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00268088
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033235 n_act=48 n_pre=33 n_ref_event=0 n_req=672 n_rd=672 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006499
n_activity=4466 dram_eff=0.1505
bk0: 112a 1033582i bk1: 88a 1033648i bk2: 44a 1033922i bk3: 48a 1033895i bk4: 36a 1033950i bk5: 36a 1033925i bk6: 12a 1033919i bk7: 8a 1033970i bk8: 8a 1033970i bk9: 8a 1033970i bk10: 0a 1033988i bk11: 12a 1033968i bk12: 68a 1033881i bk13: 56a 1033936i bk14: 72a 1033901i bk15: 64a 1033930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010942
Bank_Level_Parallism_Col = 1.005984
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005984 

BW Util details:
bwutil = 0.000650 
total_CMD = 1033988 
util_bw = 672 
Wasted_Col = 1046 
Wasted_Row = 384 
Idle = 1031886 

BW Util Bottlenecks: 
RCDc_limit = 570 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 481 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033235 
Read = 672 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 33 
n_ref = 0 
n_req = 672 
total_req = 672 

Dual Bus Interface Util: 
issued_total_row = 81 
issued_total_col = 672 
Row_Bus_Util =  0.000078 
CoL_Bus_Util = 0.000650 
Either_Row_CoL_Bus_Util = 0.000728 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00336754
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033181 n_act=53 n_pre=38 n_ref_event=0 n_req=716 n_rd=716 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006925
n_activity=4727 dram_eff=0.1515
bk0: 120a 1033552i bk1: 100a 1033615i bk2: 44a 1033894i bk3: 52a 1033891i bk4: 44a 1033895i bk5: 40a 1033923i bk6: 0a 1033988i bk7: 12a 1033943i bk8: 8a 1033970i bk9: 16a 1033964i bk10: 4a 1033973i bk11: 16a 1033964i bk12: 64a 1033857i bk13: 64a 1033930i bk14: 68a 1033905i bk15: 64a 1033929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925978
Row_Buffer_Locality_read = 0.925978
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011719
Bank_Level_Parallism_Col = 1.014477
Bank_Level_Parallism_Ready = 1.009777
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014477 

BW Util details:
bwutil = 0.000692 
total_CMD = 1033988 
util_bw = 716 
Wasted_Col = 1132 
Wasted_Row = 456 
Idle = 1031684 

BW Util Bottlenecks: 
RCDc_limit = 631 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 512 
rwq = 0 
CCDLc_limit_alone = 512 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033181 
Read = 716 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 38 
n_ref = 0 
n_req = 716 
total_req = 716 

Dual Bus Interface Util: 
issued_total_row = 91 
issued_total_col = 716 
Row_Bus_Util =  0.000088 
CoL_Bus_Util = 0.000692 
Either_Row_CoL_Bus_Util = 0.000780 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00373989
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033222 n_act=47 n_pre=31 n_ref_event=0 n_req=688 n_rd=688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006654
n_activity=4508 dram_eff=0.1526
bk0: 116a 1033530i bk1: 92a 1033738i bk2: 44a 1033920i bk3: 48a 1033893i bk4: 44a 1033895i bk5: 40a 1033874i bk6: 4a 1033973i bk7: 16a 1033941i bk8: 8a 1033971i bk9: 8a 1033970i bk10: 8a 1033970i bk11: 8a 1033970i bk12: 60a 1033932i bk13: 64a 1033930i bk14: 64a 1033930i bk15: 64a 1033928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931686
Row_Buffer_Locality_read = 0.931686
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001410
Bank_Level_Parallism_Col = 1.001755
Bank_Level_Parallism_Ready = 1.001454
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001755 

BW Util details:
bwutil = 0.000665 
total_CMD = 1033988 
util_bw = 688 
Wasted_Col = 1068 
Wasted_Row = 372 
Idle = 1031860 

BW Util Bottlenecks: 
RCDc_limit = 564 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 504 
rwq = 0 
CCDLc_limit_alone = 504 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033222 
Read = 688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 688 
total_req = 688 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 688 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.000665 
Either_Row_CoL_Bus_Util = 0.000741 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00326503
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033247 n_act=40 n_pre=26 n_ref_event=0 n_req=676 n_rd=676 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006538
n_activity=4243 dram_eff=0.1593
bk0: 112a 1033631i bk1: 100a 1033759i bk2: 48a 1033893i bk3: 48a 1033894i bk4: 40a 1033874i bk5: 32a 1033953i bk6: 0a 1033988i bk7: 12a 1033943i bk8: 8a 1033970i bk9: 8a 1033970i bk10: 0a 1033988i bk11: 12a 1033967i bk12: 60a 1033936i bk13: 64a 1033932i bk14: 68a 1033907i bk15: 64a 1033930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940828
Row_Buffer_Locality_read = 0.940828
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006195
Bank_Level_Parallism_Col = 1.001882
Bank_Level_Parallism_Ready = 1.001479
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001882 

BW Util details:
bwutil = 0.000654 
total_CMD = 1033988 
util_bw = 676 
Wasted_Col = 957 
Wasted_Row = 304 
Idle = 1032051 

BW Util Bottlenecks: 
RCDc_limit = 479 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 479 
rwq = 0 
CCDLc_limit_alone = 479 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033247 
Read = 676 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 26 
n_ref = 0 
n_req = 676 
total_req = 676 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 676 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000717 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001350 
queue_avg = 0.002725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00272537
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033220 n_act=47 n_pre=33 n_ref_event=0 n_req=688 n_rd=688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006654
n_activity=4567 dram_eff=0.1506
bk0: 116a 1033580i bk1: 100a 1033756i bk2: 48a 1033896i bk3: 52a 1033892i bk4: 36a 1033902i bk5: 36a 1033926i bk6: 0a 1033988i bk7: 8a 1033971i bk8: 8a 1033970i bk9: 4a 1033973i bk10: 0a 1033988i bk11: 16a 1033965i bk12: 60a 1033884i bk13: 72a 1033829i bk14: 68a 1033904i bk15: 64a 1033929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931686
Row_Buffer_Locality_read = 0.931686
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000665 
total_CMD = 1033988 
util_bw = 688 
Wasted_Col = 1059 
Wasted_Row = 396 
Idle = 1031845 

BW Util Bottlenecks: 
RCDc_limit = 564 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 495 
rwq = 0 
CCDLc_limit_alone = 495 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033220 
Read = 688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 688 
total_req = 688 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 688 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.000665 
Either_Row_CoL_Bus_Util = 0.000743 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00338205
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033220 n_act=53 n_pre=39 n_ref_event=0 n_req=676 n_rd=676 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006538
n_activity=4747 dram_eff=0.1424
bk0: 120a 1033502i bk1: 96a 1033664i bk2: 52a 1033866i bk3: 36a 1033952i bk4: 52a 1033841i bk5: 32a 1033954i bk6: 0a 1033988i bk7: 12a 1033919i bk8: 8a 1033971i bk9: 8a 1033970i bk10: 0a 1033988i bk11: 8a 1033970i bk12: 56a 1033937i bk13: 64a 1033857i bk14: 68a 1033904i bk15: 64a 1033928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921598
Row_Buffer_Locality_read = 0.921598
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000654 
total_CMD = 1033988 
util_bw = 676 
Wasted_Col = 1129 
Wasted_Row = 468 
Idle = 1031715 

BW Util Bottlenecks: 
RCDc_limit = 636 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033220 
Read = 676 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 39 
n_ref = 0 
n_req = 676 
total_req = 676 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 676 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000743 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00366639
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033254 n_act=44 n_pre=31 n_ref_event=0 n_req=660 n_rd=660 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006383
n_activity=4209 dram_eff=0.1568
bk0: 104a 1033706i bk1: 108a 1033633i bk2: 52a 1033866i bk3: 32a 1033952i bk4: 40a 1033898i bk5: 40a 1033897i bk6: 0a 1033988i bk7: 4a 1033973i bk8: 8a 1033970i bk9: 0a 1033988i bk10: 0a 1033988i bk11: 4a 1033973i bk12: 60a 1033911i bk13: 68a 1033878i bk14: 68a 1033908i bk15: 72a 1033903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011928
Bank_Level_Parallism_Col = 1.006837
Bank_Level_Parallism_Ready = 1.003030
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006837 

BW Util details:
bwutil = 0.000638 
total_CMD = 1033988 
util_bw = 660 
Wasted_Col = 992 
Wasted_Row = 360 
Idle = 1031976 

BW Util Bottlenecks: 
RCDc_limit = 522 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 473 
rwq = 0 
CCDLc_limit_alone = 473 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033254 
Read = 660 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 31 
n_ref = 0 
n_req = 660 
total_req = 660 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 660 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000638 
Either_Row_CoL_Bus_Util = 0.000710 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001362 
queue_avg = 0.003382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00338205
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033253 n_act=44 n_pre=31 n_ref_event=0 n_req=660 n_rd=660 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006383
n_activity=4359 dram_eff=0.1514
bk0: 104a 1033682i bk1: 120a 1033602i bk2: 48a 1033895i bk3: 36a 1033925i bk4: 36a 1033901i bk5: 40a 1033899i bk6: 0a 1033988i bk7: 12a 1033944i bk8: 8a 1033970i bk9: 0a 1033988i bk10: 0a 1033988i bk11: 8a 1033970i bk12: 60a 1033911i bk13: 60a 1033907i bk14: 64a 1033927i bk15: 64a 1033932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000638 
total_CMD = 1033988 
util_bw = 660 
Wasted_Col = 1007 
Wasted_Row = 372 
Idle = 1031949 

BW Util Bottlenecks: 
RCDc_limit = 528 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 479 
rwq = 0 
CCDLc_limit_alone = 479 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033253 
Read = 660 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 31 
n_ref = 0 
n_req = 660 
total_req = 660 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 660 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000638 
Either_Row_CoL_Bus_Util = 0.000711 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00327083
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033278 n_act=38 n_pre=25 n_ref_event=0 n_req=648 n_rd=648 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006267
n_activity=4056 dram_eff=0.1598
bk0: 116a 1033652i bk1: 112a 1033634i bk2: 40a 1033947i bk3: 36a 1033951i bk4: 48a 1033869i bk5: 32a 1033952i bk6: 0a 1033988i bk7: 4a 1033973i bk8: 8a 1033970i bk9: 0a 1033988i bk10: 0a 1033988i bk11: 4a 1033973i bk12: 60a 1033910i bk13: 60a 1033936i bk14: 64a 1033935i bk15: 64a 1033930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941358
Row_Buffer_Locality_read = 0.941358
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013072
Bank_Level_Parallism_Col = 1.005284
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000661 

BW Util details:
bwutil = 0.000627 
total_CMD = 1033988 
util_bw = 648 
Wasted_Col = 902 
Wasted_Row = 286 
Idle = 1032152 

BW Util Bottlenecks: 
RCDc_limit = 450 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 460 
rwq = 0 
CCDLc_limit_alone = 460 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033278 
Read = 648 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 25 
n_ref = 0 
n_req = 648 
total_req = 648 

Dual Bus Interface Util: 
issued_total_row = 63 
issued_total_col = 648 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000627 
Either_Row_CoL_Bus_Util = 0.000687 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001408 
queue_avg = 0.002546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00254645
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033224 n_act=47 n_pre=33 n_ref_event=0 n_req=684 n_rd=684 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006615
n_activity=4553 dram_eff=0.1502
bk0: 116a 1033554i bk1: 108a 1033660i bk2: 44a 1033895i bk3: 32a 1033953i bk4: 40a 1033923i bk5: 44a 1033898i bk6: 4a 1033973i bk7: 4a 1033973i bk8: 8a 1033970i bk9: 0a 1033988i bk10: 0a 1033988i bk11: 4a 1033973i bk12: 68a 1033901i bk13: 76a 1033872i bk14: 72a 1033900i bk15: 64a 1033929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931287
Row_Buffer_Locality_read = 0.931287
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003749
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000662 
total_CMD = 1033988 
util_bw = 684 
Wasted_Col = 1062 
Wasted_Row = 388 
Idle = 1031854 

BW Util Bottlenecks: 
RCDc_limit = 564 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 498 
rwq = 0 
CCDLc_limit_alone = 498 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033224 
Read = 684 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 684 
total_req = 684 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 684 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.000662 
Either_Row_CoL_Bus_Util = 0.000739 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00318766
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033242 n_act=49 n_pre=36 n_ref_event=0 n_req=661 n_rd=661 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006393
n_activity=4532 dram_eff=0.1459
bk0: 100a 1033688i bk1: 116a 1033531i bk2: 40a 1033951i bk3: 32a 1033952i bk4: 32a 1033953i bk5: 40a 1033850i bk6: 0a 1033988i bk7: 0a 1033988i bk8: 8a 1033970i bk9: 0a 1033988i bk10: 4a 1033973i bk11: 5a 1033949i bk12: 64a 1033883i bk13: 80a 1033845i bk14: 72a 1033899i bk15: 68a 1033902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925870
Row_Buffer_Locality_read = 0.925870
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004653
Bank_Level_Parallism_Col = 1.001193
Bank_Level_Parallism_Ready = 1.001513
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001193 

BW Util details:
bwutil = 0.000639 
total_CMD = 1033988 
util_bw = 661 
Wasted_Col = 1064 
Wasted_Row = 424 
Idle = 1031839 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033242 
Read = 661 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 36 
n_ref = 0 
n_req = 661 
total_req = 661 

Dual Bus Interface Util: 
issued_total_row = 85 
issued_total_col = 661 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.000639 
Either_Row_CoL_Bus_Util = 0.000721 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00329404
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033237 n_act=50 n_pre=37 n_ref_event=0 n_req=664 n_rd=664 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006422
n_activity=4485 dram_eff=0.148
bk0: 104a 1033634i bk1: 120a 1033442i bk2: 44a 1033946i bk3: 32a 1033953i bk4: 32a 1033954i bk5: 36a 1033925i bk6: 0a 1033988i bk7: 0a 1033988i bk8: 8a 1033970i bk9: 0a 1033988i bk10: 4a 1033973i bk11: 12a 1033967i bk12: 60a 1033884i bk13: 72a 1033854i bk14: 68a 1033903i bk15: 72a 1033900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924699
Row_Buffer_Locality_read = 0.924699
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023223
Bank_Level_Parallism_Col = 1.019808
Bank_Level_Parallism_Ready = 1.004518
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013806 

BW Util details:
bwutil = 0.000642 
total_CMD = 1033988 
util_bw = 664 
Wasted_Col = 1050 
Wasted_Row = 439 
Idle = 1031835 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033237 
Read = 664 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 37 
n_ref = 0 
n_req = 664 
total_req = 664 

Dual Bus Interface Util: 
issued_total_row = 87 
issued_total_col = 664 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.000642 
Either_Row_CoL_Bus_Util = 0.000726 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00350488
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033277 n_act=36 n_pre=23 n_ref_event=0 n_req=652 n_rd=652 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006306
n_activity=3913 dram_eff=0.1666
bk0: 108a 1033634i bk1: 120a 1033612i bk2: 48a 1033940i bk3: 40a 1033949i bk4: 32a 1033953i bk5: 32a 1033952i bk6: 0a 1033988i bk7: 4a 1033973i bk8: 8a 1033970i bk9: 0a 1033988i bk10: 0a 1033988i bk11: 4a 1033973i bk12: 60a 1033933i bk13: 68a 1033902i bk14: 64a 1033931i bk15: 64a 1033931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944785
Row_Buffer_Locality_read = 0.944785
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017670
Bank_Level_Parallism_Col = 1.012641
Bank_Level_Parallism_Ready = 1.001534
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012641 

BW Util details:
bwutil = 0.000631 
total_CMD = 1033988 
util_bw = 652 
Wasted_Col = 886 
Wasted_Row = 273 
Idle = 1032177 

BW Util Bottlenecks: 
RCDc_limit = 425 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 473 
rwq = 0 
CCDLc_limit_alone = 473 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033277 
Read = 652 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 23 
n_ref = 0 
n_req = 652 
total_req = 652 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 652 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000631 
Either_Row_CoL_Bus_Util = 0.000688 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00290332
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033226 n_act=49 n_pre=37 n_ref_event=0 n_req=676 n_rd=676 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006538
n_activity=4593 dram_eff=0.1472
bk0: 120a 1033529i bk1: 112a 1033550i bk2: 40a 1033949i bk3: 40a 1033923i bk4: 32a 1033954i bk5: 44a 1033895i bk6: 0a 1033988i bk7: 0a 1033988i bk8: 8a 1033970i bk9: 0a 1033988i bk10: 0a 1033988i bk11: 8a 1033970i bk12: 64a 1033857i bk13: 76a 1033899i bk14: 64a 1033933i bk15: 68a 1033906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927515
Row_Buffer_Locality_read = 0.927515
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006413
Bank_Level_Parallism_Col = 1.000590
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000590 

BW Util details:
bwutil = 0.000654 
total_CMD = 1033988 
util_bw = 676 
Wasted_Col = 1066 
Wasted_Row = 441 
Idle = 1031805 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033226 
Read = 676 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 37 
n_ref = 0 
n_req = 676 
total_req = 676 

Dual Bus Interface Util: 
issued_total_row = 86 
issued_total_col = 676 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000737 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00340236
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033189 n_act=54 n_pre=41 n_ref_event=0 n_req=704 n_rd=704 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006809
n_activity=4845 dram_eff=0.1453
bk0: 120a 1033445i bk1: 116a 1033580i bk2: 40a 1033946i bk3: 36a 1033952i bk4: 32a 1033954i bk5: 48a 1033840i bk6: 8a 1033970i bk7: 0a 1033988i bk8: 8a 1033970i bk9: 0a 1033988i bk10: 0a 1033988i bk11: 8a 1033946i bk12: 68a 1033905i bk13: 80a 1033848i bk14: 64a 1033931i bk15: 76a 1033897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923295
Row_Buffer_Locality_read = 0.923295
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012420
Bank_Level_Parallism_Col = 1.007799
Bank_Level_Parallism_Ready = 1.002841
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006128 

BW Util details:
bwutil = 0.000681 
total_CMD = 1033988 
util_bw = 704 
Wasted_Col = 1144 
Wasted_Row = 487 
Idle = 1031653 

BW Util Bottlenecks: 
RCDc_limit = 644 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033189 
Read = 704 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 41 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 95 
issued_total_col = 704 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000681 
Either_Row_CoL_Bus_Util = 0.000773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00386175
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033237 n_act=39 n_pre=25 n_ref_event=0 n_req=688 n_rd=688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006654
n_activity=4253 dram_eff=0.1618
bk0: 128a 1033569i bk1: 116a 1033770i bk2: 44a 1033897i bk3: 40a 1033948i bk4: 36a 1033949i bk5: 32a 1033954i bk6: 8a 1033971i bk7: 8a 1033970i bk8: 8a 1033970i bk9: 0a 1033988i bk10: 0a 1033988i bk11: 4a 1033973i bk12: 68a 1033855i bk13: 68a 1033879i bk14: 64a 1033934i bk15: 64a 1033930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943314
Row_Buffer_Locality_read = 0.943314
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007748
Bank_Level_Parallism_Col = 1.004987
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004987 

BW Util details:
bwutil = 0.000665 
total_CMD = 1033988 
util_bw = 688 
Wasted_Col = 954 
Wasted_Row = 294 
Idle = 1032052 

BW Util Bottlenecks: 
RCDc_limit = 462 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 495 
rwq = 0 
CCDLc_limit_alone = 495 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033237 
Read = 688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 25 
n_ref = 0 
n_req = 688 
total_req = 688 

Dual Bus Interface Util: 
issued_total_row = 64 
issued_total_col = 688 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000665 
Either_Row_CoL_Bus_Util = 0.000726 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001332 
queue_avg = 0.002708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00270796
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033206 n_act=48 n_pre=34 n_ref_event=0 n_req=700 n_rd=700 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000677
n_activity=4622 dram_eff=0.1514
bk0: 120a 1033544i bk1: 104a 1033735i bk2: 40a 1033951i bk3: 48a 1033896i bk4: 36a 1033951i bk5: 44a 1033848i bk6: 8a 1033970i bk7: 8a 1033970i bk8: 12a 1033968i bk9: 0a 1033988i bk10: 0a 1033988i bk11: 8a 1033970i bk12: 72a 1033827i bk13: 68a 1033877i bk14: 68a 1033904i bk15: 64a 1033927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931429
Row_Buffer_Locality_read = 0.931429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000677 
total_CMD = 1033988 
util_bw = 700 
Wasted_Col = 1077 
Wasted_Row = 417 
Idle = 1031794 

BW Util Bottlenecks: 
RCDc_limit = 576 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033206 
Read = 700 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 34 
n_ref = 0 
n_req = 700 
total_req = 700 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 700 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.000677 
Either_Row_CoL_Bus_Util = 0.000756 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00340236
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033245 n_act=44 n_pre=32 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000646
n_activity=4386 dram_eff=0.1523
bk0: 116a 1033576i bk1: 100a 1033661i bk2: 44a 1033920i bk3: 52a 1033940i bk4: 32a 1033952i bk5: 40a 1033852i bk6: 0a 1033988i bk7: 0a 1033988i bk8: 0a 1033988i bk9: 4a 1033973i bk10: 0a 1033988i bk11: 8a 1033970i bk12: 68a 1033879i bk13: 72a 1033900i bk14: 64a 1033929i bk15: 68a 1033905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934132
Row_Buffer_Locality_read = 0.934132
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008785
Bank_Level_Parallism_Col = 1.007375
Bank_Level_Parallism_Ready = 1.001497
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000646 
total_CMD = 1033988 
util_bw = 668 
Wasted_Col = 1002 
Wasted_Row = 379 
Idle = 1031939 

BW Util Bottlenecks: 
RCDc_limit = 522 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 492 
rwq = 0 
CCDLc_limit_alone = 492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033245 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 32 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 668 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000646 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001346 
queue_avg = 0.003059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00305903
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033217 n_act=46 n_pre=33 n_ref_event=0 n_req=692 n_rd=692 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006693
n_activity=4557 dram_eff=0.1519
bk0: 108a 1033629i bk1: 112a 1033534i bk2: 44a 1033921i bk3: 52a 1033937i bk4: 36a 1033950i bk5: 36a 1033949i bk6: 0a 1033988i bk7: 0a 1033988i bk8: 0a 1033988i bk9: 12a 1033968i bk10: 4a 1033973i bk11: 12a 1033967i bk12: 68a 1033880i bk13: 68a 1033882i bk14: 68a 1033900i bk15: 72a 1033902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933526
Row_Buffer_Locality_read = 0.933526
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000934
Bank_Level_Parallism_Col = 1.001176
Bank_Level_Parallism_Ready = 1.001445
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001176 

BW Util details:
bwutil = 0.000669 
total_CMD = 1033988 
util_bw = 692 
Wasted_Col = 1054 
Wasted_Row = 396 
Idle = 1031846 

BW Util Bottlenecks: 
RCDc_limit = 552 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033217 
Read = 692 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 33 
n_ref = 0 
n_req = 692 
total_req = 692 

Dual Bus Interface Util: 
issued_total_row = 79 
issued_total_col = 692 
Row_Bus_Util =  0.000076 
CoL_Bus_Util = 0.000669 
Either_Row_CoL_Bus_Util = 0.000746 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00337141
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033260 n_act=38 n_pre=26 n_ref_event=0 n_req=664 n_rd=664 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006422
n_activity=4149 dram_eff=0.16
bk0: 108a 1033657i bk1: 104a 1033660i bk2: 44a 1033899i bk3: 44a 1033945i bk4: 32a 1033954i bk5: 44a 1033896i bk6: 0a 1033988i bk7: 0a 1033988i bk8: 0a 1033988i bk9: 8a 1033970i bk10: 0a 1033988i bk11: 8a 1033970i bk12: 64a 1033932i bk13: 72a 1033902i bk14: 64a 1033930i bk15: 72a 1033900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942771
Row_Buffer_Locality_read = 0.942771
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006339
Bank_Level_Parallism_Col = 1.007787
Bank_Level_Parallism_Ready = 1.004518
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007787 

BW Util details:
bwutil = 0.000642 
total_CMD = 1033988 
util_bw = 664 
Wasted_Col = 915 
Wasted_Row = 314 
Idle = 1032095 

BW Util Bottlenecks: 
RCDc_limit = 452 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033260 
Read = 664 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 26 
n_ref = 0 
n_req = 664 
total_req = 664 

Dual Bus Interface Util: 
issued_total_row = 64 
issued_total_col = 664 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000642 
Either_Row_CoL_Bus_Util = 0.000704 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00278146
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1033988 n_nop=1033247 n_act=37 n_pre=24 n_ref_event=0 n_req=680 n_rd=680 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006576
n_activity=4208 dram_eff=0.1616
bk0: 104a 1033685i bk1: 104a 1033658i bk2: 40a 1033949i bk3: 56a 1033936i bk4: 40a 1033949i bk5: 44a 1033897i bk6: 4a 1033973i bk7: 0a 1033988i bk8: 0a 1033988i bk9: 8a 1033970i bk10: 0a 1033988i bk11: 8a 1033970i bk12: 68a 1033904i bk13: 64a 1033908i bk14: 64a 1033929i bk15: 76a 1033896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945588
Row_Buffer_Locality_read = 0.945588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001581
Bank_Level_Parallism_Col = 1.001908
Bank_Level_Parallism_Ready = 1.002941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001908 

BW Util details:
bwutil = 0.000658 
total_CMD = 1033988 
util_bw = 680 
Wasted_Col = 929 
Wasted_Row = 288 
Idle = 1032091 

BW Util Bottlenecks: 
RCDc_limit = 444 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 485 
rwq = 0 
CCDLc_limit_alone = 485 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1033988 
n_nop = 1033247 
Read = 680 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 24 
n_ref = 0 
n_req = 680 
total_req = 680 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 680 
Row_Bus_Util =  0.000059 
CoL_Bus_Util = 0.000658 
Either_Row_CoL_Bus_Util = 0.000717 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00260641

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4270, Miss = 384, Miss_rate = 0.090, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4519, Miss = 324, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4210, Miss = 340, Miss_rate = 0.081, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4493, Miss = 304, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4247, Miss = 340, Miss_rate = 0.080, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4754, Miss = 320, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4202, Miss = 336, Miss_rate = 0.080, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4751, Miss = 332, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4398, Miss = 340, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4434, Miss = 328, Miss_rate = 0.074, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4242, Miss = 332, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4568, Miss = 316, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4283, Miss = 340, Miss_rate = 0.079, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4482, Miss = 328, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4617, Miss = 344, Miss_rate = 0.075, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4386, Miss = 340, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4693, Miss = 324, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4340, Miss = 336, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4577, Miss = 340, Miss_rate = 0.074, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4307, Miss = 336, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4452, Miss = 336, Miss_rate = 0.075, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4333, Miss = 332, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4386, Miss = 352, Miss_rate = 0.080, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4300, Miss = 320, Miss_rate = 0.074, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4774, Miss = 352, Miss_rate = 0.074, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4690, Miss = 364, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4783, Miss = 348, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4682, Miss = 340, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4506, Miss = 336, Miss_rate = 0.075, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4257, Miss = 340, Miss_rate = 0.080, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4436, Miss = 336, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4220, Miss = 352, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4604, Miss = 356, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4133, Miss = 320, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4784, Miss = 332, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4254, Miss = 328, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4742, Miss = 320, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4232, Miss = 340, Miss_rate = 0.080, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4655, Miss = 336, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4210, Miss = 312, Miss_rate = 0.074, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4648, Miss = 368, Miss_rate = 0.079, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4231, Miss = 332, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4601, Miss = 337, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4379, Miss = 341, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4747, Miss = 344, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4371, Miss = 344, Miss_rate = 0.079, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4666, Miss = 344, Miss_rate = 0.074, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4297, Miss = 332, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 4606, Miss = 352, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4237, Miss = 348, Miss_rate = 0.082, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4580, Miss = 357, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4299, Miss = 364, Miss_rate = 0.085, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4698, Miss = 380, Miss_rate = 0.081, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4138, Miss = 332, Miss_rate = 0.080, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 4906, Miss = 380, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4281, Miss = 344, Miss_rate = 0.080, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4957, Miss = 328, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 4264, Miss = 344, Miss_rate = 0.081, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 4682, Miss = 328, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4343, Miss = 364, Miss_rate = 0.084, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4931, Miss = 312, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4404, Miss = 352, Miss_rate = 0.080, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4488, Miss = 320, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4140, Miss = 360, Miss_rate = 0.087, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 286100
L2_total_cache_misses = 21743
L2_total_cache_miss_rate = 0.0760
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 180553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 39283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 5392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 16177
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44521
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 157
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 180553
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 60852
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44695
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=286100
icnt_total_pkts_simt_to_mem=240461
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 240461
Req_Network_cycles = 1377029
Req_Network_injected_packets_per_cycle =       0.1746 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0087
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0027

Reply_Network_injected_packets_num = 286100
Reply_Network_cycles = 1377029
Reply_Network_injected_packets_per_cycle =        0.2078
Reply_Network_conflicts_per_cycle =        0.1032
Reply_Network_conflicts_per_cycle_util =       0.4966
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0027
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0040
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 25 sec (1105 sec)
gpgpu_simulation_rate = 5297 (inst/sec)
gpgpu_simulation_rate = 1246 (cycle/sec)
gpgpu_silicon_slowdown = 908507x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
