-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gesture_model_dense_1_Pipeline_VITIS_LOOP_122_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    output_r_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    softmax_sum_V_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    softmax_sum_V_out_ap_vld : OUT STD_LOGIC;
    grp_fu_478_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_478_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_478_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_478_p_ce : OUT STD_LOGIC );
end;


architecture behav of gesture_model_dense_1_Pipeline_VITIS_LOOP_122_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_FFFFFFCB : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111001011";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv16_FFCB : STD_LOGIC_VECTOR (15 downto 0) := "1111111111001011";
    constant ap_const_lv32_FFFFFFCA : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111001010";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv11_3FF : STD_LOGIC_VECTOR (10 downto 0) := "01111111111";
    constant ap_const_lv11_3FE : STD_LOGIC_VECTOR (10 downto 0) := "01111111110";
    constant ap_const_lv11_8 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv12_8 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_const_lv12_FF8 : STD_LOGIC_VECTOR (11 downto 0) := "111111111000";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln122_fu_168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln122_reg_775 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_reg_775_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_reg_775_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_reg_775_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_reg_775_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_reg_775_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_reg_775_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_reg_775_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_reg_775_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_reg_775_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_reg_775_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_reg_775_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_reg_775_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_reg_775_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_reg_775_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_reg_784 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_20_reg_790 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_fu_198_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_V_reg_796 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1040_fu_491_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln1040_reg_801 : STD_LOGIC_VECTOR (63 downto 0);
    signal d_reg_806 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_3_cast_fu_180_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal softmax_sum_V_fu_122 : STD_LOGIC_VECTOR (15 downto 0);
    signal softmax_sum_V_1_fu_745_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal i_1_fu_126 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln122_fu_174_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_V_4_fu_209_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_s_fu_214_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_21_fu_224_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1198_fu_232_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_fu_236_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1049_fu_244_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_fu_254_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_260_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln1052_fu_276_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln1052_fu_280_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln1052_fu_286_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln1052_fu_290_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_15_fu_296_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1051_fu_270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1052_fu_302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_314_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1049_fu_250_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1054_fu_328_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_5_fu_334_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1054_fu_322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1054_fu_342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal a_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1054_fu_348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1063_fu_372_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1062_fu_362_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1063_fu_378_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln1064_fu_388_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1064_fu_394_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln1063_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1063_fu_382_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln1064_fu_398_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln_fu_354_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal m_4_fu_404_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1066_fu_412_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_5_fu_416_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_fu_422_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_Result_16_fu_436_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1048_fu_452_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1070_fu_456_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln1048_fu_444_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1076_fu_462_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1067_fu_432_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_468_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_22_fu_475_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln1040_fu_204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln756_fu_487_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_fu_502_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_tmp_fu_517_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln554_fu_531_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_24_fu_535_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln558_fu_543_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Result_23_fu_509_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal man_V_3_fu_547_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln544_fu_505_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln455_fu_527_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_fu_567_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln570_fu_573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln570_fu_579_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln570_fu_585_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_fu_591_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal man_V_4_fu_553_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln570_fu_599_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln575_fu_619_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln575_fu_623_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_10_fu_633_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln574_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln575_fu_629_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln574_2_fu_641_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_fu_657_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln572_fu_609_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln570cast_fu_673_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln592_fu_667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln593_fu_677_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln560_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln571_fu_603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln560_fu_691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln571_fu_697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln592_fu_683_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln571_fu_711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln571_fu_717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln570_fu_723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln574_fu_649_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln571_fu_703_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln570_fu_729_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln560_fu_737_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component gesture_model_dexp_64ns_64ns_64_13_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component gesture_model_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component gesture_model_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    i_1_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln122_fu_168_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_1_fu_126 <= add_ln122_fu_174_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_1_fu_126 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    softmax_sum_V_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    softmax_sum_V_fu_122 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter16 = ap_const_logic_1)) then 
                    softmax_sum_V_fu_122 <= softmax_sum_V_1_fu_745_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                d_reg_806 <= grp_fu_478_p_dout0;
                icmp_ln122_reg_775_pp0_iter10_reg <= icmp_ln122_reg_775_pp0_iter9_reg;
                icmp_ln122_reg_775_pp0_iter11_reg <= icmp_ln122_reg_775_pp0_iter10_reg;
                icmp_ln122_reg_775_pp0_iter12_reg <= icmp_ln122_reg_775_pp0_iter11_reg;
                icmp_ln122_reg_775_pp0_iter13_reg <= icmp_ln122_reg_775_pp0_iter12_reg;
                icmp_ln122_reg_775_pp0_iter14_reg <= icmp_ln122_reg_775_pp0_iter13_reg;
                icmp_ln122_reg_775_pp0_iter2_reg <= icmp_ln122_reg_775_pp0_iter1_reg;
                icmp_ln122_reg_775_pp0_iter3_reg <= icmp_ln122_reg_775_pp0_iter2_reg;
                icmp_ln122_reg_775_pp0_iter4_reg <= icmp_ln122_reg_775_pp0_iter3_reg;
                icmp_ln122_reg_775_pp0_iter5_reg <= icmp_ln122_reg_775_pp0_iter4_reg;
                icmp_ln122_reg_775_pp0_iter6_reg <= icmp_ln122_reg_775_pp0_iter5_reg;
                icmp_ln122_reg_775_pp0_iter7_reg <= icmp_ln122_reg_775_pp0_iter6_reg;
                icmp_ln122_reg_775_pp0_iter8_reg <= icmp_ln122_reg_775_pp0_iter7_reg;
                icmp_ln122_reg_775_pp0_iter9_reg <= icmp_ln122_reg_775_pp0_iter8_reg;
                select_ln1040_reg_801 <= select_ln1040_fu_491_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln122_reg_775 <= icmp_ln122_fu_168_p2;
                icmp_ln122_reg_775_pp0_iter1_reg <= icmp_ln122_reg_775;
                p_Result_20_reg_790 <= output_r_q0(15 downto 15);
                p_Val2_s_reg_784 <= output_r_q0;
                tmp_V_reg_796 <= tmp_V_fu_198_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    F2_fu_567_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln455_fu_527_p1));
    a_fu_308_p2 <= (icmp_ln1052_fu_302_p2 and icmp_ln1051_fu_270_p2);
    add_ln1054_fu_328_p2 <= std_logic_vector(unsigned(trunc_ln1049_fu_250_p1) + unsigned(ap_const_lv16_FFCB));
    add_ln1063_fu_372_p2 <= std_logic_vector(unsigned(sub_ln1049_fu_244_p2) + unsigned(ap_const_lv32_FFFFFFCA));
    add_ln1076_fu_462_p2 <= std_logic_vector(unsigned(sub_ln1070_fu_456_p2) + unsigned(select_ln1048_fu_444_p3));
    add_ln122_fu_174_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv5_1));
    add_ln570_fu_579_p2 <= std_logic_vector(unsigned(F2_fu_567_p2) + unsigned(ap_const_lv12_FF8));
    and_ln1054_fu_342_p2 <= (xor_ln1054_fu_322_p2 and p_Result_5_fu_334_p3);
    and_ln570_fu_723_p2 <= (xor_ln571_fu_717_p2 and icmp_ln570_fu_573_p2);
    and_ln571_fu_697_p2 <= (xor_ln560_fu_691_p2 and icmp_ln571_fu_603_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln122_fu_168_p2)
    begin
        if (((icmp_ln122_fu_168_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_1_fu_126)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_i <= i_1_fu_126;
        end if; 
    end process;

    ashr_ln575_fu_623_p2 <= std_logic_vector(shift_right(signed(man_V_4_fu_553_p3),to_integer(unsigned('0' & zext_ln575_fu_619_p1(31-1 downto 0)))));
    bitcast_ln756_fu_487_p1 <= p_Result_22_fu_475_p5;
    exp_tmp_fu_517_p4 <= ireg_fu_502_p1(62 downto 52);
    grp_fu_478_p_ce <= ap_const_logic_1;
    grp_fu_478_p_din0 <= ap_const_lv64_0;
    grp_fu_478_p_din1 <= select_ln1040_reg_801;
    i_3_cast_fu_180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i),64));
    icmp_ln1040_fu_204_p2 <= "1" when (p_Val2_s_reg_784 = ap_const_lv16_0) else "0";
    icmp_ln1051_fu_270_p2 <= "1" when (signed(tmp_fu_260_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln1052_fu_302_p2 <= "0" when (p_Result_15_fu_296_p2 = ap_const_lv16_0) else "1";
    icmp_ln1063_fu_366_p2 <= "1" when (signed(lsb_index_fu_254_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln122_fu_168_p2 <= "1" when (ap_sig_allocacmp_i = ap_const_lv5_14) else "0";
    icmp_ln560_fu_561_p2 <= "1" when (trunc_ln544_fu_505_p1 = ap_const_lv63_0) else "0";
    icmp_ln570_fu_573_p2 <= "1" when (signed(F2_fu_567_p2) > signed(ap_const_lv12_8)) else "0";
    icmp_ln571_fu_603_p2 <= "1" when (F2_fu_567_p2 = ap_const_lv12_8) else "0";
    icmp_ln574_fu_613_p2 <= "1" when (unsigned(sh_amt_fu_591_p3) < unsigned(ap_const_lv12_36)) else "0";
    icmp_ln592_fu_667_p2 <= "1" when (tmp_11_fu_657_p4 = ap_const_lv8_0) else "0";
    ireg_fu_502_p1 <= d_reg_806;
    
    l_fu_236_p3_proc : process(sext_ln1198_fu_232_p1)
    begin
        l_fu_236_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if sext_ln1198_fu_232_p1(i) = '1' then
                l_fu_236_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    lsb_index_fu_254_p2 <= std_logic_vector(unsigned(sub_ln1049_fu_244_p2) + unsigned(ap_const_lv32_FFFFFFCB));
    lshr_ln1052_fu_290_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv16_FFFF),to_integer(unsigned('0' & zext_ln1052_fu_286_p1(16-1 downto 0)))));
    lshr_ln1063_fu_382_p2 <= std_logic_vector(shift_right(unsigned(zext_ln1062_fu_362_p1),to_integer(unsigned('0' & zext_ln1063_fu_378_p1(31-1 downto 0)))));
    m_4_fu_404_p3 <= 
        lshr_ln1063_fu_382_p2 when (icmp_ln1063_fu_366_p2(0) = '1') else 
        shl_ln1064_fu_398_p2;
    m_5_fu_416_p2 <= std_logic_vector(unsigned(m_4_fu_404_p3) + unsigned(zext_ln1066_fu_412_p1));
    m_fu_422_p4 <= m_5_fu_416_p2(63 downto 1);
    man_V_3_fu_547_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln558_fu_543_p1));
    man_V_4_fu_553_p3 <= 
        man_V_3_fu_547_p2 when (p_Result_23_fu_509_p3(0) = '1') else 
        zext_ln558_fu_543_p1;
    or_ln1054_fu_348_p2 <= (and_ln1054_fu_342_p2 or a_fu_308_p2);
    or_ln571_fu_711_p2 <= (icmp_ln571_fu_603_p2 or icmp_ln560_fu_561_p2);
    or_ln_fu_354_p3 <= (ap_const_lv1_0 & or_ln1054_fu_348_p2);
    output_r_address0 <= i_3_cast_fu_180_p1(5 - 1 downto 0);

    output_r_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_15_fu_296_p2 <= (tmp_V_4_fu_209_p3 and lshr_ln1052_fu_290_p2);
    p_Result_16_fu_436_p3 <= m_5_fu_416_p2(54 downto 54);
    p_Result_21_fu_224_p3 <= (ap_const_lv1_1 & p_Result_s_fu_214_p4);
    p_Result_22_fu_475_p5 <= (tmp_3_fu_468_p3 & zext_ln1067_fu_432_p1(51 downto 0));
    p_Result_23_fu_509_p3 <= ireg_fu_502_p1(63 downto 63);
    p_Result_24_fu_535_p3 <= (ap_const_lv1_1 & trunc_ln554_fu_531_p1);
    p_Result_5_fu_334_p3 <= tmp_V_4_fu_209_p3(to_integer(unsigned(add_ln1054_fu_328_p2)) downto to_integer(unsigned(add_ln1054_fu_328_p2))) when (to_integer(unsigned(add_ln1054_fu_328_p2)) >= 0 and to_integer(unsigned(add_ln1054_fu_328_p2)) <=15) else "-";
    
    p_Result_s_fu_214_p4_proc : process(tmp_V_4_fu_209_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(16+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(16+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(16 - 1 downto 0);
    variable p_Result_s_fu_214_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(16 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(16 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(16 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(4 - 1 downto 0) := ap_const_lv32_F(4 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(4 - 1 downto 0) := ap_const_lv32_0(4 - 1 downto 0);
        v0_cpy := tmp_V_4_fu_209_p3;
        if (vlo_cpy(4 - 1 downto 0) > vhi_cpy(4 - 1 downto 0)) then
            vhi_cpy(4-1 downto 0) := std_logic_vector(16-1-unsigned(ap_const_lv32_0(4-1 downto 0)));
            vlo_cpy(4-1 downto 0) := std_logic_vector(16-1-unsigned(ap_const_lv32_F(4-1 downto 0)));
            for p_Result_s_fu_214_p4_i in 0 to 16-1 loop
                v0_cpy(p_Result_s_fu_214_p4_i) := tmp_V_4_fu_209_p3(16-1-p_Result_s_fu_214_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(4-1 downto 0)))));

        section := (others=>'0');
        section(4-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(4-1 downto 0)) - unsigned(vlo_cpy(4-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(16-1 downto 0)))));
        res_mask := res_mask(16-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_s_fu_214_p4 <= resvalue(16-1 downto 0);
    end process;

    select_ln1040_fu_491_p3 <= 
        ap_const_lv64_0 when (icmp_ln1040_fu_204_p2(0) = '1') else 
        bitcast_ln756_fu_487_p1;
    select_ln1048_fu_444_p3 <= 
        ap_const_lv11_3FF when (p_Result_16_fu_436_p3(0) = '1') else 
        ap_const_lv11_3FE;
    select_ln560_fu_737_p3 <= 
        ap_const_lv16_0 when (icmp_ln560_fu_561_p2(0) = '1') else 
        select_ln570_fu_729_p3;
    select_ln570_fu_729_p3 <= 
        select_ln574_fu_649_p3 when (and_ln570_fu_723_p2(0) = '1') else 
        select_ln571_fu_703_p3;
    select_ln571_fu_703_p3 <= 
        trunc_ln572_fu_609_p1 when (and_ln571_fu_697_p2(0) = '1') else 
        select_ln592_fu_683_p3;
    select_ln574_2_fu_641_p3 <= 
        ap_const_lv16_FFFF when (tmp_10_fu_633_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln574_fu_649_p3 <= 
        trunc_ln575_fu_629_p1 when (icmp_ln574_fu_613_p2(0) = '1') else 
        select_ln574_2_fu_641_p3;
    select_ln592_fu_683_p3 <= 
        shl_ln593_fu_677_p2 when (icmp_ln592_fu_667_p2(0) = '1') else 
        ap_const_lv16_0;
        sext_ln1198_fu_232_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_21_fu_224_p3),32));

        sext_ln570_fu_599_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_fu_591_p3),32));

    sext_ln570cast_fu_673_p1 <= sext_ln570_fu_599_p1(16 - 1 downto 0);
    sh_amt_fu_591_p3 <= 
        add_ln570_fu_579_p2 when (icmp_ln570_fu_573_p2(0) = '1') else 
        sub_ln570_fu_585_p2;
    shl_ln1064_fu_398_p2 <= std_logic_vector(shift_left(unsigned(zext_ln1062_fu_362_p1),to_integer(unsigned('0' & zext_ln1064_fu_394_p1(31-1 downto 0)))));
    shl_ln593_fu_677_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln572_fu_609_p1),to_integer(unsigned('0' & sext_ln570cast_fu_673_p1(16-1 downto 0)))));
    softmax_sum_V_1_fu_745_p2 <= std_logic_vector(unsigned(select_ln560_fu_737_p3) + unsigned(softmax_sum_V_fu_122));
    softmax_sum_V_out <= softmax_sum_V_fu_122;

    softmax_sum_V_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln122_reg_775_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln122_reg_775_pp0_iter14_reg = ap_const_lv1_1))) then 
            softmax_sum_V_out_ap_vld <= ap_const_logic_1;
        else 
            softmax_sum_V_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln1049_fu_244_p2 <= std_logic_vector(unsigned(ap_const_lv32_10) - unsigned(l_fu_236_p3));
    sub_ln1052_fu_280_p2 <= std_logic_vector(unsigned(ap_const_lv4_6) - unsigned(trunc_ln1052_fu_276_p1));
    sub_ln1064_fu_388_p2 <= std_logic_vector(unsigned(ap_const_lv32_36) - unsigned(sub_ln1049_fu_244_p2));
    sub_ln1070_fu_456_p2 <= std_logic_vector(unsigned(ap_const_lv11_8) - unsigned(trunc_ln1048_fu_452_p1));
    sub_ln570_fu_585_p2 <= std_logic_vector(unsigned(ap_const_lv12_8) - unsigned(F2_fu_567_p2));
    tmp_10_fu_633_p3 <= ireg_fu_502_p1(63 downto 63);
    tmp_11_fu_657_p4 <= sh_amt_fu_591_p3(11 downto 4);
    tmp_3_fu_468_p3 <= (p_Result_20_reg_790 & add_ln1076_fu_462_p2);
    tmp_7_fu_314_p3 <= lsb_index_fu_254_p2(31 downto 31);
    tmp_V_4_fu_209_p3 <= 
        tmp_V_reg_796 when (p_Result_20_reg_790(0) = '1') else 
        p_Val2_s_reg_784;
    tmp_V_fu_198_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(output_r_q0));
    tmp_fu_260_p4 <= lsb_index_fu_254_p2(31 downto 1);
    trunc_ln1048_fu_452_p1 <= l_fu_236_p3(11 - 1 downto 0);
    trunc_ln1049_fu_250_p1 <= sub_ln1049_fu_244_p2(16 - 1 downto 0);
    trunc_ln1052_fu_276_p1 <= sub_ln1049_fu_244_p2(4 - 1 downto 0);
    trunc_ln544_fu_505_p1 <= ireg_fu_502_p1(63 - 1 downto 0);
    trunc_ln554_fu_531_p1 <= ireg_fu_502_p1(52 - 1 downto 0);
    trunc_ln572_fu_609_p1 <= man_V_4_fu_553_p3(16 - 1 downto 0);
    trunc_ln575_fu_629_p1 <= ashr_ln575_fu_623_p2(16 - 1 downto 0);
    xor_ln1054_fu_322_p2 <= (tmp_7_fu_314_p3 xor ap_const_lv1_1);
    xor_ln560_fu_691_p2 <= (icmp_ln560_fu_561_p2 xor ap_const_lv1_1);
    xor_ln571_fu_717_p2 <= (or_ln571_fu_711_p2 xor ap_const_lv1_1);
    zext_ln1052_fu_286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln1052_fu_280_p2),16));
    zext_ln1062_fu_362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_4_fu_209_p3),64));
    zext_ln1063_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1063_fu_372_p2),64));
    zext_ln1064_fu_394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln1064_fu_388_p2),64));
    zext_ln1066_fu_412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_354_p3),64));
    zext_ln1067_fu_432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_fu_422_p4),64));
    zext_ln455_fu_527_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_fu_517_p4),12));
    zext_ln558_fu_543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_24_fu_535_p3),54));
    zext_ln575_fu_619_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln570_fu_599_p1),54));
end behav;
