
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.56 (git sha1 9c447ad9d4b1ea589369364eea38b4d70da2c599, clang++ 17.0.0 -fPIC -O3)

-- Running command `verilog_defaults -push; verilog_defaults -add -defer; read_verilog -formal count.v  ctrl_lp4k.v led_panel_4k.v memory.v comp.v lsr_led.v mux_led.v SPI_flash_diag.v uart_tx.v; verilog_defaults -pop; attrmap -tocase keep -imap keep="true" keep=1 -imap keep="false" keep=0 -remove keep=0; synth_ecp5 -top led_panel_4k; write_json build/led_panel_4k_i9.json' --

1. Executing Verilog-2005 frontend: count.v
Parsing formal Verilog input from `count.v' to AST representation.
Storing AST representation for module `$abstract\count'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ctrl_lp4k.v
Parsing formal Verilog input from `ctrl_lp4k.v' to AST representation.
Storing AST representation for module `$abstract\ctrl_lp4k'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: led_panel_4k.v
Parsing formal Verilog input from `led_panel_4k.v' to AST representation.
Storing AST representation for module `$abstract\led_panel_4k'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: memory.v
Parsing formal Verilog input from `memory.v' to AST representation.
Storing AST representation for module `$abstract\memory'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: comp.v
Parsing formal Verilog input from `comp.v' to AST representation.
Storing AST representation for module `$abstract\comp_4k'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: lsr_led.v
Parsing formal Verilog input from `lsr_led.v' to AST representation.
Storing AST representation for module `$abstract\lsr_led'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: mux_led.v
Parsing formal Verilog input from `mux_led.v' to AST representation.
Storing AST representation for module `$abstract\mux_led'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: SPI_flash_diag.v
Parsing formal Verilog input from `SPI_flash_diag.v' to AST representation.
Storing AST representation for module `$abstract\spi_flash_diag'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: uart_tx.v
Parsing formal Verilog input from `uart_tx.v' to AST representation.
Storing AST representation for module `$abstract\uart_tx'.
Successfully finished Verilog frontend.

10. Executing ATTRMAP pass (move or copy attributes).

11. Executing SYNTH_ECP5 pass.

11.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

11.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

11.3. Executing HIERARCHY pass (managing design hierarchy).

11.4. Executing AST frontend in derive mode using pre-parsed AST for module `\led_panel_4k'.
Generating RTLIL representation for module `\led_panel_4k'.

11.4.1. Analyzing design hierarchy..
Top module:  \led_panel_4k

11.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\spi_flash_diag'.
Generating RTLIL representation for module `\spi_flash_diag'.

11.4.3. Analyzing design hierarchy..
Top module:  \led_panel_4k
Used module:     \spi_flash_diag

11.4.4. Analyzing design hierarchy..
Top module:  \led_panel_4k
Used module:     \spi_flash_diag
Removing unused module `$abstract\uart_tx'.
Removing unused module `$abstract\spi_flash_diag'.
Removing unused module `$abstract\mux_led'.
Removing unused module `$abstract\lsr_led'.
Removing unused module `$abstract\comp_4k'.
Removing unused module `$abstract\memory'.
Removing unused module `$abstract\led_panel_4k'.
Removing unused module `$abstract\ctrl_lp4k'.
Removing unused module `$abstract\count'.
Removed 9 unused modules.

11.5. Executing PROC pass (convert processes to netlists).

11.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 12 switch rules as full_case in process $proc$SPI_flash_diag.v:101$244 in module spi_flash_diag.
Marked 5 switch rules as full_case in process $proc$SPI_flash_diag.v:17$234 in module spi_flash_diag.
Marked 1 switch rules as full_case in process $proc$led_panel_4k.v:25$226 in module led_panel_4k.
Removed a total of 0 dead cases.

11.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 6 assignments to connections.

11.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\led_panel_4k.$proc$led_panel_4k.v:24$231'.
  Set init value: \sys_rst_n = 1'0
Found init rule in `\led_panel_4k.$proc$led_panel_4k.v:23$230'.
  Set init value: \startup_cnt = 4'0000

11.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\spi_flash_diag.$proc$SPI_flash_diag.v:101$244'.
Found async reset \rst_n in `\spi_flash_diag.$proc$SPI_flash_diag.v:17$234'.

11.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~27 debug messages>

11.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\spi_flash_diag.$proc$SPI_flash_diag.v:101$244'.
     1/22: $3\to_ascii$func$SPI_flash_diag.v:323$233.$result[7:0]$299
     2/22: $3\to_ascii$func$SPI_flash_diag.v:316$232.$result[7:0]$292
     3/22: $2\to_ascii$func$SPI_flash_diag.v:323$233.val[3:0]$257
     4/22: $2\to_ascii$func$SPI_flash_diag.v:323$233.$result[7:0]$256
     5/22: $2\to_ascii$func$SPI_flash_diag.v:316$232.val[3:0]$255
     6/22: $2\to_ascii$func$SPI_flash_diag.v:316$232.$result[7:0]$254
     7/22: $1\to_ascii$func$SPI_flash_diag.v:323$233.val[3:0]$253
     8/22: $1\to_ascii$func$SPI_flash_diag.v:323$233.$result[7:0]$252
     9/22: $1\to_ascii$func$SPI_flash_diag.v:316$232.val[3:0]$251
    10/22: $1\to_ascii$func$SPI_flash_diag.v:316$232.$result[7:0]$250
    11/22: $0\uart_trigger[0:0]
    12/22: $0\byte_counter[2:0]
    13/22: $0\data_read[7:0]
    14/22: $0\bit_cnt[5:0]
    15/22: $0\write_seq[39:0]
    16/22: $0\timer[25:0]
    17/22: $0\state[7:0]
    18/22: $0\uart_byte_to_send[7:0]
    19/22: $0\diag_active[0:0]
    20/22: $0\spi_mosi[0:0]
    21/22: $0\spi_clk[0:0]
    22/22: $0\spi_cs[0:0]
Creating decoders for process `\spi_flash_diag.$proc$SPI_flash_diag.v:17$234'.
     1/5: $0\uart_shift_reg[7:0]
     2/5: $0\uart_bit_index[3:0]
     3/5: $0\uart_clk_count[12:0]
     4/5: $0\uart_busy[0:0]
     5/5: $0\uart_tx_line[0:0]
Creating decoders for process `\led_panel_4k.$proc$led_panel_4k.v:24$231'.
Creating decoders for process `\led_panel_4k.$proc$led_panel_4k.v:23$230'.
Creating decoders for process `\led_panel_4k.$proc$led_panel_4k.v:25$226'.
     1/2: $0\sys_rst_n[0:0]
     2/2: $0\startup_cnt[3:0]

11.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

11.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\spi_flash_diag.\spi_cs' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:101$244'.
  created $adff cell `$procdff$814' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\spi_clk' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:101$244'.
  created $adff cell `$procdff$819' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\spi_mosi' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:101$244'.
  created $adff cell `$procdff$824' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\diag_active' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:101$244'.
  created $adff cell `$procdff$829' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\uart_byte_to_send' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:101$244'.
  created $adff cell `$procdff$834' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\uart_trigger' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:101$244'.
  created $adff cell `$procdff$839' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\state' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:101$244'.
  created $adff cell `$procdff$844' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\timer' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:101$244'.
  created $adff cell `$procdff$849' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\write_seq' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:101$244'.
  created $adff cell `$procdff$854' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\bit_cnt' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:101$244'.
  created $adff cell `$procdff$859' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\data_read' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:101$244'.
  created $adff cell `$procdff$864' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\byte_counter' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:101$244'.
  created $adff cell `$procdff$869' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\to_ascii$func$SPI_flash_diag.v:316$232.$result' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:101$244'.
  created $adff cell `$procdff$874' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\to_ascii$func$SPI_flash_diag.v:316$232.val' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:101$244'.
  created $adff cell `$procdff$879' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\to_ascii$func$SPI_flash_diag.v:323$233.$result' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:101$244'.
  created $adff cell `$procdff$884' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\to_ascii$func$SPI_flash_diag.v:323$233.val' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:101$244'.
  created $adff cell `$procdff$889' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\uart_tx_line' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:17$234'.
  created $adff cell `$procdff$894' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\uart_busy' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:17$234'.
  created $adff cell `$procdff$899' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\uart_clk_count' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:17$234'.
  created $adff cell `$procdff$904' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\uart_bit_index' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:17$234'.
  created $adff cell `$procdff$909' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\uart_shift_reg' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:17$234'.
  created $adff cell `$procdff$914' with positive edge clock and positive level reset.
Creating register for signal `\led_panel_4k.\startup_cnt' using process `\led_panel_4k.$proc$led_panel_4k.v:25$226'.
  created $dff cell `$procdff$915' with positive edge clock.
Creating register for signal `\led_panel_4k.\sys_rst_n' using process `\led_panel_4k.$proc$led_panel_4k.v:25$226'.
  created $dff cell `$procdff$916' with positive edge clock.

11.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 21 empty switches in `\spi_flash_diag.$proc$SPI_flash_diag.v:101$244'.
Removing empty process `spi_flash_diag.$proc$SPI_flash_diag.v:101$244'.
Found and cleaned up 5 empty switches in `\spi_flash_diag.$proc$SPI_flash_diag.v:17$234'.
Removing empty process `spi_flash_diag.$proc$SPI_flash_diag.v:17$234'.
Removing empty process `led_panel_4k.$proc$led_panel_4k.v:24$231'.
Removing empty process `led_panel_4k.$proc$led_panel_4k.v:23$230'.
Found and cleaned up 1 empty switch in `\led_panel_4k.$proc$led_panel_4k.v:25$226'.
Removing empty process `led_panel_4k.$proc$led_panel_4k.v:25$226'.
Cleaned up 27 empty switches.

11.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_flash_diag.
<suppressed ~53 debug messages>
Optimizing module led_panel_4k.

11.6. Executing FLATTEN pass (flatten design).
Deleting now unused module spi_flash_diag.
<suppressed ~1 debug messages>

11.7. Executing TRIBUF pass.

11.8. Executing DEMINOUT pass (demote inout ports to input or output).

11.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 35 unused cells and 151 unused wires.
<suppressed ~38 debug messages>

11.11. Executing CHECK pass (checking for obvious problems).
Checking module led_panel_4k...
Found and reported 0 problems.

11.12. Executing OPT pass (performing simple optimizations).

11.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
<suppressed ~342 debug messages>
Removed a total of 114 cells.

11.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_diag.$procmux$785: \u_diag.uart_busy -> 1'0
      Replacing known input bits on port B of cell $flatten\u_diag.$procmux$783: \u_diag.uart_busy -> 1'1
      Replacing known input bits on port B of cell $flatten\u_diag.$procmux$780: \u_diag.uart_busy -> 1'1
      Replacing known input bits on port B of cell $flatten\u_diag.$procmux$777: \u_diag.uart_busy -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_diag.$procmux$329.
    dead port 2/2 on $mux $flatten\u_diag.$procmux$346.
Removed 2 multiplexer ports.
<suppressed ~19 debug messages>

11.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
    New ctrl vector for $pmux cell $flatten\u_diag.$procmux$694: { $auto$opt_reduce.cc:137:opt_pmux$921 $auto$opt_reduce.cc:137:opt_pmux$919 }
    New ctrl vector for $pmux cell $flatten\u_diag.$procmux$706: { $auto$opt_reduce.cc:137:opt_pmux$925 $auto$opt_reduce.cc:137:opt_pmux$923 }
    New ctrl vector for $pmux cell $flatten\u_diag.$procmux$497: { $flatten\u_diag.$procmux$474_CMP $auto$opt_reduce.cc:137:opt_pmux$927 $flatten\u_diag.$procmux$464_CMP $flatten\u_diag.$procmux$459_CMP $flatten\u_diag.$procmux$419_CMP }
    New ctrl vector for $pmux cell $flatten\u_diag.$procmux$402: $auto$opt_reduce.cc:137:opt_pmux$929
    New ctrl vector for $pmux cell $flatten\u_diag.$procmux$731: { $auto$opt_reduce.cc:137:opt_pmux$933 $auto$opt_reduce.cc:137:opt_pmux$931 }
    New ctrl vector for $pmux cell $flatten\u_diag.$procmux$444: { $flatten\u_diag.$procmux$478_CMP $flatten\u_diag.$procmux$473_CMP $auto$opt_reduce.cc:137:opt_pmux$937 $flatten\u_diag.$procmux$468_CMP $flatten\u_diag.$procmux$463_CMP $flatten\u_diag.$procmux$458_CMP $auto$opt_reduce.cc:137:opt_pmux$935 $flatten\u_diag.$procmux$453_CMP $flatten\u_diag.$procmux$434_CMP $flatten\u_diag.$procmux$418_CMP }
  Optimizing cells in module \led_panel_4k.
Performed a total of 6 changes.

11.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

11.12.6. Executing OPT_DFF pass (perform DFF optimizations).

11.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 123 unused wires.
<suppressed ~1 debug messages>

11.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.12.9. Rerunning OPT passes. (Maybe there is more to do..)

11.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

11.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
    New ctrl vector for $pmux cell $flatten\u_diag.$procmux$444: { $auto$opt_reduce.cc:137:opt_pmux$927 $auto$opt_reduce.cc:137:opt_pmux$935 $flatten\u_diag.$procmux$453_CMP $auto$opt_reduce.cc:137:opt_pmux$939 $flatten\u_diag.$procmux$418_CMP }
    New ctrl vector for $pmux cell $flatten\u_diag.$procmux$524: { $flatten\u_diag.$procmux$537_CMP $flatten\u_diag.$procmux$531_CMP $auto$opt_reduce.cc:137:opt_pmux$941 $flatten\u_diag.$procmux$525_CMP }
  Optimizing cells in module \led_panel_4k.
Performed a total of 2 changes.

11.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.12.13. Executing OPT_DFF pass (perform DFF optimizations).

11.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.12.16. Rerunning OPT passes. (Maybe there is more to do..)

11.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

11.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.12.20. Executing OPT_DFF pass (perform DFF optimizations).

11.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.12.23. Finished OPT passes. (There is nothing left to do.)

11.13. Executing FSM pass (extract and optimize FSM).

11.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register led_panel_4k.u_diag.state.
Not marking led_panel_4k.u_diag.write_seq as FSM state register:
    Users of register don't seem to benefit from recoding.

11.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_diag.state' from module `\led_panel_4k'.
  found $adff cell for state register: $flatten\u_diag.$procdff$844
  root of input selection tree: $flatten\u_diag.$0\state[7:0]
  found reset state: 8'00000000 (from async reset)
  found ctrl input: $flatten\u_diag.$procmux$542_CMP
  found ctrl input: $flatten\u_diag.$procmux$403_CMP
  found ctrl input: $flatten\u_diag.$procmux$546_CMP
  found ctrl input: $flatten\u_diag.$procmux$404_CMP
  found ctrl input: $flatten\u_diag.$procmux$548_CMP
  found ctrl input: $flatten\u_diag.$procmux$418_CMP
  found ctrl input: $flatten\u_diag.$procmux$555_CMP
  found ctrl input: $flatten\u_diag.$procmux$405_CMP
  found ctrl input: $flatten\u_diag.$procmux$559_CMP
  found ctrl input: $flatten\u_diag.$procmux$330_CMP
  found ctrl input: $flatten\u_diag.$procmux$563_CMP
  found ctrl input: $flatten\u_diag.$procmux$347_CMP
  found ctrl input: $flatten\u_diag.$procmux$434_CMP
  found ctrl input: $flatten\u_diag.$procmux$569_CMP
  found ctrl input: $flatten\u_diag.$procmux$453_CMP
  found ctrl input: $flatten\u_diag.$procmux$574_CMP
  found ctrl input: $flatten\u_diag.$procmux$419_CMP
  found ctrl input: $flatten\u_diag.$procmux$525_CMP
  found ctrl input: $flatten\u_diag.$procmux$579_CMP
  found ctrl input: $flatten\u_diag.$procmux$458_CMP
  found ctrl input: $flatten\u_diag.$procmux$584_CMP
  found ctrl input: $flatten\u_diag.$procmux$459_CMP
  found ctrl input: $flatten\u_diag.$procmux$463_CMP
  found ctrl input: $flatten\u_diag.$procmux$590_CMP
  found ctrl input: $flatten\u_diag.$procmux$464_CMP
  found ctrl input: $flatten\u_diag.$procmux$528_CMP
  found ctrl input: $flatten\u_diag.$procmux$595_CMP
  found ctrl input: $flatten\u_diag.$procmux$468_CMP
  found ctrl input: $flatten\u_diag.$procmux$600_CMP
  found ctrl input: $flatten\u_diag.$procmux$469_CMP
  found ctrl input: $flatten\u_diag.$procmux$531_CMP
  found ctrl input: $flatten\u_diag.$procmux$605_CMP
  found ctrl input: $flatten\u_diag.$procmux$473_CMP
  found ctrl input: $flatten\u_diag.$procmux$610_CMP
  found ctrl input: $flatten\u_diag.$procmux$474_CMP
  found ctrl input: $flatten\u_diag.$procmux$534_CMP
  found ctrl input: $flatten\u_diag.$procmux$615_CMP
  found ctrl input: $flatten\u_diag.$procmux$478_CMP
  found ctrl input: $flatten\u_diag.$procmux$620_CMP
  found ctrl input: $flatten\u_diag.$procmux$479_CMP
  found ctrl input: $flatten\u_diag.$procmux$537_CMP
  found ctrl input: $flatten\u_diag.$logic_and$SPI_flash_diag.v:320$297_Y
  found state code: 8'00100000
  found state code: 8'00011111
  found state code: 8'00011110
  found state code: 8'00011101
  found ctrl input: $flatten\u_diag.$lt$SPI_flash_diag.v:337$308_Y
  found state code: 8'00011100
  found state code: 8'00010011
  found state code: 8'00011011
  found state code: 8'00011010
  found state code: 8'00011001
  found state code: 8'00011000
  found state code: 8'00010111
  found state code: 8'00010110
  found ctrl input: $flatten\u_diag.$eq$SPI_flash_diag.v:143$263_Y
  found state code: 8'00010101
  found state code: 8'01110111
  found state code: 8'00010010
  found state code: 8'01110110
  found ctrl input: $flatten\u_diag.$eq$SPI_flash_diag.v:271$285_Y
  found state code: 8'00010001
  found state code: 8'00010000
  found state code: 8'11010111
  found state code: 8'00001111
  found state code: 8'11011000
  found state code: 8'00001110
  found state code: 8'11010110
  found state code: 8'01110011
  found ctrl input: $flatten\u_diag.$eq$SPI_flash_diag.v:156$266_Y
  found state code: 8'00001101
  found state code: 8'00001100
  found state code: 8'00001010
  found state code: 8'00001011
  found state code: 8'01101111
  found ctrl input: $flatten\u_diag.$eq$SPI_flash_diag.v:187$271_Y
  found state code: 8'00001001
  found state code: 8'00001000
  found state code: 8'00000110
  found state code: 8'00000111
  found state code: 8'01101011
  found state code: 8'00000101
  found state code: 8'00000100
  found state code: 8'00000010
  found state code: 8'00000011
  found state code: 8'01100111
  found ctrl input: $flatten\u_diag.$eq$SPI_flash_diag.v:122$259_Y
  found state code: 8'00000001
  found ctrl output: $flatten\u_diag.$procmux$620_CMP
  found ctrl output: $flatten\u_diag.$procmux$615_CMP
  found ctrl output: $flatten\u_diag.$procmux$610_CMP
  found ctrl output: $flatten\u_diag.$procmux$605_CMP
  found ctrl output: $flatten\u_diag.$procmux$600_CMP
  found ctrl output: $flatten\u_diag.$procmux$595_CMP
  found ctrl output: $flatten\u_diag.$procmux$590_CMP
  found ctrl output: $flatten\u_diag.$procmux$584_CMP
  found ctrl output: $flatten\u_diag.$procmux$579_CMP
  found ctrl output: $flatten\u_diag.$procmux$574_CMP
  found ctrl output: $flatten\u_diag.$procmux$569_CMP
  found ctrl output: $flatten\u_diag.$procmux$563_CMP
  found ctrl output: $flatten\u_diag.$procmux$559_CMP
  found ctrl output: $flatten\u_diag.$procmux$555_CMP
  found ctrl output: $flatten\u_diag.$procmux$548_CMP
  found ctrl output: $flatten\u_diag.$procmux$546_CMP
  found ctrl output: $flatten\u_diag.$procmux$542_CMP
  found ctrl output: $flatten\u_diag.$procmux$537_CMP
  found ctrl output: $flatten\u_diag.$procmux$534_CMP
  found ctrl output: $flatten\u_diag.$procmux$531_CMP
  found ctrl output: $flatten\u_diag.$procmux$528_CMP
  found ctrl output: $flatten\u_diag.$procmux$525_CMP
  found ctrl output: $flatten\u_diag.$procmux$479_CMP
  found ctrl output: $flatten\u_diag.$procmux$478_CMP
  found ctrl output: $flatten\u_diag.$procmux$474_CMP
  found ctrl output: $flatten\u_diag.$procmux$473_CMP
  found ctrl output: $flatten\u_diag.$procmux$469_CMP
  found ctrl output: $flatten\u_diag.$procmux$468_CMP
  found ctrl output: $flatten\u_diag.$procmux$464_CMP
  found ctrl output: $flatten\u_diag.$procmux$463_CMP
  found ctrl output: $flatten\u_diag.$procmux$459_CMP
  found ctrl output: $flatten\u_diag.$procmux$458_CMP
  found ctrl output: $flatten\u_diag.$procmux$453_CMP
  found ctrl output: $flatten\u_diag.$procmux$434_CMP
  found ctrl output: $flatten\u_diag.$procmux$419_CMP
  found ctrl output: $flatten\u_diag.$procmux$418_CMP
  found ctrl output: $flatten\u_diag.$procmux$405_CMP
  found ctrl output: $flatten\u_diag.$procmux$404_CMP
  found ctrl output: $flatten\u_diag.$procmux$403_CMP
  found ctrl output: $flatten\u_diag.$procmux$347_CMP
  found ctrl output: $flatten\u_diag.$procmux$330_CMP
  ctrl inputs: { $flatten\u_diag.$eq$SPI_flash_diag.v:122$259_Y $flatten\u_diag.$eq$SPI_flash_diag.v:143$263_Y $flatten\u_diag.$eq$SPI_flash_diag.v:156$266_Y $flatten\u_diag.$eq$SPI_flash_diag.v:187$271_Y $flatten\u_diag.$eq$SPI_flash_diag.v:271$285_Y $flatten\u_diag.$logic_and$SPI_flash_diag.v:320$297_Y $flatten\u_diag.$lt$SPI_flash_diag.v:337$308_Y }
  ctrl outputs: { $flatten\u_diag.$0\state[7:0] $flatten\u_diag.$procmux$330_CMP $flatten\u_diag.$procmux$347_CMP $flatten\u_diag.$procmux$403_CMP $flatten\u_diag.$procmux$404_CMP $flatten\u_diag.$procmux$405_CMP $flatten\u_diag.$procmux$418_CMP $flatten\u_diag.$procmux$419_CMP $flatten\u_diag.$procmux$434_CMP $flatten\u_diag.$procmux$453_CMP $flatten\u_diag.$procmux$458_CMP $flatten\u_diag.$procmux$459_CMP $flatten\u_diag.$procmux$463_CMP $flatten\u_diag.$procmux$464_CMP $flatten\u_diag.$procmux$468_CMP $flatten\u_diag.$procmux$469_CMP $flatten\u_diag.$procmux$473_CMP $flatten\u_diag.$procmux$474_CMP $flatten\u_diag.$procmux$478_CMP $flatten\u_diag.$procmux$479_CMP $flatten\u_diag.$procmux$525_CMP $flatten\u_diag.$procmux$528_CMP $flatten\u_diag.$procmux$531_CMP $flatten\u_diag.$procmux$534_CMP $flatten\u_diag.$procmux$537_CMP $flatten\u_diag.$procmux$542_CMP $flatten\u_diag.$procmux$546_CMP $flatten\u_diag.$procmux$548_CMP $flatten\u_diag.$procmux$555_CMP $flatten\u_diag.$procmux$559_CMP $flatten\u_diag.$procmux$563_CMP $flatten\u_diag.$procmux$569_CMP $flatten\u_diag.$procmux$574_CMP $flatten\u_diag.$procmux$579_CMP $flatten\u_diag.$procmux$584_CMP $flatten\u_diag.$procmux$590_CMP $flatten\u_diag.$procmux$595_CMP $flatten\u_diag.$procmux$600_CMP $flatten\u_diag.$procmux$605_CMP $flatten\u_diag.$procmux$610_CMP $flatten\u_diag.$procmux$615_CMP $flatten\u_diag.$procmux$620_CMP }
  transition: 8'00000000 7'0------ -> 8'00000000 49'0000000000000000000000000000000100000000000000000
  transition: 8'00000000 7'1------ -> 8'00000001 49'0000000100000000000000000000000100000000000000000
  transition: 8'00100000 7'-----0- -> 8'00100000 49'0010000000000000000000000000000010000000000000000
  transition: 8'00100000 7'-----1- -> 8'00000000 49'0000000000000000000000000000000010000000000000000
  transition: 8'00010000 7'----0-- -> 8'00010000 49'0001000000000000000000000001000000000000000000000
  transition: 8'00010000 7'----1-- -> 8'00010001 49'0001000100000000000000000001000000000000000000000
  transition: 8'00001000 7'---0--- -> 8'00001000 49'0000100000000000000000000000010000000000000000000
  transition: 8'00001000 7'---1--- -> 8'00001001 49'0000100100000000000000000000010000000000000000000
  transition: 8'00011000 7'-----0- -> 8'00011000 49'0001100000000000000000000000000000001000000000000
  transition: 8'00011000 7'-----1- -> 8'00011001 49'0001100100000000000000000000000000001000000000000
  transition: 8'11011000 7'-0----- -> 8'11010111 49'1101011100000000010000000000000000000000000000000
  transition: 8'11011000 7'-1----- -> 8'00001111 49'0000111100000000010000000000000000000000000000000
  transition: 8'00000100 7'--0---- -> 8'00000100 49'0000010000000000000000000000001000000000000000000
  transition: 8'00000100 7'--1---- -> 8'00000101 49'0000010100000000000000000000001000000000000000000
  transition: 8'00001100 7'--0---- -> 8'00001100 49'0000110000000000000000000000100000000000000000000
  transition: 8'00001100 7'--1---- -> 8'00001101 49'0000110100000000000000000000100000000000000000000
  transition: 8'00011100 7'------- -> 8'00011101 49'0001110100000000000000000000000000100000000000000
  transition: 8'00000010 7'------- -> 8'01100111 49'0110011100000000000000000000000000000000000000001
  transition: 8'00010010 7'------- -> 8'01110110 49'0111011000000000000000000000000000000001000000000
  transition: 8'00001010 7'------- -> 8'01101111 49'0110111100000000000000000000000000000000000010000
  transition: 8'00011010 7'-----0- -> 8'00011010 49'0001101000000000000000000000000000010000000000000
  transition: 8'00011010 7'-----1- -> 8'00011011 49'0001101100000000000000000000000000010000000000000
  transition: 8'00000110 7'------- -> 8'01101011 49'0110101100000000000000000000000000000000000000100
  transition: 8'00010110 7'-----0- -> 8'00010110 49'0001011000000000000000000000000000000100000000000
  transition: 8'00010110 7'-----1- -> 8'00010111 49'0001011100000000000000000000000000000100000000000
  transition: 8'11010110 7'------- -> 8'11010111 49'1101011100000000001000000000000000000000000000000
  transition: 8'01110110 7'-0----- -> 8'00010010 49'0001001000000000100000000000000000000000000000000
  transition: 8'01110110 7'-1----- -> 8'00010011 49'0001001100000000100000000000000000000000000000000
  transition: 8'00001110 7'------- -> 8'01110011 49'0111001100000000000000000000000000000000001000000
  transition: 8'00011110 7'-----0- -> 8'00011110 49'0001111000000000000000000000000001000000000000000
  transition: 8'00011110 7'-----1- -> 8'00011111 49'0001111100000000000000000000000001000000000000000
  transition: 8'00000001 7'------- -> 8'00000010 49'0000001000000000000000000010000000000000000000000
  transition: 8'00010001 7'------- -> 8'00010010 49'0001001000000010000000000000000000000000000000000
  transition: 8'00001001 7'------- -> 8'00001010 49'0000101000000000000000100000000000000000000000000
  transition: 8'00011001 7'------- -> 8'00011010 49'0001101000001000000000000000000000000000000000000
  transition: 8'00000101 7'------- -> 8'00000110 49'0000011000000000000000001000000000000000000000000
  transition: 8'00010101 7'------- -> 8'00010110 49'0001011001000000000000000000000000000000000000000
  transition: 8'00001101 7'------- -> 8'00001110 49'0000111000000000000010000000000000000000000000000
  transition: 8'00011101 7'------- -> 8'00011110 49'0001111000010000000000000000000000000000000000000
  transition: 8'00000011 7'------- -> 8'00000100 49'0000010000000000000000000000000000000000000000010
  transition: 8'00010011 7'------- -> 8'01110111 49'0111011100000000000000000000000000000010000000000
  transition: 8'01110011 7'-0----- -> 8'00001110 49'0000111000000000000100000000000000000000000000000
  transition: 8'01110011 7'-1----- -> 8'11010110 49'1101011000000000000100000000000000000000000000000
  transition: 8'00001011 7'------- -> 8'00001100 49'0000110000000000000000000000000000000000000100000
  transition: 8'01101011 7'-0----- -> 8'00000110 49'0000011000000000000000010000000000000000000000000
  transition: 8'01101011 7'-1----- -> 8'00000111 49'0000011100000000000000010000000000000000000000000
  transition: 8'00011011 7'------0 -> 8'00011100 49'0001110000000100000000000000000000000000000000000
  transition: 8'00011011 7'------1 -> 8'00010011 49'0001001100000100000000000000000000000000000000000
  transition: 8'00000111 7'------- -> 8'00001000 49'0000100000000000000000000000000000000000000001000
  transition: 8'01100111 7'-0----- -> 8'00000010 49'0000001000000000000000000100000000000000000000000
  transition: 8'01100111 7'-1----- -> 8'00000011 49'0000001100000000000000000100000000000000000000000
  transition: 8'00010111 7'------- -> 8'00011000 49'0001100010000000000000000000000000000000000000000
  transition: 8'11010111 7'------- -> 8'11011000 49'1101100000000000000000000000000000000000010000000
  transition: 8'01110111 7'-0----- -> 8'00010011 49'0001001100000001000000000000000000000000000000000
  transition: 8'01110111 7'-1----- -> 8'00010101 49'0001010100000001000000000000000000000000000000000
  transition: 8'00001111 7'------- -> 8'00010000 49'0001000000000000000000000000000000000000100000000
  transition: 8'01101111 7'-0----- -> 8'00001010 49'0000101000000000000001000000000000000000000000000
  transition: 8'01101111 7'-1----- -> 8'00001011 49'0000101100000000000001000000000000000000000000000
  transition: 8'00011111 7'------- -> 8'00100000 49'0010000000100000000000000000000000000000000000000

11.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_diag.state$942' from module `\led_panel_4k'.

11.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 61 unused cells and 61 unused wires.
<suppressed ~62 debug messages>

11.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_diag.state$942' from module `\led_panel_4k'.
  Removing unused output signal $flatten\u_diag.$procmux$563_CMP.
  Removing unused output signal $flatten\u_diag.$procmux$559_CMP.
  Removing unused output signal $flatten\u_diag.$procmux$555_CMP.
  Removing unused output signal $flatten\u_diag.$procmux$546_CMP.
  Removing unused output signal $flatten\u_diag.$procmux$542_CMP.
  Removing unused output signal $flatten\u_diag.$0\state[7:0] [0].
  Removing unused output signal $flatten\u_diag.$0\state[7:0] [1].
  Removing unused output signal $flatten\u_diag.$0\state[7:0] [2].
  Removing unused output signal $flatten\u_diag.$0\state[7:0] [3].
  Removing unused output signal $flatten\u_diag.$0\state[7:0] [4].
  Removing unused output signal $flatten\u_diag.$0\state[7:0] [5].
  Removing unused output signal $flatten\u_diag.$0\state[7:0] [6].
  Removing unused output signal $flatten\u_diag.$0\state[7:0] [7].

11.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_diag.state$942' from module `\led_panel_4k' using `auto' encoding:
  mapping auto encoding to `binary` for this FSM.
  00000000 -> 000000
  00100000 -> 000001
  00010000 -> 000010
  00001000 -> 000011
  00011000 -> 000100
  11011000 -> 000101
  00000100 -> 000110
  00001100 -> 000111
  00011100 -> 001000
  00000010 -> 001001
  00010010 -> 001010
  00001010 -> 001011
  00011010 -> 001100
  00000110 -> 001101
  00010110 -> 001110
  11010110 -> 001111
  01110110 -> 010000
  00001110 -> 010001
  00011110 -> 010010
  00000001 -> 010011
  00010001 -> 010100
  00001001 -> 010101
  00011001 -> 010110
  00000101 -> 010111
  00010101 -> 011000
  00001101 -> 011001
  00011101 -> 011010
  00000011 -> 011011
  00010011 -> 011100
  01110011 -> 011101
  00001011 -> 011110
  01101011 -> 011111
  00011011 -> 100000
  00000111 -> 100001
  01100111 -> 100010
  00010111 -> 100011
  11010111 -> 100100
  01110111 -> 100101
  00001111 -> 100110
  01101111 -> 100111
  00011111 -> 101000

11.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_diag.state$942' from module `led_panel_4k':
-------------------------------------

  Information on FSM $fsm$\u_diag.state$942 (\u_diag.state):

  Number of input signals:    7
  Number of output signals:  36
  Number of state bits:       6

  Input signals:
    0: $flatten\u_diag.$lt$SPI_flash_diag.v:337$308_Y
    1: $flatten\u_diag.$logic_and$SPI_flash_diag.v:320$297_Y
    2: $flatten\u_diag.$eq$SPI_flash_diag.v:271$285_Y
    3: $flatten\u_diag.$eq$SPI_flash_diag.v:187$271_Y
    4: $flatten\u_diag.$eq$SPI_flash_diag.v:156$266_Y
    5: $flatten\u_diag.$eq$SPI_flash_diag.v:143$263_Y
    6: $flatten\u_diag.$eq$SPI_flash_diag.v:122$259_Y

  Output signals:
    0: $flatten\u_diag.$procmux$620_CMP
    1: $flatten\u_diag.$procmux$615_CMP
    2: $flatten\u_diag.$procmux$610_CMP
    3: $flatten\u_diag.$procmux$605_CMP
    4: $flatten\u_diag.$procmux$600_CMP
    5: $flatten\u_diag.$procmux$595_CMP
    6: $flatten\u_diag.$procmux$590_CMP
    7: $flatten\u_diag.$procmux$584_CMP
    8: $flatten\u_diag.$procmux$579_CMP
    9: $flatten\u_diag.$procmux$574_CMP
   10: $flatten\u_diag.$procmux$569_CMP
   11: $flatten\u_diag.$procmux$548_CMP
   12: $flatten\u_diag.$procmux$537_CMP
   13: $flatten\u_diag.$procmux$534_CMP
   14: $flatten\u_diag.$procmux$531_CMP
   15: $flatten\u_diag.$procmux$528_CMP
   16: $flatten\u_diag.$procmux$525_CMP
   17: $flatten\u_diag.$procmux$479_CMP
   18: $flatten\u_diag.$procmux$478_CMP
   19: $flatten\u_diag.$procmux$474_CMP
   20: $flatten\u_diag.$procmux$473_CMP
   21: $flatten\u_diag.$procmux$469_CMP
   22: $flatten\u_diag.$procmux$468_CMP
   23: $flatten\u_diag.$procmux$464_CMP
   24: $flatten\u_diag.$procmux$463_CMP
   25: $flatten\u_diag.$procmux$459_CMP
   26: $flatten\u_diag.$procmux$458_CMP
   27: $flatten\u_diag.$procmux$453_CMP
   28: $flatten\u_diag.$procmux$434_CMP
   29: $flatten\u_diag.$procmux$419_CMP
   30: $flatten\u_diag.$procmux$418_CMP
   31: $flatten\u_diag.$procmux$405_CMP
   32: $flatten\u_diag.$procmux$404_CMP
   33: $flatten\u_diag.$procmux$403_CMP
   34: $flatten\u_diag.$procmux$347_CMP
   35: $flatten\u_diag.$procmux$330_CMP

  State encoding:
    0:   6'000000  <RESET STATE>
    1:   6'000001
    2:   6'000010
    3:   6'000011
    4:   6'000100
    5:   6'000101
    6:   6'000110
    7:   6'000111
    8:   6'001000
    9:   6'001001
   10:   6'001010
   11:   6'001011
   12:   6'001100
   13:   6'001101
   14:   6'001110
   15:   6'001111
   16:   6'010000
   17:   6'010001
   18:   6'010010
   19:   6'010011
   20:   6'010100
   21:   6'010101
   22:   6'010110
   23:   6'010111
   24:   6'011000
   25:   6'011001
   26:   6'011010
   27:   6'011011
   28:   6'011100
   29:   6'011101
   30:   6'011110
   31:   6'011111
   32:   6'100000
   33:   6'100001
   34:   6'100010
   35:   6'100011
   36:   6'100100
   37:   6'100101
   38:   6'100110
   39:   6'100111
   40:   6'101000

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'0------   ->     0 36'000000000000000000000001000000000000
      1:     0 7'1------   ->    19 36'000000000000000000000001000000000000
      2:     1 7'-----1-   ->     0 36'000000000000000000000000000000000000
      3:     1 7'-----0-   ->     1 36'000000000000000000000000000000000000
      4:     2 7'----0--   ->     2 36'000000000000000000010000000000000000
      5:     2 7'----1--   ->    20 36'000000000000000000010000000000000000
      6:     3 7'---0---   ->     3 36'000000000000000000000100000000000000
      7:     3 7'---1---   ->    21 36'000000000000000000000100000000000000
      8:     4 7'-----0-   ->     4 36'000000000000000000000000000000000000
      9:     4 7'-----1-   ->    22 36'000000000000000000000000000000000000
     10:     5 7'-0-----   ->    36 36'000000000100000000000000000000000000
     11:     5 7'-1-----   ->    38 36'000000000100000000000000000000000000
     12:     6 7'--0----   ->     6 36'000000000000000000000010000000000000
     13:     6 7'--1----   ->    23 36'000000000000000000000010000000000000
     14:     7 7'--0----   ->     7 36'000000000000000000001000000000000000
     15:     7 7'--1----   ->    25 36'000000000000000000001000000000000000
     16:     8 7'-------   ->    26 36'000000000000000000000000100000000000
     17:     9 7'-------   ->    34 36'000000000000000000000000000000000001
     18:    10 7'-------   ->    16 36'000000000000000000000000001000000000
     19:    11 7'-------   ->    39 36'000000000000000000000000000000010000
     20:    12 7'-----0-   ->    12 36'000000000000000000000000000000000000
     21:    12 7'-----1-   ->    32 36'000000000000000000000000000000000000
     22:    13 7'-------   ->    31 36'000000000000000000000000000000000100
     23:    14 7'-----0-   ->    14 36'000000000000000000000000000000000000
     24:    14 7'-----1-   ->    35 36'000000000000000000000000000000000000
     25:    15 7'-------   ->    36 36'000000000010000000000000000000000000
     26:    16 7'-0-----   ->    10 36'000000001000000000000000000000000000
     27:    16 7'-1-----   ->    28 36'000000001000000000000000000000000000
     28:    17 7'-------   ->    29 36'000000000000000000000000000001000000
     29:    18 7'-----0-   ->    18 36'000000000000000000000000000000000000
     30:    18 7'-----1-   ->    40 36'000000000000000000000000000000000000
     31:    19 7'-------   ->     9 36'000000000000000000100000000000000000
     32:    20 7'-------   ->    10 36'000000100000000000000000000000000000
     33:    21 7'-------   ->    11 36'000000000000001000000000000000000000
     34:    22 7'-------   ->    12 36'000010000000000000000000000000000000
     35:    23 7'-------   ->    13 36'000000000000000010000000000000000000
     36:    24 7'-------   ->    14 36'010000000000000000000000000000000000
     37:    25 7'-------   ->    17 36'000000000000100000000000000000000000
     38:    26 7'-------   ->    18 36'000100000000000000000000000000000000
     39:    27 7'-------   ->     6 36'000000000000000000000000000000000010
     40:    28 7'-------   ->    37 36'000000000000000000000000010000000000
     41:    29 7'-1-----   ->    15 36'000000000001000000000000000000000000
     42:    29 7'-0-----   ->    17 36'000000000001000000000000000000000000
     43:    30 7'-------   ->     7 36'000000000000000000000000000000100000
     44:    31 7'-0-----   ->    13 36'000000000000000100000000000000000000
     45:    31 7'-1-----   ->    33 36'000000000000000100000000000000000000
     46:    32 7'------0   ->     8 36'000001000000000000000000000000000000
     47:    32 7'------1   ->    28 36'000001000000000000000000000000000000
     48:    33 7'-------   ->     3 36'000000000000000000000000000000001000
     49:    34 7'-0-----   ->     9 36'000000000000000001000000000000000000
     50:    34 7'-1-----   ->    27 36'000000000000000001000000000000000000
     51:    35 7'-------   ->     4 36'100000000000000000000000000000000000
     52:    36 7'-------   ->     5 36'000000000000000000000000000010000000
     53:    37 7'-1-----   ->    24 36'000000010000000000000000000000000000
     54:    37 7'-0-----   ->    28 36'000000010000000000000000000000000000
     55:    38 7'-------   ->     2 36'000000000000000000000000000100000000
     56:    39 7'-0-----   ->    11 36'000000000000010000000000000000000000
     57:    39 7'-1-----   ->    30 36'000000000000010000000000000000000000
     58:    40 7'-------   ->     1 36'001000000000000000000000000000000000

-------------------------------------

11.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_diag.state$942' from module `\led_panel_4k'.

11.14. Executing OPT pass (performing simple optimizations).

11.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.
<suppressed ~37 debug messages>

11.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

11.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

11.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$915 ($dff) from module led_panel_4k (D = $add$led_panel_4k.v:27$228_Y [3:0], Q = \startup_cnt).
Adding EN signal on $flatten\u_diag.$procdff$914 ($adff) from module led_panel_4k (D = $flatten\u_diag.$0\uart_shift_reg[7:0], Q = \u_diag.uart_shift_reg).
Adding EN signal on $flatten\u_diag.$procdff$909 ($adff) from module led_panel_4k (D = $flatten\u_diag.$0\uart_bit_index[3:0], Q = \u_diag.uart_bit_index).
Adding EN signal on $flatten\u_diag.$procdff$904 ($adff) from module led_panel_4k (D = $flatten\u_diag.$0\uart_clk_count[12:0], Q = \u_diag.uart_clk_count).
Adding EN signal on $flatten\u_diag.$procdff$894 ($adff) from module led_panel_4k (D = $flatten\u_diag.$0\uart_tx_line[0:0], Q = \u_diag.uart_tx_line).
Adding EN signal on $flatten\u_diag.$procdff$869 ($adff) from module led_panel_4k (D = $flatten\u_diag.$0\byte_counter[2:0], Q = \u_diag.byte_counter).
Adding EN signal on $flatten\u_diag.$procdff$864 ($adff) from module led_panel_4k (D = { \u_diag.data_read [6:0] \spi_miso }, Q = \u_diag.data_read).
Adding EN signal on $flatten\u_diag.$procdff$859 ($adff) from module led_panel_4k (D = $flatten\u_diag.$0\bit_cnt[5:0], Q = \u_diag.bit_cnt).
Adding EN signal on $flatten\u_diag.$procdff$854 ($adff) from module led_panel_4k (D = $flatten\u_diag.$0\write_seq[39:0], Q = \u_diag.write_seq).
Adding EN signal on $flatten\u_diag.$procdff$849 ($adff) from module led_panel_4k (D = $flatten\u_diag.$0\timer[25:0], Q = \u_diag.timer).
Adding EN signal on $flatten\u_diag.$procdff$834 ($adff) from module led_panel_4k (D = $flatten\u_diag.$0\uart_byte_to_send[7:0], Q = \u_diag.uart_byte_to_send).
Adding EN signal on $flatten\u_diag.$procdff$829 ($adff) from module led_panel_4k (D = \LEDS, Q = \u_diag.diag_active).
Adding EN signal on $flatten\u_diag.$procdff$824 ($adff) from module led_panel_4k (D = $flatten\u_diag.$0\spi_mosi[0:0], Q = \u_diag.spi_mosi).
Adding EN signal on $flatten\u_diag.$procdff$819 ($adff) from module led_panel_4k (D = $flatten\u_diag.$0\spi_clk[0:0], Q = \u_diag.spi_clk).
Adding EN signal on $flatten\u_diag.$procdff$814 ($adff) from module led_panel_4k (D = $flatten\u_diag.$0\spi_cs[0:0], Q = \u_diag.spi_cs).

11.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 8 unused cells and 78 unused wires.
<suppressed ~9 debug messages>

11.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.
<suppressed ~15 debug messages>

11.14.9. Rerunning OPT passes. (Maybe there is more to do..)

11.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

11.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

11.14.13. Executing OPT_DFF pass (perform DFF optimizations).

11.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

11.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.14.16. Rerunning OPT passes. (Maybe there is more to do..)

11.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

11.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.14.20. Executing OPT_DFF pass (perform DFF optimizations).

11.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.14.23. Finished OPT passes. (There is nothing left to do.)

11.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 bits (of 32) from port B of cell led_panel_4k.$lt$led_panel_4k.v:26$227 ($lt).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$add$led_panel_4k.v:27$228 ($add).
Removed top 28 bits (of 32) from port Y of cell led_panel_4k.$add$led_panel_4k.v:27$228 ($add).
Removed top 5 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$989 ($eq).
Removed top 4 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$990 ($eq).
Removed top 4 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$991 ($eq).
Removed top 3 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$992 ($eq).
Removed top 3 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$993 ($eq).
Removed top 3 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$994 ($eq).
Removed top 3 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$995 ($eq).
Removed top 2 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$996 ($eq).
Removed top 2 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$997 ($eq).
Removed top 2 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$998 ($eq).
Removed top 2 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$999 ($eq).
Removed top 2 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$1000 ($eq).
Removed top 2 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$1001 ($eq).
Removed top 2 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$1002 ($eq).
Removed top 1 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$1013 ($eq).
Removed top 1 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$1004 ($eq).
Removed top 1 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$1005 ($eq).
Removed top 1 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$1014 ($eq).
Removed top 1 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$1006 ($eq).
Removed top 1 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$1007 ($eq).
Removed top 1 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$1015 ($eq).
Removed top 1 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$1008 ($eq).
Removed top 1 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$1009 ($eq).
Removed top 1 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$1016 ($eq).
Removed top 1 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$1010 ($eq).
Removed top 1 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$1011 ($eq).
Removed top 1 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$1012 ($eq).
Removed top 1 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$1017 ($eq).
Removed top 1 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$1018 ($eq).
Removed top 1 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$1019 ($eq).
Removed top 2 bits (of 6) from port B of cell led_panel_4k.$auto$fsm_map.cc:215:map_fsm$1003 ($eq).
Removed top 1 bits (of 2) from port B of cell led_panel_4k.$auto$opt_dff.cc:248:make_patterns_logic$1227 ($ne).
Removed top 1 bits (of 2) from port B of cell led_panel_4k.$auto$opt_dff.cc:248:make_patterns_logic$1197 ($ne).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:338$309 ($add).
Removed top 29 bits (of 32) from port Y of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:338$309 ($add).
Removed top 30 bits (of 32) from port B of cell led_panel_4k.$flatten\u_diag.$lt$SPI_flash_diag.v:337$308 ($lt).
Removed top 2 bits (of 8) from port A of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:63$301 ($add).
Removed top 1 bits (of 8) from port Y of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:63$301 ($add).
Removed top 2 bits (of 8) from port A of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:62$300 ($add).
Removed top 1 bits (of 8) from port Y of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:62$300 ($add).
Removed top 28 bits (of 32) from port B of cell led_panel_4k.$flatten\u_diag.$lt$SPI_flash_diag.v:62$298 ($lt).
Removed top 2 bits (of 8) from port A of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:63$294 ($add).
Removed top 1 bits (of 8) from port Y of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:63$294 ($add).
Removed top 2 bits (of 8) from port A of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:62$293 ($add).
Removed top 1 bits (of 8) from port Y of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:62$293 ($add).
Removed top 28 bits (of 32) from port B of cell led_panel_4k.$flatten\u_diag.$lt$SPI_flash_diag.v:62$291 ($lt).
Removed top 9 bits (of 26) from port B of cell led_panel_4k.$flatten\u_diag.$eq$SPI_flash_diag.v:271$285 ($eq).
Removed top 4 bits (of 26) from port B of cell led_panel_4k.$flatten\u_diag.$eq$SPI_flash_diag.v:187$271 ($eq).
Removed top 19 bits (of 26) from port B of cell led_panel_4k.$flatten\u_diag.$eq$SPI_flash_diag.v:156$266 ($eq).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$flatten\u_diag.$sub$SPI_flash_diag.v:145$264 ($sub).
Removed top 26 bits (of 32) from port Y of cell led_panel_4k.$flatten\u_diag.$sub$SPI_flash_diag.v:145$264 ($sub).
Removed top 26 bits (of 32) from port B of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:138$261 ($add).
Removed top 25 bits (of 32) from port Y of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:138$261 ($add).
Removed top 11 bits (of 26) from port B of cell led_panel_4k.$flatten\u_diag.$eq$SPI_flash_diag.v:122$259 ($eq).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:121$258 ($add).
Removed top 6 bits (of 32) from port Y of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:121$258 ($add).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:39$241 ($add).
Removed top 28 bits (of 32) from port Y of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:39$241 ($add).
Removed top 28 bits (of 32) from port B of cell led_panel_4k.$flatten\u_diag.$lt$SPI_flash_diag.v:36$240 ($lt).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:33$239 ($add).
Removed top 19 bits (of 32) from port Y of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:33$239 ($add).
Removed top 20 bits (of 32) from port B of cell led_panel_4k.$flatten\u_diag.$lt$SPI_flash_diag.v:32$238 ($lt).
Removed top 28 bits (of 32) from wire led_panel_4k.$add$led_panel_4k.v:27$228_Y.
Removed top 6 bits (of 32) from wire led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:121$258_Y.
Removed top 19 bits (of 32) from wire led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:33$239_Y.
Removed top 29 bits (of 32) from wire led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:338$309_Y.
Removed top 28 bits (of 32) from wire led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:39$241_Y.
Removed top 1 bits (of 8) from wire led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:62$293_Y.
Removed top 1 bits (of 8) from wire led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:62$300_Y.
Removed top 1 bits (of 8) from wire led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:63$294_Y.
Removed top 1 bits (of 8) from wire led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:63$301_Y.
Removed top 26 bits (of 32) from wire led_panel_4k.$flatten\u_diag.$sub$SPI_flash_diag.v:145$264_Y.

11.16. Executing PEEPOPT pass (run peephole optimizers).
shiftadd pattern in led_panel_4k: shift=$flatten\u_diag.$shiftx$SPI_flash_diag.v:0$262, add/sub=$flatten\u_diag.$add$SPI_flash_diag.v:138$261, offset: 32

11.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 1 unused cells and 11 unused wires.
<suppressed ~2 debug messages>

11.18. Executing SHARE pass (SAT-based resource sharing).

11.19. Executing TECHMAP pass (map to technology primitives).

11.19.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

11.19.2. Continuing TECHMAP pass.
Using template $paramod$44cd31b6e5d6416c716f7b6e38ff4c76a0f98877\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$70ab994d9d7a6411c02d086fdaeb40976ec13d82\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$fd3a338331ce77d5c60504e1108b754e9b73ee37\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$909cd69b6f23bd8cb612659b1263f26e598d4912\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.
<suppressed ~157 debug messages>

11.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

11.22. Executing TECHMAP pass (map to technology primitives).

11.22.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

11.22.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

11.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

11.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module led_panel_4k:
  creating $macc model for $add$led_panel_4k.v:27$228 ($add).
  creating $macc model for $flatten\u_diag.$add$SPI_flash_diag.v:121$258 ($add).
  creating $macc model for $flatten\u_diag.$add$SPI_flash_diag.v:33$239 ($add).
  creating $macc model for $flatten\u_diag.$add$SPI_flash_diag.v:338$309 ($add).
  creating $macc model for $flatten\u_diag.$add$SPI_flash_diag.v:39$241 ($add).
  creating $macc model for $flatten\u_diag.$add$SPI_flash_diag.v:62$293 ($add).
  creating $macc model for $flatten\u_diag.$add$SPI_flash_diag.v:62$300 ($add).
  creating $macc model for $flatten\u_diag.$add$SPI_flash_diag.v:63$294 ($add).
  creating $macc model for $flatten\u_diag.$add$SPI_flash_diag.v:63$301 ($add).
  creating $macc model for $flatten\u_diag.$sub$SPI_flash_diag.v:145$264 ($sub).
  creating $alu model for $macc $flatten\u_diag.$sub$SPI_flash_diag.v:145$264.
  creating $alu model for $macc $flatten\u_diag.$add$SPI_flash_diag.v:63$301.
  creating $alu model for $macc $flatten\u_diag.$add$SPI_flash_diag.v:63$294.
  creating $alu model for $macc $flatten\u_diag.$add$SPI_flash_diag.v:62$300.
  creating $alu model for $macc $flatten\u_diag.$add$SPI_flash_diag.v:62$293.
  creating $alu model for $macc $flatten\u_diag.$add$SPI_flash_diag.v:39$241.
  creating $alu model for $macc $flatten\u_diag.$add$SPI_flash_diag.v:338$309.
  creating $alu model for $macc $flatten\u_diag.$add$SPI_flash_diag.v:33$239.
  creating $alu model for $macc $flatten\u_diag.$add$SPI_flash_diag.v:121$258.
  creating $alu model for $macc $add$led_panel_4k.v:27$228.
  creating $alu model for $flatten\u_diag.$lt$SPI_flash_diag.v:32$238 ($lt): new $alu
  creating $alu cell for $flatten\u_diag.$lt$SPI_flash_diag.v:32$238: $auto$alumacc.cc:495:replace_alu$1282
  creating $alu cell for $add$led_panel_4k.v:27$228: $auto$alumacc.cc:495:replace_alu$1287
  creating $alu cell for $flatten\u_diag.$add$SPI_flash_diag.v:121$258: $auto$alumacc.cc:495:replace_alu$1290
  creating $alu cell for $flatten\u_diag.$add$SPI_flash_diag.v:33$239: $auto$alumacc.cc:495:replace_alu$1293
  creating $alu cell for $flatten\u_diag.$add$SPI_flash_diag.v:338$309: $auto$alumacc.cc:495:replace_alu$1296
  creating $alu cell for $flatten\u_diag.$add$SPI_flash_diag.v:39$241: $auto$alumacc.cc:495:replace_alu$1299
  creating $alu cell for $flatten\u_diag.$add$SPI_flash_diag.v:62$293: $auto$alumacc.cc:495:replace_alu$1302
  creating $alu cell for $flatten\u_diag.$add$SPI_flash_diag.v:62$300: $auto$alumacc.cc:495:replace_alu$1305
  creating $alu cell for $flatten\u_diag.$add$SPI_flash_diag.v:63$294: $auto$alumacc.cc:495:replace_alu$1308
  creating $alu cell for $flatten\u_diag.$add$SPI_flash_diag.v:63$301: $auto$alumacc.cc:495:replace_alu$1311
  creating $alu cell for $flatten\u_diag.$sub$SPI_flash_diag.v:145$264: $auto$alumacc.cc:495:replace_alu$1314
  created 11 $alu and 0 $macc cells.

11.24. Executing OPT pass (performing simple optimizations).

11.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.
<suppressed ~5 debug messages>

11.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

11.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.24.6. Executing OPT_DFF pass (perform DFF optimizations).

11.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

11.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.24.9. Rerunning OPT passes. (Maybe there is more to do..)

11.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

11.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.24.13. Executing OPT_DFF pass (perform DFF optimizations).

11.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.24.16. Finished OPT passes. (There is nothing left to do.)

11.25. Executing MEMORY pass.

11.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

11.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

11.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

11.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

11.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

11.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

11.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

11.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).

11.28. Executing TECHMAP pass (map to technology primitives).

11.28.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

11.28.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

11.28.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

11.29. Executing OPT pass (performing simple optimizations).

11.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.
<suppressed ~37 debug messages>

11.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.29.3. Executing OPT_DFF pass (perform DFF optimizations).

11.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 2 unused cells and 27 unused wires.
<suppressed ~3 debug messages>

11.29.5. Finished fast OPT passes.

11.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

11.31. Executing OPT pass (performing simple optimizations).

11.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

11.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
    Consolidated identical input bits for $mux cell $flatten\u_diag.$procmux$327:
      Old ports: A={ 1'0 $auto$wreduce.cc:514:run$1269 [6:0] }, B={ 4'0011 \u_diag.data_read [3:0] }, Y=$flatten\u_diag.$3\to_ascii$func$SPI_flash_diag.v:323$233.$result[7:0]$299
      New ports: A=$auto$wreduce.cc:514:run$1269 [6:0], B={ 3'011 \u_diag.data_read [3:0] }, Y=$flatten\u_diag.$3\to_ascii$func$SPI_flash_diag.v:323$233.$result[7:0]$299 [6:0]
      New connections: $flatten\u_diag.$3\to_ascii$func$SPI_flash_diag.v:323$233.$result[7:0]$299 [7] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_diag.$procmux$344:
      Old ports: A={ 1'0 $auto$wreduce.cc:514:run$1268 [6:0] }, B={ 4'0011 \u_diag.data_read [7:4] }, Y=$flatten\u_diag.$3\to_ascii$func$SPI_flash_diag.v:316$232.$result[7:0]$292
      New ports: A=$auto$wreduce.cc:514:run$1268 [6:0], B={ 3'011 \u_diag.data_read [7:4] }, Y=$flatten\u_diag.$3\to_ascii$func$SPI_flash_diag.v:316$232.$result[7:0]$292 [6:0]
      New connections: $flatten\u_diag.$3\to_ascii$func$SPI_flash_diag.v:316$232.$result[7:0]$292 [7] = 1'0
    New ctrl vector for $pmux cell $flatten\u_diag.$procmux$444: { $auto$opt_reduce.cc:137:opt_pmux$935 $auto$fsm_map.cc:194:map_fsm$987 [16] $auto$opt_reduce.cc:137:opt_pmux$939 }
    Consolidated identical input bits for $pmux cell $flatten\u_diag.$procmux$497:
      Old ports: A=40'0000000000100000000000000000000000000000, B=160'0000011000000000000000000000000000000000000000000000001000000000000000000000000000000000010010000100111101001100010000010000000000000011000000000000000000000000, Y=$flatten\u_diag.$0\write_seq[39:0]
      New ports: A=5'01000, B=20'10000001000000100110, Y={ $flatten\u_diag.$0\write_seq[39:0] [33] $flatten\u_diag.$0\write_seq[39:0] [29] $flatten\u_diag.$0\write_seq[39:0] [25:24] $flatten\u_diag.$0\write_seq[39:0] [0] }
      New connections: { $flatten\u_diag.$0\write_seq[39:0] [39:34] $flatten\u_diag.$0\write_seq[39:0] [32:30] $flatten\u_diag.$0\write_seq[39:0] [28:26] $flatten\u_diag.$0\write_seq[39:0] [23:1] } = { 5'00000 $flatten\u_diag.$0\write_seq[39:0] [33] 2'00 $flatten\u_diag.$0\write_seq[39:0] [0] 1'0 $flatten\u_diag.$0\write_seq[39:0] [0] 2'00 $flatten\u_diag.$0\write_seq[39:0] [0] 2'00 $flatten\u_diag.$0\write_seq[39:0] [0] $flatten\u_diag.$0\write_seq[39:0] [0] $flatten\u_diag.$0\write_seq[39:0] [0] $flatten\u_diag.$0\write_seq[39:0] [0] 1'0 $flatten\u_diag.$0\write_seq[39:0] [0] 2'00 $flatten\u_diag.$0\write_seq[39:0] [0] $flatten\u_diag.$0\write_seq[39:0] [0] 3'000 $flatten\u_diag.$0\write_seq[39:0] [0] 5'00000 }
  Optimizing cells in module \led_panel_4k.
    Consolidated identical input bits for $pmux cell $flatten\u_diag.$procmux$627:
      Old ports: A=$flatten\u_diag.$3\to_ascii$func$SPI_flash_diag.v:316$232.$result[7:0]$292, B={ $flatten\u_diag.$3\to_ascii$func$SPI_flash_diag.v:323$233.$result[7:0]$299 24'001000000000110100001010 }, Y=$flatten\u_diag.$0\uart_byte_to_send[7:0]
      New ports: A=$flatten\u_diag.$3\to_ascii$func$SPI_flash_diag.v:316$232.$result[7:0]$292 [6:0], B={ $flatten\u_diag.$3\to_ascii$func$SPI_flash_diag.v:323$233.$result[7:0]$299 [6:0] 21'010000000011010001010 }, Y=$flatten\u_diag.$0\uart_byte_to_send[7:0] [6:0]
      New connections: $flatten\u_diag.$0\uart_byte_to_send[7:0] [7] = 1'0
  Optimizing cells in module \led_panel_4k.
Performed a total of 5 changes.

11.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.31.6. Executing OPT_DFF pass (perform DFF optimizations).

11.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.31.9. Rerunning OPT passes. (Maybe there is more to do..)

11.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

11.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 35 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 36 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 37 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 38 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 39 on $auto$ff.cc:266:slice$1240 ($adffe) from module led_panel_4k.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1246 ($adffe) from module led_panel_4k.

11.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.31.16. Rerunning OPT passes. (Maybe there is more to do..)

11.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

11.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
    Consolidated identical input bits for $mux cell $flatten\u_diag.$procmux$752:
      Old ports: A={ 1'0 \u_diag.uart_shift_reg [7:1] }, B={ 1'0 \u_diag.uart_byte_to_send [6:0] }, Y=$flatten\u_diag.$0\uart_shift_reg[7:0]
      New ports: A=\u_diag.uart_shift_reg [7:1], B=\u_diag.uart_byte_to_send [6:0], Y=$flatten\u_diag.$0\uart_shift_reg[7:0] [6:0]
      New connections: $flatten\u_diag.$0\uart_shift_reg[7:0] [7] = 1'0
  Optimizing cells in module \led_panel_4k.
Performed a total of 1 changes.

11.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.31.20. Executing OPT_DFF pass (perform DFF optimizations).

11.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.31.23. Rerunning OPT passes. (Maybe there is more to do..)

11.31.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

11.31.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.31.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.31.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1193 ($adffe) from module led_panel_4k.

11.31.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.31.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.31.30. Rerunning OPT passes. (Maybe there is more to do..)

11.31.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

11.31.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.31.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.31.34. Executing OPT_DFF pass (perform DFF optimizations).

11.31.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.31.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.31.37. Finished OPT passes. (There is nothing left to do.)

11.32. Executing TECHMAP pass (map to technology primitives).

11.32.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.32.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

11.32.3. Continuing TECHMAP pass.
Using template $paramod$a8151eed7df109f18d5adf1169b40bb7b9e884a8\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$441cbb21d541a2e64961151792043c9bb567c1ea\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$1aae2e481057835cbb335f7135d1019c7cf8d22d\_90_pmux for cells of type $pmux.
Using template $paramod$595445fe3ac6aa2edee2c508c1e1e5c86aae1b4f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$018d8a3a14a1bc1548087f1434a38407dd84cb3c\_90_pmux for cells of type $pmux.
Using template $paramod$24fb226dd75c9d3f6955ec2ad61d794776778cf6\_90_pmux for cells of type $pmux.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$8749c0efa219d6160b77c501d93e918c0ebd8355\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:6f6f52454fe948b4af21f78fff7eab9c34cc1cec$paramod$21d61562a45a768c07a130fa927e802964811727\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:d8dc8aa5b535099e7ade11d641536bf6d0aca949$paramod$c1651c0f80b4fabc846265363e7c14002616e108\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$215440792383f7884e57d9c95f84e9552d0bf4ac\_80_ecp5_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~1415 debug messages>

11.33. Executing OPT pass (performing simple optimizations).

11.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.
<suppressed ~1391 debug messages>

11.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
<suppressed ~1209 debug messages>
Removed a total of 403 cells.

11.33.3. Executing OPT_DFF pass (perform DFF optimizations).

11.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 318 unused cells and 993 unused wires.
<suppressed ~319 debug messages>

11.33.5. Finished fast OPT passes.

11.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

11.36. Executing TECHMAP pass (map to technology primitives).

11.36.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

11.36.2. Continuing TECHMAP pass.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
No more expansions possible.
<suppressed ~190 debug messages>

11.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.
<suppressed ~9 debug messages>

11.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

11.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in led_panel_4k.

11.40. Executing ATTRMVCP pass (move or copy attributes).

11.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 570 unused wires.
<suppressed ~1 debug messages>

11.42. Executing TECHMAP pass (map to technology primitives).

11.42.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

11.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.43. Executing ABC9 pass.

11.43.1. Executing ABC9_OPS pass (helper functions for ABC9).

11.43.2. Executing ABC9_OPS pass (helper functions for ABC9).

11.43.3. Executing PROC pass (convert processes to netlists).

11.43.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.43.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6032 in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Removed a total of 0 dead cases.

11.43.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

11.43.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$6033'.
  Set init value: \Q = 1'0

11.43.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6032'.

11.43.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

11.43.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$6033'.
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6032'.
     1/1: $0\Q[0:0]

11.43.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

11.43.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.\Q' using process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6032'.
  created $adff cell `$procdff$6038' with positive edge clock and positive level reset.

11.43.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.43.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$6033'.
Found and cleaned up 1 empty switch in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6032'.
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6032'.
Cleaned up 1 empty switch.

11.43.4. Executing PROC pass (convert processes to netlists).

11.43.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.43.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6046 in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Removed a total of 0 dead cases.

11.43.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

11.43.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$6047'.
  Set init value: \Q = 1'0

11.43.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6046'.

11.43.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

11.43.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$6047'.
Creating decoders for process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6046'.
     1/1: $0\Q[0:0]

11.43.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

11.43.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.\Q' using process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6046'.
  created $adff cell `$procdff$6052' with positive edge clock and positive level reset.

11.43.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.43.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$6047'.
Found and cleaned up 1 empty switch in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6046'.
Removing empty process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6046'.
Cleaned up 1 empty switch.

11.43.5. Executing PROC pass (convert processes to netlists).

11.43.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.43.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6061 in module $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.
Removed a total of 0 dead cases.

11.43.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

11.43.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$6062'.
  Set init value: \Q = 1'0

11.43.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6061'.

11.43.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

11.43.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$6062'.
Creating decoders for process `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6061'.
     1/1: $0\Q[0:0]

11.43.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

11.43.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.\Q' using process `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6061'.
  created $adff cell `$procdff$6067' with positive edge clock and positive level reset.

11.43.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.43.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$6062'.
Found and cleaned up 1 empty switch in `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6061'.
Removing empty process `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6061'.
Cleaned up 1 empty switch.

11.43.6. Executing PROC pass (convert processes to netlists).

11.43.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.43.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6075 in module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.
Removed a total of 0 dead cases.

11.43.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

11.43.6.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$6076'.
  Set init value: \Q = 1'1

11.43.6.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6075'.

11.43.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

11.43.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$6076'.
Creating decoders for process `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6075'.
     1/1: $0\Q[0:0]

11.43.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

11.43.6.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.\Q' using process `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6075'.
  created $adff cell `$procdff$6081' with positive edge clock and positive level reset.

11.43.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.43.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$6076'.
Found and cleaned up 1 empty switch in `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6075'.
Removing empty process `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$6075'.
Cleaned up 1 empty switch.

11.43.7. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module led_panel_4k.
Found 0 SCCs.

11.43.8. Executing ABC9_OPS pass (helper functions for ABC9).

11.43.9. Executing TECHMAP pass (map to technology primitives).

11.43.9.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.43.9.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~170 debug messages>

11.43.10. Executing OPT pass (performing simple optimizations).

11.43.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Optimizing module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Optimizing module $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.
Optimizing module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.

11.43.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding identical cells in module `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF'.
Finding identical cells in module `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF'.
Finding identical cells in module `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF'.
Removed a total of 0 cells.

11.43.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.43.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
  Optimizing cells in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
  Optimizing cells in module $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.
  Optimizing cells in module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.
Performed a total of 0 changes.

11.43.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding identical cells in module `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF'.
Finding identical cells in module `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF'.
Finding identical cells in module `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF'.
Removed a total of 0 cells.

11.43.10.6. Executing OPT_DFF pass (perform DFF optimizations).

11.43.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..
Finding unused cells or wires in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF..
Finding unused cells or wires in module $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF..
Finding unused cells or wires in module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF..

11.43.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Optimizing module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.
Optimizing module $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.

11.43.10.9. Finished OPT passes. (There is nothing left to do.)

11.43.11. Executing TECHMAP pass (map to technology primitives).

11.43.11.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

11.43.11.2. Continuing TECHMAP pass.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Using template $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF for cells of type $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.
Using template $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF for cells of type $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
No more expansions possible.
<suppressed ~98 debug messages>

11.43.12. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

11.43.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

11.43.14. Executing ABC9_OPS pass (helper functions for ABC9).

11.43.15. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

11.43.16. Executing TECHMAP pass (map to technology primitives).

11.43.16.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.43.16.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~209 debug messages>

11.43.17. Executing OPT pass (performing simple optimizations).

11.43.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.
<suppressed ~18 debug messages>

11.43.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

11.43.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.43.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.43.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.43.17.6. Executing OPT_DFF pass (perform DFF optimizations).

11.43.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

11.43.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.43.17.9. Rerunning OPT passes. (Maybe there is more to do..)

11.43.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.43.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.43.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.43.17.13. Executing OPT_DFF pass (perform DFF optimizations).

11.43.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.43.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.43.17.16. Finished OPT passes. (There is nothing left to do.)

11.43.18. Executing AIGMAP pass (map logic to AIG).
Module led_panel_4k: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
       2 $_OR_
       2 $_XOR_
      14 $_MUX_
  not replaced 3 cell types:
      31 $specify2
       4 $_NOT_
       4 $_AND_

11.43.19. Executing AIGMAP pass (map logic to AIG).
Module led_panel_4k: replaced 664 cells with 3442 new cells, skipped 548 cells.
  replaced 3 cell types:
     402 $_OR_
       8 $_XOR_
     254 $_MUX_
  not replaced 13 cell types:
       1 $scopeinfo
     177 $_NOT_
     145 $_AND_
       5 TRELLIS_FF
       8 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp
       2 $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF_$abc9_byp
       8 $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF_$abc9_byp
      36 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C
       8 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF
       8 $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF
      74 $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF
       2 $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF
      74 $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp

11.43.19.1. Executing ABC9_OPS pass (helper functions for ABC9).

11.43.19.2. Executing ABC9_OPS pass (helper functions for ABC9).

11.43.19.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 1333 AND gates and 4178 wires from module `led_panel_4k' to a netlist network with 101 inputs and 219 outputs.

11.43.19.4. Executing ABC9_EXE pass (technology mapping using ABC9).

11.43.19.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    101/    219  and =     951  lev =   14 (1.03)  mem = 0.03 MB  box = 128  bb = 92
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    101/    219  and =     741  lev =   12 (0.79)  mem = 0.02 MB  ch =   97  box = 123  bb = 92
ABC: cst =       0  cls =     88  lit =      97  unused =     842  proof =     0
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =     741.  Ch =    88.  Total mem =    0.27 MB. Peak cut mem =    0.06 MB.
ABC: P:  Del = 2732.00.  Ar =     871.0.  Edge =     1210.  Cut =    10558.  T =     0.00 sec
ABC: P:  Del = 2655.00.  Ar =     877.0.  Edge =     1230.  Cut =    10117.  T =     0.00 sec
ABC: P:  Del = 2655.00.  Ar =     625.0.  Edge =     1233.  Cut =    20350.  T =     0.00 sec
ABC: F:  Del = 2655.00.  Ar =     422.0.  Edge =     1055.  Cut =    11051.  T =     0.00 sec
ABC: A:  Del = 2655.00.  Ar =     402.0.  Edge =      944.  Cut =     9980.  T =     0.00 sec
ABC: A:  Del = 2655.00.  Ar =     400.0.  Edge =      942.  Cut =     9823.  T =     0.00 sec
ABC: Total time =     0.01 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    101/    219  and =     783  lev =   13 (0.92)  mem = 0.02 MB  box = 123  bb = 92
ABC: Mapping (K=7)  :  lut =    238  edge =     889  lev =    5 (0.45)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   13  mem = 0.01 MB
ABC: LUT = 238 : 2=51 21.4 %  3=50 21.0 %  4=79 33.2 %  5=31 13.0 %  6=23 9.7 %  7=4 1.7 %  Ave = 3.74
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.09 seconds, total: 0.09 seconds

11.43.19.6. Executing AIGER frontend.
<suppressed ~657 debug messages>
Removed 927 unused cells and 1871 unused wires.

11.43.19.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      241
ABC RESULTS:   $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp cells:        8
ABC RESULTS:   $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF_$abc9_byp cells:        2
ABC RESULTS:   $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF_$abc9_byp cells:        8
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:       31
ABC RESULTS:   $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp cells:       74
ABC RESULTS:           input signals:       98
ABC RESULTS:          output signals:      135
Removing temp directory.

11.43.20. Executing TECHMAP pass (map to technology primitives).

11.43.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

11.43.20.2. Continuing TECHMAP pass.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Using template $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF for cells of type $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.
Using template $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF_$abc9_byp for cells of type $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF_$abc9_byp.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp.
Using template $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF for cells of type $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.
Using template $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF_$abc9_byp for cells of type $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF_$abc9_byp.
No more expansions possible.
<suppressed ~229 debug messages>
Removed 31 unused cells and 6361 unused wires.

11.44. Executing TECHMAP pass (map to technology primitives).

11.44.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.44.2. Continuing TECHMAP pass.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$c4cd21e71c150e6aee29ec3ca657c3e96e6467ef\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$ad741188a8c0fa07c111295c0d82aaf317b1cef3\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$16ade38fbbb10611bb374f4344d479069ea067e7\$lut for cells of type $lut.
Using template $paramod$a5dd9ee10fc2202a29791f7d68d4afcce241aee5\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$d35591db0e34e8fc03859ae37ad18d50a378dbf6\$lut for cells of type $lut.
Using template $paramod$6be53ab59e0a69757fc32adb071ddcb64e8c87b6\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod$2285e2d79a9914229009922ef2f39106c5142dd3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod$a67d86c4587901d11829654f4d36e31f5a8b21f5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$39b152c23ff13b5f73c75d9562771e9c0580756b\$lut for cells of type $lut.
Using template $paramod$97472f517efe00e2e4bbd270b2ef0f8e6d9a1199\$lut for cells of type $lut.
Using template $paramod$a743caf801766df40bcc22d49baa12a0bdc2f7fe\$lut for cells of type $lut.
Using template $paramod$7e9df0afb32b76fe5fce0691b8752aca650057fa\$lut for cells of type $lut.
Using template $paramod$88a106be73851c7a5d1740739afdb4dbd65330dc\$lut for cells of type $lut.
Using template $paramod$72f34d582228db1758443cfca49cd423e4dc9271\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$60c930a1f58df5dbb56c34cd3f82ae9a179a2b2a\$lut for cells of type $lut.
Using template $paramod$109987d365962408493bd7b1942d41daf77ce03a\$lut for cells of type $lut.
Using template $paramod$990f0fb2b3d003f8b16e47a6e2203c03f05c2581\$lut for cells of type $lut.
Using template $paramod$b1680225cc6a5792caa95f54b8b3218fae21705d\$lut for cells of type $lut.
Using template $paramod$0d5e420ccfc2dddc13533c0817d1e17e68a2c136\$lut for cells of type $lut.
Using template $paramod$2f35f125a78690286f0cd2faecbaee9c64828b65\$lut for cells of type $lut.
Using template $paramod$6955e868d5a6d878ca92371d071055c83c94e264\$lut for cells of type $lut.
Using template $paramod$4976b5f7a7b9f6e596e742c7d9dd919d8c62448f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$d7856980c8e3df62f97c26ab34037f33a9e831b5\$lut for cells of type $lut.
Using template $paramod$47d4b8e5ffcbb8ee8e8cb88e9854fd6268b661c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$c441dbd41fa7b52ce609b1fb3e8a706905598601\$lut for cells of type $lut.
Using template $paramod$afa9400186bbe7dc72d432eddcf2ab88f956bfb2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$d6a246575d0ba3dcbbccd768ad41b602f82ff057\$lut for cells of type $lut.
Using template $paramod$1632c1c0242796acfc963a05742c4acd2f475c4e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$83c1b6108170249166239e09804c5f4542556524\$lut for cells of type $lut.
Using template $paramod$66caeb00a39d236782a97659e3bd99621b74681b\$lut for cells of type $lut.
Using template $paramod$27dd7ea71d2126c74d85758e5a06b7f432d9242f\$lut for cells of type $lut.
Using template $paramod$c8672a04205edb89dbafd0e20f13a70811947e6c\$lut for cells of type $lut.
Using template $paramod$f85f1073c412d406200a6a72283f918c8b751314\$lut for cells of type $lut.
Using template $paramod$7e5b59d9e4c49b05c353ba4669bf91c851786e5a\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$d28189bf08361a7c7f274614f25dbb57436b6b97\$lut for cells of type $lut.
Using template $paramod$7f1ac77c5d84ef62fa0ac317f9798af74d02a33d\$lut for cells of type $lut.
Using template $paramod$86c12f645dfb4533ac9d6707bbd8625e6511e4f2\$lut for cells of type $lut.
Using template $paramod$98c377328f303d3ed9039ca0db26b18f36e929b2\$lut for cells of type $lut.
Using template $paramod$06e62c2045624c211a1abe4f2f36c8f22c688165\$lut for cells of type $lut.
Using template $paramod$3a91c2aaaca7e8cb33c2d5c8226b4e1cdd80ec8d\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$d1adabdee6bb661811c1daf4205e514ec5a1ae62\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$04b5b18fe326279d27970f18774660308c2a0957\$lut for cells of type $lut.
Using template $paramod$68992113512b543ae4667d4058fd6fbccad99a3a\$lut for cells of type $lut.
Using template $paramod$c325df35120e6b272cedc8185df58462fcc5f7e1\$lut for cells of type $lut.
Using template $paramod$709de57d2785ba42cbf79b5b78414e5a87816ad9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$1578333f1a5078051b84dbcbad362e8087bf5284\$lut for cells of type $lut.
Using template $paramod$723eb79ef8d5d376f3f196f4acfa8e347145a0fa\$lut for cells of type $lut.
Using template $paramod$5348912da867a611a8088b6b8b27a62d65f1de6e\$lut for cells of type $lut.
Using template $paramod$80d119b846de9eb67cf123b4d4c105633f15e6f8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$552f239bcb761a69d9eb6562aa5d0c7777596540\$lut for cells of type $lut.
Using template $paramod$89de210e11c16138f89688ab911d555676147dc8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000110 for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$332530260df33f1e6567b344a898a29636fd4f0f\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$3919ec162f58a1b5574ce9bb3688ab1593012ee6\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$32eced4fe94493f35f3e670fbf53f6a508aa6169\$lut for cells of type $lut.
Using template $paramod$896ed47860542f5b317e8ecb6db17e90c36ffa18\$lut for cells of type $lut.
Using template $paramod$956920eccadbb73a5f8ec962e076fa3240dca5f3\$lut for cells of type $lut.
Using template $paramod$dc9ef9f316c76bc0c70955b665ca81de83b8058d\$lut for cells of type $lut.
Using template $paramod$f61366d569cc96fe3afd70ce011c49070975caf0\$lut for cells of type $lut.
Using template $paramod$5c7dd9734333b56114840ccac5adaab98446de21\$lut for cells of type $lut.
Using template $paramod$b9d8b7e91a2c68da033af948ea0bd8bdebbaf6b2\$lut for cells of type $lut.
Using template $paramod$3d7168c8134c4765b84a7b86d5ef7e1e65bbf4a0\$lut for cells of type $lut.
Using template $paramod$0ee51557e0dc2ece3e3af1af349ded147c0c3078\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5\$lut for cells of type $lut.
Using template $paramod$d25c5ed7cce01a2a4804202e877356eeec4db6a1\$lut for cells of type $lut.
Using template $paramod$ee82f1504b2c48e70160208feb4e1f2a1b612b8d\$lut for cells of type $lut.
Using template $paramod$de4bc97149bcf262e2c17952b5272c303f6faa3d\$lut for cells of type $lut.
Using template $paramod$fbeae4d13c6561566bb87c819d405873ec370e64\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$ce56cc6bca0132a7bfe03e4a294d17239cd8d1fa\$lut for cells of type $lut.
Using template $paramod$7d718ff59adc012add9b409fcd954bc5df2caca2\$lut for cells of type $lut.
Using template $paramod$f4e81e96930b124fd8547b9929d51ce9d99a200f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$e4d96f9bc2b931aa6c2488d28db99e95b7d85bcd\$lut for cells of type $lut.
Using template $paramod$598c5881b69a883f608db690b749d94c566b3e52\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$6d7cc275871d0ceead401cadfae2ff1124665ec4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~2109 debug messages>

11.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in led_panel_4k.
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$13557.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$13537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$13531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$13523$lut$aiger13522$904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$888.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$13523$lut$aiger13522$883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$654.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$13523$lut$aiger13522$647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$637.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$633.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$767.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$13523$lut$flatten\u_diag.$procmux$524.Y[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$13523$lut$aiger13522$719.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$13523$lut$aiger13522$603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$13523$lut$aiger13522$603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$13523$lut$aiger13522$603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$13523$lut$aiger13522$556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$13523$lut$aiger13522$431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$333.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$1010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$333.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$13523$lut$aiger13522$467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$509.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$533.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$526.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$576.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$583.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$13523$lut$aiger13522$611.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$13523$lut$aiger13522$995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$654.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$13523$lut$aiger13522$704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$719.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$13523$lut$aiger13522$744.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$13523$lut$aiger13522$748.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$13523$lut$aiger13522$772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$782.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$13523$lut$aiger13522$786.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$823.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$13523$lut$aiger13522$839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$13523$lut$aiger13522$852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$856.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$888.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$13523$lut$aiger13522$995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$13523$lut$aiger13522$664.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$13523$lut$flatten\u_diag.$procmux$524.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$13523$lut$flatten\u_diag.$0\uart_bit_index[3:0][3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$654.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$13523$lut$flatten\u_diag.$procmux$497.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$13523$lut$aiger13522$719.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$13528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$13531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$13531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$13533.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$13537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$13557.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$13541.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$13537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$13546.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$13557.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
Removed 0 unused cells and 624 unused wires.

11.46. Executing AUTONAME pass.
Renamed 12283 objects in module led_panel_4k (114 iterations).
<suppressed ~1092 debug messages>

11.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `led_panel_4k'. Setting top module to led_panel_4k.

11.47.1. Analyzing design hierarchy..
Top module:  \led_panel_4k

11.47.2. Analyzing design hierarchy..
Top module:  \led_panel_4k
Removed 0 unused modules.

11.48. Printing statistics.

=== led_panel_4k ===

   Number of wires:                494
   Number of wire bits:           1234
   Number of public wires:         494
   Number of public wire bits:    1234
   Number of ports:                 15
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                628
     $scopeinfo                      1
     CCU2C                          31
     L6MUX21                        35
     LUT4                          371
     PFUMX                          93
     TRELLIS_FF                     97

11.49. Executing CHECK pass (checking for obvious problems).
Checking module led_panel_4k...
Found and reported 0 problems.

12. Executing JSON backend.

End of script. Logfile hash: 49e0d96b82, CPU: user 0.53s system 0.02s, MEM: 75.42 MB peak
Yosys 0.56 (git sha1 9c447ad9d4b1ea589369364eea38b4d70da2c599, clang++ 17.0.0 -fPIC -O3)
Time spent: 22% 29x read_verilog (0 sec), 18% 11x techmap (0 sec), ...
