# Design: Design Bcd adder already active.
# DESIGN: Default Design Language: VERILOG
# DESIGN: Default BDE Language: VERILOG
# DESIGN: C-Synthesis: Not Defined
# DESIGN: HDL Synthesis: Not Defined
# DESIGN: Physical Synthesis: Not Defined
# DESIGN: Implementation: Not Defined
# Design: Design "Bcd adder" has been set as active.
# Design: Design "Bcd adder" has been set as active.
