// Seed: 3452972312
module module_0 (
    output wire id_0,
    input  wire id_1,
    input  tri1 id_2,
    output tri  id_3
);
  assign id_3 = id_1;
  wire id_5;
  tri0 id_6 = (id_2 + (id_2));
  always id_0 = 1;
  assign id_3 = id_2;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input tri id_2,
    input tri id_3,
    input tri0 id_4,
    input uwire id_5,
    output wor id_6,
    input tri id_7,
    output wor id_8,
    input tri1 id_9,
    input supply0 id_10,
    input uwire id_11,
    output logic id_12,
    input logic id_13,
    input supply0 id_14
);
  final
    if (id_3) id_12 <= id_13;
    else begin : LABEL_0
      id_12 <= "";
    end
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_6
  );
  wire id_16, id_17;
endmodule
