// Seed: 3065743742
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_3++ != 1;
  wire id_4 = 1 - id_2;
  reg  id_5;
  wire id_6, id_7;
  wire id_8;
  wire id_9;
  always @(posedge 1 or posedge id_5) id_5 <= id_5;
  assign id_5 = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  module_0(
      id_2, id_1, id_2
  );
endmodule
