#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jun 30 15:25:40 2023
# Process ID: 1892
# Current directory: C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.runs/synth_1
# Command line: vivado.exe -log Generateur_Pattern.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Generateur_Pattern.tcl
# Log file: C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.runs/synth_1/Generateur_Pattern.vds
# Journal file: C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Generateur_Pattern.tcl -notrace
Command: synth_design -top Generateur_Pattern -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10256
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1103.125 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Generateur_Pattern' [C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern.vhd:18]
INFO: [Synth 8-3491] module 'clock_VGA' declared at 'C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.runs/synth_1/.Xil/Vivado-1892-DESKTOP-AD02GFS/realtime/clock_VGA_stub.v:5' bound to instance 'clock_VGA0' of component 'clock_VGA' [C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern.vhd:94]
INFO: [Synth 8-6157] synthesizing module 'clock_VGA' [C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.runs/synth_1/.Xil/Vivado-1892-DESKTOP-AD02GFS/realtime/clock_VGA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_VGA' (1#1) [C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.runs/synth_1/.Xil/Vivado-1892-DESKTOP-AD02GFS/realtime/clock_VGA_stub.v:5]
INFO: [Synth 8-3491] module 'Synchro' declared at 'C:/Users/utilisateur/Documents/TP/Projet_VGA/Synchro.vhd:6' bound to instance 'Synchro0' of component 'Synchro' [C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern.vhd:103]
INFO: [Synth 8-638] synthesizing module 'Synchro' [C:/Users/utilisateur/Documents/TP/Projet_VGA/Synchro.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Synchro' (2#1) [C:/Users/utilisateur/Documents/TP/Projet_VGA/Synchro.vhd:17]
WARNING: [Synth 8-7043] port width mismatch for port 'Position_Horizontal': port width = 32, actual width = 10 (integer) [C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern.vhd:109]
WARNING: [Synth 8-7043] port width mismatch for port 'Position_Vertical': port width = 32, actual width = 10 (integer) [C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern.vhd:110]
INFO: [Synth 8-3491] module 'Pattern_VGA' declared at 'C:/Users/utilisateur/Documents/TP/Projet_VGA/Pattern_VGA.vhd:6' bound to instance 'Pattern_Damier' of component 'Pattern_VGA' [C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern.vhd:114]
INFO: [Synth 8-638] synthesizing module 'Pattern_VGA' [C:/Users/utilisateur/Documents/TP/Projet_VGA/Pattern_VGA.vhd:18]
WARNING: [Synth 8-614] signal 'Intensite_faible' is read in the process but is not in the sensitivity list [C:/Users/utilisateur/Documents/TP/Projet_VGA/Pattern_VGA.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Pattern_VGA' (3#1) [C:/Users/utilisateur/Documents/TP/Projet_VGA/Pattern_VGA.vhd:18]
INFO: [Synth 8-3491] module 'Filtre_Gauss' declared at 'C:/Users/utilisateur/Documents/TP/Projet_VGA/Filtre_Gauss.vhd:8' bound to instance 'Gaussien' of component 'Filtre_Gauss' [C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern.vhd:126]
INFO: [Synth 8-638] synthesizing module 'Filtre_Gauss' [C:/Users/utilisateur/Documents/TP/Projet_VGA/Filtre_Gauss.vhd:25]
INFO: [Synth 8-3491] module 'Fifo_Ligne1' declared at 'C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.runs/synth_1/.Xil/Vivado-1892-DESKTOP-AD02GFS/realtime/Fifo_Ligne1_stub.v:6' bound to instance 'Fifo_1' of component 'Fifo_Ligne1' [C:/Users/utilisateur/Documents/TP/Projet_VGA/Filtre_Gauss.vhd:117]
INFO: [Synth 8-6157] synthesizing module 'Fifo_Ligne1' [C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.runs/synth_1/.Xil/Vivado-1892-DESKTOP-AD02GFS/realtime/Fifo_Ligne1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Fifo_Ligne1' (4#1) [C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.runs/synth_1/.Xil/Vivado-1892-DESKTOP-AD02GFS/realtime/Fifo_Ligne1_stub.v:6]
INFO: [Synth 8-3491] module 'Fifo_Ligne2' declared at 'C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.runs/synth_1/.Xil/Vivado-1892-DESKTOP-AD02GFS/realtime/Fifo_Ligne2_stub.v:6' bound to instance 'Fifo_2' of component 'Fifo_Ligne2' [C:/Users/utilisateur/Documents/TP/Projet_VGA/Filtre_Gauss.vhd:127]
INFO: [Synth 8-6157] synthesizing module 'Fifo_Ligne2' [C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.runs/synth_1/.Xil/Vivado-1892-DESKTOP-AD02GFS/realtime/Fifo_Ligne2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Fifo_Ligne2' (5#1) [C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.runs/synth_1/.Xil/Vivado-1892-DESKTOP-AD02GFS/realtime/Fifo_Ligne2_stub.v:6]
WARNING: [Synth 8-614] signal 'Intensite_faible' is read in the process but is not in the sensitivity list [C:/Users/utilisateur/Documents/TP/Projet_VGA/Filtre_Gauss.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'Filtre_Gauss' (6#1) [C:/Users/utilisateur/Documents/TP/Projet_VGA/Filtre_Gauss.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Generateur_Pattern' (7#1) [C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1103.125 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1103.125 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1103.125 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1103.125 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.gen/sources_1/ip/clock_VGA/clock_VGA/clock_VGA_in_context.xdc] for cell 'clock_VGA0'
Finished Parsing XDC File [c:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.gen/sources_1/ip/clock_VGA/clock_VGA/clock_VGA_in_context.xdc] for cell 'clock_VGA0'
Parsing XDC File [c:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.gen/sources_1/ip/Fifo_Ligne1/Fifo_Ligne1/Fifo_Ligne1_in_context.xdc] for cell 'Gaussien/Fifo_1'
Finished Parsing XDC File [c:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.gen/sources_1/ip/Fifo_Ligne1/Fifo_Ligne1/Fifo_Ligne1_in_context.xdc] for cell 'Gaussien/Fifo_1'
Parsing XDC File [c:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.gen/sources_1/ip/Fifo_Ligne2/Fifo_Ligne2/Fifo_Ligne2_in_context.xdc] for cell 'Gaussien/Fifo_2'
Finished Parsing XDC File [c:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.gen/sources_1/ip/Fifo_Ligne2/Fifo_Ligne2/Fifo_Ligne2_in_context.xdc] for cell 'Gaussien/Fifo_2'
Parsing XDC File [C:/Users/utilisateur/Documents/TP/Projet_VGA/Cora-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/utilisateur/Documents/TP/Projet_VGA/Cora-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/utilisateur/Documents/TP/Projet_VGA/Cora-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Generateur_Pattern_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Generateur_Pattern_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1205.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1205.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1205.270 ; gain = 102.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1205.270 ; gain = 102.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.gen/sources_1/ip/clock_VGA/clock_VGA/clock_VGA_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.gen/sources_1/ip/clock_VGA/clock_VGA/clock_VGA_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clock_VGA0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Gaussien/Fifo_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Gaussien/Fifo_2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1205.270 ; gain = 102.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1205.270 ; gain = 102.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 4     
+---Registers : 
	               12 Bit    Registers := 9     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1205.270 ; gain = 102.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1205.270 ; gain = 102.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1206.723 ; gain = 103.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1214.871 ; gain = 111.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1217.668 ; gain = 114.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1217.668 ; gain = 114.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1217.668 ; gain = 114.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1217.668 ; gain = 114.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1217.668 ; gain = 114.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1217.668 ; gain = 114.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clock_VGA     |         1|
|2     |Fifo_Ligne1   |         1|
|3     |Fifo_Ligne2   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |Fifo_Ligne1 |     1|
|2     |Fifo_Ligne2 |     1|
|3     |clock_VGA   |     1|
|4     |CARRY4      |    20|
|5     |LUT1        |     3|
|6     |LUT2        |    14|
|7     |LUT3        |    38|
|8     |LUT4        |    32|
|9     |LUT5        |    57|
|10    |LUT6        |    82|
|11    |FDCE        |   150|
|12    |FDRE        |    32|
|13    |IBUF        |     1|
|14    |OBUF        |    14|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1217.668 ; gain = 114.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1217.668 ; gain = 12.398
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1217.668 ; gain = 114.543
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1229.738 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1229.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1229.738 ; gain = 126.613
INFO: [Common 17-1381] The checkpoint 'C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.runs/synth_1/Generateur_Pattern.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Generateur_Pattern_utilization_synth.rpt -pb Generateur_Pattern_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 30 15:26:37 2023...
