
Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000cc0  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000e58  08000e60  00001e60  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000e58  08000e58  00001e60  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000e58  08000e58  00001e60  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000e58  08000e60  00001e60  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000e58  08000e58  00001e58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000e5c  08000e5c  00001e5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001e60  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000e60  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000e60  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001e60  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000749  00000000  00000000  00001e90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000228  00000000  00000000  000025d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000c0  00000000  00000000  00002808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000008a  00000000  00000000  000028c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000dbd9  00000000  00000000  00002952  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000978  00000000  00000000  0001052b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0004fa06  00000000  00000000  00010ea3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000608a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000037c  00000000  00000000  000608ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  00060c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000e40 	.word	0x08000e40

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000e40 	.word	0x08000e40

080001d8 <__aeabi_dmul>:
 80001d8:	b570      	push	{r4, r5, r6, lr}
 80001da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001e6:	bf1d      	ittte	ne
 80001e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001ec:	ea94 0f0c 	teqne	r4, ip
 80001f0:	ea95 0f0c 	teqne	r5, ip
 80001f4:	f000 f8de 	bleq	80003b4 <__aeabi_dmul+0x1dc>
 80001f8:	442c      	add	r4, r5
 80001fa:	ea81 0603 	eor.w	r6, r1, r3
 80001fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000202:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000206:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800020a:	bf18      	it	ne
 800020c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000210:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000214:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000218:	d038      	beq.n	800028c <__aeabi_dmul+0xb4>
 800021a:	fba0 ce02 	umull	ip, lr, r0, r2
 800021e:	f04f 0500 	mov.w	r5, #0
 8000222:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000226:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800022a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800022e:	f04f 0600 	mov.w	r6, #0
 8000232:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000236:	f09c 0f00 	teq	ip, #0
 800023a:	bf18      	it	ne
 800023c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000240:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000244:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000248:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800024c:	d204      	bcs.n	8000258 <__aeabi_dmul+0x80>
 800024e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000252:	416d      	adcs	r5, r5
 8000254:	eb46 0606 	adc.w	r6, r6, r6
 8000258:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800025c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000260:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000264:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000268:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800026c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000270:	bf88      	it	hi
 8000272:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000276:	d81e      	bhi.n	80002b6 <__aeabi_dmul+0xde>
 8000278:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	bd70      	pop	{r4, r5, r6, pc}
 800028c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000290:	ea46 0101 	orr.w	r1, r6, r1
 8000294:	ea40 0002 	orr.w	r0, r0, r2
 8000298:	ea81 0103 	eor.w	r1, r1, r3
 800029c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002a0:	bfc2      	ittt	gt
 80002a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002aa:	bd70      	popgt	{r4, r5, r6, pc}
 80002ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002b0:	f04f 0e00 	mov.w	lr, #0
 80002b4:	3c01      	subs	r4, #1
 80002b6:	f300 80ab 	bgt.w	8000410 <__aeabi_dmul+0x238>
 80002ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002be:	bfde      	ittt	le
 80002c0:	2000      	movle	r0, #0
 80002c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002c6:	bd70      	pople	{r4, r5, r6, pc}
 80002c8:	f1c4 0400 	rsb	r4, r4, #0
 80002cc:	3c20      	subs	r4, #32
 80002ce:	da35      	bge.n	800033c <__aeabi_dmul+0x164>
 80002d0:	340c      	adds	r4, #12
 80002d2:	dc1b      	bgt.n	800030c <__aeabi_dmul+0x134>
 80002d4:	f104 0414 	add.w	r4, r4, #20
 80002d8:	f1c4 0520 	rsb	r5, r4, #32
 80002dc:	fa00 f305 	lsl.w	r3, r0, r5
 80002e0:	fa20 f004 	lsr.w	r0, r0, r4
 80002e4:	fa01 f205 	lsl.w	r2, r1, r5
 80002e8:	ea40 0002 	orr.w	r0, r0, r2
 80002ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f8:	fa21 f604 	lsr.w	r6, r1, r4
 80002fc:	eb42 0106 	adc.w	r1, r2, r6
 8000300:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000304:	bf08      	it	eq
 8000306:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800030a:	bd70      	pop	{r4, r5, r6, pc}
 800030c:	f1c4 040c 	rsb	r4, r4, #12
 8000310:	f1c4 0520 	rsb	r5, r4, #32
 8000314:	fa00 f304 	lsl.w	r3, r0, r4
 8000318:	fa20 f005 	lsr.w	r0, r0, r5
 800031c:	fa01 f204 	lsl.w	r2, r1, r4
 8000320:	ea40 0002 	orr.w	r0, r0, r2
 8000324:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000328:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 0520 	rsb	r5, r4, #32
 8000340:	fa00 f205 	lsl.w	r2, r0, r5
 8000344:	ea4e 0e02 	orr.w	lr, lr, r2
 8000348:	fa20 f304 	lsr.w	r3, r0, r4
 800034c:	fa01 f205 	lsl.w	r2, r1, r5
 8000350:	ea43 0302 	orr.w	r3, r3, r2
 8000354:	fa21 f004 	lsr.w	r0, r1, r4
 8000358:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800035c:	fa21 f204 	lsr.w	r2, r1, r4
 8000360:	ea20 0002 	bic.w	r0, r0, r2
 8000364:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000368:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800036c:	bf08      	it	eq
 800036e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f094 0f00 	teq	r4, #0
 8000378:	d10f      	bne.n	800039a <__aeabi_dmul+0x1c2>
 800037a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800037e:	0040      	lsls	r0, r0, #1
 8000380:	eb41 0101 	adc.w	r1, r1, r1
 8000384:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000388:	bf08      	it	eq
 800038a:	3c01      	subeq	r4, #1
 800038c:	d0f7      	beq.n	800037e <__aeabi_dmul+0x1a6>
 800038e:	ea41 0106 	orr.w	r1, r1, r6
 8000392:	f095 0f00 	teq	r5, #0
 8000396:	bf18      	it	ne
 8000398:	4770      	bxne	lr
 800039a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800039e:	0052      	lsls	r2, r2, #1
 80003a0:	eb43 0303 	adc.w	r3, r3, r3
 80003a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003a8:	bf08      	it	eq
 80003aa:	3d01      	subeq	r5, #1
 80003ac:	d0f7      	beq.n	800039e <__aeabi_dmul+0x1c6>
 80003ae:	ea43 0306 	orr.w	r3, r3, r6
 80003b2:	4770      	bx	lr
 80003b4:	ea94 0f0c 	teq	r4, ip
 80003b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003bc:	bf18      	it	ne
 80003be:	ea95 0f0c 	teqne	r5, ip
 80003c2:	d00c      	beq.n	80003de <__aeabi_dmul+0x206>
 80003c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c8:	bf18      	it	ne
 80003ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ce:	d1d1      	bne.n	8000374 <__aeabi_dmul+0x19c>
 80003d0:	ea81 0103 	eor.w	r1, r1, r3
 80003d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003d8:	f04f 0000 	mov.w	r0, #0
 80003dc:	bd70      	pop	{r4, r5, r6, pc}
 80003de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003e2:	bf06      	itte	eq
 80003e4:	4610      	moveq	r0, r2
 80003e6:	4619      	moveq	r1, r3
 80003e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ec:	d019      	beq.n	8000422 <__aeabi_dmul+0x24a>
 80003ee:	ea94 0f0c 	teq	r4, ip
 80003f2:	d102      	bne.n	80003fa <__aeabi_dmul+0x222>
 80003f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f8:	d113      	bne.n	8000422 <__aeabi_dmul+0x24a>
 80003fa:	ea95 0f0c 	teq	r5, ip
 80003fe:	d105      	bne.n	800040c <__aeabi_dmul+0x234>
 8000400:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000404:	bf1c      	itt	ne
 8000406:	4610      	movne	r0, r2
 8000408:	4619      	movne	r1, r3
 800040a:	d10a      	bne.n	8000422 <__aeabi_dmul+0x24a>
 800040c:	ea81 0103 	eor.w	r1, r1, r3
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000414:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd70      	pop	{r4, r5, r6, pc}
 8000422:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000426:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800042a:	bd70      	pop	{r4, r5, r6, pc}

0800042c <__aeabi_drsub>:
 800042c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000430:	e002      	b.n	8000438 <__adddf3>
 8000432:	bf00      	nop

08000434 <__aeabi_dsub>:
 8000434:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000438 <__adddf3>:
 8000438:	b530      	push	{r4, r5, lr}
 800043a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800043e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000442:	ea94 0f05 	teq	r4, r5
 8000446:	bf08      	it	eq
 8000448:	ea90 0f02 	teqeq	r0, r2
 800044c:	bf1f      	itttt	ne
 800044e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000452:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000456:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800045a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800045e:	f000 80e2 	beq.w	8000626 <__adddf3+0x1ee>
 8000462:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000466:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800046a:	bfb8      	it	lt
 800046c:	426d      	neglt	r5, r5
 800046e:	dd0c      	ble.n	800048a <__adddf3+0x52>
 8000470:	442c      	add	r4, r5
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	ea82 0000 	eor.w	r0, r2, r0
 800047e:	ea83 0101 	eor.w	r1, r3, r1
 8000482:	ea80 0202 	eor.w	r2, r0, r2
 8000486:	ea81 0303 	eor.w	r3, r1, r3
 800048a:	2d36      	cmp	r5, #54	@ 0x36
 800048c:	bf88      	it	hi
 800048e:	bd30      	pophi	{r4, r5, pc}
 8000490:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000494:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000498:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800049c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004a0:	d002      	beq.n	80004a8 <__adddf3+0x70>
 80004a2:	4240      	negs	r0, r0
 80004a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004b0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004b4:	d002      	beq.n	80004bc <__adddf3+0x84>
 80004b6:	4252      	negs	r2, r2
 80004b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004bc:	ea94 0f05 	teq	r4, r5
 80004c0:	f000 80a7 	beq.w	8000612 <__adddf3+0x1da>
 80004c4:	f1a4 0401 	sub.w	r4, r4, #1
 80004c8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004cc:	db0d      	blt.n	80004ea <__adddf3+0xb2>
 80004ce:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004d2:	fa22 f205 	lsr.w	r2, r2, r5
 80004d6:	1880      	adds	r0, r0, r2
 80004d8:	f141 0100 	adc.w	r1, r1, #0
 80004dc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004e0:	1880      	adds	r0, r0, r2
 80004e2:	fa43 f305 	asr.w	r3, r3, r5
 80004e6:	4159      	adcs	r1, r3
 80004e8:	e00e      	b.n	8000508 <__adddf3+0xd0>
 80004ea:	f1a5 0520 	sub.w	r5, r5, #32
 80004ee:	f10e 0e20 	add.w	lr, lr, #32
 80004f2:	2a01      	cmp	r2, #1
 80004f4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f8:	bf28      	it	cs
 80004fa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004fe:	fa43 f305 	asr.w	r3, r3, r5
 8000502:	18c0      	adds	r0, r0, r3
 8000504:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	d507      	bpl.n	800051e <__adddf3+0xe6>
 800050e:	f04f 0e00 	mov.w	lr, #0
 8000512:	f1dc 0c00 	rsbs	ip, ip, #0
 8000516:	eb7e 0000 	sbcs.w	r0, lr, r0
 800051a:	eb6e 0101 	sbc.w	r1, lr, r1
 800051e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000522:	d31b      	bcc.n	800055c <__adddf3+0x124>
 8000524:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000528:	d30c      	bcc.n	8000544 <__adddf3+0x10c>
 800052a:	0849      	lsrs	r1, r1, #1
 800052c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000530:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000534:	f104 0401 	add.w	r4, r4, #1
 8000538:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800053c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000540:	f080 809a 	bcs.w	8000678 <__adddf3+0x240>
 8000544:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000548:	bf08      	it	eq
 800054a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800054e:	f150 0000 	adcs.w	r0, r0, #0
 8000552:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000556:	ea41 0105 	orr.w	r1, r1, r5
 800055a:	bd30      	pop	{r4, r5, pc}
 800055c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000560:	4140      	adcs	r0, r0
 8000562:	eb41 0101 	adc.w	r1, r1, r1
 8000566:	3c01      	subs	r4, #1
 8000568:	bf28      	it	cs
 800056a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800056e:	d2e9      	bcs.n	8000544 <__adddf3+0x10c>
 8000570:	f091 0f00 	teq	r1, #0
 8000574:	bf04      	itt	eq
 8000576:	4601      	moveq	r1, r0
 8000578:	2000      	moveq	r0, #0
 800057a:	fab1 f381 	clz	r3, r1
 800057e:	bf08      	it	eq
 8000580:	3320      	addeq	r3, #32
 8000582:	f1a3 030b 	sub.w	r3, r3, #11
 8000586:	f1b3 0220 	subs.w	r2, r3, #32
 800058a:	da0c      	bge.n	80005a6 <__adddf3+0x16e>
 800058c:	320c      	adds	r2, #12
 800058e:	dd08      	ble.n	80005a2 <__adddf3+0x16a>
 8000590:	f102 0c14 	add.w	ip, r2, #20
 8000594:	f1c2 020c 	rsb	r2, r2, #12
 8000598:	fa01 f00c 	lsl.w	r0, r1, ip
 800059c:	fa21 f102 	lsr.w	r1, r1, r2
 80005a0:	e00c      	b.n	80005bc <__adddf3+0x184>
 80005a2:	f102 0214 	add.w	r2, r2, #20
 80005a6:	bfd8      	it	le
 80005a8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ac:	fa01 f102 	lsl.w	r1, r1, r2
 80005b0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005b4:	bfdc      	itt	le
 80005b6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ba:	4090      	lslle	r0, r2
 80005bc:	1ae4      	subs	r4, r4, r3
 80005be:	bfa2      	ittt	ge
 80005c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005c4:	4329      	orrge	r1, r5
 80005c6:	bd30      	popge	{r4, r5, pc}
 80005c8:	ea6f 0404 	mvn.w	r4, r4
 80005cc:	3c1f      	subs	r4, #31
 80005ce:	da1c      	bge.n	800060a <__adddf3+0x1d2>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc0e      	bgt.n	80005f2 <__adddf3+0x1ba>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0220 	rsb	r2, r4, #32
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f302 	lsl.w	r3, r1, r2
 80005e4:	ea40 0003 	orr.w	r0, r0, r3
 80005e8:	fa21 f304 	lsr.w	r3, r1, r4
 80005ec:	ea45 0103 	orr.w	r1, r5, r3
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	f1c4 040c 	rsb	r4, r4, #12
 80005f6:	f1c4 0220 	rsb	r2, r4, #32
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 f304 	lsl.w	r3, r1, r4
 8000602:	ea40 0003 	orr.w	r0, r0, r3
 8000606:	4629      	mov	r1, r5
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	fa21 f004 	lsr.w	r0, r1, r4
 800060e:	4629      	mov	r1, r5
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	f094 0f00 	teq	r4, #0
 8000616:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800061a:	bf06      	itte	eq
 800061c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000620:	3401      	addeq	r4, #1
 8000622:	3d01      	subne	r5, #1
 8000624:	e74e      	b.n	80004c4 <__adddf3+0x8c>
 8000626:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800062a:	bf18      	it	ne
 800062c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000630:	d029      	beq.n	8000686 <__adddf3+0x24e>
 8000632:	ea94 0f05 	teq	r4, r5
 8000636:	bf08      	it	eq
 8000638:	ea90 0f02 	teqeq	r0, r2
 800063c:	d005      	beq.n	800064a <__adddf3+0x212>
 800063e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000642:	bf04      	itt	eq
 8000644:	4619      	moveq	r1, r3
 8000646:	4610      	moveq	r0, r2
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	ea91 0f03 	teq	r1, r3
 800064e:	bf1e      	ittt	ne
 8000650:	2100      	movne	r1, #0
 8000652:	2000      	movne	r0, #0
 8000654:	bd30      	popne	{r4, r5, pc}
 8000656:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800065a:	d105      	bne.n	8000668 <__adddf3+0x230>
 800065c:	0040      	lsls	r0, r0, #1
 800065e:	4149      	adcs	r1, r1
 8000660:	bf28      	it	cs
 8000662:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000666:	bd30      	pop	{r4, r5, pc}
 8000668:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800066c:	bf3c      	itt	cc
 800066e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000672:	bd30      	popcc	{r4, r5, pc}
 8000674:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000678:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800067c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000680:	f04f 0000 	mov.w	r0, #0
 8000684:	bd30      	pop	{r4, r5, pc}
 8000686:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800068a:	bf1a      	itte	ne
 800068c:	4619      	movne	r1, r3
 800068e:	4610      	movne	r0, r2
 8000690:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000694:	bf1c      	itt	ne
 8000696:	460b      	movne	r3, r1
 8000698:	4602      	movne	r2, r0
 800069a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800069e:	bf06      	itte	eq
 80006a0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006a4:	ea91 0f03 	teqeq	r1, r3
 80006a8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006ac:	bd30      	pop	{r4, r5, pc}
 80006ae:	bf00      	nop

080006b0 <__aeabi_ui2d>:
 80006b0:	f090 0f00 	teq	r0, #0
 80006b4:	bf04      	itt	eq
 80006b6:	2100      	moveq	r1, #0
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006c4:	f04f 0500 	mov.w	r5, #0
 80006c8:	f04f 0100 	mov.w	r1, #0
 80006cc:	e750      	b.n	8000570 <__adddf3+0x138>
 80006ce:	bf00      	nop

080006d0 <__aeabi_i2d>:
 80006d0:	f090 0f00 	teq	r0, #0
 80006d4:	bf04      	itt	eq
 80006d6:	2100      	moveq	r1, #0
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006e4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006e8:	bf48      	it	mi
 80006ea:	4240      	negmi	r0, r0
 80006ec:	f04f 0100 	mov.w	r1, #0
 80006f0:	e73e      	b.n	8000570 <__adddf3+0x138>
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2d>:
 80006f4:	0042      	lsls	r2, r0, #1
 80006f6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fe:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000702:	bf1f      	itttt	ne
 8000704:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000708:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800070c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000710:	4770      	bxne	lr
 8000712:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000716:	bf08      	it	eq
 8000718:	4770      	bxeq	lr
 800071a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800071e:	bf04      	itt	eq
 8000720:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000724:	4770      	bxeq	lr
 8000726:	b530      	push	{r4, r5, lr}
 8000728:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	e71c      	b.n	8000570 <__adddf3+0x138>
 8000736:	bf00      	nop

08000738 <__aeabi_ul2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f04f 0500 	mov.w	r5, #0
 8000746:	e00a      	b.n	800075e <__aeabi_l2d+0x16>

08000748 <__aeabi_l2d>:
 8000748:	ea50 0201 	orrs.w	r2, r0, r1
 800074c:	bf08      	it	eq
 800074e:	4770      	bxeq	lr
 8000750:	b530      	push	{r4, r5, lr}
 8000752:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000756:	d502      	bpl.n	800075e <__aeabi_l2d+0x16>
 8000758:	4240      	negs	r0, r0
 800075a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800075e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000762:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000766:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800076a:	f43f aed8 	beq.w	800051e <__adddf3+0xe6>
 800076e:	f04f 0203 	mov.w	r2, #3
 8000772:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000776:	bf18      	it	ne
 8000778:	3203      	addne	r2, #3
 800077a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077e:	bf18      	it	ne
 8000780:	3203      	addne	r2, #3
 8000782:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000786:	f1c2 0320 	rsb	r3, r2, #32
 800078a:	fa00 fc03 	lsl.w	ip, r0, r3
 800078e:	fa20 f002 	lsr.w	r0, r0, r2
 8000792:	fa01 fe03 	lsl.w	lr, r1, r3
 8000796:	ea40 000e 	orr.w	r0, r0, lr
 800079a:	fa21 f102 	lsr.w	r1, r1, r2
 800079e:	4414      	add	r4, r2
 80007a0:	e6bd      	b.n	800051e <__adddf3+0xe6>
 80007a2:	bf00      	nop

080007a4 <__aeabi_d2uiz>:
 80007a4:	004a      	lsls	r2, r1, #1
 80007a6:	d211      	bcs.n	80007cc <__aeabi_d2uiz+0x28>
 80007a8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80007ac:	d211      	bcs.n	80007d2 <__aeabi_d2uiz+0x2e>
 80007ae:	d50d      	bpl.n	80007cc <__aeabi_d2uiz+0x28>
 80007b0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80007b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007b8:	d40e      	bmi.n	80007d8 <__aeabi_d2uiz+0x34>
 80007ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80007c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007c6:	fa23 f002 	lsr.w	r0, r3, r2
 80007ca:	4770      	bx	lr
 80007cc:	f04f 0000 	mov.w	r0, #0
 80007d0:	4770      	bx	lr
 80007d2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80007d6:	d102      	bne.n	80007de <__aeabi_d2uiz+0x3a>
 80007d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80007dc:	4770      	bx	lr
 80007de:	f04f 0000 	mov.w	r0, #0
 80007e2:	4770      	bx	lr

080007e4 <main>:
void LED_Btn_Check(void);
void Servo_Check(void);
void Motor_Check(void);

int main(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
	SystemClock_Init(); // Selecting HSE 25MHz
 80007e8:	f000 f814 	bl	8000814 <SystemClock_Init>

	B_LED_Init();
 80007ec:	f000 f84e 	bl	800088c <B_LED_Init>
	Btn_Init();
 80007f0:	f000 f87c 	bl	80008ec <Btn_Init>

	Motor_TIM1_PWM_Init();			// Motor PWM init
 80007f4:	f000 f8e6 	bl	80009c4 <Motor_TIM1_PWM_Init>
	Motor_TIM1_PWM_SetDutyCycle(50);  // 50% duty cycle
 80007f8:	2032      	movs	r0, #50	@ 0x32
 80007fa:	f000 f961 	bl	8000ac0 <Motor_TIM1_PWM_SetDutyCycle>

	Servo_TIM2_PWM_Init();			// Motor PWM init
 80007fe:	f000 f97f 	bl	8000b00 <Servo_TIM2_PWM_Init>
	Servo_TIM2_PWM_SetDutyCycle(2);  // 5% duty cycle
 8000802:	2002      	movs	r0, #2
 8000804:	f000 fa00 	bl	8000c08 <Servo_TIM2_PWM_SetDutyCycle>

	UART1_Init();
 8000808:	f000 fa50 	bl	8000cac <UART1_Init>

	while(1)
	{
		Servo_Check();
 800080c:	f000 fa98 	bl	8000d40 <Servo_Check>
 8000810:	e7fc      	b.n	800080c <main+0x28>
	...

08000814 <SystemClock_Init>:
	}
}


void SystemClock_Init(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
   // Enable HSE
   RCC->CR |= RCC_CR_HSEON;
 8000818:	4b1a      	ldr	r3, [pc, #104]	@ (8000884 <SystemClock_Init+0x70>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4a19      	ldr	r2, [pc, #100]	@ (8000884 <SystemClock_Init+0x70>)
 800081e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000822:	6013      	str	r3, [r2, #0]
   while (!(RCC->CR & RCC_CR_HSERDY)) { /* Wait until ready */ }
 8000824:	bf00      	nop
 8000826:	4b17      	ldr	r3, [pc, #92]	@ (8000884 <SystemClock_Init+0x70>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800082e:	2b00      	cmp	r3, #0
 8000830:	d0f9      	beq.n	8000826 <SystemClock_Init+0x12>

   // Set Flash latency for 25 MHz (0 WS is fine)
   FLASH->ACR = FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_PRFTEN | FLASH_ACR_LATENCY_0WS;
 8000832:	4b15      	ldr	r3, [pc, #84]	@ (8000888 <SystemClock_Init+0x74>)
 8000834:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000838:	601a      	str	r2, [r3, #0]

   // Set AHB, APB1, and APB2 prescalers = 1
   RCC->CFGR &= ~(RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2);
 800083a:	4b12      	ldr	r3, [pc, #72]	@ (8000884 <SystemClock_Init+0x70>)
 800083c:	689b      	ldr	r3, [r3, #8]
 800083e:	4a11      	ldr	r2, [pc, #68]	@ (8000884 <SystemClock_Init+0x70>)
 8000840:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 8000844:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000848:	6093      	str	r3, [r2, #8]
   RCC->CFGR |= RCC_CFGR_HPRE_DIV1 | RCC_CFGR_PPRE1_DIV1 | RCC_CFGR_PPRE2_DIV1;
 800084a:	4b0e      	ldr	r3, [pc, #56]	@ (8000884 <SystemClock_Init+0x70>)
 800084c:	4a0d      	ldr	r2, [pc, #52]	@ (8000884 <SystemClock_Init+0x70>)
 800084e:	689b      	ldr	r3, [r3, #8]
 8000850:	6093      	str	r3, [r2, #8]

   // Select HSE as system clock
   RCC->CFGR &= ~RCC_CFGR_SW;
 8000852:	4b0c      	ldr	r3, [pc, #48]	@ (8000884 <SystemClock_Init+0x70>)
 8000854:	689b      	ldr	r3, [r3, #8]
 8000856:	4a0b      	ldr	r2, [pc, #44]	@ (8000884 <SystemClock_Init+0x70>)
 8000858:	f023 0303 	bic.w	r3, r3, #3
 800085c:	6093      	str	r3, [r2, #8]
   RCC->CFGR |= RCC_CFGR_SW_HSE;
 800085e:	4b09      	ldr	r3, [pc, #36]	@ (8000884 <SystemClock_Init+0x70>)
 8000860:	689b      	ldr	r3, [r3, #8]
 8000862:	4a08      	ldr	r2, [pc, #32]	@ (8000884 <SystemClock_Init+0x70>)
 8000864:	f043 0301 	orr.w	r3, r3, #1
 8000868:	6093      	str	r3, [r2, #8]

   // Wait until HSE is used as system clock
   while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSE) { /* Wait */ }
 800086a:	bf00      	nop
 800086c:	4b05      	ldr	r3, [pc, #20]	@ (8000884 <SystemClock_Init+0x70>)
 800086e:	689b      	ldr	r3, [r3, #8]
 8000870:	f003 030c 	and.w	r3, r3, #12
 8000874:	2b04      	cmp	r3, #4
 8000876:	d1f9      	bne.n	800086c <SystemClock_Init+0x58>
}
 8000878:	bf00      	nop
 800087a:	bf00      	nop
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr
 8000884:	40023800 	.word	0x40023800
 8000888:	40023c00 	.word	0x40023c00

0800088c <B_LED_Init>:

void B_LED_Init(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN; 	// Enable GPIOA clock
 8000890:	4b14      	ldr	r3, [pc, #80]	@ (80008e4 <B_LED_Init+0x58>)
 8000892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000894:	4a13      	ldr	r2, [pc, #76]	@ (80008e4 <B_LED_Init+0x58>)
 8000896:	f043 0304 	orr.w	r3, r3, #4
 800089a:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOC->MODER &= ~(3U << (B_LED * 2));	// Clear reg
 800089c:	4b12      	ldr	r3, [pc, #72]	@ (80008e8 <B_LED_Init+0x5c>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a11      	ldr	r2, [pc, #68]	@ (80008e8 <B_LED_Init+0x5c>)
 80008a2:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 80008a6:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |=  (1U << (B_LED * 2));  	// Output mode
 80008a8:	4b0f      	ldr	r3, [pc, #60]	@ (80008e8 <B_LED_Init+0x5c>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a0e      	ldr	r2, [pc, #56]	@ (80008e8 <B_LED_Init+0x5c>)
 80008ae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80008b2:	6013      	str	r3, [r2, #0]
	GPIOC->OTYPER &= ~(1U << B_LED);		// Push-pull
 80008b4:	4b0c      	ldr	r3, [pc, #48]	@ (80008e8 <B_LED_Init+0x5c>)
 80008b6:	685b      	ldr	r3, [r3, #4]
 80008b8:	4a0b      	ldr	r2, [pc, #44]	@ (80008e8 <B_LED_Init+0x5c>)
 80008ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80008be:	6053      	str	r3, [r2, #4]
	GPIOC->PUPDR &= ~(3U << (B_LED * 2));	// No pull-up or pull-down
 80008c0:	4b09      	ldr	r3, [pc, #36]	@ (80008e8 <B_LED_Init+0x5c>)
 80008c2:	68db      	ldr	r3, [r3, #12]
 80008c4:	4a08      	ldr	r2, [pc, #32]	@ (80008e8 <B_LED_Init+0x5c>)
 80008c6:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 80008ca:	60d3      	str	r3, [r2, #12]
	GPIOC->ODR |= (1<<B_LED);				// LED off
 80008cc:	4b06      	ldr	r3, [pc, #24]	@ (80008e8 <B_LED_Init+0x5c>)
 80008ce:	695b      	ldr	r3, [r3, #20]
 80008d0:	4a05      	ldr	r2, [pc, #20]	@ (80008e8 <B_LED_Init+0x5c>)
 80008d2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80008d6:	6153      	str	r3, [r2, #20]
}
 80008d8:	bf00      	nop
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr
 80008e2:	bf00      	nop
 80008e4:	40023800 	.word	0x40023800
 80008e8:	40020800 	.word	0x40020800

080008ec <Btn_Init>:

void Btn_Init(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
   RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80008f0:	4b0e      	ldr	r3, [pc, #56]	@ (800092c <Btn_Init+0x40>)
 80008f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f4:	4a0d      	ldr	r2, [pc, #52]	@ (800092c <Btn_Init+0x40>)
 80008f6:	f043 0301 	orr.w	r3, r3, #1
 80008fa:	6313      	str	r3, [r2, #48]	@ 0x30
   GPIOA->MODER &= ~(3U << (Btn * 2));    // 00: Input mode
 80008fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000930 <Btn_Init+0x44>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a0b      	ldr	r2, [pc, #44]	@ (8000930 <Btn_Init+0x44>)
 8000902:	f023 0303 	bic.w	r3, r3, #3
 8000906:	6013      	str	r3, [r2, #0]
   GPIOA->PUPDR &= ~(3U << (Btn * 2));    // Clear reg
 8000908:	4b09      	ldr	r3, [pc, #36]	@ (8000930 <Btn_Init+0x44>)
 800090a:	68db      	ldr	r3, [r3, #12]
 800090c:	4a08      	ldr	r2, [pc, #32]	@ (8000930 <Btn_Init+0x44>)
 800090e:	f023 0303 	bic.w	r3, r3, #3
 8000912:	60d3      	str	r3, [r2, #12]
   GPIOA->PUPDR |= (1U << (Btn * 2));    // Pull-up config
 8000914:	4b06      	ldr	r3, [pc, #24]	@ (8000930 <Btn_Init+0x44>)
 8000916:	68db      	ldr	r3, [r3, #12]
 8000918:	4a05      	ldr	r2, [pc, #20]	@ (8000930 <Btn_Init+0x44>)
 800091a:	f043 0301 	orr.w	r3, r3, #1
 800091e:	60d3      	str	r3, [r2, #12]
}
 8000920:	bf00      	nop
 8000922:	46bd      	mov	sp, r7
 8000924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000928:	4770      	bx	lr
 800092a:	bf00      	nop
 800092c:	40023800 	.word	0x40023800
 8000930:	40020000 	.word	0x40020000

08000934 <TIM3_Delay>:

void TIM3_Delay(uint16_t delay_ms)
{
 8000934:	b480      	push	{r7}
 8000936:	b085      	sub	sp, #20
 8000938:	af00      	add	r7, sp, #0
 800093a:	4603      	mov	r3, r0
 800093c:	80fb      	strh	r3, [r7, #6]
	 RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 800093e:	4b1f      	ldr	r3, [pc, #124]	@ (80009bc <TIM3_Delay+0x88>)
 8000940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000942:	4a1e      	ldr	r2, [pc, #120]	@ (80009bc <TIM3_Delay+0x88>)
 8000944:	f043 0302 	orr.w	r3, r3, #2
 8000948:	6413      	str	r3, [r2, #64]	@ 0x40

	 uint32_t prescaler = (SysClk / 1000) - 1;	// Timer clock = 1 KHz or 1ms
 800094a:	f246 13a7 	movw	r3, #24999	@ 0x61a7
 800094e:	60fb      	str	r3, [r7, #12]
	 TIM3->PSC = prescaler - 1;					// Prescaler update
 8000950:	4a1b      	ldr	r2, [pc, #108]	@ (80009c0 <TIM3_Delay+0x8c>)
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	3b01      	subs	r3, #1
 8000956:	6293      	str	r3, [r2, #40]	@ 0x28

	 TIM3->ARR = delay_ms - 1;   			// Auto-reload 1 second delay (1ms * 999)
 8000958:	88fb      	ldrh	r3, [r7, #6]
 800095a:	1e5a      	subs	r2, r3, #1
 800095c:	4b18      	ldr	r3, [pc, #96]	@ (80009c0 <TIM3_Delay+0x8c>)
 800095e:	62da      	str	r2, [r3, #44]	@ 0x2c
	 TIM3->CNT = 0;							// Reset the counter
 8000960:	4b17      	ldr	r3, [pc, #92]	@ (80009c0 <TIM3_Delay+0x8c>)
 8000962:	2200      	movs	r2, #0
 8000964:	625a      	str	r2, [r3, #36]	@ 0x24
	 TIM3->EGR |= (1 << 0);  				// Event generation
 8000966:	4b16      	ldr	r3, [pc, #88]	@ (80009c0 <TIM3_Delay+0x8c>)
 8000968:	695b      	ldr	r3, [r3, #20]
 800096a:	4a15      	ldr	r2, [pc, #84]	@ (80009c0 <TIM3_Delay+0x8c>)
 800096c:	f043 0301 	orr.w	r3, r3, #1
 8000970:	6153      	str	r3, [r2, #20]

	 TIM3->SR &= ~ (1 << 0);  				// Clear update interrupt flag
 8000972:	4b13      	ldr	r3, [pc, #76]	@ (80009c0 <TIM3_Delay+0x8c>)
 8000974:	691b      	ldr	r3, [r3, #16]
 8000976:	4a12      	ldr	r2, [pc, #72]	@ (80009c0 <TIM3_Delay+0x8c>)
 8000978:	f023 0301 	bic.w	r3, r3, #1
 800097c:	6113      	str	r3, [r2, #16]
	 TIM3->CR1 |= (1 << 0); 				// Enable Timer
 800097e:	4b10      	ldr	r3, [pc, #64]	@ (80009c0 <TIM3_Delay+0x8c>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	4a0f      	ldr	r2, [pc, #60]	@ (80009c0 <TIM3_Delay+0x8c>)
 8000984:	f043 0301 	orr.w	r3, r3, #1
 8000988:	6013      	str	r3, [r2, #0]

	 while (!(TIM3->SR & (1 << 0))){} 		// Until UIF NEQ 1
 800098a:	bf00      	nop
 800098c:	4b0c      	ldr	r3, [pc, #48]	@ (80009c0 <TIM3_Delay+0x8c>)
 800098e:	691b      	ldr	r3, [r3, #16]
 8000990:	f003 0301 	and.w	r3, r3, #1
 8000994:	2b00      	cmp	r3, #0
 8000996:	d0f9      	beq.n	800098c <TIM3_Delay+0x58>
	 TIM3->SR &= ~(1 << 0); 				//UIF is cleared manually
 8000998:	4b09      	ldr	r3, [pc, #36]	@ (80009c0 <TIM3_Delay+0x8c>)
 800099a:	691b      	ldr	r3, [r3, #16]
 800099c:	4a08      	ldr	r2, [pc, #32]	@ (80009c0 <TIM3_Delay+0x8c>)
 800099e:	f023 0301 	bic.w	r3, r3, #1
 80009a2:	6113      	str	r3, [r2, #16]
	 TIM3->CR1 &= ~(1 << 0); 				//CEN is cleared
 80009a4:	4b06      	ldr	r3, [pc, #24]	@ (80009c0 <TIM3_Delay+0x8c>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4a05      	ldr	r2, [pc, #20]	@ (80009c0 <TIM3_Delay+0x8c>)
 80009aa:	f023 0301 	bic.w	r3, r3, #1
 80009ae:	6013      	str	r3, [r2, #0]
}
 80009b0:	bf00      	nop
 80009b2:	3714      	adds	r7, #20
 80009b4:	46bd      	mov	sp, r7
 80009b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ba:	4770      	bx	lr
 80009bc:	40023800 	.word	0x40023800
 80009c0:	40000400 	.word	0x40000400

080009c4 <Motor_TIM1_PWM_Init>:

void Motor_TIM1_PWM_Init(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
  // Enable clocks for GPIOA and TIM1
  RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80009ca:	4b3a      	ldr	r3, [pc, #232]	@ (8000ab4 <Motor_TIM1_PWM_Init+0xf0>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ce:	4a39      	ldr	r2, [pc, #228]	@ (8000ab4 <Motor_TIM1_PWM_Init+0xf0>)
 80009d0:	f043 0301 	orr.w	r3, r3, #1
 80009d4:	6313      	str	r3, [r2, #48]	@ 0x30
  RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 80009d6:	4b37      	ldr	r3, [pc, #220]	@ (8000ab4 <Motor_TIM1_PWM_Init+0xf0>)
 80009d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009da:	4a36      	ldr	r2, [pc, #216]	@ (8000ab4 <Motor_TIM1_PWM_Init+0xf0>)
 80009dc:	f043 0301 	orr.w	r3, r3, #1
 80009e0:	6453      	str	r3, [r2, #68]	@ 0x44

  // Configure Motor(PA8) as Alternate Function(AF1)
  GPIOA->MODER &= ~(3U << (Motor * 2));		// Clear register
 80009e2:	4b35      	ldr	r3, [pc, #212]	@ (8000ab8 <Motor_TIM1_PWM_Init+0xf4>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	4a34      	ldr	r2, [pc, #208]	@ (8000ab8 <Motor_TIM1_PWM_Init+0xf4>)
 80009e8:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80009ec:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |=  (2U << (Motor * 2));       	// Alternate function
 80009ee:	4b32      	ldr	r3, [pc, #200]	@ (8000ab8 <Motor_TIM1_PWM_Init+0xf4>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	4a31      	ldr	r2, [pc, #196]	@ (8000ab8 <Motor_TIM1_PWM_Init+0xf4>)
 80009f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009f8:	6013      	str	r3, [r2, #0]
  GPIOA->OTYPER &= ~(1U << Motor);            	// Push-pull
 80009fa:	4b2f      	ldr	r3, [pc, #188]	@ (8000ab8 <Motor_TIM1_PWM_Init+0xf4>)
 80009fc:	685b      	ldr	r3, [r3, #4]
 80009fe:	4a2e      	ldr	r2, [pc, #184]	@ (8000ab8 <Motor_TIM1_PWM_Init+0xf4>)
 8000a00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000a04:	6053      	str	r3, [r2, #4]
  GPIOA->OSPEEDR |= (3U << (Motor * 2));      	// Very high speed
 8000a06:	4b2c      	ldr	r3, [pc, #176]	@ (8000ab8 <Motor_TIM1_PWM_Init+0xf4>)
 8000a08:	689b      	ldr	r3, [r3, #8]
 8000a0a:	4a2b      	ldr	r2, [pc, #172]	@ (8000ab8 <Motor_TIM1_PWM_Init+0xf4>)
 8000a0c:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 8000a10:	6093      	str	r3, [r2, #8]
  GPIOA->AFR[1] &= ~(0xFU << 0);				// Clear register
 8000a12:	4b29      	ldr	r3, [pc, #164]	@ (8000ab8 <Motor_TIM1_PWM_Init+0xf4>)
 8000a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a16:	4a28      	ldr	r2, [pc, #160]	@ (8000ab8 <Motor_TIM1_PWM_Init+0xf4>)
 8000a18:	f023 030f 	bic.w	r3, r3, #15
 8000a1c:	6253      	str	r3, [r2, #36]	@ 0x24
  GPIOA->AFR[1] |=  (1U << 0);            		// AF1 TIM1_CH1
 8000a1e:	4b26      	ldr	r3, [pc, #152]	@ (8000ab8 <Motor_TIM1_PWM_Init+0xf4>)
 8000a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a22:	4a25      	ldr	r2, [pc, #148]	@ (8000ab8 <Motor_TIM1_PWM_Init+0xf4>)
 8000a24:	f043 0301 	orr.w	r3, r3, #1
 8000a28:	6253      	str	r3, [r2, #36]	@ 0x24

  // Timer configuration
  // Timer frequency = sysclk / (PSC+1) / (ARR+1)
  uint32_t prescaler = (SysClk / 1000000) - 1;			// Timer clock = 1 MHz
 8000a2a:	2318      	movs	r3, #24
 8000a2c:	607b      	str	r3, [r7, #4]
  uint32_t period = (1000000 / Motor_PWM_Freq) - 1;	// ARR
 8000a2e:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8000a32:	603b      	str	r3, [r7, #0]
  TIM1->PSC = prescaler;								// Prescaler update
 8000a34:	4a21      	ldr	r2, [pc, #132]	@ (8000abc <Motor_TIM1_PWM_Init+0xf8>)
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	6293      	str	r3, [r2, #40]	@ 0x28
  TIM1->ARR = period;									// ARR update
 8000a3a:	4a20      	ldr	r2, [pc, #128]	@ (8000abc <Motor_TIM1_PWM_Init+0xf8>)
 8000a3c:	683b      	ldr	r3, [r7, #0]
 8000a3e:	62d3      	str	r3, [r2, #44]	@ 0x2c
  TIM1->CCR1 = period / 2;  							// default 50% duty cycle
 8000a40:	4a1e      	ldr	r2, [pc, #120]	@ (8000abc <Motor_TIM1_PWM_Init+0xf8>)
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	085b      	lsrs	r3, r3, #1
 8000a46:	6353      	str	r3, [r2, #52]	@ 0x34

  // PWM mode 1, preload enable
  TIM1->CCMR1 &= ~(7U << 4);			// Clear reg
 8000a48:	4b1c      	ldr	r3, [pc, #112]	@ (8000abc <Motor_TIM1_PWM_Init+0xf8>)
 8000a4a:	699b      	ldr	r3, [r3, #24]
 8000a4c:	4a1b      	ldr	r2, [pc, #108]	@ (8000abc <Motor_TIM1_PWM_Init+0xf8>)
 8000a4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8000a52:	6193      	str	r3, [r2, #24]
  TIM1->CCMR1 |= (6U << 4);        	// OC1M = PWM mode 1
 8000a54:	4b19      	ldr	r3, [pc, #100]	@ (8000abc <Motor_TIM1_PWM_Init+0xf8>)
 8000a56:	699b      	ldr	r3, [r3, #24]
 8000a58:	4a18      	ldr	r2, [pc, #96]	@ (8000abc <Motor_TIM1_PWM_Init+0xf8>)
 8000a5a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000a5e:	6193      	str	r3, [r2, #24]
  TIM1->CCMR1 |= TIM_CCMR1_OC1PE;    	// Preload enable
 8000a60:	4b16      	ldr	r3, [pc, #88]	@ (8000abc <Motor_TIM1_PWM_Init+0xf8>)
 8000a62:	699b      	ldr	r3, [r3, #24]
 8000a64:	4a15      	ldr	r2, [pc, #84]	@ (8000abc <Motor_TIM1_PWM_Init+0xf8>)
 8000a66:	f043 0308 	orr.w	r3, r3, #8
 8000a6a:	6193      	str	r3, [r2, #24]

  // Enable CH1 output only (no complementary output)
  TIM1->CCER = 0;				// Clear register
 8000a6c:	4b13      	ldr	r3, [pc, #76]	@ (8000abc <Motor_TIM1_PWM_Init+0xf8>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	621a      	str	r2, [r3, #32]
  TIM1->CCER |= TIM_CCER_CC1E;	// Only main output
 8000a72:	4b12      	ldr	r3, [pc, #72]	@ (8000abc <Motor_TIM1_PWM_Init+0xf8>)
 8000a74:	6a1b      	ldr	r3, [r3, #32]
 8000a76:	4a11      	ldr	r2, [pc, #68]	@ (8000abc <Motor_TIM1_PWM_Init+0xf8>)
 8000a78:	f043 0301 	orr.w	r3, r3, #1
 8000a7c:	6213      	str	r3, [r2, #32]

  // Dead-time and main output enable
  TIM1->BDTR = 0;				// Clear register
 8000a7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000abc <Motor_TIM1_PWM_Init+0xf8>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	645a      	str	r2, [r3, #68]	@ 0x44
  TIM1->BDTR |= TIM_BDTR_MOE;	// Enable main output
 8000a84:	4b0d      	ldr	r3, [pc, #52]	@ (8000abc <Motor_TIM1_PWM_Init+0xf8>)
 8000a86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a88:	4a0c      	ldr	r2, [pc, #48]	@ (8000abc <Motor_TIM1_PWM_Init+0xf8>)
 8000a8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a8e:	6453      	str	r3, [r2, #68]	@ 0x44

  // Enable timer
  TIM1->CR1 |= TIM_CR1_ARPE;	// Auto-reload preload enable
 8000a90:	4b0a      	ldr	r3, [pc, #40]	@ (8000abc <Motor_TIM1_PWM_Init+0xf8>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a09      	ldr	r2, [pc, #36]	@ (8000abc <Motor_TIM1_PWM_Init+0xf8>)
 8000a96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a9a:	6013      	str	r3, [r2, #0]
  TIM1->CR1 |= TIM_CR1_CEN;	// Start timer
 8000a9c:	4b07      	ldr	r3, [pc, #28]	@ (8000abc <Motor_TIM1_PWM_Init+0xf8>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a06      	ldr	r2, [pc, #24]	@ (8000abc <Motor_TIM1_PWM_Init+0xf8>)
 8000aa2:	f043 0301 	orr.w	r3, r3, #1
 8000aa6:	6013      	str	r3, [r2, #0]
}
 8000aa8:	bf00      	nop
 8000aaa:	370c      	adds	r7, #12
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr
 8000ab4:	40023800 	.word	0x40023800
 8000ab8:	40020000 	.word	0x40020000
 8000abc:	40010000 	.word	0x40010000

08000ac0 <Motor_TIM1_PWM_SetDutyCycle>:

void Motor_TIM1_PWM_SetDutyCycle(uint8_t duty_cycle)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	b083      	sub	sp, #12
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	71fb      	strb	r3, [r7, #7]
  if(duty_cycle > 100) duty_cycle = 100;
 8000aca:	79fb      	ldrb	r3, [r7, #7]
 8000acc:	2b64      	cmp	r3, #100	@ 0x64
 8000ace:	d901      	bls.n	8000ad4 <Motor_TIM1_PWM_SetDutyCycle+0x14>
 8000ad0:	2364      	movs	r3, #100	@ 0x64
 8000ad2:	71fb      	strb	r3, [r7, #7]
  TIM1->CCR1 = ((TIM1->ARR + 1) * duty_cycle) / 100;
 8000ad4:	4b08      	ldr	r3, [pc, #32]	@ (8000af8 <Motor_TIM1_PWM_SetDutyCycle+0x38>)
 8000ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ad8:	3301      	adds	r3, #1
 8000ada:	79fa      	ldrb	r2, [r7, #7]
 8000adc:	fb02 f303 	mul.w	r3, r2, r3
 8000ae0:	4a05      	ldr	r2, [pc, #20]	@ (8000af8 <Motor_TIM1_PWM_SetDutyCycle+0x38>)
 8000ae2:	4906      	ldr	r1, [pc, #24]	@ (8000afc <Motor_TIM1_PWM_SetDutyCycle+0x3c>)
 8000ae4:	fba1 1303 	umull	r1, r3, r1, r3
 8000ae8:	095b      	lsrs	r3, r3, #5
 8000aea:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8000aec:	bf00      	nop
 8000aee:	370c      	adds	r7, #12
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr
 8000af8:	40010000 	.word	0x40010000
 8000afc:	51eb851f 	.word	0x51eb851f

08000b00 <Servo_TIM2_PWM_Init>:

void Servo_TIM2_PWM_Init(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
  // Enable clocks for GPIOA and TIM1
  RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000b06:	4b3e      	ldr	r3, [pc, #248]	@ (8000c00 <Servo_TIM2_PWM_Init+0x100>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0a:	4a3d      	ldr	r2, [pc, #244]	@ (8000c00 <Servo_TIM2_PWM_Init+0x100>)
 8000b0c:	f043 0301 	orr.w	r3, r3, #1
 8000b10:	6313      	str	r3, [r2, #48]	@ 0x30
  RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000b12:	4b3b      	ldr	r3, [pc, #236]	@ (8000c00 <Servo_TIM2_PWM_Init+0x100>)
 8000b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b16:	4a3a      	ldr	r2, [pc, #232]	@ (8000c00 <Servo_TIM2_PWM_Init+0x100>)
 8000b18:	f043 0301 	orr.w	r3, r3, #1
 8000b1c:	6413      	str	r3, [r2, #64]	@ 0x40

  // Configure Servo(PA15) as Alternate Function(AF1)
  GPIOA->MODER &= ~(3U << (Servo * 2));			// Clear register
 8000b1e:	4b39      	ldr	r3, [pc, #228]	@ (8000c04 <Servo_TIM2_PWM_Init+0x104>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	4a38      	ldr	r2, [pc, #224]	@ (8000c04 <Servo_TIM2_PWM_Init+0x104>)
 8000b24:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8000b28:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |=  (2U << (Servo * 2));       	// Alternate function
 8000b2a:	4b36      	ldr	r3, [pc, #216]	@ (8000c04 <Servo_TIM2_PWM_Init+0x104>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	4a35      	ldr	r2, [pc, #212]	@ (8000c04 <Servo_TIM2_PWM_Init+0x104>)
 8000b30:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b34:	6013      	str	r3, [r2, #0]
  GPIOA->OTYPER &= ~(1U << Servo);            	// Push-pull
 8000b36:	4b33      	ldr	r3, [pc, #204]	@ (8000c04 <Servo_TIM2_PWM_Init+0x104>)
 8000b38:	685b      	ldr	r3, [r3, #4]
 8000b3a:	4a32      	ldr	r2, [pc, #200]	@ (8000c04 <Servo_TIM2_PWM_Init+0x104>)
 8000b3c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000b40:	6053      	str	r3, [r2, #4]
  GPIOA->OSPEEDR |= (3U << (Servo * 2));      	// Very high speed
 8000b42:	4b30      	ldr	r3, [pc, #192]	@ (8000c04 <Servo_TIM2_PWM_Init+0x104>)
 8000b44:	689b      	ldr	r3, [r3, #8]
 8000b46:	4a2f      	ldr	r2, [pc, #188]	@ (8000c04 <Servo_TIM2_PWM_Init+0x104>)
 8000b48:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8000b4c:	6093      	str	r3, [r2, #8]
  GPIOA->AFR[1] &= ~(0xFU << (4*7));			// Clear register
 8000b4e:	4b2d      	ldr	r3, [pc, #180]	@ (8000c04 <Servo_TIM2_PWM_Init+0x104>)
 8000b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b52:	4a2c      	ldr	r2, [pc, #176]	@ (8000c04 <Servo_TIM2_PWM_Init+0x104>)
 8000b54:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8000b58:	6253      	str	r3, [r2, #36]	@ 0x24
  GPIOA->AFR[1] |=  (1U << (4*7));            	// AF1 TIM2_CH1
 8000b5a:	4b2a      	ldr	r3, [pc, #168]	@ (8000c04 <Servo_TIM2_PWM_Init+0x104>)
 8000b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b5e:	4a29      	ldr	r2, [pc, #164]	@ (8000c04 <Servo_TIM2_PWM_Init+0x104>)
 8000b60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b64:	6253      	str	r3, [r2, #36]	@ 0x24

  // Timer configuration
  // Timer frequency = sysclk / (PSC+1) / (ARR+1)
  uint32_t prescaler = (SysClk / 1000000) - 1;			// Timer clock = 1MHz
 8000b66:	2318      	movs	r3, #24
 8000b68:	607b      	str	r3, [r7, #4]
  uint32_t period = (1000000 / Servo_PWM_Freq) - 1;		// ARR
 8000b6a:	f644 631f 	movw	r3, #19999	@ 0x4e1f
 8000b6e:	603b      	str	r3, [r7, #0]
  TIM2->PSC = prescaler;								// Prescaler update
 8000b70:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	6293      	str	r3, [r2, #40]	@ 0x28
  TIM2->ARR = period;									// ARR update
 8000b78:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	62d3      	str	r3, [r2, #44]	@ 0x2c
  TIM2->CCR1 = period / 2;  							// default 50% duty cycle
 8000b80:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	085b      	lsrs	r3, r3, #1
 8000b88:	6353      	str	r3, [r2, #52]	@ 0x34

  // PWM mode 1, preload enable
  TIM2->CCMR1 &= ~(7U << 4);			// Clear reg
 8000b8a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b8e:	699b      	ldr	r3, [r3, #24]
 8000b90:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8000b98:	6193      	str	r3, [r2, #24]
  TIM2->CCMR1 |= (6U << 4);        		// OC1M = PWM mode 1
 8000b9a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b9e:	699b      	ldr	r3, [r3, #24]
 8000ba0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ba4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000ba8:	6193      	str	r3, [r2, #24]
  TIM2->CCMR1 |= TIM_CCMR1_OC1PE;    	// Preload enable
 8000baa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000bae:	699b      	ldr	r3, [r3, #24]
 8000bb0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000bb4:	f043 0308 	orr.w	r3, r3, #8
 8000bb8:	6193      	str	r3, [r2, #24]

  // Enable CH1 output only (no complementary output)
  TIM2->CCER = 0;				// Clear register
 8000bba:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	621a      	str	r2, [r3, #32]
  TIM2->CCER |= TIM_CCER_CC1E;	// Only main output
 8000bc2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000bc6:	6a1b      	ldr	r3, [r3, #32]
 8000bc8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000bcc:	f043 0301 	orr.w	r3, r3, #1
 8000bd0:	6213      	str	r3, [r2, #32]
  // Enable timer
  TIM2->CR1 |= TIM_CR1_ARPE;	// Auto-reload preload enable
 8000bd2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000bdc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000be0:	6013      	str	r3, [r2, #0]
  TIM2->CR1 |= TIM_CR1_CEN;	// Start timer
 8000be2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000bec:	f043 0301 	orr.w	r3, r3, #1
 8000bf0:	6013      	str	r3, [r2, #0]
}
 8000bf2:	bf00      	nop
 8000bf4:	370c      	adds	r7, #12
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop
 8000c00:	40023800 	.word	0x40023800
 8000c04:	40020000 	.word	0x40020000

08000c08 <Servo_TIM2_PWM_SetDutyCycle>:

void Servo_TIM2_PWM_SetDutyCycle(uint8_t duty_cycle)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b083      	sub	sp, #12
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	4603      	mov	r3, r0
 8000c10:	71fb      	strb	r3, [r7, #7]
	if(duty_cycle > 100) duty_cycle = 100;
 8000c12:	79fb      	ldrb	r3, [r7, #7]
 8000c14:	2b64      	cmp	r3, #100	@ 0x64
 8000c16:	d901      	bls.n	8000c1c <Servo_TIM2_PWM_SetDutyCycle+0x14>
 8000c18:	2364      	movs	r3, #100	@ 0x64
 8000c1a:	71fb      	strb	r3, [r7, #7]
	TIM2->CCR1 = ((TIM2->ARR + 1) * duty_cycle) / 100;
 8000c1c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c22:	3301      	adds	r3, #1
 8000c24:	79fa      	ldrb	r2, [r7, #7]
 8000c26:	fb02 f303 	mul.w	r3, r2, r3
 8000c2a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c2e:	4905      	ldr	r1, [pc, #20]	@ (8000c44 <Servo_TIM2_PWM_SetDutyCycle+0x3c>)
 8000c30:	fba1 1303 	umull	r1, r3, r1, r3
 8000c34:	095b      	lsrs	r3, r3, #5
 8000c36:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8000c38:	bf00      	nop
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr
 8000c44:	51eb851f 	.word	0x51eb851f

08000c48 <Servo_TIM2_PWM_SetAngle>:

void Servo_TIM2_PWM_SetAngle(uint8_t angle)
{
 8000c48:	b590      	push	{r4, r7, lr}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	4603      	mov	r3, r0
 8000c50:	71fb      	strb	r3, [r7, #7]
//	#define MIN_PULSE_WIDTH       544     // the shortest pulse sent to a servo
//	#define MAX_PULSE_WIDTH      2400     // the longest pulse sent to a servo
//	#define DEFAULT_PULSE_WIDTH  1500     // default pulse width when servo is attached
//	#define REFRESH_INTERVAL    20000     // minimum time to refresh servos in microseconds

	if(angle > 180) angle = 180;
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	2bb4      	cmp	r3, #180	@ 0xb4
 8000c56:	d901      	bls.n	8000c5c <Servo_TIM2_PWM_SetAngle+0x14>
 8000c58:	23b4      	movs	r3, #180	@ 0xb4
 8000c5a:	71fb      	strb	r3, [r7, #7]
	if(angle < 0) 	angle = 0;

	// CCR =  MIN_PULSE_WIDTH + ((MAX_PULSE_WIDTH - MIN_PULSE_WIDTH)/180)*angle
	TIM2->CCR1 = 544 + (10.312*angle);
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f7ff fd36 	bl	80006d0 <__aeabi_i2d>
 8000c64:	a30f      	add	r3, pc, #60	@ (adr r3, 8000ca4 <Servo_TIM2_PWM_SetAngle+0x5c>)
 8000c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c6a:	f7ff fab5 	bl	80001d8 <__aeabi_dmul>
 8000c6e:	4602      	mov	r2, r0
 8000c70:	460b      	mov	r3, r1
 8000c72:	4610      	mov	r0, r2
 8000c74:	4619      	mov	r1, r3
 8000c76:	f04f 0200 	mov.w	r2, #0
 8000c7a:	4b09      	ldr	r3, [pc, #36]	@ (8000ca0 <Servo_TIM2_PWM_SetAngle+0x58>)
 8000c7c:	f7ff fbdc 	bl	8000438 <__adddf3>
 8000c80:	4602      	mov	r2, r0
 8000c82:	460b      	mov	r3, r1
 8000c84:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
 8000c88:	4610      	mov	r0, r2
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	f7ff fd8a 	bl	80007a4 <__aeabi_d2uiz>
 8000c90:	4603      	mov	r3, r0
 8000c92:	6363      	str	r3, [r4, #52]	@ 0x34
}
 8000c94:	bf00      	nop
 8000c96:	370c      	adds	r7, #12
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd90      	pop	{r4, r7, pc}
 8000c9c:	f3af 8000 	nop.w
 8000ca0:	40810000 	.word	0x40810000
 8000ca4:	76c8b439 	.word	0x76c8b439
 8000ca8:	40249fbe 	.word	0x40249fbe

08000cac <UART1_Init>:

void UART1_Init(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
	 // Enable clocks for GPIOA and USART1
	 RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;   // GPIOA clock enable
 8000cb0:	4b20      	ldr	r3, [pc, #128]	@ (8000d34 <UART1_Init+0x88>)
 8000cb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cb4:	4a1f      	ldr	r2, [pc, #124]	@ (8000d34 <UART1_Init+0x88>)
 8000cb6:	f043 0301 	orr.w	r3, r3, #1
 8000cba:	6313      	str	r3, [r2, #48]	@ 0x30
	 RCC->APB2ENR |= RCC_APB2ENR_USART1EN;  // USART1 clock enable
 8000cbc:	4b1d      	ldr	r3, [pc, #116]	@ (8000d34 <UART1_Init+0x88>)
 8000cbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cc0:	4a1c      	ldr	r2, [pc, #112]	@ (8000d34 <UART1_Init+0x88>)
 8000cc2:	f043 0310 	orr.w	r3, r3, #16
 8000cc6:	6453      	str	r3, [r2, #68]	@ 0x44

	 // Configure PA9 (TX1) and PA10 (RX1) as Alternate Function 7 (AF7)
	 GPIOA->MODER &= ~( (3U << (Tx1 * 2)) | (3U << (Rx1 * 2)) );  // clear
 8000cc8:	4b1b      	ldr	r3, [pc, #108]	@ (8000d38 <UART1_Init+0x8c>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a1a      	ldr	r2, [pc, #104]	@ (8000d38 <UART1_Init+0x8c>)
 8000cce:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 8000cd2:	6013      	str	r3, [r2, #0]
	 GPIOA->MODER |=  ( (2U << (Tx1 * 2)) | (2U << (Rx1 * 2)) );  // AF mode
 8000cd4:	4b18      	ldr	r3, [pc, #96]	@ (8000d38 <UART1_Init+0x8c>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a17      	ldr	r2, [pc, #92]	@ (8000d38 <UART1_Init+0x8c>)
 8000cda:	f443 1320 	orr.w	r3, r3, #2621440	@ 0x280000
 8000cde:	6013      	str	r3, [r2, #0]
	 GPIOA->AFR[1] &= ~( (0xFU << ((Tx1 - 8) * 4)) | (0xFU << ((Rx1 - 8) * 4)) );
 8000ce0:	4b15      	ldr	r3, [pc, #84]	@ (8000d38 <UART1_Init+0x8c>)
 8000ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ce4:	4a14      	ldr	r2, [pc, #80]	@ (8000d38 <UART1_Init+0x8c>)
 8000ce6:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8000cea:	6253      	str	r3, [r2, #36]	@ 0x24
	 GPIOA->AFR[1] |=  ( (7U << ((Tx1 - 8) * 4)) | (7U << ((Rx1 - 8) * 4)) );  // AF7 for USART1
 8000cec:	4b12      	ldr	r3, [pc, #72]	@ (8000d38 <UART1_Init+0x8c>)
 8000cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cf0:	4a11      	ldr	r2, [pc, #68]	@ (8000d38 <UART1_Init+0x8c>)
 8000cf2:	f443 63ee 	orr.w	r3, r3, #1904	@ 0x770
 8000cf6:	6253      	str	r3, [r2, #36]	@ 0x24
	 GPIOA->OSPEEDR |= (3U << (Tx1 * 2)) | (3U << (Rx1 * 2));  // High speed
 8000cf8:	4b0f      	ldr	r3, [pc, #60]	@ (8000d38 <UART1_Init+0x8c>)
 8000cfa:	689b      	ldr	r3, [r3, #8]
 8000cfc:	4a0e      	ldr	r2, [pc, #56]	@ (8000d38 <UART1_Init+0x8c>)
 8000cfe:	f443 1370 	orr.w	r3, r3, #3932160	@ 0x3c0000
 8000d02:	6093      	str	r3, [r2, #8]

	 // Configure USART1
	 USART1->CR1 = 0;  // disable before config
 8000d04:	4b0d      	ldr	r3, [pc, #52]	@ (8000d3c <UART1_Init+0x90>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	60da      	str	r2, [r3, #12]
	 USART1->BRR = 0xA2C;  // 9600 baud @25 MHz
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <UART1_Init+0x90>)
 8000d0c:	f640 222c 	movw	r2, #2604	@ 0xa2c
 8000d10:	609a      	str	r2, [r3, #8]
	 USART1->CR1 |= (USART_CR1_TE | USART_CR1_RE);  // Enable TX, RX
 8000d12:	4b0a      	ldr	r3, [pc, #40]	@ (8000d3c <UART1_Init+0x90>)
 8000d14:	68db      	ldr	r3, [r3, #12]
 8000d16:	4a09      	ldr	r2, [pc, #36]	@ (8000d3c <UART1_Init+0x90>)
 8000d18:	f043 030c 	orr.w	r3, r3, #12
 8000d1c:	60d3      	str	r3, [r2, #12]
	 USART1->CR1 |= USART_CR1_UE;                   // Enable USART1
 8000d1e:	4b07      	ldr	r3, [pc, #28]	@ (8000d3c <UART1_Init+0x90>)
 8000d20:	68db      	ldr	r3, [r3, #12]
 8000d22:	4a06      	ldr	r2, [pc, #24]	@ (8000d3c <UART1_Init+0x90>)
 8000d24:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000d28:	60d3      	str	r3, [r2, #12]
}
 8000d2a:	bf00      	nop
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr
 8000d34:	40023800 	.word	0x40023800
 8000d38:	40020000 	.word	0x40020000
 8000d3c:	40011000 	.word	0x40011000

08000d40 <Servo_Check>:

// ----------------------------------------------------
// Testing Functions
// ----------------------------------------------------
void Servo_Check(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
	for (int angle = 0 ; angle<=180; angle+=30)
 8000d46:	2300      	movs	r3, #0
 8000d48:	607b      	str	r3, [r7, #4]
 8000d4a:	e00a      	b.n	8000d62 <Servo_Check+0x22>
	{
		Servo_TIM2_PWM_SetAngle(angle);
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	4618      	mov	r0, r3
 8000d52:	f7ff ff79 	bl	8000c48 <Servo_TIM2_PWM_SetAngle>
		TIM3_Delay(50);
 8000d56:	2032      	movs	r0, #50	@ 0x32
 8000d58:	f7ff fdec 	bl	8000934 <TIM3_Delay>
	for (int angle = 0 ; angle<=180; angle+=30)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	331e      	adds	r3, #30
 8000d60:	607b      	str	r3, [r7, #4]
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	2bb4      	cmp	r3, #180	@ 0xb4
 8000d66:	ddf1      	ble.n	8000d4c <Servo_Check+0xc>
	}

	TIM3_Delay(500);
 8000d68:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000d6c:	f7ff fde2 	bl	8000934 <TIM3_Delay>

	for (int angle = 180; angle>=0; angle-=30)
 8000d70:	23b4      	movs	r3, #180	@ 0xb4
 8000d72:	603b      	str	r3, [r7, #0]
 8000d74:	e00a      	b.n	8000d8c <Servo_Check+0x4c>
	{
		Servo_TIM2_PWM_SetAngle(angle);
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff ff64 	bl	8000c48 <Servo_TIM2_PWM_SetAngle>
		TIM3_Delay(50);
 8000d80:	2032      	movs	r0, #50	@ 0x32
 8000d82:	f7ff fdd7 	bl	8000934 <TIM3_Delay>
	for (int angle = 180; angle>=0; angle-=30)
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	3b1e      	subs	r3, #30
 8000d8a:	603b      	str	r3, [r7, #0]
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	daf1      	bge.n	8000d76 <Servo_Check+0x36>
	}
	TIM3_Delay(500);
 8000d92:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000d96:	f7ff fdcd 	bl	8000934 <TIM3_Delay>
}
 8000d9a:	bf00      	nop
 8000d9c:	3708      	adds	r7, #8
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
	...

08000da4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000da4:	480d      	ldr	r0, [pc, #52]	@ (8000ddc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000da6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000da8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000dac:	480c      	ldr	r0, [pc, #48]	@ (8000de0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000dae:	490d      	ldr	r1, [pc, #52]	@ (8000de4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000db0:	4a0d      	ldr	r2, [pc, #52]	@ (8000de8 <LoopForever+0xe>)
  movs r3, #0
 8000db2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000db4:	e002      	b.n	8000dbc <LoopCopyDataInit>

08000db6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000db6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000db8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dba:	3304      	adds	r3, #4

08000dbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dc0:	d3f9      	bcc.n	8000db6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dc2:	4a0a      	ldr	r2, [pc, #40]	@ (8000dec <LoopForever+0x12>)
  ldr r4, =_ebss
 8000dc4:	4c0a      	ldr	r4, [pc, #40]	@ (8000df0 <LoopForever+0x16>)
  movs r3, #0
 8000dc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dc8:	e001      	b.n	8000dce <LoopFillZerobss>

08000dca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dcc:	3204      	adds	r2, #4

08000dce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dd0:	d3fb      	bcc.n	8000dca <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000dd2:	f000 f811 	bl	8000df8 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000dd6:	f7ff fd05 	bl	80007e4 <main>

08000dda <LoopForever>:

LoopForever:
  b LoopForever
 8000dda:	e7fe      	b.n	8000dda <LoopForever>
  ldr   r0, =_estack
 8000ddc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000de0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000de4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000de8:	08000e60 	.word	0x08000e60
  ldr r2, =_sbss
 8000dec:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000df0:	2000001c 	.word	0x2000001c

08000df4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000df4:	e7fe      	b.n	8000df4 <ADC_IRQHandler>
	...

08000df8 <__libc_init_array>:
 8000df8:	b570      	push	{r4, r5, r6, lr}
 8000dfa:	4d0d      	ldr	r5, [pc, #52]	@ (8000e30 <__libc_init_array+0x38>)
 8000dfc:	4c0d      	ldr	r4, [pc, #52]	@ (8000e34 <__libc_init_array+0x3c>)
 8000dfe:	1b64      	subs	r4, r4, r5
 8000e00:	10a4      	asrs	r4, r4, #2
 8000e02:	2600      	movs	r6, #0
 8000e04:	42a6      	cmp	r6, r4
 8000e06:	d109      	bne.n	8000e1c <__libc_init_array+0x24>
 8000e08:	4d0b      	ldr	r5, [pc, #44]	@ (8000e38 <__libc_init_array+0x40>)
 8000e0a:	4c0c      	ldr	r4, [pc, #48]	@ (8000e3c <__libc_init_array+0x44>)
 8000e0c:	f000 f818 	bl	8000e40 <_init>
 8000e10:	1b64      	subs	r4, r4, r5
 8000e12:	10a4      	asrs	r4, r4, #2
 8000e14:	2600      	movs	r6, #0
 8000e16:	42a6      	cmp	r6, r4
 8000e18:	d105      	bne.n	8000e26 <__libc_init_array+0x2e>
 8000e1a:	bd70      	pop	{r4, r5, r6, pc}
 8000e1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000e20:	4798      	blx	r3
 8000e22:	3601      	adds	r6, #1
 8000e24:	e7ee      	b.n	8000e04 <__libc_init_array+0xc>
 8000e26:	f855 3b04 	ldr.w	r3, [r5], #4
 8000e2a:	4798      	blx	r3
 8000e2c:	3601      	adds	r6, #1
 8000e2e:	e7f2      	b.n	8000e16 <__libc_init_array+0x1e>
 8000e30:	08000e58 	.word	0x08000e58
 8000e34:	08000e58 	.word	0x08000e58
 8000e38:	08000e58 	.word	0x08000e58
 8000e3c:	08000e5c 	.word	0x08000e5c

08000e40 <_init>:
 8000e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e42:	bf00      	nop
 8000e44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e46:	bc08      	pop	{r3}
 8000e48:	469e      	mov	lr, r3
 8000e4a:	4770      	bx	lr

08000e4c <_fini>:
 8000e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e4e:	bf00      	nop
 8000e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e52:	bc08      	pop	{r3}
 8000e54:	469e      	mov	lr, r3
 8000e56:	4770      	bx	lr
