@misc{vitis1,
    author={LPMMLPMM123, yangc},
    title={Vitis IDE (Not Responding) for the first time use},
    date={2021-08-24},
    url={https://support.xilinx.com/s/question/0D52E00006hpSSmSAM/vitis-ide-not-responding-for-the-first-time-use?language=en_US}
}

@misc{vitis2,
    author={jditte},
    title={Vitis IDE not responding (frozen) on Windows 10},
    date={2019-11-25},
    url={https://support.xilinx.com/s/question/0D52E00006hpJxsSAE/vitis-ide-not-responding-frozen-on-windows-10?language=en_US}
}

@misc{vivadotcl,
    author={Yihua Liu},
    title={Vivado 2021.2 Tcl Shell no appropriate Visual C++ redistributable error},
    date={2022-06-27},
    url={https://blog.csdn.net/yihuajack/article/details/125489425}
}

@misc{vitisrespond,
    author={Yihua Liu},
    title={Xilinx Vitis Startup No Response},
    date={2021-09-27},
    url={https://blog.csdn.net/yihuajack/article/details/120511530}
}

@misc{vivadoexport,
    author={Yihua Liu},
    title={Xilinx Vivado 2021 Export Platform Hardware Error: No default platform clock is selected},
    date={2021-10-12},
    url={https://blog.csdn.net/yihuajack/article/details/120714268}
}

@misc{vitisbuild,
    author={Yihua Liu},
    title={Xilinx Vitis executables selected for download on to the following processors doesn‘t exist},
    date={2021-09-27},
    url={https://blog.csdn.net/yihuajack/article/details/120515370}
}

@misc{vitisprogram,
    author={MarkSe},
    title={Vivado Unable to connect to hw\_server},
    date={2020-09-04},
    url={https://support.xilinx.com/s/question/0D52E00006hpNYHSA2/vivado-unable-to-connect-to-hwserver?language=en_US}
}

@misc{vitissocket,
    author={Yihua Liu},
    title={Xilinx Vitis 2021 Cannot create listening port tcp:127.0.0.1:3121: Socket bind error},
    date={2022-09-13},
    url={https://blog.csdn.net/yihuajack/article/details/120722348}
}

@misc{vitisarty,
    author={Yihua Liu},
    title={Xilinx Vitis Error Launching Program: Memory write error MMU section translation fault},
    date={2021-10-21},
    url={https://blog.csdn.net/yihuajack/article/details/120897127}
}

@misc{vitisgcc,
    author={Yihua Liu},
    title={Xilinx Vitis arm-xilinx-eabi-gcc.exe: error: *.c: Invalid argument},
    date={2021-10-21},
    url={https://blog.csdn.net/yihuajack/article/details/120881411}
}

@misc{vivadostart,
    author={Yihua Liu},
    title={Xilinx Vivado Stuck Initializing Language Server},
    date={2021-10-18},
    url={https://blog.csdn.net/yihuajack/article/details/120830612}
}

@misc{pmod,
    author={Diligent},
    title={Pmod™},
    date={2020-10-28},
    url={https://digilent.com/reference/pmod/start}
}

@INPROCEEDINGS{9278259,
  author={Huang, Qin and Wang, Zilin},
  booktitle={2020 IEEE 15th International Conference on Solid-State \& Integrated Circuit Technology (ICSICT)}, 
  title={Design and Comparison of FIR Filter Based on DSP Builder and HDL Coder}, 
  year={2020},
  volume={},
  number={},
  pages={1-3},
  abstract={DSP Builder and HDL Coder are common VHDL /Verilog code generation tools, but the comparison of the two tools has not been fully explored. In this paper, an FIR filter with the same structure, word length and filter coefficients is built, and Verilog code is generated by using the above two tools respectively. Then, we compare the resource consumption in Quartus II. The results show that DSP Builder has advantages in the consumption of pins, and HDL Coder has advantages in the consumption of logic elements. This guides us to select specific code generation tools according to the actual needs.},
  keywords={},
  doi={10.1109/ICSICT49897.2020.9278259},
  ISSN={},
  month={11},
}

@misc{dspex,
    author={Mathias Lang},
    title={Filter order vs number of taps vs number of coefficients},
    date={2013-04-16},
    url={https://dsp.stackexchange.com/questions/8685/filter-order-vs-number-of-taps-vs-number-of-coefficients}
}

@misc{sleg,
    author={MathWorks},
    title={Generate HDL Code from Simulink Model},
    year={2022},
    url={https://www.mathworks.com/help/hdlcoder/gs/example-generating-hdl-code-from-a-simulink-model.html}
}

@misc{firan,
    author={Actel Corporation},
    title={Designing FIR Filters with Actel FPGAs},
    year={2022},
    url={https://www.microsemi.com/document-portal/doc_download/129923-fir-filters-an}
}

@misc{firbeamer,
    author={Manjunatha. P},
    title={UNIT - 7: FIR Filter Design},
    date={2016-10-25},
    organization={J.N.N. College of Engineering, Shimoga},
    url={https://jnnce-ece-manjunath.weebly.com/uploads/1/9/2/0/19204775/fir-filter-design.pdf}
}

