{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 19:41:58 2019 " "Info: Processing started: Thu Nov 21 19:41:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zjw_bingxingjiafaqi -c zjw_bingxingjiafaqi " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off zjw_bingxingjiafaqi -c zjw_bingxingjiafaqi" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quanjiaqi_vhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file quanjiaqi_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quanjiaqi_vhdl-quanjia " "Info: Found design unit 1: quanjiaqi_vhdl-quanjia" {  } { { "quanjiaqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_bingxingjiafaqi/quanjiaqi_vhdl.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 quanjiaqi_vhdl " "Info: Found entity 1: quanjiaqi_vhdl" {  } { { "quanjiaqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_bingxingjiafaqi/quanjiaqi_vhdl.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zjw_bingxingjiafaqi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zjw_bingxingjiafaqi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_bingxingjiafaqi-bx " "Info: Found design unit 1: zjw_bingxingjiafaqi-bx" {  } { { "zjw_bingxingjiafaqi.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_bingxingjiafaqi/zjw_bingxingjiafaqi.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_bingxingjiafaqi " "Info: Found entity 1: zjw_bingxingjiafaqi" {  } { { "zjw_bingxingjiafaqi.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_bingxingjiafaqi/zjw_bingxingjiafaqi.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/apple/Desktop/数电实验三/zjw_bingxingjiafaqi/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "zjw_bingxingjiafaqi " "Info: Elaborating entity \"zjw_bingxingjiafaqi\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quanjiaqi_vhdl quanjiaqi_vhdl:g0 " "Info: Elaborating entity \"quanjiaqi_vhdl\" for hierarchy \"quanjiaqi_vhdl:g0\"" {  } { { "zjw_bingxingjiafaqi.vhd" "g0" { Text "C:/Users/apple/Desktop/数电实验三/zjw_bingxingjiafaqi/zjw_bingxingjiafaqi.vhd" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Info: Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Info: Implemented 7 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 19:42:01 2019 " "Info: Processing ended: Thu Nov 21 19:42:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
