
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
Options:	
Date:		Sun Apr  6 15:53:35 2025
Host:		nc-csuaf4-l01.apporto.com (x86_64 w/Linux 3.10.0-1160.59.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Platinum 8375C CPU @ 2.90GHz 55296KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (62 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
couldn't read file "MAC_512.g": no such file or directory
<CMD> set init_verilog MAC_512.vg
<CMD> set init_top_cell MAC_512
<CMD> set init_mmmc_file MAC_512.view
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> set init_lef_file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_settop 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_default_delay_arc 1
<CMD> init_design
#% Begin Load MMMC data ... (date=04/06 16:01:49, mem=562.0M)
#% End Load MMMC data ... (date=04/06 16:01:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=562.2M, current mem=562.2M)

Loading LEF file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Sun Apr  6 16:01:49 2025
viaInitial ends at Sun Apr  6 16:01:49 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from MAC_512.view
Reading worst timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_worst_low_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading fast timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_fast_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.04min, real=0.03min, mem=22.0M, fe_cpu=0.54min, fe_real=8.27min, fe_mem=736.2M) ***
#% Begin Load netlist data ... (date=04/06 16:01:51, mem=578.0M)
*** Begin netlist parsing (mem=736.2M) ***
Created 134 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'MAC_512.vg'

*** Memory Usage v#1 (Current mem = 748.215M, initial mem = 268.238M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=748.2M) ***
#% End Load netlist data ... (date=04/06 16:01:51, total cpu=0:00:00.2, real=0:00:00.0, peak res=596.0M, current mem=596.0M)
Set top cell to MAC_512.
Hooked 268 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell MAC_512 ...
*** Netlist is unique.
** info: there are 269 modules.
** info: there are 35970 stdCell insts.

*** Memory Usage v#1 (Current mem = 802.641M, initial mem = 268.238M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: worst
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: fast
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'MAC_512.sdc' ...
Current (total cpu=0:00:32.9, real=0:08:17, peak res=808.6M, current mem=808.6M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File MAC_512.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File MAC_512.sdc, Line 524).

INFO (CTE): Reading of timing constraints file MAC_512.sdc completed, with 2 WARNING
WARNING (CTE-25): Line: 9 of File MAC_512.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=828.2M, current mem=828.2M)
Current (total cpu=0:00:33.0, real=0:08:17, peak res=828.2M, current mem=828.2M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 22 warning(s), 0 error(s)

<CMD> loadFPlan MAC_512.fp
Reading floorplan file - MAC_512.fp (mem = 1038.2M).
#% Begin Load floorplan data ... (date=04/06 16:03:30, mem=857.7M)
*info: reset 44357 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 687040 681520)
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file MAC_512.fp.spr (Created by Innovus v20.10-p004_1 on Sun Apr  6 00:49:54 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=858.3M, current mem=858.3M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#% End Load floorplan data ... (date=04/06 16:03:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=858.9M, current mem=858.9M)
<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> getPlaceMode -place_hierarchical_flow -quiet
<CMD> report_message -start_cmd
<CMD> getRouteMode -maxRouteLayer -quiet
<CMD> getRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getDesignMode -quiet -siPrevention
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
<CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> getPlaceMode -user -resetCombineRFLevel
<CMD> getPlaceMode -quiet -resetCombineRFLevel
<CMD> setPlaceMode -resetCombineRFLevel 1000
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD_INTERNAL> colorizeGeometry
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode true
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1097.88 CPU=0:00:00.0 REAL=0:00:00.0) 

*summary: 1708 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.9) ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode false
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.3141 -from {0x508 0x50b} -to 0x50c -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.3141 -from {0x50f 0x512} -to 0x513 -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.3141 -from 0x515 -to 0x516
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.3141 -from 0x519 -to 0x51a
<CMD> setPathGroupOptions reg2reg_tmp.3141 -effortLevel high
Effort level <high> specified for reg2reg_tmp.3141 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1116.96)
Total number of fetched objects 43415
End delay calculation. (MEM=1218 CPU=0:00:05.1 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1190.93 CPU=0:00:05.7 REAL=0:00:06.0)
<CMD> reset_path_group -name reg2out_tmp.3141
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.3141
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.3141
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.3141
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Pre-place timing setting for timing analysis already disabled
<CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
<CMD> getPlaceMode -quiet -expSkipGP
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=1176.2M)" ...
<CMD> setDelayCalMode -engine feDc
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.5 mem=1184.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.6 mem=1192.2M) ***
No user-set net weight.
Net fanout histogram:
2		: 29889 (70.1%) nets
3		: 10734 (25.2%) nets
4     -	14	: 1675 (3.9%) nets
15    -	39	: 19 (0.0%) nets
40    -	79	: 130 (0.3%) nets
80    -	159	: 195 (0.5%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 3 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=34262 (0 fixed + 34262 movable) #buf cell=0 #inv cell=2003 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=42647 #term=137318 #term/net=3.22, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=771
stdCell: 34262 single + 0 double + 0 multi
Total standard cell length = 50.8617 (mm), area = 0.0712 (mm^2)
Estimated cell power/ground rail width = 0.197 um
Average module density = 0.687.
Density for the design = 0.687.
       = stdcell_area 267693 sites (71206 um^2) / alloc_area 389758 sites (103676 um^2).
Pin Density = 0.3523.
            = total # of pins 137318 / total area 389758.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
<CMD> createBasicPathGroups -quiet
Iteration  1: Total net bbox = 7.182e-09 (3.35e-09 3.83e-09)
              Est.  stn bbox = 7.730e-09 (3.44e-09 4.29e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1265.9M
Iteration  2: Total net bbox = 7.182e-09 (3.35e-09 3.83e-09)
              Est.  stn bbox = 7.730e-09 (3.44e-09 4.29e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1266.9M
Iteration  3: Total net bbox = 7.879e+03 (4.62e+03 3.26e+03)
              Est.  stn bbox = 1.229e+04 (7.37e+03 4.92e+03)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 1323.2M
Active setup views:
    worst
Iteration  4: Total net bbox = 3.117e+05 (1.59e+05 1.53e+05)
              Est.  stn bbox = 4.872e+05 (2.48e+05 2.39e+05)
              cpu = 0:00:04.4 real = 0:00:05.0 mem = 1322.9M
Iteration  5: Total net bbox = 3.727e+05 (1.97e+05 1.76e+05)
              Est.  stn bbox = 6.072e+05 (3.19e+05 2.88e+05)
              cpu = 0:00:06.6 real = 0:00:06.0 mem = 1323.6M
Iteration  6: Total net bbox = 4.863e+05 (2.34e+05 2.52e+05)
              Est.  stn bbox = 7.286e+05 (3.60e+05 3.68e+05)
              cpu = 0:00:07.3 real = 0:00:07.0 mem = 1329.8M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  7: Total net bbox = 7.838e+05 (4.24e+05 3.60e+05)
              Est.  stn bbox = 1.049e+06 (5.65e+05 4.83e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1380.0M
Iteration  8: Total net bbox = 7.838e+05 (4.24e+05 3.60e+05)
              Est.  stn bbox = 1.049e+06 (5.65e+05 4.83e+05)
              cpu = 0:00:07.8 real = 0:00:08.0 mem = 1396.7M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  9: Total net bbox = 7.977e+05 (4.32e+05 3.66e+05)
              Est.  stn bbox = 1.056e+06 (5.70e+05 4.86e+05)
              cpu = 0:00:06.4 real = 0:00:07.0 mem = 1396.7M
Iteration 10: Total net bbox = 7.977e+05 (4.32e+05 3.66e+05)
              Est.  stn bbox = 1.056e+06 (5.70e+05 4.86e+05)
              cpu = 0:00:08.6 real = 0:00:08.0 mem = 1396.7M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration 11: Total net bbox = 7.958e+05 (4.31e+05 3.65e+05)
              Est.  stn bbox = 1.051e+06 (5.67e+05 4.83e+05)
              cpu = 0:00:06.0 real = 0:00:06.0 mem = 1396.7M
Iteration 12: Total net bbox = 7.958e+05 (4.31e+05 3.65e+05)
              Est.  stn bbox = 1.051e+06 (5.67e+05 4.83e+05)
              cpu = 0:00:08.6 real = 0:00:09.0 mem = 1396.7M
Iteration 13: Total net bbox = 8.048e+05 (4.35e+05 3.69e+05)
              Est.  stn bbox = 1.055e+06 (5.70e+05 4.85e+05)
              cpu = 0:00:10.8 real = 0:00:10.0 mem = 1396.7M
Iteration 14: Total net bbox = 8.048e+05 (4.35e+05 3.69e+05)
              Est.  stn bbox = 1.055e+06 (5.70e+05 4.85e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1396.7M
*** cost = 8.048e+05 (4.35e+05 3.69e+05) (cpu for global=0:01:10) real=0:01:10***
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
<CMD> reset_path_group
<CMD> set_global _is_ipo_interactive_path_groups 0
Solver runtime cpu: 0:00:40.7 real: 0:00:40.6
Core Placement runtime cpu: 0:00:43.3 real: 0:00:44.0
<CMD> scanReorder
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:30 mem=1412.7M) ***
Total net bbox length = 8.048e+05 (4.355e+05 3.693e+05) (ext = 2.849e+05)
Move report: Detail placement moves 34262 insts, mean move: 1.12 um, max move: 30.31 um
	Max move on inst (U50433): (103.39, 234.19) --> (91.39, 215.88)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1412.7MB
Summary Report:
Instances move: 34262 (out of 34262 movable)
Instances flipped: 0
Mean displacement: 1.12 um
Max displacement: 30.31 um (Instance: U50433) (103.389, 234.188) -> (91.39, 215.88)
	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XNOR2_X1
Total net bbox length = 7.859e+05 (4.150e+05 3.709e+05) (ext = 2.843e+05)
Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1412.7MB
*** Finished refinePlace (0:02:33 mem=1412.7M) ***
*** End of Placement (cpu=0:01:15, real=0:01:17, mem=1412.7M) ***
default core: bins with density > 0.750 = 30.25 % ( 160 / 529 )
Density distribution unevenness ratio = 5.758%
*** Free Virtual Timing Model ...(mem=1412.7M)
<CMD> setDelayCalMode -engine aae
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.3141 -from {0x524 0x527} -to 0x528 -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.3141 -from {0x52b 0x52e} -to 0x52f -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.3141 -from 0x531 -to 0x532
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.3141 -from 0x535 -to 0x536
<CMD> setPathGroupOptions reg2reg_tmp.3141 -effortLevel high
Effort level <high> specified for reg2reg_tmp.3141 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1387.96)
Total number of fetched objects 43415
End delay calculation. (MEM=1372.69 CPU=0:00:05.1 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1372.69 CPU=0:00:05.7 REAL=0:00:06.0)
<CMD> reset_path_group -name reg2out_tmp.3141
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.3141
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.3141
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.3141
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> congRepair
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1357.95 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1357.95 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42391  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42391 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42391 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 0.22% V. EstWL: 7.040474e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       251( 0.42%)         7( 0.01%)   ( 0.43%) 
[NR-eGR]  metal3  (3)        73( 0.12%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]  metal4  (4)       316( 0.53%)         7( 0.01%)   ( 0.54%) 
[NR-eGR]  metal5  (5)        54( 0.09%)         1( 0.00%)   ( 0.09%) 
[NR-eGR]  metal6  (6)        91( 0.15%)         0( 0.00%)   ( 0.15%) 
[NR-eGR]  metal7  (7)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              791( 0.16%)        15( 0.00%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.04% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.04% V
Early Global Route congestion estimation runtime: 0.50 seconds, mem = 1366.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1365.96 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1365.96 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1365.96 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1365.96 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1365.96 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1365.96 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 136291
[NR-eGR] metal2  (2V) length: 1.412866e+05um, number of vias: 162880
[NR-eGR] metal3  (3H) length: 2.614211e+05um, number of vias: 72938
[NR-eGR] metal4  (4V) length: 1.203329e+05um, number of vias: 21118
[NR-eGR] metal5  (5H) length: 8.427003e+04um, number of vias: 17153
[NR-eGR] metal6  (6V) length: 1.037856e+05um, number of vias: 2748
[NR-eGR] metal7  (7H) length: 1.335639e+04um, number of vias: 1285
[NR-eGR] metal8  (8V) length: 1.453610e+04um, number of vias: 20
[NR-eGR] metal9  (9H) length: 8.400000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.389970e+05um, number of vias: 414433
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.414850e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.64 seconds, mem = 1366.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:01.2, real=0:00:01.0)
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
**placeDesign ... cpu = 0: 1:34, real = 0: 1:35, mem = 1278.0M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD_INTERNAL> spInternalUse tdgp clearSkpData
Tdgp not successfully inited but do clear! skip clearing
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> setPlaceMode -reset -resetCombineRFLevel
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> fit
<CMD> zoomBox -114.69250 97.61300 372.33300 293.28000
<CMD> zoomBox -83.34300 113.96600 330.62900 280.28300
<CMD> zoomBox -29.55400 136.53650 269.54100 256.70100
<CMD> zoomBox -8.54800 145.35150 245.68350 247.49150
<CMD> zoomBox 65.59500 176.46300 161.47950 214.98550
<CMD> zoomBox 90.56900 186.94300 133.11550 204.03650
<CMD> zoomBox 96.21250 188.85900 126.95250 201.20900
<CMD> zoomBox 100.28950 190.24300 122.49950 199.16600
<CMD> zoomBox 101.89150 190.78700 120.77000 198.37150
<CMD> zoomBox 97.11400 188.83750 123.24350 199.33550
<CMD> zoomBox 86.24850 184.32800 128.79650 201.42200
<CMD> zoomBox 76.13650 180.06300 135.02650 203.72250
<CMD> zoomBox 69.70600 177.35050 138.98850 205.18550
<CMD> zoomBox 62.14050 174.15950 143.64950 206.90650
<CMD> fit
<CMD> zoomBox -227.56400 3.48200 565.47500 322.09300
<CMD> zoomBox -171.40050 21.27300 502.68300 292.09250
<CMD> zoomBox -123.66100 36.39550 449.31000 266.59200
<CMD> zoomBox -48.59100 60.17550 365.38100 226.49250
<CMD> zoomBox 5.64700 77.35600 304.74200 197.52050
<CMD> zoomBox 26.82850 84.06600 281.06000 186.20600
<CMD> zoomBox 44.83300 89.76950 260.93000 176.58850
<CMD> zoomBox 73.14500 98.73800 229.27550 161.46500
<CMD> zoomBox 84.20250 102.24050 216.91350 155.55850
<CMD> zoomBox 93.60150 105.21800 206.40550 150.53800
<CMD> zoomBox 101.59050 107.74850 197.47400 146.27050
<CMD> zoomBox 114.15250 111.72750 183.42900 139.56000
<CMD> zoomBox 123.22850 114.60250 173.28200 134.71200
<CMD> zoomBox 134.52400 118.18050 160.65300 128.67800
<CMD> zoomBox 139.28300 119.68800 155.33100 126.13550
<CMD> zoomBox 141.38550 120.35400 152.98050 125.01250
<CMD> zoomBox 143.49750 121.02300 150.61850 123.88400
<CMD> zoomBox 144.43000 121.31800 149.57550 123.38550
<CMD> zoomBox 144.79350 121.43350 149.16800 123.19100
<CMD> zoomBox 145.10300 121.53150 148.82150 123.02550
<CMD> zoomBox 145.36600 121.61500 148.52700 122.88500
<CMD> zoomBox 145.58950 121.68600 148.27650 122.76550
<CMD> zoomBox 145.10200 121.53100 148.82150 123.02550
<CMD> fit
<CMD> zoomBox -69.30350 43.49000 503.66750 273.68650
<CMD> zoomBox 71.60900 79.36600 423.48550 220.73550
<CMD> fit
<CMD> zoomBox -119.34700 37.62750 554.73550 308.44650
<CMD> zoomBox 7.36900 77.12350 494.39450 272.79050
<CMD> zoomBox 212.26600 140.35400 395.94950 214.15050
<CMD> zoomBox 233.13900 146.41400 389.27000 209.14100
<CMD> zoomBox 252.40900 157.25600 365.21400 202.57650
<CMD> zoomBox 259.52100 161.17600 355.40550 199.69850
<CMD> fit
<CMD> zoomBox -249.72550 37.81900 543.31300 356.43000
<CMD> zoomBox -177.66150 123.45400 395.31050 353.65100
<CMD> zoomBox -125.28400 181.11650 288.68900 347.43400
<CMD> zoomBox -102.40000 203.08950 249.47700 344.45950
<CMD> zoomBox -65.09450 237.07000 189.13700 339.21000
<CMD> zoomBox -22.90100 271.01700 133.22950 333.74400
<CMD> zoomBox -4.26650 286.00950 108.53850 331.33000
<CMD> zoomBox 6.90200 296.53600 88.40400 329.28000
<CMD> zoomBox -4.26650 286.00950 108.53850 331.33000
<CMD> zoomBox -19.72600 271.44000 136.40700 334.16800
<CMD> zoomBox -41.12200 251.27500 174.97850 338.09550
<CMD> zoomBox -54.72850 238.45150 199.50750 340.59300
<CMD> zoomBox -92.04500 207.45250 259.83850 348.82500
<CMD> zoomBox -145.68350 165.17550 341.35350 360.84750
<CMD> zoomBox -179.87900 138.29050 393.10700 368.49300
<CMD> zoomBox -220.10750 106.66100 453.99350 377.48750
<CMD> zoomBox -267.43500 69.45000 525.62500 388.06950
<CMD> zoomBox -2.23250 99.90300 411.75000 266.22450
<CMD> zoomBox 87.24300 128.85200 341.48100 230.99450
<CMD> zoomBox 141.61700 146.20950 297.75150 208.93800
<CMD> zoomBox 182.76150 158.61100 264.26600 191.35600
<CMD> zoomBox 141.97900 146.93800 298.11750 209.66800
<CMD> fit
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> ui_view_box
<CMD> ui_view_box
<CMD> dbquery -area {-294.733 -17.038 638.253 357.798} -objType inst
<CMD> dbquery -area {-294.733 -17.038 638.253 357.798} -objType regular
<CMD> dbquery -area {-294.733 -17.038 638.253 357.798} -objType special
**WARN: (IMPSYT-13094):	There are more than 20000 objects inside the view box. We do not recommand to use layout 3D.
<CMD> setDrawView place
<CMD> ui_view_box
<CMD> ui_view_box
<CMD> dbquery -area {-294.733 -17.038 638.253 357.798} -objType inst
<CMD> dbquery -area {-294.733 -17.038 638.253 357.798} -objType regular
<CMD> dbquery -area {-294.733 -17.038 638.253 357.798} -objType special
**WARN: (IMPSYT-13094):	There are more than 20000 objects inside the view box. We do not recommand to use layout 3D.
<CMD> setLayerPreference node_gird -isVisible 1
<CMD> setLayerPreference node_gird -isVisible 0
<CMD> setLayerPreference node_gird -isVisible 1
<CMD> setLayerPreference node_gird -isVisible 0
<CMD> setLayerPreference allLayers -isVisible 0
<CMD> setLayerPreference allLayers -isVisible 1
<CMD> setLayerPreference allLayers -isSelectable 0
<CMD> setLayerPreference allLayers -isSelectable 1
<CMD> setLayerPreference allLayers -isVisible 0
<CMD> setLayerPreference allLayers -isVisible 1
<CMD> setLayerPreference allLayers -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference allLayers -isVisible 1
<CMD> setLayerPreference allLayers -isVisible 0
<CMD> setLayerPreference node_module -isVisible 1
<CMD> setLayerPreference node_module -isVisible 0
<CMD> setLayerPreference node_inst -isVisible 1
<CMD> zoomBox 51.51100 64.75550 538.53550 260.42200
<CMD> zoomBox 127.47400 87.61000 479.35000 228.97950
<CMD> zoomBox 237.49750 120.71300 393.62700 183.43950
<CMD> zoomBox 261.84950 128.04000 374.65350 173.36000
<CMD> zoomBox 286.31450 135.40100 355.59100 163.23350
<CMD> zoomBox 292.15550 137.15850 351.04050 160.81600
<CMD> zoomBox 301.33950 139.92150 343.88500 157.01450
<CMD> zoomBox 304.92600 141.00050 341.09050 155.53000
<CMD> zoomBox 307.97500 141.91800 338.71500 154.26800
<CMD> zoomBox 310.57550 142.68900 336.70450 153.18650
<CMD> zoomBox 301.31500 139.94450 343.86300 157.03850
<CMD> zoomBox 279.34000 133.43200 360.84900 166.17900
<CMD> zoomBox 250.45350 124.87100 383.17700 178.19400
<CMD> zoomBox 181.90450 104.55600 436.16250 206.70650
<CMD> zoomBox 126.82350 88.23200 478.73750 229.61700
<CMD> zoomBox 91.79500 77.85100 505.81250 244.18650
<CMD> zoomBox 50.58600 65.63800 537.66550 261.32700
<CMD> zoomBox 2.10400 51.27000 575.13950 281.49250
<CMD> fit
<CMD> setLayerPreference node_inst -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_blockage -isVisible 1
<CMD> setLayerPreference node_blockage -isVisible 0
<CMD> setLayerPreference node_row -isVisible 1
<CMD> setLayerPreference node_row -isVisible 0
<CMD> setLayerPreference node_floorplan -isVisible 1
<CMD> setLayerPreference node_floorplan -isVisible 0
<CMD> setLayerPreference node_partition -isVisible 1
<CMD> setLayerPreference node_partition -isVisible 0
<CMD> setLayerPreference node_power -isVisible 1
<CMD> setLayerPreference node_power -isVisible 0
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> fit
<CMD> setLayerPreference node_overlay -isVisible 0
<CMD> setLayerPreference node_track -isVisible 1
<CMD> setLayerPreference node_track -isVisible 0
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference node_route -isVisible 1
<CMD> setLayerPreference node_route -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_bump -isVisible 1
<CMD> setLayerPreference node_misc -isVisible 1
<CMD> setLayerPreference node_misc -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference node_inst -isVisible 1
<CMD> setLayerPreference node_module -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_blockage -isVisible 1
<CMD> setLayerPreference node_row -isVisible 1
<CMD> setLayerPreference node_floorplan -isVisible 1
<CMD> setLayerPreference node_partition -isVisible 1
<CMD> setLayerPreference node_power -isVisible 1
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> fit
<CMD> setLayerPreference node_track -isVisible 1
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference node_route -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_gird -isVisible 1
<CMD> setLayerPreference node_gird -isVisible 0
<CMD> zoomBox -3.18750 27.90450 569.78250 258.10050
<CMD> zoomBox 138.60300 77.14900 437.69750 197.31300
<CMD> zoomBox 179.41250 88.58850 395.50850 175.40700
<CMD> zoomBox 195.31850 93.05600 379.00050 166.85200
<CMD> zoomBox 230.09950 102.54850 342.90350 147.86850
<CMD> zoomBox 179.41100 88.71500 395.50950 175.53450
<CMD> zoomBox 138.68150 77.59950 437.78000 197.76500
<CMD> zoomBox 46.45950 52.43100 533.49200 248.10100
<CMD> setLayerPreference node_overlay -isVisible 0
<CMD> zoomBox -189.56100 10.85050 603.49050 329.46650
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> zoomBox 49.35100 55.26900 401.23350 196.64100
<CMD> zoomBox 5.40350 47.07450 419.38300 213.39450
<CMD> zoomBox -46.29950 37.43350 440.73550 233.10450
<CMD> zoomBox -262.87750 -2.95100 530.17900 315.66700
<CMD> zoomBox -361.92400 -21.41950 571.08350 353.42500
<CMD> zoomBox -262.87750 -2.95100 530.17900 315.66700
<CMD> zoomBox -178.68800 12.74700 495.41000 283.57250
<CMD> zoomBox -107.12800 26.09050 465.85650 256.29250
<CMD> zoomBox -46.30150 37.43250 440.73600 233.10450
<CMD> zoomBox 49.34900 55.26800 401.23400 196.64100
<CMD> zoomBox 86.70450 62.23300 385.80700 182.40050
<CMD> zoomBox 145.44550 73.18600 361.54800 160.00700
<CMD> zoomBox 168.38650 77.46350 352.07350 151.26150
<CMD> zoomBox 187.88600 81.09950 344.02050 143.82800
<CMD> zoomBox 204.46050 84.19000 337.17550 137.50950
<CMD> zoomBox 218.54950 86.81700 331.35700 132.13850
<CMD> zoomBox 240.70350 90.94800 322.20750 123.69300
<CMD> zoomBox 249.35600 92.56150 318.63400 120.39450
<CMD> zoomBox 256.71050 93.93300 315.59650 117.59100
<CMD> zoomBox 262.96150 95.09850 313.01500 115.20800
<CMD> zoomBox 268.27500 96.08950 310.82050 113.18250
<CMD> zoomBox 272.79150 96.93150 308.95550 111.46050
<CMD> zoomBox 276.63050 97.64700 307.37000 109.99700
<CMD> zoomBox 282.66700 98.77250 304.87700 107.69550
<CMD> zoomBox 285.02500 99.21200 303.90350 106.79650
<CMD> zoomBox 290.18050 100.17300 301.77450 104.83100
<CMD> zoomBox 294.10250 100.90450 300.15500 103.33600
<CMD> zoomBox 294.74500 101.02400 299.88950 103.09100
<CMD> zoomBox 295.29050 101.12600 299.66400 102.88300
<CMD> zoomBox 295.75450 101.21250 299.47200 102.70600
<CMD> zoomBox 296.14900 101.28600 299.30900 102.55550
<CMD> zoomBox 297.01150 101.44650 298.95300 102.22650
<CMD> zoomBox 297.21750 101.48500 298.86800 102.14800
<CMD> zoomBox 297.39250 101.51750 298.79550 102.08100
<CMD> zoomBox 297.66750 101.56850 298.68200 101.97600
<CMD> zoomBox 297.82500 101.60300 298.55800 101.89750
<CMD> zoomBox 297.93850 101.62800 298.46850 101.84100
<CMD> zoomBox 298.05150 101.65250 298.37900 101.78400
<CMD> zoomBox 298.07850 101.65850 298.35750 101.77050
<CMD> zoomBox 298.10150 101.66350 298.33900 101.75900
<CMD> zoomBox 298.12150 101.66800 298.32350 101.74900
<CMD> zoomBox 298.15200 101.67450 298.29900 101.73350
<CMD> zoomBox 298.16400 101.67700 298.28950 101.72750
<CMD> zoomBox 298.17450 101.67950 298.28150 101.72250
<CMD> zoomBox 298.18350 101.68150 298.27450 101.71800
<CMD> zoomBox 298.20750 101.68650 298.25600 101.70600
<CMD> zoomBox 298.21950 101.68900 298.24600 101.69950
<CMD> zoomBox 298.22150 101.68950 298.24450 101.69850
<CMD> fit
<CMD> zoomBox -68.48300 40.50550 418.54200 236.17250
<CMD> zoomBox 0.08200 57.94450 351.95800 199.31400
<CMD> zoomBox 26.85950 64.70350 325.95400 184.86750
<CMD> zoomBox 85.41250 79.48250 269.09400 153.27850
<CMD> zoomBox 99.38950 83.01050 255.52000 145.73750
<CMD> zoomBox 121.37000 88.55850 234.17500 133.87900
<CMD> zoomBox 129.95400 90.72500 225.83850 129.24750
<CMD> zoomBox 148.72450 95.46300 207.61050 119.12100
<CMD> zoomBox 153.20550 96.59400 203.25900 116.70350
<CMD> zoomBox 163.00350 99.06700 193.74350 111.41700
<CMD> zoomBox 170.45750 100.94850 186.50450 107.39550
<CMD> zoomBox 173.58650 101.72300 183.44200 105.68250
<CMD> zoomBox 175.50400 102.19850 181.55750 104.63050
<CMD> zoomBox 176.35050 102.40850 180.72500 104.16600
<CMD> zoomBox 174.96400 102.06450 182.08700 104.92600
<CMD> zoomBox 172.70600 101.50400 184.30500 106.16400
<CMD> zoomBox 165.37000 99.68350 191.51250 110.18650
<CMD> zoomBox 153.29550 96.68800 203.37650 116.80850
<CMD> zoomBox 143.59200 94.28100 212.90950 122.13000
<CMD> zoomBox 111.57600 86.33850 244.36700 139.68850
<CMD> zoomBox 85.85000 79.95650 269.64450 153.79750
<CMD> zoomBox 27.59900 65.50650 326.87900 185.74500
<CMD> zoomBox -110.63050 31.21700 462.69650 261.55650
<CMD> zoomBox -221.70200 3.66400 571.83100 322.47350
<CMD> zoomBox -292.33600 -13.85750 641.23250 361.21250
<CMD> zoomBox -221.70250 3.66400 571.83100 322.47350
<CMD> setLayerPreference node_inst -isVisible 0
<CMD> setLayerPreference node_inst -isVisible 1
<CMD> setLayerPreference node_inst -isVisible 0
<CMD> setLayerPreference node_module -isVisible 0
<CMD> setLayerPreference node_module -isVisible 1
<CMD> setLayerPreference node_module -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_blockage -isVisible 0
<CMD> setLayerPreference node_blockage -isVisible 1
<CMD> setLayerPreference node_blockage -isVisible 0
<CMD> setLayerPreference node_row -isVisible 0
<CMD> zoomBox -133.39050 17.85900 541.11350 288.84750
<CMD> zoomBox -222.28550 3.43100 571.24900 322.24100
<CMD> zoomBox -326.31950 -15.18550 607.25050 359.88500
<CMD> setLayerPreference node_row -isVisible 1
<CMD> setLayerPreference node_row -isVisible 0
<CMD> setLayerPreference node_floorplan -isVisible 0
<CMD> setLayerPreference node_floorplan -isVisible 1
<CMD> setLayerPreference node_floorplan -isVisible 0
<CMD> setLayerPreference node_partition -isVisible 0
<CMD> setLayerPreference node_power -isVisible 0
<CMD> setLayerPreference node_track -isVisible 0
<CMD> setLayerPreference node_track -isVisible 1
<CMD> setLayerPreference node_track -isVisible 0
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference node_route -isVisible 0
<CMD> setLayerPreference node_route -isVisible 1
<CMD> setLayerPreference node_route -isVisible 0
<CMD> setLayerPreference node_route -isVisible 1
<CMD> setLayerPreference wire -isVisible 0
<CMD> setLayerPreference wire -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_bump -isVisible 0
<CMD> setLayerPreference node_bump -isVisible 1
<CMD> setLayerPreference node_bump -isVisible 0
<CMD> setLayerPreference node_misc -isVisible 1
<CMD> setLayerPreference node_misc -isVisible 0
<CMD> setLayerPreference node_misc -isVisible 1
<CMD> fit
<CMD> fit
<CMD> checkDesign -io -netlist -physicalLibrary -powerGround -tieHilo -timingLibrary -spef -floorplan -place -outdir checkDesign
Begin checking placement ... (start mem=1403.1M, init mem=1427.1M)
*info: Recommended don't use cell = 0           
*info: Placed = 34262         
*info: Unplaced = 0           
Placement Density:68.68%(71206/103676)
Placement Density (including fixed std cells):68.68%(71206/103676)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1427.1M)
############################################################################
# Innovus Netlist Design Rule Check
# Sun Apr  6 16:31:35 2025

############################################################################
Design: MAC_512

------ Design Summary:
Total Standard Cell Number   (cells) : 34262
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 71206.34
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 34262
Number of Non-uniquified Insts : 34262
Number of Nets                 : 42649
Average number of Pins per Net : 3.22
Maximum number of Pins in Net  : 769

------ I/O Port summary

Number of Primary I/O Ports    : 771
Number of Input Ports          : 259
Number of Output Ports         : 512
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 771
**WARN: (IMPREPO-202):	There are 771 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 0
Number of High Fanout nets (>50)               : 330
**WARN: (IMPREPO-227):	There are 330 High Fanout nets (>50).
**WARN: (IMPREPO-213):	There are 771 I/O Pins connected to Non-IO Insts.
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/MAC_512.main.htm.ascii

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> fit
Save Adaptive View Pruning View Names to Text file
<CMD> freeDesign
-process 90
##  Process: 90            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Free PSO.
Cleaning up the current multi-corner RC extraction setup.
Design MAC_512 was changed but not saved - it will be overwritten.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 1195.562M, initial mem = 268.238M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
<CMD> zoomBox -643.73400 -110.44000 1181.55000 927.17000
<CMD> init_design
**ERROR: (IMPIMEX-3):	There is no verilog netlist found in init_verilog. The variable is either not specified or specified incorrectly. Check the location of Verilog file in the global file.

<CMD> set init_verilog MAC_512.vg
<CMD> set init_top_cell MAC_512
<CMD> set init_mmmc_file MAC_512.view
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> set init_lef_file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_settop 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> set timing_enable_default_delay_arc 1
<CMD> init_design
#% Begin Load MMMC data ... (date=04/06 17:05:38, mem=876.7M)
#% End Load MMMC data ... (date=04/06 17:05:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=876.7M, current mem=876.7M)

Loading LEF file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Sun Apr  6 17:05:38 2025
viaInitial ends at Sun Apr  6 17:05:38 2025

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from MAC_512.view
Reading worst timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_worst_low_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading fast timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_fast_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=-1.0M, fe_cpu=5.11min, fe_real=72.10min, fe_mem=1196.7M) ***
#% Begin Load netlist data ... (date=04/06 17:05:41, mem=858.4M)
*** Begin netlist parsing (mem=1196.7M) ***
Created 134 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'MAC_512.vg'

*** Memory Usage v#1 (Current mem = 1196.664M, initial mem = 268.238M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=1196.7M) ***
#% End Load netlist data ... (date=04/06 17:05:41, total cpu=0:00:00.2, real=0:00:00.0, peak res=864.4M, current mem=864.4M)
Set top cell to MAC_512.
Hooked 268 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell MAC_512 ...
*** Netlist is unique.
** info: there are 269 modules.
** info: there are 35970 stdCell insts.

*** Memory Usage v#1 (Current mem = 1202.672M, initial mem = 268.238M) ***
*info: set bottom ioPad orient R0
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: analysis view fast not found, use default_view_setup
**WARN: analysis view worst not found, use default_view_setup
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: worst
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: fast
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'MAC_512.sdc' ...
Current (total cpu=0:05:07, real=1:12:07, peak res=1206.6M, current mem=1064.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File MAC_512.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File MAC_512.sdc, Line 524).

INFO (CTE): Reading of timing constraints file MAC_512.sdc completed, with 2 WARNING
WARNING (CTE-25): Line: 9 of File MAC_512.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1075.6M, current mem=1075.6M)
Current (total cpu=0:05:07, real=1:12:07, peak res=1206.6M, current mem=1075.6M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
<CMD> loadFPlan MAC_512.fp
Reading floorplan file - MAC_512.fp (mem = 1375.6M).
#% Begin Load floorplan data ... (date=04/06 17:05:48, mem=1076.5M)
*info: reset 44357 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 687040 681520)
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file MAC_512.fp.spr (Created by Innovus v20.10-p004_1 on Sun Apr  6 00:49:54 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1076.5M, current mem=1076.5M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#% End Load floorplan data ... (date=04/06 17:05:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=1076.7M, current mem=1076.7M)
<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process             45
setExtractRCMode -coupling_c_th    0.1
setExtractRCMode -relative_c_th    1
setExtractRCMode -total_c_th       0
setAnalysisMode -clkSrcPath        true
setAnalysisMode -clockPropagation  sdcControl
setAnalysisMode -virtualIPO        false

*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1408.63 CPU=0:00:00.0 REAL=0:00:00.0) 

*summary: 1708 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.6) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 29889 (70.1%) nets
3		: 10734 (25.2%) nets
4     -	14	: 1675 (3.9%) nets
15    -	39	: 19 (0.0%) nets
40    -	79	: 130 (0.3%) nets
80    -	159	: 195 (0.5%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 3 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=34262 (0 fixed + 34262 movable) #buf cell=0 #inv cell=2003 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=42647 #term=137318 #term/net=3.22, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=771
stdCell: 34262 single + 0 double + 0 multi
Total standard cell length = 50.8617 (mm), area = 0.0712 (mm^2)
Average module density = 0.687.
Density for the design = 0.687.
       = stdcell_area 267693 sites (71206 um^2) / alloc_area 389758 sites (103676 um^2).
Pin Density = 0.3523.
            = total # of pins 137318 / total area 389758.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Init WL Bound For Global Placement... 
Iteration  1: Total net bbox = 7.182e-09 (3.35e-09 3.83e-09)
              Est.  stn bbox = 7.730e-09 (3.44e-09 4.29e-09)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1429.2M
Iteration  2: Total net bbox = 7.182e-09 (3.35e-09 3.83e-09)
              Est.  stn bbox = 7.730e-09 (3.44e-09 4.29e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1429.2M
*** Finished SKP initialization (cpu=0:00:04.4, real=0:00:04.0)***
Iteration  3: Total net bbox = 3.564e+04 (1.84e+04 1.72e+04)
              Est.  stn bbox = 4.291e+04 (2.22e+04 2.07e+04)
              cpu = 0:00:06.8 real = 0:00:07.0 mem = 1674.5M
Iteration  4: Total net bbox = 3.145e+05 (1.57e+05 1.57e+05)
              Est.  stn bbox = 5.302e+05 (2.62e+05 2.68e+05)
              cpu = 0:00:09.2 real = 0:00:09.0 mem = 1756.2M
Iteration  5: Total net bbox = 3.145e+05 (1.57e+05 1.57e+05)
              Est.  stn bbox = 5.302e+05 (2.62e+05 2.68e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1756.2M
Iteration  6: Total net bbox = 4.651e+05 (2.32e+05 2.33e+05)
              Est.  stn bbox = 7.092e+05 (3.51e+05 3.58e+05)
              cpu = 0:00:07.2 real = 0:00:07.0 mem = 1682.4M
Iteration  7: Total net bbox = 7.284e+05 (3.94e+05 3.34e+05)
              Est.  stn bbox = 9.929e+05 (5.27e+05 4.65e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1683.6M
Iteration  8: Total net bbox = 7.284e+05 (3.94e+05 3.34e+05)
              Est.  stn bbox = 9.929e+05 (5.27e+05 4.65e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1683.6M
Iteration  9: Total net bbox = 7.626e+05 (4.13e+05 3.50e+05)
              Est.  stn bbox = 1.026e+06 (5.47e+05 4.80e+05)
              cpu = 0:00:08.5 real = 0:00:08.0 mem = 1667.0M
Iteration 10: Total net bbox = 7.626e+05 (4.13e+05 3.50e+05)
              Est.  stn bbox = 1.026e+06 (5.47e+05 4.80e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1667.0M
Iteration 11: Total net bbox = 7.647e+05 (4.14e+05 3.51e+05)
              Est.  stn bbox = 1.030e+06 (5.49e+05 4.81e+05)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 1667.0M
Iteration 12: Total net bbox = 7.647e+05 (4.14e+05 3.51e+05)
              Est.  stn bbox = 1.030e+06 (5.49e+05 4.81e+05)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 1667.0M
Iteration 13: Total net bbox = 7.540e+05 (4.08e+05 3.46e+05)
              Est.  stn bbox = 1.009e+06 (5.38e+05 4.71e+05)
              cpu = 0:00:12.8 real = 0:00:12.0 mem = 1671.5M
Iteration 14: Total net bbox = 7.540e+05 (4.08e+05 3.46e+05)
              Est.  stn bbox = 1.009e+06 (5.38e+05 4.71e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1671.5M
Finished Global Placement (cpu=0:00:48.7, real=0:00:48.0, mem=1671.5M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:06:02 mem=1671.5M) ***
Total net bbox length = 7.540e+05 (4.080e+05 3.460e+05) (ext = 2.509e+05)
Move report: Detail placement moves 34262 insts, mean move: 1.07 um, max move: 27.88 um
	Max move on inst (U35225): (178.15, 107.08) --> (150.67, 106.68)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:04.0 MEM: 1688.3MB
Summary Report:
Instances move: 34262 (out of 34262 movable)
Instances flipped: 0
Mean displacement: 1.07 um
Max displacement: 27.88 um (Instance: U35225) (178.145, 107.085) -> (150.67, 106.68)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
Total net bbox length = 7.362e+05 (3.883e+05 3.479e+05) (ext = 2.503e+05)
Runtime: CPU: 0:00:03.2 REAL: 0:00:04.0 MEM: 1688.3MB
*** Finished refinePlace (0:06:05 mem=1688.3M) ***
*** Finished Initial Placement (cpu=0:00:53.9, real=0:00:54.0, mem=1688.3M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1688.30 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1688.30 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42391  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42391 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42391 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.09% H + 0.19% V. EstWL: 6.921922e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       276( 0.46%)        10( 0.02%)   ( 0.48%) 
[NR-eGR]  metal3  (3)       201( 0.34%)         9( 0.02%)   ( 0.35%) 
[NR-eGR]  metal4  (4)       444( 0.74%)         8( 0.01%)   ( 0.76%) 
[NR-eGR]  metal5  (5)       164( 0.27%)         0( 0.00%)   ( 0.27%) 
[NR-eGR]  metal6  (6)        97( 0.16%)         3( 0.01%)   ( 0.17%) 
[NR-eGR]  metal7  (7)        10( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total             1192( 0.24%)        30( 0.01%)   ( 0.24%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.04% V
[NR-eGR] Overflow after Early Global Route 0.03% H + 0.05% V
Early Global Route congestion estimation runtime: 0.49 seconds, mem = 1688.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 0.44 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1688.30 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1688.30 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1688.30 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1688.30 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1688.30 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 1688.30 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 136291
[NR-eGR] metal2  (2V) length: 1.401456e+05um, number of vias: 163282
[NR-eGR] metal3  (3H) length: 2.520075e+05um, number of vias: 72460
[NR-eGR] metal4  (4V) length: 1.219617e+05um, number of vias: 22459
[NR-eGR] metal5  (5H) length: 8.557188e+04um, number of vias: 18648
[NR-eGR] metal6  (6V) length: 1.012774e+05um, number of vias: 3035
[NR-eGR] metal7  (7H) length: 1.394248e+04um, number of vias: 1465
[NR-eGR] metal8  (8V) length: 1.332295e+04um, number of vias: 8
[NR-eGR] metal9  (9H) length: 3.360000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.282329e+05um, number of vias: 417648
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.511370e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.65 seconds, mem = 1688.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.2, real=0:00:01.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0:57, real = 0: 0:57, mem = 1488.3M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1220.8M, totSessionCpu=0:06:07 **
**WARN: (IMPOPT-576):	771 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	A_in[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[118] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[117] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[116] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[115] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[114] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[113] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[112] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[111] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[110] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[109] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[108] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1226.8M, totSessionCpu=0:06:07 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1503.98 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1535.85 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1535.85 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42391  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42391 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42391 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.11% H + 0.16% V. EstWL: 7.155106e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       314( 0.53%)        17( 0.03%)   ( 0.55%) 
[NR-eGR]  metal3  (3)       195( 0.33%)         9( 0.02%)   ( 0.34%) 
[NR-eGR]  metal4  (4)       456( 0.76%)         8( 0.01%)   ( 0.78%) 
[NR-eGR]  metal5  (5)       139( 0.23%)         1( 0.00%)   ( 0.23%) 
[NR-eGR]  metal6  (6)       101( 0.17%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]  metal7  (7)        15( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total             1220( 0.24%)        35( 0.01%)   ( 0.25%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.03% H + 0.03% V
[NR-eGR] Overflow after Early Global Route 0.03% H + 0.04% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1545.23 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1545.23 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1545.23 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1545.23 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1545.23 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1545.23 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 136291
[NR-eGR] metal2  (2V) length: 1.466840e+05um, number of vias: 164152
[NR-eGR] metal3  (3H) length: 2.594662e+05um, number of vias: 72044
[NR-eGR] metal4  (4V) length: 1.247793e+05um, number of vias: 22396
[NR-eGR] metal5  (5H) length: 8.760236e+04um, number of vias: 18599
[NR-eGR] metal6  (6V) length: 1.051669e+05um, number of vias: 3059
[NR-eGR] metal7  (7H) length: 1.400334e+04um, number of vias: 1453
[NR-eGR] metal8  (8V) length: 1.432665e+04um, number of vias: 10
[NR-eGR] metal9  (9H) length: 4.200000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.520329e+05um, number of vias: 418004
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.052180e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.26 sec, Real: 1.26 sec, Curr Mem: 1545.23 MB )
Extraction called for design 'MAC_512' of instances=34262 and nets=42649 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1545.234M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1545.23)
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 43415
End delay calculation. (MEM=1604.73 CPU=0:00:05.5 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1577.66 CPU=0:00:06.5 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:06:17 mem=1577.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.696  |
|           TNS (ns):| -2911.0 |
|    Violating Paths:|   509   |
|          All Paths:|  2048   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    353 (353)     |   -0.504   |    353 (353)     |
|   max_tran     |  14637 (65504)   |   -2.265   |  14637 (69875)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.682%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1270.4M, totSessionCpu=0:06:18 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1531.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1531.9M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:18.9/1:14:06.5 (0.1), mem = 1532.9M

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:06:21.0/1:14:08.6 (0.1), mem = 1710.1M
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:21.3/1:14:08.9 (0.1), mem = 1629.1M
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    68.68%|        -|  -7.696|-2910.958|   0:00:00.0| 1648.1M|
|    68.68%|        -|  -7.696|-2910.958|   0:00:00.0| 1667.2M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1667.2M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:06:23.4/1:14:11.1 (0.1), mem = 1648.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:23.5/1:14:11.2 (0.1), mem = 1648.1M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| 17340| 77522|    -2.30|   364|   364|    -0.52|     0|     0|     0|     0|    -7.70| -2910.96|       0|       0|       0|  68.68|          |         |
Dumping Information for Job 4 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
|     2|    29|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.57|  -116.01|     921|      43|      28|  70.02| 0:00:21.0|  1719.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.61|  -120.01|       2|       0|       2|  70.02| 0:00:00.0|  1720.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |        137 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:21.6 real=0:00:21.0 mem=1720.9M) ***

*** DrvOpt [finish] : cpu/real = 0:00:23.3/0:00:23.3 (1.0), totSession cpu/real = 0:06:46.8/1:14:34.5 (0.1), mem = 1701.8M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 1393.6M, totSessionCpu=0:06:47 **

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:47.1/1:14:34.8 (0.1), mem = 1655.8M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.614  TNS Slack -120.005 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  -0.614|-120.005|    70.02%|   0:00:00.0| 1674.9M|     worst|  default| acc_reg_reg[511]/D  |
|   0.000|   0.000|    70.03%|   0:00:03.0| 1722.6M|        NA|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=1722.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=1722.6M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |        138 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:06.7/0:00:06.7 (1.0), totSession cpu/real = 0:06:53.8/1:14:41.5 (0.1), mem = 1703.5M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:54.3/1:14:42.0 (0.1), mem = 1678.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.03
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.03%|        -|   0.000|   0.000|   0:00:00.0| 1678.6M|
|    70.03%|      125|   0.000|   0.000|   0:00:02.0| 1721.3M|
|    70.03%|        0|   0.000|   0.000|   0:00:01.0| 1721.3M|
|    70.03%|        6|   0.000|   0.000|   0:00:01.0| 1721.3M|
|    70.03%|        0|   0.000|   0.000|   0:00:00.0| 1721.3M|
|    70.03%|        0|   0.000|   0.000|   0:00:00.0| 1721.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.03
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         13 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:05.0) (real = 0:00:05.0) **
*** AreaOpt [finish] : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:06:59.1/1:14:46.8 (0.1), mem = 1721.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:06, mem=1659.21M, totSessionCpu=0:06:59).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1691.59 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1691.59 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43362  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43362 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43362 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.10% V. EstWL: 7.039662e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       324( 0.54%)        12( 0.02%)         1( 0.00%)   ( 0.56%) 
[NR-eGR]  metal3  (3)       219( 0.37%)         3( 0.01%)         0( 0.00%)   ( 0.37%) 
[NR-eGR]  metal4  (4)       467( 0.78%)        10( 0.02%)         0( 0.00%)   ( 0.80%) 
[NR-eGR]  metal5  (5)       154( 0.26%)         1( 0.00%)         0( 0.00%)   ( 0.26%) 
[NR-eGR]  metal6  (6)       119( 0.20%)         0( 0.00%)         0( 0.00%)   ( 0.20%) 
[NR-eGR]  metal7  (7)         7( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1293( 0.26%)        26( 0.01%)         1( 0.00%)   ( 0.26%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.03% H + 0.05% V
[NR-eGR] Overflow after Early Global Route 0.03% H + 0.06% V
Early Global Route congestion estimation runtime: 0.55 seconds, mem = 1701.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.3, real=0:00:04.0)***
Iteration  7: Total net bbox = 6.076e+05 (3.02e+05 3.06e+05)
              Est.  stn bbox = 8.805e+05 (4.37e+05 4.43e+05)
              cpu = 0:00:05.9 real = 0:00:06.0 mem = 1948.9M
Iteration  8: Total net bbox = 6.052e+05 (3.00e+05 3.05e+05)
              Est.  stn bbox = 8.741e+05 (4.34e+05 4.40e+05)
              cpu = 0:00:03.8 real = 0:00:04.0 mem = 1929.9M
Iteration  9: Total net bbox = 5.974e+05 (2.96e+05 3.01e+05)
              Est.  stn bbox = 8.627e+05 (4.28e+05 4.34e+05)
              cpu = 0:00:07.0 real = 0:00:07.0 mem = 1932.8M
Iteration 10: Total net bbox = 6.154e+05 (3.05e+05 3.11e+05)
              Est.  stn bbox = 8.812e+05 (4.37e+05 4.44e+05)
              cpu = 0:00:14.8 real = 0:00:15.0 mem = 1935.6M
Iteration 11: Total net bbox = 6.066e+05 (2.99e+05 3.08e+05)
              Est.  stn bbox = 8.697e+05 (4.29e+05 4.40e+05)
              cpu = 0:00:06.5 real = 0:00:06.0 mem = 1938.5M
Move report: Timing Driven Placement moves 35233 insts, mean move: 11.51 um, max move: 118.53 um
	Max move on inst (U35225): (150.67, 106.68) --> (239.97, 135.91)

Finished Incremental Placement (cpu=0:00:43.6, real=0:00:43.0, mem=1938.5M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:07:44 mem=1939.3M) ***
Total net bbox length = 8.707e+05 (4.656e+05 4.051e+05) (ext = 2.525e+05)
Move report: Detail placement moves 35232 insts, mean move: 0.76 um, max move: 21.35 um
	Max move on inst (FE_OFC2_n3615): (62.27, 119.78) --> (41.42, 119.28)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 1939.3MB
Summary Report:
Instances move: 35232 (out of 35233 movable)
Instances flipped: 1
Mean displacement: 0.76 um
Max displacement: 21.35 um (Instance: FE_OFC2_n3615) (62.269, 119.78) -> (41.42, 119.28)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Total net bbox length = 8.529e+05 (4.455e+05 4.074e+05) (ext = 2.521e+05)
Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 1939.3MB
*** Finished refinePlace (0:07:47 mem=1939.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1939.27 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1939.27 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43362  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43362 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43362 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 7.219730e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       116( 0.19%)         2( 0.00%)   ( 0.20%) 
[NR-eGR]  metal3  (3)        46( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal4  (4)       223( 0.37%)         4( 0.01%)   ( 0.38%) 
[NR-eGR]  metal5  (5)        61( 0.10%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  metal6  (6)        26( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal7  (7)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              477( 0.10%)         6( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.50 seconds, mem = 1939.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1939.27 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1939.27 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1939.27 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1939.27 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1939.27 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 1939.27 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 138233
[NR-eGR] metal2  (2V) length: 1.453205e+05um, number of vias: 165669
[NR-eGR] metal3  (3H) length: 2.615046e+05um, number of vias: 73569
[NR-eGR] metal4  (4V) length: 1.255023e+05um, number of vias: 22987
[NR-eGR] metal5  (5H) length: 8.730045e+04um, number of vias: 18689
[NR-eGR] metal6  (6V) length: 1.092631e+05um, number of vias: 2942
[NR-eGR] metal7  (7H) length: 1.423781e+04um, number of vias: 1415
[NR-eGR] metal8  (8V) length: 1.455902e+04um, number of vias: 12
[NR-eGR] metal9  (9H) length: 5.040000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.576929e+05um, number of vias: 423516
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.401915e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.69 seconds, mem = 1939.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:48.8, real=0:00:49.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1939.3M)
Extraction called for design 'MAC_512' of instances=35233 and nets=43620 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1939.266M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:43, real = 0:01:43, mem = 1370.1M, totSessionCpu=0:07:50 **
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1728.45)
Total number of fetched objects 44386
End delay calculation. (MEM=1760.88 CPU=0:00:05.2 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1760.88 CPU=0:00:06.2 REAL=0:00:06.0)
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:58.3/1:15:45.8 (0.1), mem = 1776.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    93|  2834|    -0.24|    37|    37|    -0.02|     0|     0|     0|     0|    -0.12|   -16.28|       0|       0|       0|  70.03|          |         |
|     1|    11|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|    -1.57|     200|      14|      99|  70.18| 0:00:06.0|  1858.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|    -1.57|       0|       0|       0|  70.18| 0:00:00.0|  1858.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|    -1.57|       0|       0|       0|  70.18| 0:00:00.0|  1858.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         72 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:07.0 real=0:00:07.0 mem=1858.1M) ***

*** Starting refinePlace (0:08:08 mem=1858.1M) ***
Total net bbox length = 8.630e+05 (4.507e+05 4.123e+05) (ext = 2.521e+05)
Move report: Detail placement moves 645 insts, mean move: 0.33 um, max move: 2.35 um
	Max move on inst (U44478): (240.35, 84.28) --> (241.30, 82.88)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1858.1MB
Summary Report:
Instances move: 645 (out of 35447 movable)
Instances flipped: 0
Mean displacement: 0.33 um
Max displacement: 2.35 um (Instance: U44478) (240.35, 84.28) -> (241.3, 82.88)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
Total net bbox length = 8.631e+05 (4.508e+05 4.123e+05) (ext = 2.521e+05)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1858.1MB
*** Finished refinePlace (0:08:09 mem=1858.1M) ***
*** maximum move = 2.35 um ***
*** Finished re-routing un-routed nets (1858.1M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:02.0 mem=1858.1M) ***
*** DrvOpt [finish] : cpu/real = 0:00:11.1/0:00:11.1 (1.0), totSession cpu/real = 0:08:09.4/1:15:57.0 (0.1), mem = 1839.0M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.19min real=0.18min mem=1753.0M)                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.042  | -0.042  |  3.537  |
|           TNS (ns):| -1.568  | -1.568  |  0.000  |
|    Violating Paths:|   108   |   108   |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.180%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:03, real = 0:02:03, mem = 1414.0M, totSessionCpu=0:08:10 **
*** Timing NOT met, worst failing slack is -0.042
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:09.9/1:15:57.5 (0.1), mem = 1753.0M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.042 TNS Slack -1.569 Density 70.18
OptDebug: Start of Optimizer WNS Pass 0: default* WNS 3.537 TNS 0.000; reg2reg* WNS -0.042 TNS -1.569; HEPG WNS -0.042 TNS -1.569; all paths WNS -0.042 TNS -1.569
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.042|   -0.042|  -1.569|   -1.569|    70.18%|   0:00:00.0| 1772.1M|     worst|  reg2reg| acc_reg_reg[442]/D  |
|   0.012|    0.012|   0.000|    0.000|    70.18%|   0:00:00.0| 1833.9M|     worst|  reg2reg| acc_reg_reg[442]/D  |
|   0.012|    0.012|   0.000|    0.000|    70.18%|   0:00:00.0| 1833.9M|     worst|  reg2reg| acc_reg_reg[442]/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1833.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=1833.9M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 3.537 TNS 0.000; reg2reg* WNS 0.012 TNS 0.000; HEPG WNS 0.012 TNS 0.000; all paths WNS 0.012 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 70.18
*** Starting refinePlace (0:08:15 mem=1833.9M) ***
Total net bbox length = 8.631e+05 (4.508e+05 4.123e+05) (ext = 2.521e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1833.9MB
Summary Report:
Instances move: 0 (out of 35447 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.631e+05 (4.508e+05 4.123e+05) (ext = 2.521e+05)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1833.9MB
*** Finished refinePlace (0:08:16 mem=1833.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1833.9M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1833.9M) ***
** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 70.18
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         72 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=1833.9M) ***

*** SetupOpt [finish] : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 0:08:16.2/1:16:03.8 (0.1), mem = 1814.8M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:16.6/1:16:04.1 (0.1), mem = 1770.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.18
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.18%|        -|   0.000|   0.000|   0:00:00.0| 1770.9M|
|    70.18%|       46|   0.000|   0.000|   0:00:01.0| 1813.6M|
|    70.16%|       14|   0.000|   0.000|   0:00:00.0| 1814.7M|
|    70.15%|       29|   0.000|   0.000|   0:00:02.0| 1814.7M|
|    70.15%|        0|   0.000|   0.000|   0:00:00.0| 1814.7M|
|    70.15%|        0|   0.000|   0.000|   0:00:00.0| 1814.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.15
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         26 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:03.9) (real = 0:00:04.0) **
*** Starting refinePlace (0:08:21 mem=1814.7M) ***
Total net bbox length = 8.631e+05 (4.508e+05 4.123e+05) (ext = 2.521e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1814.7MB
Summary Report:
Instances move: 0 (out of 35423 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.631e+05 (4.508e+05 4.123e+05) (ext = 2.521e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1814.7MB
*** Finished refinePlace (0:08:21 mem=1814.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1814.7M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1814.7M) ***
*** AreaOpt [finish] : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:08:21.3/1:16:08.9 (0.1), mem = 1814.7M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1753.63M, totSessionCpu=0:08:21).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:21.6/1:16:09.2 (0.1), mem = 1753.6M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6|   131|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  70.15|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       5|       0|       5|  70.15| 0:00:00.0|  1855.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  70.15| 0:00:00.0|  1855.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         27 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=1855.0M) ***

*** Starting refinePlace (0:08:24 mem=1855.0M) ***
Total net bbox length = 8.636e+05 (4.509e+05 4.127e+05) (ext = 2.521e+05)
Move report: Detail placement moves 5 insts, mean move: 1.65 um, max move: 2.80 um
	Max move on inst (FE_OFC1207_FE_OFN148_A_reg_57): (63.08, 253.68) --> (63.08, 256.48)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1855.0MB
Summary Report:
Instances move: 5 (out of 35428 movable)
Instances flipped: 0
Mean displacement: 1.65 um
Max displacement: 2.80 um (Instance: FE_OFC1207_FE_OFN148_A_reg_57) (63.08, 253.68) -> (63.08, 256.48)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
Total net bbox length = 8.636e+05 (4.509e+05 4.127e+05) (ext = 2.521e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1855.0MB
*** Finished refinePlace (0:08:25 mem=1855.0M) ***
*** maximum move = 2.80 um ***
*** Finished re-routing un-routed nets (1855.0M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1855.0M) ***
*** DrvOpt [finish] : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:08:24.9/1:16:12.5 (0.1), mem = 1836.0M
End: GigaOpt postEco DRV Optimization

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MAC_512' of instances=35428 and nets=43815 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1821.234M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1821.23 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1821.23 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43557  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43557 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43557 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.07% V. EstWL: 7.224938e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       121( 0.20%)         2( 0.00%)   ( 0.21%) 
[NR-eGR]  metal3  (3)        58( 0.10%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  metal4  (4)       228( 0.38%)         1( 0.00%)   ( 0.38%) 
[NR-eGR]  metal5  (5)        56( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  metal6  (6)        40( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal7  (7)        10( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              513( 0.10%)         3( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 0.52 sec, Curr Mem: 1821.23 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1811.23)
Total number of fetched objects 44581
End delay calculation. (MEM=1795.96 CPU=0:00:05.3 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1795.96 CPU=0:00:06.3 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.5 real=0:00:07.0 totSessionCpu=0:08:34 mem=1796.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:27, real = 0:02:27, mem = 1414.6M, totSessionCpu=0:08:34 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  3.537  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.153%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:28, real = 0:02:29, mem = 1415.7M, totSessionCpu=0:08:35 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:03:26, real = 0:03:26, mem = 1656.2M **
*** Finished GigaPlace ***
<CMD> fit
Starting snapshot creation...
<CMD> getDrawView
<CMD> setDrawView fplan
<CMD> win
<CMD> dumpToGIF Snapshot/ss_opt_design_res_rca_MAC512.fplan.gif
<CMD> getDrawView
<CMD> setDrawView amoeba
<CMD> win
<CMD> dumpToGIF Snapshot/ss_opt_design_res_rca_MAC512.amoeba.gif
<CMD> getDrawView
<CMD> setDrawView place
<CMD> win
<CMD> dumpToGIF Snapshot/ss_opt_design_res_rca_MAC512.place.gif
Completed snapshot creation (cpu = 0:0:0, real = 0:0:0, mem = 1672.98M, memory increment = 16.74M)
Saving snapshot for fplan view to ss_opt_design_res_rca_MAC512.fplan.gif
Saving snapshot for amoeba view to ss_opt_design_res_rca_MAC512.amoeba.gif
Saving snapshot for place view to ss_opt_design_res_rca_MAC512.place.gif
<CMD> dumpToGIF Snapshot/ss_opt_design_res_rca_MAC512.place
<CMD> dumpToGIF Snapshot/ss_opt_design_res_rca_MAC512.place.png
<CMD> fit
<CMD> checkDesign -io -netlist -physicalLibrary -powerGround -tieHilo -timingLibrary -spef -floorplan -place -noHtml -outfile checkDesign_opt_design_pre_cts.rpt
Begin checking placement ... (start mem=1673.0M, init mem=1673.0M)
*info: Recommended don't use cell = 0           
*info: Placed = 35428         
*info: Unplaced = 0           
Placement Density:70.15%(72732/103676)
Placement Density (including fixed std cells):70.15%(72732/103676)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=1673.0M)
############################################################################
# Innovus Netlist Design Rule Check
# Sun Apr  6 17:23:09 2025

############################################################################
Design: MAC_512

------ Design Summary:
Total Standard Cell Number   (cells) : 35428
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 72731.85
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 35428
Number of Non-uniquified Insts : 35426
Number of Nets                 : 43815
Average number of Pins per Net : 3.19
Maximum number of Pins in Net  : 769

------ I/O Port summary

Number of Primary I/O Ports    : 771
Number of Input Ports          : 259
Number of Output Ports         : 512
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 771
**WARN: (IMPREPO-202):	There are 771 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 0
Number of High Fanout nets (>50)               : 100
**WARN: (IMPREPO-227):	There are 100 High Fanout nets (>50).
**WARN: (IMPREPO-213):	There are 771 I/O Pins connected to Non-IO Insts.
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.


---
--- Please refer to file checkDesign_opt_design_pre_cts.rpt for detailed report.
---

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix MAC_512_preCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1673.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  3.537  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.153%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.1 sec
Total Real time: 3.0 sec
Total Memory Usage: 1673.796875 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1386.4M, totSessionCpu=0:10:39 **
Executing: place_opt_design -opt
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { fast }
setOptMode -activeSetupViews              { worst }
setOptMode -autoSetupViews                { worst}
setOptMode -autoTDGRSetupViews            { worst}
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 false
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -setupTargetSlack              0
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         forcedIdeal
setAnalysisMode -usefulSkew               true
setAnalysisMode -virtualIPO               false

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1386.4M, totSessionCpu=0:10:39 **
**WARN: (IMPOPT-576):	771 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	A_in[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[118] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[117] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[116] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[115] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[114] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[113] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[112] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[111] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[110] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[109] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[108] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1390.7M, totSessionCpu=0:10:39 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1679.81 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1710.19 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1710.19 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43557  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43557 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43557 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.07% V. EstWL: 7.334082e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       138( 0.23%)         0( 0.00%)   ( 0.23%) 
[NR-eGR]  metal3  (3)        47( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal4  (4)       228( 0.38%)         2( 0.00%)   ( 0.38%) 
[NR-eGR]  metal5  (5)        54( 0.09%)         1( 0.00%)   ( 0.09%) 
[NR-eGR]  metal6  (6)        25( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal7  (7)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              500( 0.10%)         3( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1719.83 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1719.83 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1719.83 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1719.83 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1719.83 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1719.83 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 138623
[NR-eGR] metal2  (2V) length: 1.496888e+05um, number of vias: 167024
[NR-eGR] metal3  (3H) length: 2.636862e+05um, number of vias: 73539
[NR-eGR] metal4  (4V) length: 1.270638e+05um, number of vias: 23267
[NR-eGR] metal5  (5H) length: 8.892508e+04um, number of vias: 18705
[NR-eGR] metal6  (6V) length: 1.108793e+05um, number of vias: 2999
[NR-eGR] metal7  (7H) length: 1.445344e+04um, number of vias: 1441
[NR-eGR] metal8  (8V) length: 1.477148e+04um, number of vias: 17
[NR-eGR] metal9  (9H) length: 1.008000e+01um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.694782e+05um, number of vias: 425615
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.851500e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.28 sec, Real: 1.27 sec, Curr Mem: 1705.09 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'MAC_512' of instances=35428 and nets=43815 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1705.094M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1703.09)
Total number of fetched objects 44581
End delay calculation. (MEM=1725.98 CPU=0:00:05.2 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1725.98 CPU=0:00:06.3 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:08.0 totSessionCpu=0:10:49 mem=1726.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.000  |
|           TNS (ns):| -0.000  |
|    Violating Paths:|    1    |
|          All Paths:|  2048   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.153%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:10, mem = 1376.7M, totSessionCpu=0:10:50 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1661.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1661.2M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:50.7/2:01:46.6 (0.1), mem = 1661.2M

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:10:52.8/2:01:48.7 (0.1), mem = 1835.2M

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:53.4/2:01:49.3 (0.1), mem = 1753.2M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.001  TNS Slack -0.001 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  -0.001|  -0.001|    70.15%|   0:00:00.0| 1772.3M|     worst|  default| acc_reg_reg[262]/D  |
|   0.000|   0.000|    70.15%|   0:00:00.0| 1816.5M|        NA|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1816.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1816.5M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         27 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:10:56.8/2:01:52.7 (0.1), mem = 1797.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:57.3/2:01:53.2 (0.1), mem = 1774.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.15
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.15%|        -|   0.000|   0.000|   0:00:00.0| 1774.5M|
|    70.15%|       21|   0.000|   0.000|   0:00:01.0| 1817.2M|
|    70.15%|        0|   0.000|   0.000|   0:00:00.0| 1817.2M|
|    70.15%|        6|   0.000|   0.000|   0:00:01.0| 1817.2M|
|    70.15%|        0|   0.000|   0.000|   0:00:00.0| 1817.2M|
|    70.15%|        0|   0.000|   0.000|   0:00:00.0| 1817.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.15
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          6 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:03.8) (real = 0:00:03.0) **
*** AreaOpt [finish] : cpu/real = 0:00:03.6/0:00:03.6 (1.0), totSession cpu/real = 0:11:00.8/2:01:56.8 (0.1), mem = 1817.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1755.11M, totSessionCpu=0:11:01).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1787.49 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1787.49 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43557  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43557 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43557 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.07% V. EstWL: 7.224980e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       130( 0.22%)         0( 0.00%)   ( 0.22%) 
[NR-eGR]  metal3  (3)        59( 0.10%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  metal4  (4)       201( 0.34%)         2( 0.00%)   ( 0.34%) 
[NR-eGR]  metal5  (5)        44( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal6  (6)        18( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal7  (7)         9( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              461( 0.09%)         2( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.51 seconds, mem = 1797.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.2, real=0:00:03.0)***
Iteration  7: Total net bbox = 6.160e+05 (3.05e+05 3.11e+05)
              Est.  stn bbox = 8.862e+05 (4.40e+05 4.46e+05)
              cpu = 0:00:04.7 real = 0:00:05.0 mem = 1977.4M
Iteration  8: Total net bbox = 6.136e+05 (3.04e+05 3.10e+05)
              Est.  stn bbox = 8.808e+05 (4.37e+05 4.44e+05)
              cpu = 0:00:03.5 real = 0:00:04.0 mem = 1963.4M
Iteration  9: Total net bbox = 6.073e+05 (3.01e+05 3.06e+05)
              Est.  stn bbox = 8.721e+05 (4.33e+05 4.39e+05)
              cpu = 0:00:06.3 real = 0:00:06.0 mem = 1967.3M
Iteration 10: Total net bbox = 6.273e+05 (3.10e+05 3.17e+05)
              Est.  stn bbox = 8.927e+05 (4.43e+05 4.50e+05)
              cpu = 0:00:16.3 real = 0:00:17.0 mem = 1973.9M
Iteration 11: Total net bbox = 6.180e+05 (3.04e+05 3.14e+05)
              Est.  stn bbox = 8.806e+05 (4.35e+05 4.45e+05)
              cpu = 0:00:06.3 real = 0:00:06.0 mem = 1974.9M
Move report: Timing Driven Placement moves 35428 insts, mean move: 4.84 um, max move: 118.99 um
	Max move on inst (FE_OFC1070_FE_OFN884_n39182): (178.60, 165.48) --> (83.71, 141.37)

Finished Incremental Placement (cpu=0:00:42.6, real=0:00:42.0, mem=1974.9M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:11:45 mem=1975.6M) ***
Total net bbox length = 8.813e+05 (4.707e+05 4.106e+05) (ext = 2.518e+05)
Move report: Detail placement moves 35428 insts, mean move: 0.75 um, max move: 19.66 um
	Max move on inst (FE_OFC99_A_reg_81): (91.18, 85.23) --> (110.39, 85.68)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 1975.6MB
Summary Report:
Instances move: 35428 (out of 35428 movable)
Instances flipped: 0
Mean displacement: 0.75 um
Max displacement: 19.66 um (Instance: FE_OFC99_A_reg_81) (91.184, 85.229) -> (110.39, 85.68)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
Total net bbox length = 8.634e+05 (4.507e+05 4.126e+05) (ext = 2.515e+05)
Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1975.6MB
*** Finished refinePlace (0:11:48 mem=1975.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1975.62 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1975.62 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43557  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43557 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43557 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.07% V. EstWL: 7.227080e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       111( 0.19%)         1( 0.00%)   ( 0.19%) 
[NR-eGR]  metal3  (3)        52( 0.09%)         3( 0.01%)   ( 0.09%) 
[NR-eGR]  metal4  (4)       209( 0.35%)         0( 0.00%)   ( 0.35%) 
[NR-eGR]  metal5  (5)        33( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal6  (6)        24( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal7  (7)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              434( 0.09%)         4( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.51 seconds, mem = 1975.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1975.62 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1975.62 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 1975.62 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1975.62 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1975.62 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1975.62 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 138623
[NR-eGR] metal2  (2V) length: 1.480072e+05um, number of vias: 166703
[NR-eGR] metal3  (3H) length: 2.642874e+05um, number of vias: 73370
[NR-eGR] metal4  (4V) length: 1.241808e+05um, number of vias: 21584
[NR-eGR] metal5  (5H) length: 8.571693e+04um, number of vias: 18136
[NR-eGR] metal6  (6V) length: 1.077980e+05um, number of vias: 2785
[NR-eGR] metal7  (7H) length: 1.357353e+04um, number of vias: 1352
[NR-eGR] metal8  (8V) length: 1.462665e+04um, number of vias: 16
[NR-eGR] metal9  (9H) length: 6.720000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.581972e+05um, number of vias: 422569
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.357110e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.69 seconds, mem = 1975.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:47.8, real=0:00:48.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1975.6M)
Extraction called for design 'MAC_512' of instances=35428 and nets=43815 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1975.617M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:11, real = 0:01:11, mem = 1406.2M, totSessionCpu=0:11:50 **
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1790.07)
Total number of fetched objects 44581
End delay calculation. (MEM=1822.49 CPU=0:00:05.3 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1822.49 CPU=0:00:06.3 REAL=0:00:06.0)
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:59.1/2:02:54.9 (0.1), mem = 1838.5M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    30|   616|    -0.02|    22|    22|    -0.01|     0|     0|     0|     0|    -0.01|    -0.09|       0|       0|       0|  70.15|          |         |
|     1|    12|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.01|    -0.01|      24|       0|      28|  70.17| 0:00:02.0|  1919.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.01|    -0.01|       1|       0|       1|  70.17| 0:00:00.0|  1919.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.01|    -0.01|       0|       0|       0|  70.17| 0:00:00.0|  1919.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         30 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:02.7 real=0:00:02.0 mem=1919.7M) ***

*** Starting refinePlace (0:12:05 mem=1919.7M) ***
Total net bbox length = 8.645e+05 (4.514e+05 4.131e+05) (ext = 2.515e+05)
Move report: Detail placement moves 29 insts, mean move: 1.03 um, max move: 3.56 um
	Max move on inst (FE_OFC1221_FE_OFN715_n39237): (283.29, 145.88) --> (284.05, 143.08)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1919.7MB
Summary Report:
Instances move: 29 (out of 35453 movable)
Instances flipped: 0
Mean displacement: 1.03 um
Max displacement: 3.56 um (Instance: FE_OFC1221_FE_OFN715_n39237) (283.29, 145.88) -> (284.05, 143.08)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Total net bbox length = 8.645e+05 (4.514e+05 4.131e+05) (ext = 2.515e+05)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1919.7MB
*** Finished refinePlace (0:12:05 mem=1919.7M) ***
*** maximum move = 3.56 um ***
*** Finished re-routing un-routed nets (1919.7M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1919.7M) ***
*** DrvOpt [finish] : cpu/real = 0:00:06.5/0:00:06.4 (1.0), totSession cpu/real = 0:12:05.6/2:03:01.4 (0.1), mem = 1900.7M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.11min real=0.10min mem=1808.7M)                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.005  | -0.005  |  3.538  |
|           TNS (ns):| -0.011  | -0.011  |  0.000  |
|    Violating Paths:|    7    |    7    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.168%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:27, real = 0:01:27, mem = 1450.6M, totSessionCpu=0:12:06 **
*** Timing NOT met, worst failing slack is -0.005
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:06.1/2:03:01.9 (0.1), mem = 1808.7M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.005 TNS Slack -0.011 Density 70.17
OptDebug: Start of Optimizer WNS Pass 0: default* WNS 3.538 TNS 0.000; reg2reg* WNS -0.005 TNS -0.011; HEPG WNS -0.005 TNS -0.011; all paths WNS -0.005 TNS -0.011
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.005|   -0.005|  -0.011|   -0.011|    70.17%|   0:00:00.0| 1827.7M|     worst|  reg2reg| acc_reg_reg[262]/D  |
|   0.013|    0.018|   0.000|    0.000|    70.17%|   0:00:01.0| 1870.4M|        NA|       NA| NA                  |
|   0.013|    0.018|   0.000|    0.000|    70.17%|   0:00:00.0| 1870.4M|     worst|       NA| NA                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=1870.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:01.0 mem=1870.4M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 3.538 TNS 0.000; reg2reg* WNS 0.018 TNS 0.000; HEPG WNS 0.018 TNS 0.000; all paths WNS 0.018 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 70.17
*** Starting refinePlace (0:12:11 mem=1870.4M) ***
Total net bbox length = 8.645e+05 (4.514e+05 4.131e+05) (ext = 2.515e+05)
Move report: Detail placement moves 1 insts, mean move: 0.19 um, max move: 0.19 um
	Max move on inst (U7736): (289.56, 59.08) --> (289.75, 59.08)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1877.7MB
Summary Report:
Instances move: 1 (out of 35453 movable)
Instances flipped: 0
Mean displacement: 0.19 um
Max displacement: 0.19 um (Instance: U7736) (289.56, 59.08) -> (289.75, 59.08)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
Total net bbox length = 8.645e+05 (4.514e+05 4.131e+05) (ext = 2.515e+05)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1877.7MB
*** Finished refinePlace (0:12:12 mem=1877.7M) ***
*** maximum move = 0.19 um ***
*** Finished re-routing un-routed nets (1877.7M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1877.7M) ***
** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 70.17
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         30 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=1877.7M) ***

*** SetupOpt [finish] : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:12:12.3/2:03:08.0 (0.1), mem = 1858.7M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:12.6/2:03:08.4 (0.1), mem = 1827.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.17
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.17%|        -|   0.000|   0.000|   0:00:00.0| 1827.7M|
|    70.17%|       16|   0.000|   0.000|   0:00:01.0| 1870.4M|
|    70.16%|        9|   0.000|   0.000|   0:00:00.0| 1870.4M|
|    70.15%|       14|   0.000|   0.000|   0:00:01.0| 1870.4M|
|    70.15%|        0|   0.000|   0.000|   0:00:00.0| 1870.4M|
|    70.15%|        0|   0.000|   0.000|   0:00:00.0| 1870.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.15
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         14 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:03.0) **
*** Starting refinePlace (0:12:16 mem=1870.4M) ***
Total net bbox length = 8.644e+05 (4.514e+05 4.130e+05) (ext = 2.515e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1870.4MB
Summary Report:
Instances move: 0 (out of 35441 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.644e+05 (4.514e+05 4.130e+05) (ext = 2.515e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1870.4MB
*** Finished refinePlace (0:12:16 mem=1870.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1870.4M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1870.4M) ***
*** AreaOpt [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:12:16.5/2:03:12.3 (0.1), mem = 1870.4M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1808.34M, totSessionCpu=0:12:17).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:16.8/2:03:12.6 (0.1), mem = 1808.3M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6|   119|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0|  70.15|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       5|       0|       5|  70.16| 0:00:01.0|  1908.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0|  70.16| 0:00:00.0|  1908.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         15 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1908.2M) ***

*** Starting refinePlace (0:12:19 mem=1908.2M) ***
Total net bbox length = 8.648e+05 (4.515e+05 4.133e+05) (ext = 2.515e+05)
Move report: Detail placement moves 5 insts, mean move: 2.06 um, max move: 3.94 um
	Max move on inst (FE_OFC1240_FE_OFN392121_FE_OFN314_B_reg_98): (294.88, 138.88) --> (296.02, 136.08)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1908.2MB
Summary Report:
Instances move: 5 (out of 35446 movable)
Instances flipped: 0
Mean displacement: 2.06 um
Max displacement: 3.94 um (Instance: FE_OFC1240_FE_OFN392121_FE_OFN314_B_reg_98) (294.88, 138.88) -> (296.02, 136.08)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Total net bbox length = 8.648e+05 (4.515e+05 4.133e+05) (ext = 2.515e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1908.2MB
*** Finished refinePlace (0:12:20 mem=1908.2M) ***
*** maximum move = 3.94 um ***
*** Finished re-routing un-routed nets (1908.2M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1908.2M) ***
*** DrvOpt [finish] : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:12:20.2/2:03:16.0 (0.1), mem = 1889.2M
End: GigaOpt postEco DRV Optimization

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MAC_512' of instances=35446 and nets=43833 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1874.438M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1874.44 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1874.44 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43575  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43575 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43575 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.05% V. EstWL: 7.227500e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       117( 0.20%)         1( 0.00%)   ( 0.20%) 
[NR-eGR]  metal3  (3)        43( 0.07%)         2( 0.00%)   ( 0.08%) 
[NR-eGR]  metal4  (4)       200( 0.33%)         0( 0.00%)   ( 0.33%) 
[NR-eGR]  metal5  (5)        33( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal6  (6)        21( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal7  (7)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              421( 0.08%)         3( 0.00%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.52 sec, Real: 0.52 sec, Curr Mem: 1874.44 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1864.44)
Total number of fetched objects 44599
End delay calculation. (MEM=1849.16 CPU=0:00:05.3 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1849.16 CPU=0:00:06.2 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.4 real=0:00:08.0 totSessionCpu=0:12:29 mem=1849.2M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:50, real = 0:01:50, mem = 1447.4M, totSessionCpu=0:12:29 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  0.016  |  3.538  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.156%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:51, real = 0:01:51, mem = 1448.5M, totSessionCpu=0:12:30 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:01:51, real = 0:01:51, mem = 1708.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         771  %s : Net has unplaced terms or is connec...
*** Message Summary: 776 warning(s), 0 error(s)

Innovus terminated by external (TERM) signal.

*** Memory Usage v#1 (Current mem = 657.520M, initial mem = 268.238M) ***
*** Message Summary: 1 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:00:00.5, real=2:33:26, mem=657.5M) ---
