<module name="GPU_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PM_GPU_PWRSTCTRL" acronym="PM_GPU_PWRSTCTRL" offset="0x0" width="32" description="This register controls the GPU power state to reach upon a domain sleep transition">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPU_MEM_ONSTATE" width="2" begin="17" end="16" resetval="0x3" description="GPU_MEM memory bank state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="MEM_ON" token="GPU_MEM_ONSTATE_3" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOWPOWERSTATECHANGE" width="1" begin="4" end="4" resetval="0x0" description="Power state change request when domain has already performed a sleep transition. Allows going into deeper low power state without waking up the power domain." range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="LOWPOWERSTATECHANGE_0" description="Do not request a low power state change."/>
      <bitenum value="1" id="EN" token="LOWPOWERSTATECHANGE_1" description="Request a low power state change. This bit is automatically cleared when the power state is effectively changed or when power state is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="POWERSTATE" width="2" begin="1" end="0" resetval="0x0" description="Power state control" range="" rwaccess="RW">
      <bitenum value="0" id="OFF" token="POWERSTATE_0" description="OFF state"/>
      <bitenum value="1" id="RESERVED" token="POWERSTATE_1" description="Reserved"/>
      <bitenum value="2" id="INACT" token="POWERSTATE_2" description="INACTIVE state"/>
      <bitenum value="3" id="ON" token="POWERSTATE_3" description="ON State"/>
    </bitfield>
  </register>
  <register id="PM_GPU_PWRSTST" acronym="PM_GPU_PWRSTST" offset="0x4" width="32" description="This register provides a status on the current GPU power domain state. [warm reset insensitive]">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LASTPOWERSTATEENTERED" width="2" begin="25" end="24" resetval="0x0" description="Last low power state entered. Set to 0x3 upon write of the same only. This register is intended for debug purpose only." range="" rwaccess="RW">
      <bitenum value="0" id="OFF" token="LASTPOWERSTATEENTERED_0" description="Power domain was previously OFF"/>
      <bitenum value="1" id="RET" token="LASTPOWERSTATEENTERED_1" description="Power domain was previously in RETENTION"/>
      <bitenum value="2" id="INACTIVE" token="LASTPOWERSTATEENTERED_2" description="Power domain was previously ON-INACTIVE"/>
      <bitenum value="3" id="ON" token="LASTPOWERSTATEENTERED_3" description="Power domain was previously ON-ACTIVE"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INTRANSITION" width="1" begin="20" end="20" resetval="0x0" description="Domain transition status" range="" rwaccess="R">
      <bitenum value="0" id="NO" token="INTRANSITION_0" description="No on-going transition on power domain"/>
      <bitenum value="1" id="ONGOING" token="INTRANSITION_1" description="Power domain transition is in progress."/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="19" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPU_MEM_STATEST" width="2" begin="5" end="4" resetval="0x3" description="GPU_MEM memory bank state status" range="" rwaccess="R">
      <bitenum value="0" id="MEM_OFF" token="GPU_MEM_STATEST_0" description="Memory is OFF"/>
      <bitenum value="1" id="RESERVED1" token="GPU_MEM_STATEST_1" description="Reserved"/>
      <bitenum value="2" id="RESERVED" token="GPU_MEM_STATEST_2" description="Reserved"/>
      <bitenum value="3" id="MEM_ON" token="GPU_MEM_STATEST_3" description="Memory is ON"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOGICSTATEST" width="1" begin="2" end="2" resetval="0x0" description="Logic state status" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="LOGICSTATEST_0" description="Logic in domain is OFF"/>
      <bitenum value="1" id="ON" token="LOGICSTATEST_1" description="Logic in domain is ON"/>
    </bitfield>
    <bitfield id="POWERSTATEST" width="2" begin="1" end="0" resetval="0x0" description="Current power state status" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="POWERSTATEST_0" description="Power domain is OFF"/>
      <bitenum value="1" id="RET" token="POWERSTATEST_1" description="Power domain is in RETENTION"/>
      <bitenum value="2" id="INACTIVE" token="POWERSTATEST_2" description="Power domain is ON-INACTIVE"/>
      <bitenum value="3" id="ON" token="POWERSTATEST_3" description="Power domain is ON-ACTIVE"/>
    </bitfield>
  </register>
  <register id="RM_GPU_GPU_CONTEXT" acronym="RM_GPU_GPU_CONTEXT" offset="0x24" width="32" description="This register contains dedicated GPU context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_GPU_MEM" width="1" begin="8" end="8" resetval="0x1" description="Specify if memory-based context in GPU_MEM memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTMEM_GPU_MEM_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTMEM_GPU_MEM_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of GPU_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
</module>
