Running: /opt/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/omshripc/Sem 5/EE2003/ISE/expt2/exp2/testbench_isim_beh.exe -prj /home/omshripc/Sem 5/EE2003/ISE/expt2/exp2/testbench_beh.prj work.testbench work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt2/exp2/ipcore_dir/imem_core.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt2/exp2/ipcore_dir/dmem_core.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt2/exp2/../regfile.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt2/exp2/../imem.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt2/exp2/../dmem.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt2/exp2/../testbench.v" into library work
Analyzing Verilog file "/opt/tools/xilinx/ise/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/omshripc/Sem 5/EE2003/ISE/expt2/exp2/../imem.v" Line 29: Size mismatch in connection of port <dina>. Formal port size is 32-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 97656 KB
Fuse CPU Usage: 1170 ms
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module imem_core
Compiling module imem
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module dmem_core
Compiling module dmem
Compiling module regfile
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 Verilog Units
Built simulation executable /home/omshripc/Sem 5/EE2003/ISE/expt2/exp2/testbench_isim_beh.exe
Fuse Memory Usage: 1185508 KB
Fuse CPU Usage: 1270 ms
GCC CPU Usage: 3140 ms
