[options]

[gold]
read_verilog counter.sv
prep -top counter
exec -- sleep 10

[gate]
read_verilog counter.sv
synth -top counter


[collect test]
unknown

[strategy simple]
use sat
depth 10
