
*** Running vivado
    with args -log design_1_sha256_hasher_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sha256_hasher_0_1.tcl



****** Vivado v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:58 MDT 2017
  **** IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in C:/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source design_1_sha256_hasher_0_1.tcl -notrace
Command: synth_design -top design_1_sha256_hasher_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 323.469 ; gain = 75.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_sha256_hasher_0_1' [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_hasher_0_1/synth/design_1_sha256_hasher_0_1.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'sha256_hasher_v1_0' declared at 'u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0.vhd:5' bound to instance 'U0' of component 'sha256_hasher_v1_0' [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_hasher_0_1/synth/design_1_sha256_hasher_0_1.vhd:141]
INFO: [Synth 8-638] synthesizing module 'sha256_hasher_v1_0' [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'sha256_hasher_v1_0_S00_AXI' declared at 'u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:11' bound to instance 'sha256_hasher_v1_0_S00_AXI_inst' of component 'sha256_hasher_v1_0_S00_AXI' [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'sha256_hasher_v1_0_S00_AXI' [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:92]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sha256' [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/src/sha256.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'sha256' (1#1) [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/src/sha256.vhd:37]
INFO: [Synth 8-226] default block is never used [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:371]
INFO: [Synth 8-226] default block is never used [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1049]
WARNING: [Synth 8-153] case item 5'b10000 will never be executed [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1235]
WARNING: [Synth 8-153] case item 5'b10001 will never be executed [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1235]
WARNING: [Synth 8-153] case item 5'b10010 will never be executed [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1235]
WARNING: [Synth 8-153] case item 5'b10011 will never be executed [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1235]
WARNING: [Synth 8-153] case item 5'b10100 will never be executed [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1235]
WARNING: [Synth 8-153] case item 5'b10101 will never be executed [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1235]
WARNING: [Synth 8-153] case item 5'b10110 will never be executed [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1235]
WARNING: [Synth 8-153] case item 5'b10111 will never be executed [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1235]
WARNING: [Synth 8-153] case item 5'b11000 will never be executed [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1235]
WARNING: [Synth 8-153] case item 5'b11001 will never be executed [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1235]
WARNING: [Synth 8-153] case item 5'b11010 will never be executed [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1235]
WARNING: [Synth 8-153] case item 5'b11011 will never be executed [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1235]
WARNING: [Synth 8-153] case item 5'b11100 will never be executed [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1235]
WARNING: [Synth 8-153] case item 5'b11101 will never be executed [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1235]
WARNING: [Synth 8-153] case item 5'b11110 will never be executed [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1235]
WARNING: [Synth 8-153] case item 5'b11111 will never be executed [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1235]
INFO: [Synth 8-226] default block is never used [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1235]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:369]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1048]
WARNING: [Synth 8-3848] Net slv_reg1 in module/entity sha256_hasher_v1_0_S00_AXI does not have driver. [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:118]
WARNING: [Synth 8-3848] Net slv_reg2 in module/entity sha256_hasher_v1_0_S00_AXI does not have driver. [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:119]
WARNING: [Synth 8-3848] Net slv_reg3 in module/entity sha256_hasher_v1_0_S00_AXI does not have driver. [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:120]
WARNING: [Synth 8-3848] Net slv_reg4 in module/entity sha256_hasher_v1_0_S00_AXI does not have driver. [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:121]
WARNING: [Synth 8-3848] Net slv_reg5 in module/entity sha256_hasher_v1_0_S00_AXI does not have driver. [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:122]
WARNING: [Synth 8-3848] Net slv_reg6 in module/entity sha256_hasher_v1_0_S00_AXI does not have driver. [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:123]
WARNING: [Synth 8-3848] Net slv_reg7 in module/entity sha256_hasher_v1_0_S00_AXI does not have driver. [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:124]
WARNING: [Synth 8-3848] Net slv_reg8 in module/entity sha256_hasher_v1_0_S00_AXI does not have driver. [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sha256_hasher_v1_0_S00_AXI' (2#1) [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0_S00_AXI.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'sha256_hasher_v1_0' (3#1) [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/hdl/sha256_hasher_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_sha256_hasher_0_1' (4#1) [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_hasher_0_1/synth/design_1_sha256_hasher_0_1.vhd:82]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 402.625 ; gain = 154.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 402.625 ; gain = 154.230
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 733.832 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 733.832 ; gain = 485.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 733.832 ; gain = 485.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 733.832 ; gain = 485.438
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "current_iteration" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[62]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element h0_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/src/sha256.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element h1_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/src/sha256.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element h2_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/src/sha256.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element h3_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/src/sha256.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element h4_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/src/sha256.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element h5_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/src/sha256.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element h6_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/src/sha256.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element h7_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/src/sha256.vhd:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 733.832 ; gain = 485.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 130   
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 62    
	   4 Input     32 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sha256 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 72    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 8     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module sha256_hasher_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 58    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 61    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element h0_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/src/sha256.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element h1_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/src/sha256.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element h2_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/src/sha256.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element h3_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/src/sha256.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element h4_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/src/sha256.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element h5_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/src/sha256.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element h6_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/src/sha256.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element h7_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e0f6/src/sha256.vhd:61]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[1]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[2]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[3]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[4]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[5]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[6]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[7]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[8]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[9]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[10]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[11]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[12]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[13]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[14]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[15]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[16]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[17]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[18]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[19]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[20]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[21]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[22]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[23]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[24]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[25]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[26]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[27]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[28]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[29]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[30]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg0_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /aw_en_reg)
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (current_iteration_reg[5]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (current_iteration_reg[4]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (current_iteration_reg[3]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (current_iteration_reg[2]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (current_iteration_reg[1]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (current_iteration_reg[0]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (state_reg[1]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (state_reg[0]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][31]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][30]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][29]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][28]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][27]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][26]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][25]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][24]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][23]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][22]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][21]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][20]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][19]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][18]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][17]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][16]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][15]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][14]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][13]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][12]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][11]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][10]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][9]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][8]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][7]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][6]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][5]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][4]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][3]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][2]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][1]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[1][0]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][31]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][30]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][29]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][28]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][27]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][26]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][25]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][24]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][23]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][22]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][21]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][20]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][19]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][18]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][17]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][16]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][15]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][14]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][13]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][12]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][11]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][10]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][9]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][8]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][7]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][6]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][5]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][4]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][3]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][2]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][1]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[2][0]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][31]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][30]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][29]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][28]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][27]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][26]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][25]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][24]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][23]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][22]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][21]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][20]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][19]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][18]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][17]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][16]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][15]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][14]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][13]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][12]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][11]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][10]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][9]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][8]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][7]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][6]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][5]) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (W_reg[3][4]) is unused and will be removed from module sha256.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 733.832 ; gain = 485.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|sha256      | constants[0] | 64x32         | LUT            | 
|sha256      | constants[0] | 64x32         | LUT            | 
+------------+--------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 733.832 ; gain = 485.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 733.832 ; gain = 485.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 733.832 ; gain = 485.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 733.832 ; gain = 485.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 733.832 ; gain = 485.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 733.832 ; gain = 485.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 733.832 ; gain = 485.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 733.832 ; gain = 485.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 733.832 ; gain = 485.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |LUT2  |     1|
|3     |LUT3  |     4|
|4     |LUT4  |    69|
|5     |LUT5  |    66|
|6     |LUT6  |   612|
|7     |MUXF7 |   254|
|8     |MUXF8 |     3|
|9     |FDRE  |  1807|
|10    |FDSE  |    13|
+------+------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------+------+
|      |Instance                            |Module                     |Cells |
+------+------------------------------------+---------------------------+------+
|1     |top                                 |                           |  2831|
|2     |  U0                                |sha256_hasher_v1_0         |  2831|
|3     |    sha256_hasher_v1_0_S00_AXI_inst |sha256_hasher_v1_0_S00_AXI |  2828|
+------+------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 733.832 ; gain = 485.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2632 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 733.832 ; gain = 154.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 733.832 ; gain = 485.438
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-101] Netlist 'design_1_sha256_hasher_0_1' is not ideal for floorplanning, since the cellview 'sha256_hasher_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

125 Infos, 155 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 733.832 ; gain = 485.438
INFO: [Common 17-1381] The checkpoint 'U:/Desktop/MP-4/Cpre488/Final Project/Xilinx/premade_sha256.runs/design_1_sha256_hasher_0_1_synth_1/design_1_sha256_hasher_0_1.dcp' has been generated.
