circuit Vlmax :
  module Vlmax :
    input clock : Clock
    input reset : UInt<1>
    input io_v_lmul : UInt<3>
    input io_v_sew : UInt<3>
    output io_vlmax : UInt<32>

    node _T = eq(io_v_lmul, UInt<1>("h0")) @[VLMAX.scala 18:17]
    node _T_1 = eq(io_v_lmul, UInt<1>("h1")) @[VLMAX.scala 20:23]
    node _T_2 = eq(io_v_lmul, UInt<2>("h2")) @[VLMAX.scala 22:23]
    node _T_3 = eq(io_v_lmul, UInt<2>("h3")) @[VLMAX.scala 24:23]
    node _GEN_0 = mux(_T_3, UInt<4>("h8"), UInt<1>("h0")) @[VLMAX.scala 24:37 VLMAX.scala 25:10 VLMAX.scala 27:10]
    node _GEN_1 = mux(_T_2, UInt<3>("h4"), _GEN_0) @[VLMAX.scala 22:37 VLMAX.scala 23:10]
    node _GEN_2 = mux(_T_1, UInt<2>("h2"), _GEN_1) @[VLMAX.scala 20:37 VLMAX.scala 21:10]
    node _GEN_3 = mux(_T, UInt<1>("h1"), _GEN_2) @[VLMAX.scala 18:31 VLMAX.scala 19:10]
    node _T_4 = eq(io_v_sew, UInt<1>("h0")) @[VLMAX.scala 31:16]
    node _T_5 = eq(io_v_sew, UInt<1>("h1")) @[VLMAX.scala 33:22]
    node _T_6 = eq(io_v_sew, UInt<2>("h2")) @[VLMAX.scala 35:22]
    node _T_7 = eq(io_v_sew, UInt<2>("h3")) @[VLMAX.scala 37:22]
    node _GEN_4 = mux(_T_7, UInt<7>("h40"), UInt<1>("h0")) @[VLMAX.scala 37:36 VLMAX.scala 38:9 VLMAX.scala 40:9]
    node _GEN_5 = mux(_T_6, UInt<6>("h20"), _GEN_4) @[VLMAX.scala 35:36 VLMAX.scala 36:9]
    node _GEN_6 = mux(_T_5, UInt<5>("h10"), _GEN_5) @[VLMAX.scala 33:36 VLMAX.scala 34:9]
    node _GEN_7 = mux(_T_4, UInt<4>("h8"), _GEN_6) @[VLMAX.scala 31:30 VLMAX.scala 32:9]
    node lmul = _GEN_3 @[VLMAX.scala 14:16]
    node _T_8 = eq(lmul, UInt<1>("h1")) @[VLMAX.scala 45:12]
    node sew = _GEN_7 @[VLMAX.scala 15:15]
    node _T_9 = eq(sew, UInt<4>("h8")) @[VLMAX.scala 45:27]
    node _T_10 = and(_T_8, _T_9) @[VLMAX.scala 45:20]
    node _T_11 = eq(lmul, UInt<2>("h2")) @[VLMAX.scala 47:18]
    node _T_12 = eq(sew, UInt<4>("h8")) @[VLMAX.scala 47:33]
    node _T_13 = and(_T_11, _T_12) @[VLMAX.scala 47:26]
    node _T_14 = eq(lmul, UInt<3>("h4")) @[VLMAX.scala 49:18]
    node _T_15 = eq(sew, UInt<4>("h8")) @[VLMAX.scala 49:33]
    node _T_16 = and(_T_14, _T_15) @[VLMAX.scala 49:26]
    node _T_17 = eq(lmul, UInt<4>("h8")) @[VLMAX.scala 51:18]
    node _T_18 = eq(sew, UInt<4>("h8")) @[VLMAX.scala 51:33]
    node _T_19 = and(_T_17, _T_18) @[VLMAX.scala 51:26]
    node _T_20 = eq(lmul, UInt<1>("h1")) @[VLMAX.scala 53:18]
    node _T_21 = eq(sew, UInt<5>("h10")) @[VLMAX.scala 53:33]
    node _T_22 = and(_T_20, _T_21) @[VLMAX.scala 53:26]
    node _T_23 = eq(lmul, UInt<2>("h2")) @[VLMAX.scala 55:18]
    node _T_24 = eq(sew, UInt<5>("h10")) @[VLMAX.scala 55:33]
    node _T_25 = and(_T_23, _T_24) @[VLMAX.scala 55:26]
    node _T_26 = eq(lmul, UInt<3>("h4")) @[VLMAX.scala 57:18]
    node _T_27 = eq(sew, UInt<5>("h10")) @[VLMAX.scala 57:33]
    node _T_28 = and(_T_26, _T_27) @[VLMAX.scala 57:26]
    node _T_29 = eq(lmul, UInt<4>("h8")) @[VLMAX.scala 59:18]
    node _T_30 = eq(sew, UInt<5>("h10")) @[VLMAX.scala 59:33]
    node _T_31 = and(_T_29, _T_30) @[VLMAX.scala 59:26]
    node _T_32 = eq(lmul, UInt<1>("h1")) @[VLMAX.scala 61:18]
    node _T_33 = eq(sew, UInt<6>("h20")) @[VLMAX.scala 61:33]
    node _T_34 = and(_T_32, _T_33) @[VLMAX.scala 61:26]
    node _T_35 = eq(lmul, UInt<2>("h2")) @[VLMAX.scala 63:18]
    node _T_36 = eq(sew, UInt<6>("h20")) @[VLMAX.scala 63:33]
    node _T_37 = and(_T_35, _T_36) @[VLMAX.scala 63:26]
    node _T_38 = eq(lmul, UInt<3>("h4")) @[VLMAX.scala 65:18]
    node _T_39 = eq(sew, UInt<6>("h20")) @[VLMAX.scala 65:33]
    node _T_40 = and(_T_38, _T_39) @[VLMAX.scala 65:26]
    node _T_41 = eq(lmul, UInt<4>("h8")) @[VLMAX.scala 67:18]
    node _T_42 = eq(sew, UInt<6>("h20")) @[VLMAX.scala 67:33]
    node _T_43 = and(_T_41, _T_42) @[VLMAX.scala 67:26]
    node _T_44 = eq(lmul, UInt<1>("h1")) @[VLMAX.scala 69:18]
    node _T_45 = eq(sew, UInt<7>("h40")) @[VLMAX.scala 69:33]
    node _T_46 = and(_T_44, _T_45) @[VLMAX.scala 69:26]
    node _T_47 = eq(lmul, UInt<2>("h2")) @[VLMAX.scala 71:18]
    node _T_48 = eq(sew, UInt<7>("h40")) @[VLMAX.scala 71:33]
    node _T_49 = and(_T_47, _T_48) @[VLMAX.scala 71:26]
    node _T_50 = eq(lmul, UInt<3>("h4")) @[VLMAX.scala 73:18]
    node _T_51 = eq(sew, UInt<7>("h40")) @[VLMAX.scala 73:33]
    node _T_52 = and(_T_50, _T_51) @[VLMAX.scala 73:26]
    node _T_53 = eq(lmul, UInt<4>("h8")) @[VLMAX.scala 75:18]
    node _T_54 = eq(sew, UInt<7>("h40")) @[VLMAX.scala 75:33]
    node _T_55 = and(_T_53, _T_54) @[VLMAX.scala 75:26]
    node _GEN_8 = mux(_T_55, UInt<5>("h10"), UInt<1>("h0")) @[VLMAX.scala 75:43 VLMAX.scala 76:14 VLMAX.scala 78:14]
    node _GEN_9 = mux(_T_52, UInt<4>("h8"), _GEN_8) @[VLMAX.scala 73:43 VLMAX.scala 74:14]
    node _GEN_10 = mux(_T_49, UInt<3>("h4"), _GEN_9) @[VLMAX.scala 71:43 VLMAX.scala 72:14]
    node _GEN_11 = mux(_T_46, UInt<2>("h2"), _GEN_10) @[VLMAX.scala 69:43 VLMAX.scala 70:14]
    node _GEN_12 = mux(_T_43, UInt<6>("h20"), _GEN_11) @[VLMAX.scala 67:43 VLMAX.scala 68:14]
    node _GEN_13 = mux(_T_40, UInt<5>("h10"), _GEN_12) @[VLMAX.scala 65:43 VLMAX.scala 66:14]
    node _GEN_14 = mux(_T_37, UInt<4>("h8"), _GEN_13) @[VLMAX.scala 63:43 VLMAX.scala 64:14]
    node _GEN_15 = mux(_T_34, UInt<3>("h4"), _GEN_14) @[VLMAX.scala 61:43 VLMAX.scala 62:14]
    node _GEN_16 = mux(_T_31, UInt<7>("h40"), _GEN_15) @[VLMAX.scala 59:43 VLMAX.scala 60:14]
    node _GEN_17 = mux(_T_28, UInt<6>("h20"), _GEN_16) @[VLMAX.scala 57:43 VLMAX.scala 58:14]
    node _GEN_18 = mux(_T_25, UInt<5>("h10"), _GEN_17) @[VLMAX.scala 55:43 VLMAX.scala 56:14]
    node _GEN_19 = mux(_T_22, UInt<4>("h8"), _GEN_18) @[VLMAX.scala 53:43 VLMAX.scala 54:14]
    node _GEN_20 = mux(_T_19, UInt<8>("h80"), _GEN_19) @[VLMAX.scala 51:42 VLMAX.scala 52:14]
    node _GEN_21 = mux(_T_16, UInt<7>("h40"), _GEN_20) @[VLMAX.scala 49:42 VLMAX.scala 50:14]
    node _GEN_22 = mux(_T_13, UInt<6>("h20"), _GEN_21) @[VLMAX.scala 47:42 VLMAX.scala 48:14]
    node _GEN_23 = mux(_T_10, UInt<5>("h10"), _GEN_22) @[VLMAX.scala 45:36 VLMAX.scala 46:14]
    io_vlmax <= _GEN_23
