Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Dec 16 14:49:38 2023
| Host         : HU-DOPX-DIL05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_control_timing_summary_routed.rpt -pb main_control_timing_summary_routed.pb -rpx main_control_timing_summary_routed.rpx -warn_on_violation
| Design       : main_control
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (25)
7. checking multiple_clock (459)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (459)
--------------------------------
 There are 459 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.550        0.000                      0                  889        0.073        0.000                      0                  889        3.000        0.000                       0                   465  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.550        0.000                      0                  881        0.157        0.000                      0                  881        9.500        0.000                       0                   461  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.552        0.000                      0                  881        0.157        0.000                      0                  881        9.500        0.000                       0                   461  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.550        0.000                      0                  881        0.073        0.000                      0                  881  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.550        0.000                      0                  881        0.073        0.000                      0                  881  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         17.262        0.000                      0                    8        0.580        0.000                      0                    8  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         17.262        0.000                      0                    8        0.496        0.000                      0                    8  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       17.262        0.000                      0                    8        0.496        0.000                      0                    8  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       17.264        0.000                      0                    8        0.580        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 nolabel_line118/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.371ns  (logic 10.731ns (61.775%)  route 6.640ns (38.225%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.548    -0.964    nolabel_line118/clk_out1
    SLICE_X41Y26         FDRE                                         r  nolabel_line118/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.545 r  nolabel_line118/x_counter_reg[1]/Q
                         net (fo=18, routed)          1.113     0.568    nolabel_line118/x_control[1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.296     0.864 r  nolabel_line118/display_ball1__2_i_39/O
                         net (fo=1, routed)           0.000     0.864    nolabel_line118/display_ball1__2_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.397 r  nolabel_line118/display_ball1__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.397    nolabel_line118/display_ball1__2_i_8_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  nolabel_line118/display_ball1__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.514    nolabel_line118/display_ball1__2_i_7_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.631 r  nolabel_line118/display_ball1__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.631    nolabel_line115/display_ball1__4_0[0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.954 r  nolabel_line115/display_ball1__2_i_5/O[1]
                         net (fo=4, routed)           0.933     2.888    nolabel_line115/display_ball2[13]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     7.106 r  nolabel_line115/display_ball1__3/PCOUT[47]
                         net (fo=1, routed)           0.056     7.161    nolabel_line115/display_ball1__3_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.679 r  nolabel_line115/display_ball1__4/P[0]
                         net (fo=2, routed)           0.956     9.635    nolabel_line115/display_ball1__4_n_105
    SLICE_X56Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.759 r  nolabel_line115/rgb_reg[2]_i_119/O
                         net (fo=1, routed)           0.000     9.759    nolabel_line115/rgb_reg[2]_i_119_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.292 r  nolabel_line115/rgb_reg_reg[2]_i_57/CO[3]
                         net (fo=1, routed)           0.009    10.301    nolabel_line115/rgb_reg_reg[2]_i_57_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.418 r  nolabel_line115/rgb_reg_reg[2]_i_121/CO[3]
                         net (fo=1, routed)           0.000    10.418    nolabel_line115/rgb_reg_reg[2]_i_121_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.741 r  nolabel_line115/rgb_reg_reg[2]_i_63/O[1]
                         net (fo=2, routed)           0.853    11.595    nolabel_line115/rgb_reg_reg[2]_i_63_n_6
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.901 r  nolabel_line115/rgb_reg[2]_i_66/O
                         net (fo=1, routed)           0.000    11.901    nolabel_line115/rgb_reg[2]_i_66_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.451 r  nolabel_line115/rgb_reg_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.451    nolabel_line115/rgb_reg_reg[2]_i_39_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.785 f  nolabel_line115/rgb_reg_reg[2]_i_68/O[1]
                         net (fo=1, routed)           0.667    13.452    nolabel_line115/display_ball0[29]
    SLICE_X54Y21         LUT4 (Prop_lut4_I0_O)        0.303    13.755 f  nolabel_line115/rgb_reg[2]_i_40/O
                         net (fo=2, routed)           0.674    14.428    nolabel_line115/rgb_reg[2]_i_40_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.148    14.576 f  nolabel_line115/rgb_reg[2]_i_16/O
                         net (fo=2, routed)           0.593    15.170    nolabel_line115/rgb_reg[2]_i_16_n_0
    SLICE_X53Y22         LUT5 (Prop_lut5_I3_O)        0.328    15.498 r  nolabel_line115/rgb_reg[2]_i_4/O
                         net (fo=1, routed)           0.786    16.284    nolabel_line118/rgb_reg_reg[2]_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I2_O)        0.124    16.408 r  nolabel_line118/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    16.408    nolabel_line115/rgb_reg_reg[2]_0
    SLICE_X43Y25         FDRE                                         r  nolabel_line115/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.430    18.435    nolabel_line115/clk_out1
    SLICE_X43Y25         FDRE                                         r  nolabel_line115/rgb_reg_reg[2]/C
                         clock pessimism              0.578    19.012    
                         clock uncertainty           -0.084    18.929    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.029    18.958    nolabel_line115/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.958    
                         arrival time                         -16.408    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 nolabel_line118/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.327ns  (logic 10.503ns (60.617%)  route 6.824ns (39.383%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.548    -0.964    nolabel_line118/clk_out1
    SLICE_X41Y26         FDRE                                         r  nolabel_line118/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.545 r  nolabel_line118/x_counter_reg[1]/Q
                         net (fo=18, routed)          1.113     0.568    nolabel_line118/x_control[1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.296     0.864 r  nolabel_line118/display_ball1__2_i_39/O
                         net (fo=1, routed)           0.000     0.864    nolabel_line118/display_ball1__2_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.397 r  nolabel_line118/display_ball1__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.397    nolabel_line118/display_ball1__2_i_8_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  nolabel_line118/display_ball1__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.514    nolabel_line118/display_ball1__2_i_7_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.631 r  nolabel_line118/display_ball1__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.631    nolabel_line115/display_ball1__4_0[0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.954 r  nolabel_line115/display_ball1__2_i_5/O[1]
                         net (fo=4, routed)           0.933     2.888    nolabel_line115/display_ball2[13]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     7.106 r  nolabel_line115/display_ball1__3/PCOUT[47]
                         net (fo=1, routed)           0.056     7.161    nolabel_line115/display_ball1__3_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.679 r  nolabel_line115/display_ball1__4/P[0]
                         net (fo=2, routed)           0.956     9.635    nolabel_line115/display_ball1__4_n_105
    SLICE_X56Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.759 r  nolabel_line115/rgb_reg[2]_i_119/O
                         net (fo=1, routed)           0.000     9.759    nolabel_line115/rgb_reg[2]_i_119_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.292 r  nolabel_line115/rgb_reg_reg[2]_i_57/CO[3]
                         net (fo=1, routed)           0.009    10.301    nolabel_line115/rgb_reg_reg[2]_i_57_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.418 r  nolabel_line115/rgb_reg_reg[2]_i_121/CO[3]
                         net (fo=1, routed)           0.000    10.418    nolabel_line115/rgb_reg_reg[2]_i_121_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.741 r  nolabel_line115/rgb_reg_reg[2]_i_63/O[1]
                         net (fo=2, routed)           0.853    11.595    nolabel_line115/rgb_reg_reg[2]_i_63_n_6
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.901 r  nolabel_line115/rgb_reg[2]_i_66/O
                         net (fo=1, routed)           0.000    11.901    nolabel_line115/rgb_reg[2]_i_66_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.451 r  nolabel_line115/rgb_reg_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.451    nolabel_line115/rgb_reg_reg[2]_i_39_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.785 r  nolabel_line115/rgb_reg_reg[2]_i_68/O[1]
                         net (fo=1, routed)           0.667    13.452    nolabel_line115/display_ball0[29]
    SLICE_X54Y21         LUT4 (Prop_lut4_I0_O)        0.303    13.755 r  nolabel_line115/rgb_reg[2]_i_40/O
                         net (fo=2, routed)           0.364    14.119    nolabel_line115/rgb_reg[2]_i_40_n_0
    SLICE_X54Y20         LUT4 (Prop_lut4_I2_O)        0.124    14.243 r  nolabel_line115/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           0.466    14.709    nolabel_line115/rgb_reg[0]_i_3_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I4_O)        0.124    14.833 f  nolabel_line115/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.892    15.725    nolabel_line118/rgb_reg_reg[0]
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.124    15.849 r  nolabel_line118/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.514    16.363    nolabel_line115/rgb_reg_reg[0]_0
    SLICE_X42Y27         FDRE                                         r  nolabel_line115/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.433    18.438    nolabel_line115/clk_out1
    SLICE_X42Y27         FDRE                                         r  nolabel_line115/rgb_reg_reg[0]/C
                         clock pessimism              0.578    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)       -0.016    18.916    nolabel_line115/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.916    
                         arrival time                         -16.363    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 nolabel_line118/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.408ns  (logic 10.731ns (61.644%)  route 6.677ns (38.356%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.548    -0.964    nolabel_line118/clk_out1
    SLICE_X41Y26         FDRE                                         r  nolabel_line118/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.545 r  nolabel_line118/x_counter_reg[1]/Q
                         net (fo=18, routed)          1.113     0.568    nolabel_line118/x_control[1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.296     0.864 r  nolabel_line118/display_ball1__2_i_39/O
                         net (fo=1, routed)           0.000     0.864    nolabel_line118/display_ball1__2_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.397 r  nolabel_line118/display_ball1__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.397    nolabel_line118/display_ball1__2_i_8_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  nolabel_line118/display_ball1__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.514    nolabel_line118/display_ball1__2_i_7_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.631 r  nolabel_line118/display_ball1__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.631    nolabel_line115/display_ball1__4_0[0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.954 r  nolabel_line115/display_ball1__2_i_5/O[1]
                         net (fo=4, routed)           0.933     2.888    nolabel_line115/display_ball2[13]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     7.106 r  nolabel_line115/display_ball1__3/PCOUT[47]
                         net (fo=1, routed)           0.056     7.161    nolabel_line115/display_ball1__3_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.679 r  nolabel_line115/display_ball1__4/P[0]
                         net (fo=2, routed)           0.956     9.635    nolabel_line115/display_ball1__4_n_105
    SLICE_X56Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.759 r  nolabel_line115/rgb_reg[2]_i_119/O
                         net (fo=1, routed)           0.000     9.759    nolabel_line115/rgb_reg[2]_i_119_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.292 r  nolabel_line115/rgb_reg_reg[2]_i_57/CO[3]
                         net (fo=1, routed)           0.009    10.301    nolabel_line115/rgb_reg_reg[2]_i_57_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.418 r  nolabel_line115/rgb_reg_reg[2]_i_121/CO[3]
                         net (fo=1, routed)           0.000    10.418    nolabel_line115/rgb_reg_reg[2]_i_121_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.741 r  nolabel_line115/rgb_reg_reg[2]_i_63/O[1]
                         net (fo=2, routed)           0.853    11.595    nolabel_line115/rgb_reg_reg[2]_i_63_n_6
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.901 r  nolabel_line115/rgb_reg[2]_i_66/O
                         net (fo=1, routed)           0.000    11.901    nolabel_line115/rgb_reg[2]_i_66_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.451 r  nolabel_line115/rgb_reg_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.451    nolabel_line115/rgb_reg_reg[2]_i_39_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.785 r  nolabel_line115/rgb_reg_reg[2]_i_68/O[1]
                         net (fo=1, routed)           0.667    13.452    nolabel_line115/display_ball0[29]
    SLICE_X54Y21         LUT4 (Prop_lut4_I0_O)        0.303    13.755 r  nolabel_line115/rgb_reg[2]_i_40/O
                         net (fo=2, routed)           0.674    14.428    nolabel_line115/rgb_reg[2]_i_40_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.148    14.576 r  nolabel_line115/rgb_reg[2]_i_16/O
                         net (fo=2, routed)           0.618    15.194    nolabel_line115/rgb_reg[2]_i_16_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.328    15.522 f  nolabel_line115/rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.799    16.321    nolabel_line118/rgb_reg_reg[1]
    SLICE_X42Y26         LUT6 (Prop_lut6_I2_O)        0.124    16.445 r  nolabel_line118/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    16.445    nolabel_line115/rgb_reg_reg[1]_0
    SLICE_X42Y26         FDRE                                         r  nolabel_line115/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.432    18.437    nolabel_line115/clk_out1
    SLICE_X42Y26         FDRE                                         r  nolabel_line115/rgb_reg_reg[1]/C
                         clock pessimism              0.578    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X42Y26         FDRE (Setup_fdre_C_D)        0.077    19.008    nolabel_line115/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                         -16.445    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 nolabel_line115/ball_c_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/horizontal_velocity_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 1.819ns (16.190%)  route 9.416ns (83.810%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.556    -0.956    nolabel_line115/clk_out1
    SLICE_X48Y21         FDPE                                         r  nolabel_line115/ball_c_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDPE (Prop_fdpe_C_Q)         0.456    -0.500 r  nolabel_line115/ball_c_t_reg[7]/Q
                         net (fo=45, routed)          4.335     3.835    nolabel_line115/Q[7]
    SLICE_X35Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.959 r  nolabel_line115/horizontal_velocity_reg[31]_i_1052/O
                         net (fo=1, routed)           0.000     3.959    nolabel_line115/horizontal_velocity_reg[31]_i_1052_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.360 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_917/CO[3]
                         net (fo=1, routed)           0.000     4.360    nolabel_line115/horizontal_velocity_reg_reg[31]_i_917_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.474 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000     4.474    nolabel_line115/horizontal_velocity_reg_reg[31]_i_662_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.588 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_395/CO[3]
                         net (fo=1, routed)           0.000     4.588    nolabel_line115/horizontal_velocity_reg_reg[31]_i_395_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           1.646     6.348    nolabel_line115/horizontal_velocity_next459_in
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.472 r  nolabel_line115/horizontal_velocity_reg[31]_i_31/O
                         net (fo=2, routed)           1.783     8.255    nolabel_line115/horizontal_velocity_reg[31]_i_31_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  nolabel_line115/horizontal_velocity_reg[31]_i_10/O
                         net (fo=3, routed)           0.437     8.817    nolabel_line115/horizontal_velocity_reg[31]_i_10_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.941 f  nolabel_line115/horizontal_velocity_reg[31]_i_5/O
                         net (fo=2, routed)           0.824     9.765    nolabel_line115/horizontal_velocity_reg[31]_i_5_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  nolabel_line115/horizontal_velocity_reg[31]_i_1/O
                         net (fo=4, routed)           0.391    10.280    nolabel_line115/horizontal_velocity_reg[31]_i_1_n_0
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.446    18.451    nolabel_line115/clk_out1
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[0]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X48Y35         FDCE (Setup_fdce_C_CE)      -0.205    18.726    nolabel_line115/horizontal_velocity_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.726    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 nolabel_line115/ball_c_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/horizontal_velocity_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 1.819ns (16.190%)  route 9.416ns (83.810%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.556    -0.956    nolabel_line115/clk_out1
    SLICE_X48Y21         FDPE                                         r  nolabel_line115/ball_c_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDPE (Prop_fdpe_C_Q)         0.456    -0.500 r  nolabel_line115/ball_c_t_reg[7]/Q
                         net (fo=45, routed)          4.335     3.835    nolabel_line115/Q[7]
    SLICE_X35Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.959 r  nolabel_line115/horizontal_velocity_reg[31]_i_1052/O
                         net (fo=1, routed)           0.000     3.959    nolabel_line115/horizontal_velocity_reg[31]_i_1052_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.360 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_917/CO[3]
                         net (fo=1, routed)           0.000     4.360    nolabel_line115/horizontal_velocity_reg_reg[31]_i_917_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.474 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000     4.474    nolabel_line115/horizontal_velocity_reg_reg[31]_i_662_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.588 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_395/CO[3]
                         net (fo=1, routed)           0.000     4.588    nolabel_line115/horizontal_velocity_reg_reg[31]_i_395_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           1.646     6.348    nolabel_line115/horizontal_velocity_next459_in
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.472 r  nolabel_line115/horizontal_velocity_reg[31]_i_31/O
                         net (fo=2, routed)           1.783     8.255    nolabel_line115/horizontal_velocity_reg[31]_i_31_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  nolabel_line115/horizontal_velocity_reg[31]_i_10/O
                         net (fo=3, routed)           0.437     8.817    nolabel_line115/horizontal_velocity_reg[31]_i_10_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.941 f  nolabel_line115/horizontal_velocity_reg[31]_i_5/O
                         net (fo=2, routed)           0.824     9.765    nolabel_line115/horizontal_velocity_reg[31]_i_5_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  nolabel_line115/horizontal_velocity_reg[31]_i_1/O
                         net (fo=4, routed)           0.391    10.280    nolabel_line115/horizontal_velocity_reg[31]_i_1_n_0
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.446    18.451    nolabel_line115/clk_out1
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[1]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X48Y35         FDCE (Setup_fdce_C_CE)      -0.205    18.726    nolabel_line115/horizontal_velocity_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.726    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 nolabel_line115/ball_c_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/horizontal_velocity_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 1.819ns (16.190%)  route 9.416ns (83.810%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.556    -0.956    nolabel_line115/clk_out1
    SLICE_X48Y21         FDPE                                         r  nolabel_line115/ball_c_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDPE (Prop_fdpe_C_Q)         0.456    -0.500 r  nolabel_line115/ball_c_t_reg[7]/Q
                         net (fo=45, routed)          4.335     3.835    nolabel_line115/Q[7]
    SLICE_X35Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.959 r  nolabel_line115/horizontal_velocity_reg[31]_i_1052/O
                         net (fo=1, routed)           0.000     3.959    nolabel_line115/horizontal_velocity_reg[31]_i_1052_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.360 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_917/CO[3]
                         net (fo=1, routed)           0.000     4.360    nolabel_line115/horizontal_velocity_reg_reg[31]_i_917_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.474 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000     4.474    nolabel_line115/horizontal_velocity_reg_reg[31]_i_662_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.588 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_395/CO[3]
                         net (fo=1, routed)           0.000     4.588    nolabel_line115/horizontal_velocity_reg_reg[31]_i_395_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           1.646     6.348    nolabel_line115/horizontal_velocity_next459_in
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.472 r  nolabel_line115/horizontal_velocity_reg[31]_i_31/O
                         net (fo=2, routed)           1.783     8.255    nolabel_line115/horizontal_velocity_reg[31]_i_31_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  nolabel_line115/horizontal_velocity_reg[31]_i_10/O
                         net (fo=3, routed)           0.437     8.817    nolabel_line115/horizontal_velocity_reg[31]_i_10_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.941 f  nolabel_line115/horizontal_velocity_reg[31]_i_5/O
                         net (fo=2, routed)           0.824     9.765    nolabel_line115/horizontal_velocity_reg[31]_i_5_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  nolabel_line115/horizontal_velocity_reg[31]_i_1/O
                         net (fo=4, routed)           0.391    10.280    nolabel_line115/horizontal_velocity_reg[31]_i_1_n_0
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.446    18.451    nolabel_line115/clk_out1
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[2]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X48Y35         FDCE (Setup_fdce_C_CE)      -0.205    18.726    nolabel_line115/horizontal_velocity_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.726    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.496ns  (required time - arrival time)
  Source:                 nolabel_line115/ball_c_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/horizontal_velocity_reg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.186ns  (logic 1.819ns (16.262%)  route 9.367ns (83.738%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.556    -0.956    nolabel_line115/clk_out1
    SLICE_X48Y21         FDPE                                         r  nolabel_line115/ball_c_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDPE (Prop_fdpe_C_Q)         0.456    -0.500 r  nolabel_line115/ball_c_t_reg[7]/Q
                         net (fo=45, routed)          4.335     3.835    nolabel_line115/Q[7]
    SLICE_X35Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.959 r  nolabel_line115/horizontal_velocity_reg[31]_i_1052/O
                         net (fo=1, routed)           0.000     3.959    nolabel_line115/horizontal_velocity_reg[31]_i_1052_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.360 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_917/CO[3]
                         net (fo=1, routed)           0.000     4.360    nolabel_line115/horizontal_velocity_reg_reg[31]_i_917_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.474 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000     4.474    nolabel_line115/horizontal_velocity_reg_reg[31]_i_662_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.588 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_395/CO[3]
                         net (fo=1, routed)           0.000     4.588    nolabel_line115/horizontal_velocity_reg_reg[31]_i_395_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           1.646     6.348    nolabel_line115/horizontal_velocity_next459_in
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.472 r  nolabel_line115/horizontal_velocity_reg[31]_i_31/O
                         net (fo=2, routed)           1.783     8.255    nolabel_line115/horizontal_velocity_reg[31]_i_31_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  nolabel_line115/horizontal_velocity_reg[31]_i_10/O
                         net (fo=3, routed)           0.437     8.817    nolabel_line115/horizontal_velocity_reg[31]_i_10_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.941 f  nolabel_line115/horizontal_velocity_reg[31]_i_5/O
                         net (fo=2, routed)           0.824     9.765    nolabel_line115/horizontal_velocity_reg[31]_i_5_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  nolabel_line115/horizontal_velocity_reg[31]_i_1/O
                         net (fo=4, routed)           0.342    10.230    nolabel_line115/horizontal_velocity_reg[31]_i_1_n_0
    SLICE_X48Y36         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.446    18.451    nolabel_line115/clk_out1
    SLICE_X48Y36         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[31]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X48Y36         FDCE (Setup_fdce_C_CE)      -0.205    18.726    nolabel_line115/horizontal_velocity_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         18.726    
                         arrival time                         -10.230    
  -------------------------------------------------------------------
                         slack                                  8.496    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 nolabel_line115/refresh_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/leftbar2_up_t_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.747ns  (logic 1.076ns (10.012%)  route 9.671ns (89.988%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.567    -0.945    nolabel_line115/clk_out1
    SLICE_X53Y37         FDRE                                         r  nolabel_line115/refresh_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  nolabel_line115/refresh_reg_reg[6]/Q
                         net (fo=2, routed)           0.979     0.491    nolabel_line115/refresh_reg[6]
    SLICE_X54Y39         LUT4 (Prop_lut4_I0_O)        0.124     0.615 f  nolabel_line115/refresh_reg[31]_i_8/O
                         net (fo=1, routed)           1.011     1.626    nolabel_line115/refresh_reg[31]_i_8_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.750 f  nolabel_line115/refresh_reg[31]_i_7/O
                         net (fo=1, routed)           0.306     2.056    nolabel_line115/refresh_reg[31]_i_7_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.124     2.180 r  nolabel_line115/refresh_reg[31]_i_3/O
                         net (fo=2, routed)           0.559     2.739    nolabel_line115/refresh_reg[31]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.863 r  nolabel_line115/ball_c_t[31]_i_1/O
                         net (fo=74, routed)          3.550     6.413    nolabel_line86/refresh_rate
    SLICE_X42Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.537 r  nolabel_line86/leftbar2_up_t[1]_i_1/O
                         net (fo=93, routed)          3.265     9.802    nolabel_line115/leftbar2_md_t_reg[1]_1
    SLICE_X48Y12         FDPE                                         r  nolabel_line115/leftbar2_up_t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.447    18.452    nolabel_line115/clk_out1
    SLICE_X48Y12         FDPE                                         r  nolabel_line115/leftbar2_up_t_reg[1]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X48Y12         FDPE (Setup_fdpe_C_CE)      -0.205    18.727    nolabel_line115/leftbar2_up_t_reg[1]
  -------------------------------------------------------------------
                         required time                         18.727    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  8.925    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 nolabel_line115/refresh_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/leftbar2_up_t_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.747ns  (logic 1.076ns (10.012%)  route 9.671ns (89.988%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.567    -0.945    nolabel_line115/clk_out1
    SLICE_X53Y37         FDRE                                         r  nolabel_line115/refresh_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  nolabel_line115/refresh_reg_reg[6]/Q
                         net (fo=2, routed)           0.979     0.491    nolabel_line115/refresh_reg[6]
    SLICE_X54Y39         LUT4 (Prop_lut4_I0_O)        0.124     0.615 f  nolabel_line115/refresh_reg[31]_i_8/O
                         net (fo=1, routed)           1.011     1.626    nolabel_line115/refresh_reg[31]_i_8_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.750 f  nolabel_line115/refresh_reg[31]_i_7/O
                         net (fo=1, routed)           0.306     2.056    nolabel_line115/refresh_reg[31]_i_7_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.124     2.180 r  nolabel_line115/refresh_reg[31]_i_3/O
                         net (fo=2, routed)           0.559     2.739    nolabel_line115/refresh_reg[31]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.863 r  nolabel_line115/ball_c_t[31]_i_1/O
                         net (fo=74, routed)          3.550     6.413    nolabel_line86/refresh_rate
    SLICE_X42Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.537 r  nolabel_line86/leftbar2_up_t[1]_i_1/O
                         net (fo=93, routed)          3.265     9.802    nolabel_line115/leftbar2_md_t_reg[1]_1
    SLICE_X48Y12         FDCE                                         r  nolabel_line115/leftbar2_up_t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.447    18.452    nolabel_line115/clk_out1
    SLICE_X48Y12         FDCE                                         r  nolabel_line115/leftbar2_up_t_reg[2]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X48Y12         FDCE (Setup_fdce_C_CE)      -0.205    18.727    nolabel_line115/leftbar2_up_t_reg[2]
  -------------------------------------------------------------------
                         required time                         18.727    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  8.925    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 nolabel_line115/refresh_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/leftbar2_up_t_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.747ns  (logic 1.076ns (10.012%)  route 9.671ns (89.988%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.567    -0.945    nolabel_line115/clk_out1
    SLICE_X53Y37         FDRE                                         r  nolabel_line115/refresh_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  nolabel_line115/refresh_reg_reg[6]/Q
                         net (fo=2, routed)           0.979     0.491    nolabel_line115/refresh_reg[6]
    SLICE_X54Y39         LUT4 (Prop_lut4_I0_O)        0.124     0.615 f  nolabel_line115/refresh_reg[31]_i_8/O
                         net (fo=1, routed)           1.011     1.626    nolabel_line115/refresh_reg[31]_i_8_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.750 f  nolabel_line115/refresh_reg[31]_i_7/O
                         net (fo=1, routed)           0.306     2.056    nolabel_line115/refresh_reg[31]_i_7_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.124     2.180 r  nolabel_line115/refresh_reg[31]_i_3/O
                         net (fo=2, routed)           0.559     2.739    nolabel_line115/refresh_reg[31]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.863 r  nolabel_line115/ball_c_t[31]_i_1/O
                         net (fo=74, routed)          3.550     6.413    nolabel_line86/refresh_rate
    SLICE_X42Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.537 r  nolabel_line86/leftbar2_up_t[1]_i_1/O
                         net (fo=93, routed)          3.265     9.802    nolabel_line115/leftbar2_md_t_reg[1]_1
    SLICE_X48Y12         FDPE                                         r  nolabel_line115/leftbar2_up_t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.447    18.452    nolabel_line115/clk_out1
    SLICE_X48Y12         FDPE                                         r  nolabel_line115/leftbar2_up_t_reg[3]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X48Y12         FDPE (Setup_fdpe_C_CE)      -0.205    18.727    nolabel_line115/leftbar2_up_t_reg[3]
  -------------------------------------------------------------------
                         required time                         18.727    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  8.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 nolabel_line118/counter_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line118/vertical_scanning_buffer_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.996%)  route 0.076ns (29.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.561    -0.620    nolabel_line118/clk_out1
    SLICE_X40Y39         FDCE                                         r  nolabel_line118/counter_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.479 f  nolabel_line118/counter_v_reg[2]/Q
                         net (fo=9, routed)           0.076    -0.403    nolabel_line118/counter_v_reg[2]
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.045    -0.358 r  nolabel_line118/vertical_scanning_buffer_i_2/O
                         net (fo=1, routed)           0.000    -0.358    nolabel_line118/vertical_scanning_buffer_i_2_n_0
    SLICE_X41Y39         FDRE                                         r  nolabel_line118/vertical_scanning_buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.831    -0.859    nolabel_line118/clk_out1
    SLICE_X41Y39         FDRE                                         r  nolabel_line118/vertical_scanning_buffer_reg/C
                         clock pessimism              0.251    -0.607    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.092    -0.515    nolabel_line118/vertical_scanning_buffer_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/filter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/ps2/filter_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.672%)  route 0.132ns (48.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.563    -0.618    nolabel_line86/ps2/clk_out1
    SLICE_X44Y40         FDRE                                         r  nolabel_line86/ps2/filter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  nolabel_line86/ps2/filter_reg_reg[5]/Q
                         net (fo=3, routed)           0.132    -0.345    nolabel_line86/ps2/filter_next[4]
    SLICE_X45Y39         FDRE                                         r  nolabel_line86/ps2/filter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.832    -0.858    nolabel_line86/ps2/clk_out1
    SLICE_X45Y39         FDRE                                         r  nolabel_line86/ps2/filter_reg_reg[4]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X45Y39         FDRE (Hold_fdre_C_D)         0.078    -0.525    nolabel_line86/ps2/filter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/b_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/key_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.353%)  route 0.123ns (46.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.560    -0.621    nolabel_line86/ps2/clk_out1
    SLICE_X44Y36         FDRE                                         r  nolabel_line86/ps2/b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  nolabel_line86/ps2/b_reg_reg[2]/Q
                         net (fo=2, routed)           0.123    -0.357    nolabel_line86/dout[1]
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.828    -0.862    nolabel_line86/clk_out1
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[1]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.047    -0.540    nolabel_line86/key_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/b_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/key_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.275%)  route 0.124ns (46.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.560    -0.621    nolabel_line86/ps2/clk_out1
    SLICE_X44Y36         FDRE                                         r  nolabel_line86/ps2/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  nolabel_line86/ps2/b_reg_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.357    nolabel_line86/dout[2]
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.828    -0.862    nolabel_line86/clk_out1
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[2]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.047    -0.540    nolabel_line86/key_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/b_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/key_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.559    -0.622    nolabel_line86/ps2/clk_out1
    SLICE_X42Y36         FDRE                                         r  nolabel_line86/ps2/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  nolabel_line86/ps2/b_reg_reg[7]/Q
                         net (fo=2, routed)           0.127    -0.331    nolabel_line86/dout[6]
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.828    -0.862    nolabel_line86/clk_out1
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[6]/C
                         clock pessimism              0.252    -0.609    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.076    -0.533    nolabel_line86/key_reg[6]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/b_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/key_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.559    -0.622    nolabel_line86/ps2/clk_out1
    SLICE_X42Y36         FDRE                                         r  nolabel_line86/ps2/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  nolabel_line86/ps2/b_reg_reg[5]/Q
                         net (fo=2, routed)           0.127    -0.331    nolabel_line86/dout[4]
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.828    -0.862    nolabel_line86/clk_out1
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[4]/C
                         clock pessimism              0.252    -0.609    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.075    -0.534    nolabel_line86/key_reg[4]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/b_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/key_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.559    -0.622    nolabel_line86/ps2/clk_out1
    SLICE_X42Y36         FDRE                                         r  nolabel_line86/ps2/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  nolabel_line86/ps2/b_reg_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.331    nolabel_line86/dout[5]
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.828    -0.862    nolabel_line86/clk_out1
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[5]/C
                         clock pessimism              0.252    -0.609    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.071    -0.538    nolabel_line86/key_reg[5]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 nolabel_line118/counter_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line118/counter_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.562    -0.619    nolabel_line118/clk_out1
    SLICE_X38Y41         FDCE                                         r  nolabel_line118/counter_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  nolabel_line118/counter_h_reg[1]/Q
                         net (fo=7, routed)           0.115    -0.340    nolabel_line118/counter_h_reg[1]
    SLICE_X39Y41         LUT4 (Prop_lut4_I1_O)        0.048    -0.292 r  nolabel_line118/counter_h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    nolabel_line118/p_0_in[3]
    SLICE_X39Y41         FDCE                                         r  nolabel_line118/counter_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.831    -0.859    nolabel_line118/clk_out1
    SLICE_X39Y41         FDCE                                         r  nolabel_line118/counter_h_reg[3]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X39Y41         FDCE (Hold_fdce_C_D)         0.105    -0.501    nolabel_line118/counter_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nolabel_line118/counter_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line118/counter_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.213ns (64.660%)  route 0.116ns (35.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.562    -0.619    nolabel_line118/clk_out1
    SLICE_X38Y41         FDCE                                         r  nolabel_line118/counter_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  nolabel_line118/counter_h_reg[1]/Q
                         net (fo=7, routed)           0.116    -0.339    nolabel_line118/counter_h_reg[1]
    SLICE_X39Y41         LUT5 (Prop_lut5_I2_O)        0.049    -0.290 r  nolabel_line118/counter_h[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    nolabel_line118/p_0_in[4]
    SLICE_X39Y41         FDCE                                         r  nolabel_line118/counter_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.831    -0.859    nolabel_line118/clk_out1
    SLICE_X39Y41         FDCE                                         r  nolabel_line118/counter_h_reg[4]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X39Y41         FDCE (Hold_fdce_C_D)         0.104    -0.502    nolabel_line118/counter_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 nolabel_line115/vertical_velocity_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/vertical_velocity_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.557    -0.624    nolabel_line115/clk_out1
    SLICE_X46Y31         FDCE                                         r  nolabel_line115/vertical_velocity_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.460 r  nolabel_line115/vertical_velocity_reg_reg[31]/Q
                         net (fo=31, routed)          0.127    -0.334    nolabel_line115/vertical_velocity_reg[31]
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.289 r  nolabel_line115/vertical_velocity_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    nolabel_line115/vertical_velocity_reg[31]_i_1_n_0
    SLICE_X46Y31         FDCE                                         r  nolabel_line115/vertical_velocity_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.825    -0.865    nolabel_line115/clk_out1
    SLICE_X46Y31         FDCE                                         r  nolabel_line115/vertical_velocity_reg_reg[31]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X46Y31         FDCE (Hold_fdce_C_D)         0.121    -0.503    nolabel_line115/vertical_velocity_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line83/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    nolabel_line83/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y25     nolabel_line115/ball_c_l_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y25     nolabel_line115/ball_c_l_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y25     nolabel_line115/ball_c_l_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y30     nolabel_line115/ball_c_l_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X51Y29     nolabel_line115/ball_c_l_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X51Y29     nolabel_line115/ball_c_l_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y30     nolabel_line115/ball_c_l_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X51Y30     nolabel_line115/ball_c_l_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y25     nolabel_line115/ball_c_l_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y25     nolabel_line115/ball_c_l_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y25     nolabel_line115/ball_c_l_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y30     nolabel_line115/ball_c_l_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y29     nolabel_line115/ball_c_l_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y29     nolabel_line115/ball_c_l_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y30     nolabel_line115/ball_c_l_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     nolabel_line115/ball_c_l_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y30     nolabel_line115/ball_c_l_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     nolabel_line115/ball_c_l_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y25     nolabel_line115/ball_c_l_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y25     nolabel_line115/ball_c_l_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y25     nolabel_line115/ball_c_l_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y30     nolabel_line115/ball_c_l_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y29     nolabel_line115/ball_c_l_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y29     nolabel_line115/ball_c_l_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y30     nolabel_line115/ball_c_l_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     nolabel_line115/ball_c_l_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y30     nolabel_line115/ball_c_l_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     nolabel_line115/ball_c_l_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line83/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    nolabel_line83/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 nolabel_line118/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.371ns  (logic 10.731ns (61.775%)  route 6.640ns (38.225%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.548    -0.964    nolabel_line118/clk_out1
    SLICE_X41Y26         FDRE                                         r  nolabel_line118/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.545 r  nolabel_line118/x_counter_reg[1]/Q
                         net (fo=18, routed)          1.113     0.568    nolabel_line118/x_control[1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.296     0.864 r  nolabel_line118/display_ball1__2_i_39/O
                         net (fo=1, routed)           0.000     0.864    nolabel_line118/display_ball1__2_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.397 r  nolabel_line118/display_ball1__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.397    nolabel_line118/display_ball1__2_i_8_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  nolabel_line118/display_ball1__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.514    nolabel_line118/display_ball1__2_i_7_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.631 r  nolabel_line118/display_ball1__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.631    nolabel_line115/display_ball1__4_0[0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.954 r  nolabel_line115/display_ball1__2_i_5/O[1]
                         net (fo=4, routed)           0.933     2.888    nolabel_line115/display_ball2[13]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     7.106 r  nolabel_line115/display_ball1__3/PCOUT[47]
                         net (fo=1, routed)           0.056     7.161    nolabel_line115/display_ball1__3_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.679 r  nolabel_line115/display_ball1__4/P[0]
                         net (fo=2, routed)           0.956     9.635    nolabel_line115/display_ball1__4_n_105
    SLICE_X56Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.759 r  nolabel_line115/rgb_reg[2]_i_119/O
                         net (fo=1, routed)           0.000     9.759    nolabel_line115/rgb_reg[2]_i_119_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.292 r  nolabel_line115/rgb_reg_reg[2]_i_57/CO[3]
                         net (fo=1, routed)           0.009    10.301    nolabel_line115/rgb_reg_reg[2]_i_57_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.418 r  nolabel_line115/rgb_reg_reg[2]_i_121/CO[3]
                         net (fo=1, routed)           0.000    10.418    nolabel_line115/rgb_reg_reg[2]_i_121_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.741 r  nolabel_line115/rgb_reg_reg[2]_i_63/O[1]
                         net (fo=2, routed)           0.853    11.595    nolabel_line115/rgb_reg_reg[2]_i_63_n_6
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.901 r  nolabel_line115/rgb_reg[2]_i_66/O
                         net (fo=1, routed)           0.000    11.901    nolabel_line115/rgb_reg[2]_i_66_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.451 r  nolabel_line115/rgb_reg_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.451    nolabel_line115/rgb_reg_reg[2]_i_39_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.785 f  nolabel_line115/rgb_reg_reg[2]_i_68/O[1]
                         net (fo=1, routed)           0.667    13.452    nolabel_line115/display_ball0[29]
    SLICE_X54Y21         LUT4 (Prop_lut4_I0_O)        0.303    13.755 f  nolabel_line115/rgb_reg[2]_i_40/O
                         net (fo=2, routed)           0.674    14.428    nolabel_line115/rgb_reg[2]_i_40_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.148    14.576 f  nolabel_line115/rgb_reg[2]_i_16/O
                         net (fo=2, routed)           0.593    15.170    nolabel_line115/rgb_reg[2]_i_16_n_0
    SLICE_X53Y22         LUT5 (Prop_lut5_I3_O)        0.328    15.498 r  nolabel_line115/rgb_reg[2]_i_4/O
                         net (fo=1, routed)           0.786    16.284    nolabel_line118/rgb_reg_reg[2]_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I2_O)        0.124    16.408 r  nolabel_line118/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    16.408    nolabel_line115/rgb_reg_reg[2]_0
    SLICE_X43Y25         FDRE                                         r  nolabel_line115/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.430    18.435    nolabel_line115/clk_out1
    SLICE_X43Y25         FDRE                                         r  nolabel_line115/rgb_reg_reg[2]/C
                         clock pessimism              0.578    19.012    
                         clock uncertainty           -0.082    18.931    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.029    18.960    nolabel_line115/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.960    
                         arrival time                         -16.408    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 nolabel_line118/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.327ns  (logic 10.503ns (60.617%)  route 6.824ns (39.383%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.548    -0.964    nolabel_line118/clk_out1
    SLICE_X41Y26         FDRE                                         r  nolabel_line118/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.545 r  nolabel_line118/x_counter_reg[1]/Q
                         net (fo=18, routed)          1.113     0.568    nolabel_line118/x_control[1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.296     0.864 r  nolabel_line118/display_ball1__2_i_39/O
                         net (fo=1, routed)           0.000     0.864    nolabel_line118/display_ball1__2_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.397 r  nolabel_line118/display_ball1__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.397    nolabel_line118/display_ball1__2_i_8_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  nolabel_line118/display_ball1__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.514    nolabel_line118/display_ball1__2_i_7_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.631 r  nolabel_line118/display_ball1__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.631    nolabel_line115/display_ball1__4_0[0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.954 r  nolabel_line115/display_ball1__2_i_5/O[1]
                         net (fo=4, routed)           0.933     2.888    nolabel_line115/display_ball2[13]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     7.106 r  nolabel_line115/display_ball1__3/PCOUT[47]
                         net (fo=1, routed)           0.056     7.161    nolabel_line115/display_ball1__3_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.679 r  nolabel_line115/display_ball1__4/P[0]
                         net (fo=2, routed)           0.956     9.635    nolabel_line115/display_ball1__4_n_105
    SLICE_X56Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.759 r  nolabel_line115/rgb_reg[2]_i_119/O
                         net (fo=1, routed)           0.000     9.759    nolabel_line115/rgb_reg[2]_i_119_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.292 r  nolabel_line115/rgb_reg_reg[2]_i_57/CO[3]
                         net (fo=1, routed)           0.009    10.301    nolabel_line115/rgb_reg_reg[2]_i_57_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.418 r  nolabel_line115/rgb_reg_reg[2]_i_121/CO[3]
                         net (fo=1, routed)           0.000    10.418    nolabel_line115/rgb_reg_reg[2]_i_121_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.741 r  nolabel_line115/rgb_reg_reg[2]_i_63/O[1]
                         net (fo=2, routed)           0.853    11.595    nolabel_line115/rgb_reg_reg[2]_i_63_n_6
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.901 r  nolabel_line115/rgb_reg[2]_i_66/O
                         net (fo=1, routed)           0.000    11.901    nolabel_line115/rgb_reg[2]_i_66_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.451 r  nolabel_line115/rgb_reg_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.451    nolabel_line115/rgb_reg_reg[2]_i_39_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.785 r  nolabel_line115/rgb_reg_reg[2]_i_68/O[1]
                         net (fo=1, routed)           0.667    13.452    nolabel_line115/display_ball0[29]
    SLICE_X54Y21         LUT4 (Prop_lut4_I0_O)        0.303    13.755 r  nolabel_line115/rgb_reg[2]_i_40/O
                         net (fo=2, routed)           0.364    14.119    nolabel_line115/rgb_reg[2]_i_40_n_0
    SLICE_X54Y20         LUT4 (Prop_lut4_I2_O)        0.124    14.243 r  nolabel_line115/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           0.466    14.709    nolabel_line115/rgb_reg[0]_i_3_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I4_O)        0.124    14.833 f  nolabel_line115/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.892    15.725    nolabel_line118/rgb_reg_reg[0]
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.124    15.849 r  nolabel_line118/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.514    16.363    nolabel_line115/rgb_reg_reg[0]_0
    SLICE_X42Y27         FDRE                                         r  nolabel_line115/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.433    18.438    nolabel_line115/clk_out1
    SLICE_X42Y27         FDRE                                         r  nolabel_line115/rgb_reg_reg[0]/C
                         clock pessimism              0.578    19.015    
                         clock uncertainty           -0.082    18.934    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)       -0.016    18.918    nolabel_line115/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                         -16.363    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 nolabel_line118/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.408ns  (logic 10.731ns (61.644%)  route 6.677ns (38.356%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.548    -0.964    nolabel_line118/clk_out1
    SLICE_X41Y26         FDRE                                         r  nolabel_line118/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.545 r  nolabel_line118/x_counter_reg[1]/Q
                         net (fo=18, routed)          1.113     0.568    nolabel_line118/x_control[1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.296     0.864 r  nolabel_line118/display_ball1__2_i_39/O
                         net (fo=1, routed)           0.000     0.864    nolabel_line118/display_ball1__2_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.397 r  nolabel_line118/display_ball1__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.397    nolabel_line118/display_ball1__2_i_8_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  nolabel_line118/display_ball1__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.514    nolabel_line118/display_ball1__2_i_7_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.631 r  nolabel_line118/display_ball1__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.631    nolabel_line115/display_ball1__4_0[0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.954 r  nolabel_line115/display_ball1__2_i_5/O[1]
                         net (fo=4, routed)           0.933     2.888    nolabel_line115/display_ball2[13]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     7.106 r  nolabel_line115/display_ball1__3/PCOUT[47]
                         net (fo=1, routed)           0.056     7.161    nolabel_line115/display_ball1__3_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.679 r  nolabel_line115/display_ball1__4/P[0]
                         net (fo=2, routed)           0.956     9.635    nolabel_line115/display_ball1__4_n_105
    SLICE_X56Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.759 r  nolabel_line115/rgb_reg[2]_i_119/O
                         net (fo=1, routed)           0.000     9.759    nolabel_line115/rgb_reg[2]_i_119_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.292 r  nolabel_line115/rgb_reg_reg[2]_i_57/CO[3]
                         net (fo=1, routed)           0.009    10.301    nolabel_line115/rgb_reg_reg[2]_i_57_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.418 r  nolabel_line115/rgb_reg_reg[2]_i_121/CO[3]
                         net (fo=1, routed)           0.000    10.418    nolabel_line115/rgb_reg_reg[2]_i_121_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.741 r  nolabel_line115/rgb_reg_reg[2]_i_63/O[1]
                         net (fo=2, routed)           0.853    11.595    nolabel_line115/rgb_reg_reg[2]_i_63_n_6
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.901 r  nolabel_line115/rgb_reg[2]_i_66/O
                         net (fo=1, routed)           0.000    11.901    nolabel_line115/rgb_reg[2]_i_66_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.451 r  nolabel_line115/rgb_reg_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.451    nolabel_line115/rgb_reg_reg[2]_i_39_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.785 r  nolabel_line115/rgb_reg_reg[2]_i_68/O[1]
                         net (fo=1, routed)           0.667    13.452    nolabel_line115/display_ball0[29]
    SLICE_X54Y21         LUT4 (Prop_lut4_I0_O)        0.303    13.755 r  nolabel_line115/rgb_reg[2]_i_40/O
                         net (fo=2, routed)           0.674    14.428    nolabel_line115/rgb_reg[2]_i_40_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.148    14.576 r  nolabel_line115/rgb_reg[2]_i_16/O
                         net (fo=2, routed)           0.618    15.194    nolabel_line115/rgb_reg[2]_i_16_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.328    15.522 f  nolabel_line115/rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.799    16.321    nolabel_line118/rgb_reg_reg[1]
    SLICE_X42Y26         LUT6 (Prop_lut6_I2_O)        0.124    16.445 r  nolabel_line118/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    16.445    nolabel_line115/rgb_reg_reg[1]_0
    SLICE_X42Y26         FDRE                                         r  nolabel_line115/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.432    18.437    nolabel_line115/clk_out1
    SLICE_X42Y26         FDRE                                         r  nolabel_line115/rgb_reg_reg[1]/C
                         clock pessimism              0.578    19.014    
                         clock uncertainty           -0.082    18.933    
    SLICE_X42Y26         FDRE (Setup_fdre_C_D)        0.077    19.010    nolabel_line115/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.010    
                         arrival time                         -16.445    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             8.448ns  (required time - arrival time)
  Source:                 nolabel_line115/ball_c_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/horizontal_velocity_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 1.819ns (16.190%)  route 9.416ns (83.810%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.556    -0.956    nolabel_line115/clk_out1
    SLICE_X48Y21         FDPE                                         r  nolabel_line115/ball_c_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDPE (Prop_fdpe_C_Q)         0.456    -0.500 r  nolabel_line115/ball_c_t_reg[7]/Q
                         net (fo=45, routed)          4.335     3.835    nolabel_line115/Q[7]
    SLICE_X35Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.959 r  nolabel_line115/horizontal_velocity_reg[31]_i_1052/O
                         net (fo=1, routed)           0.000     3.959    nolabel_line115/horizontal_velocity_reg[31]_i_1052_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.360 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_917/CO[3]
                         net (fo=1, routed)           0.000     4.360    nolabel_line115/horizontal_velocity_reg_reg[31]_i_917_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.474 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000     4.474    nolabel_line115/horizontal_velocity_reg_reg[31]_i_662_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.588 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_395/CO[3]
                         net (fo=1, routed)           0.000     4.588    nolabel_line115/horizontal_velocity_reg_reg[31]_i_395_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           1.646     6.348    nolabel_line115/horizontal_velocity_next459_in
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.472 r  nolabel_line115/horizontal_velocity_reg[31]_i_31/O
                         net (fo=2, routed)           1.783     8.255    nolabel_line115/horizontal_velocity_reg[31]_i_31_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  nolabel_line115/horizontal_velocity_reg[31]_i_10/O
                         net (fo=3, routed)           0.437     8.817    nolabel_line115/horizontal_velocity_reg[31]_i_10_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.941 f  nolabel_line115/horizontal_velocity_reg[31]_i_5/O
                         net (fo=2, routed)           0.824     9.765    nolabel_line115/horizontal_velocity_reg[31]_i_5_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  nolabel_line115/horizontal_velocity_reg[31]_i_1/O
                         net (fo=4, routed)           0.391    10.280    nolabel_line115/horizontal_velocity_reg[31]_i_1_n_0
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.446    18.451    nolabel_line115/clk_out1
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[0]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.082    18.933    
    SLICE_X48Y35         FDCE (Setup_fdce_C_CE)      -0.205    18.728    nolabel_line115/horizontal_velocity_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.728    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  8.448    

Slack (MET) :             8.448ns  (required time - arrival time)
  Source:                 nolabel_line115/ball_c_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/horizontal_velocity_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 1.819ns (16.190%)  route 9.416ns (83.810%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.556    -0.956    nolabel_line115/clk_out1
    SLICE_X48Y21         FDPE                                         r  nolabel_line115/ball_c_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDPE (Prop_fdpe_C_Q)         0.456    -0.500 r  nolabel_line115/ball_c_t_reg[7]/Q
                         net (fo=45, routed)          4.335     3.835    nolabel_line115/Q[7]
    SLICE_X35Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.959 r  nolabel_line115/horizontal_velocity_reg[31]_i_1052/O
                         net (fo=1, routed)           0.000     3.959    nolabel_line115/horizontal_velocity_reg[31]_i_1052_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.360 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_917/CO[3]
                         net (fo=1, routed)           0.000     4.360    nolabel_line115/horizontal_velocity_reg_reg[31]_i_917_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.474 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000     4.474    nolabel_line115/horizontal_velocity_reg_reg[31]_i_662_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.588 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_395/CO[3]
                         net (fo=1, routed)           0.000     4.588    nolabel_line115/horizontal_velocity_reg_reg[31]_i_395_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           1.646     6.348    nolabel_line115/horizontal_velocity_next459_in
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.472 r  nolabel_line115/horizontal_velocity_reg[31]_i_31/O
                         net (fo=2, routed)           1.783     8.255    nolabel_line115/horizontal_velocity_reg[31]_i_31_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  nolabel_line115/horizontal_velocity_reg[31]_i_10/O
                         net (fo=3, routed)           0.437     8.817    nolabel_line115/horizontal_velocity_reg[31]_i_10_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.941 f  nolabel_line115/horizontal_velocity_reg[31]_i_5/O
                         net (fo=2, routed)           0.824     9.765    nolabel_line115/horizontal_velocity_reg[31]_i_5_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  nolabel_line115/horizontal_velocity_reg[31]_i_1/O
                         net (fo=4, routed)           0.391    10.280    nolabel_line115/horizontal_velocity_reg[31]_i_1_n_0
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.446    18.451    nolabel_line115/clk_out1
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[1]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.082    18.933    
    SLICE_X48Y35         FDCE (Setup_fdce_C_CE)      -0.205    18.728    nolabel_line115/horizontal_velocity_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.728    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  8.448    

Slack (MET) :             8.448ns  (required time - arrival time)
  Source:                 nolabel_line115/ball_c_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/horizontal_velocity_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 1.819ns (16.190%)  route 9.416ns (83.810%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.556    -0.956    nolabel_line115/clk_out1
    SLICE_X48Y21         FDPE                                         r  nolabel_line115/ball_c_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDPE (Prop_fdpe_C_Q)         0.456    -0.500 r  nolabel_line115/ball_c_t_reg[7]/Q
                         net (fo=45, routed)          4.335     3.835    nolabel_line115/Q[7]
    SLICE_X35Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.959 r  nolabel_line115/horizontal_velocity_reg[31]_i_1052/O
                         net (fo=1, routed)           0.000     3.959    nolabel_line115/horizontal_velocity_reg[31]_i_1052_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.360 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_917/CO[3]
                         net (fo=1, routed)           0.000     4.360    nolabel_line115/horizontal_velocity_reg_reg[31]_i_917_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.474 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000     4.474    nolabel_line115/horizontal_velocity_reg_reg[31]_i_662_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.588 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_395/CO[3]
                         net (fo=1, routed)           0.000     4.588    nolabel_line115/horizontal_velocity_reg_reg[31]_i_395_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           1.646     6.348    nolabel_line115/horizontal_velocity_next459_in
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.472 r  nolabel_line115/horizontal_velocity_reg[31]_i_31/O
                         net (fo=2, routed)           1.783     8.255    nolabel_line115/horizontal_velocity_reg[31]_i_31_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  nolabel_line115/horizontal_velocity_reg[31]_i_10/O
                         net (fo=3, routed)           0.437     8.817    nolabel_line115/horizontal_velocity_reg[31]_i_10_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.941 f  nolabel_line115/horizontal_velocity_reg[31]_i_5/O
                         net (fo=2, routed)           0.824     9.765    nolabel_line115/horizontal_velocity_reg[31]_i_5_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  nolabel_line115/horizontal_velocity_reg[31]_i_1/O
                         net (fo=4, routed)           0.391    10.280    nolabel_line115/horizontal_velocity_reg[31]_i_1_n_0
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.446    18.451    nolabel_line115/clk_out1
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[2]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.082    18.933    
    SLICE_X48Y35         FDCE (Setup_fdce_C_CE)      -0.205    18.728    nolabel_line115/horizontal_velocity_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.728    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  8.448    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 nolabel_line115/ball_c_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/horizontal_velocity_reg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.186ns  (logic 1.819ns (16.262%)  route 9.367ns (83.738%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.556    -0.956    nolabel_line115/clk_out1
    SLICE_X48Y21         FDPE                                         r  nolabel_line115/ball_c_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDPE (Prop_fdpe_C_Q)         0.456    -0.500 r  nolabel_line115/ball_c_t_reg[7]/Q
                         net (fo=45, routed)          4.335     3.835    nolabel_line115/Q[7]
    SLICE_X35Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.959 r  nolabel_line115/horizontal_velocity_reg[31]_i_1052/O
                         net (fo=1, routed)           0.000     3.959    nolabel_line115/horizontal_velocity_reg[31]_i_1052_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.360 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_917/CO[3]
                         net (fo=1, routed)           0.000     4.360    nolabel_line115/horizontal_velocity_reg_reg[31]_i_917_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.474 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000     4.474    nolabel_line115/horizontal_velocity_reg_reg[31]_i_662_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.588 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_395/CO[3]
                         net (fo=1, routed)           0.000     4.588    nolabel_line115/horizontal_velocity_reg_reg[31]_i_395_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           1.646     6.348    nolabel_line115/horizontal_velocity_next459_in
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.472 r  nolabel_line115/horizontal_velocity_reg[31]_i_31/O
                         net (fo=2, routed)           1.783     8.255    nolabel_line115/horizontal_velocity_reg[31]_i_31_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  nolabel_line115/horizontal_velocity_reg[31]_i_10/O
                         net (fo=3, routed)           0.437     8.817    nolabel_line115/horizontal_velocity_reg[31]_i_10_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.941 f  nolabel_line115/horizontal_velocity_reg[31]_i_5/O
                         net (fo=2, routed)           0.824     9.765    nolabel_line115/horizontal_velocity_reg[31]_i_5_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  nolabel_line115/horizontal_velocity_reg[31]_i_1/O
                         net (fo=4, routed)           0.342    10.230    nolabel_line115/horizontal_velocity_reg[31]_i_1_n_0
    SLICE_X48Y36         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.446    18.451    nolabel_line115/clk_out1
    SLICE_X48Y36         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[31]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.082    18.933    
    SLICE_X48Y36         FDCE (Setup_fdce_C_CE)      -0.205    18.728    nolabel_line115/horizontal_velocity_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         18.728    
                         arrival time                         -10.230    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 nolabel_line115/refresh_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/leftbar2_up_t_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.747ns  (logic 1.076ns (10.012%)  route 9.671ns (89.988%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.567    -0.945    nolabel_line115/clk_out1
    SLICE_X53Y37         FDRE                                         r  nolabel_line115/refresh_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  nolabel_line115/refresh_reg_reg[6]/Q
                         net (fo=2, routed)           0.979     0.491    nolabel_line115/refresh_reg[6]
    SLICE_X54Y39         LUT4 (Prop_lut4_I0_O)        0.124     0.615 f  nolabel_line115/refresh_reg[31]_i_8/O
                         net (fo=1, routed)           1.011     1.626    nolabel_line115/refresh_reg[31]_i_8_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.750 f  nolabel_line115/refresh_reg[31]_i_7/O
                         net (fo=1, routed)           0.306     2.056    nolabel_line115/refresh_reg[31]_i_7_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.124     2.180 r  nolabel_line115/refresh_reg[31]_i_3/O
                         net (fo=2, routed)           0.559     2.739    nolabel_line115/refresh_reg[31]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.863 r  nolabel_line115/ball_c_t[31]_i_1/O
                         net (fo=74, routed)          3.550     6.413    nolabel_line86/refresh_rate
    SLICE_X42Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.537 r  nolabel_line86/leftbar2_up_t[1]_i_1/O
                         net (fo=93, routed)          3.265     9.802    nolabel_line115/leftbar2_md_t_reg[1]_1
    SLICE_X48Y12         FDPE                                         r  nolabel_line115/leftbar2_up_t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.447    18.452    nolabel_line115/clk_out1
    SLICE_X48Y12         FDPE                                         r  nolabel_line115/leftbar2_up_t_reg[1]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.082    18.934    
    SLICE_X48Y12         FDPE (Setup_fdpe_C_CE)      -0.205    18.729    nolabel_line115/leftbar2_up_t_reg[1]
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  8.927    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 nolabel_line115/refresh_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/leftbar2_up_t_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.747ns  (logic 1.076ns (10.012%)  route 9.671ns (89.988%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.567    -0.945    nolabel_line115/clk_out1
    SLICE_X53Y37         FDRE                                         r  nolabel_line115/refresh_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  nolabel_line115/refresh_reg_reg[6]/Q
                         net (fo=2, routed)           0.979     0.491    nolabel_line115/refresh_reg[6]
    SLICE_X54Y39         LUT4 (Prop_lut4_I0_O)        0.124     0.615 f  nolabel_line115/refresh_reg[31]_i_8/O
                         net (fo=1, routed)           1.011     1.626    nolabel_line115/refresh_reg[31]_i_8_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.750 f  nolabel_line115/refresh_reg[31]_i_7/O
                         net (fo=1, routed)           0.306     2.056    nolabel_line115/refresh_reg[31]_i_7_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.124     2.180 r  nolabel_line115/refresh_reg[31]_i_3/O
                         net (fo=2, routed)           0.559     2.739    nolabel_line115/refresh_reg[31]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.863 r  nolabel_line115/ball_c_t[31]_i_1/O
                         net (fo=74, routed)          3.550     6.413    nolabel_line86/refresh_rate
    SLICE_X42Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.537 r  nolabel_line86/leftbar2_up_t[1]_i_1/O
                         net (fo=93, routed)          3.265     9.802    nolabel_line115/leftbar2_md_t_reg[1]_1
    SLICE_X48Y12         FDCE                                         r  nolabel_line115/leftbar2_up_t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.447    18.452    nolabel_line115/clk_out1
    SLICE_X48Y12         FDCE                                         r  nolabel_line115/leftbar2_up_t_reg[2]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.082    18.934    
    SLICE_X48Y12         FDCE (Setup_fdce_C_CE)      -0.205    18.729    nolabel_line115/leftbar2_up_t_reg[2]
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  8.927    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 nolabel_line115/refresh_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/leftbar2_up_t_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.747ns  (logic 1.076ns (10.012%)  route 9.671ns (89.988%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.567    -0.945    nolabel_line115/clk_out1
    SLICE_X53Y37         FDRE                                         r  nolabel_line115/refresh_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  nolabel_line115/refresh_reg_reg[6]/Q
                         net (fo=2, routed)           0.979     0.491    nolabel_line115/refresh_reg[6]
    SLICE_X54Y39         LUT4 (Prop_lut4_I0_O)        0.124     0.615 f  nolabel_line115/refresh_reg[31]_i_8/O
                         net (fo=1, routed)           1.011     1.626    nolabel_line115/refresh_reg[31]_i_8_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.750 f  nolabel_line115/refresh_reg[31]_i_7/O
                         net (fo=1, routed)           0.306     2.056    nolabel_line115/refresh_reg[31]_i_7_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.124     2.180 r  nolabel_line115/refresh_reg[31]_i_3/O
                         net (fo=2, routed)           0.559     2.739    nolabel_line115/refresh_reg[31]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.863 r  nolabel_line115/ball_c_t[31]_i_1/O
                         net (fo=74, routed)          3.550     6.413    nolabel_line86/refresh_rate
    SLICE_X42Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.537 r  nolabel_line86/leftbar2_up_t[1]_i_1/O
                         net (fo=93, routed)          3.265     9.802    nolabel_line115/leftbar2_md_t_reg[1]_1
    SLICE_X48Y12         FDPE                                         r  nolabel_line115/leftbar2_up_t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.447    18.452    nolabel_line115/clk_out1
    SLICE_X48Y12         FDPE                                         r  nolabel_line115/leftbar2_up_t_reg[3]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.082    18.934    
    SLICE_X48Y12         FDPE (Setup_fdpe_C_CE)      -0.205    18.729    nolabel_line115/leftbar2_up_t_reg[3]
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  8.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 nolabel_line118/counter_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line118/vertical_scanning_buffer_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.996%)  route 0.076ns (29.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.561    -0.620    nolabel_line118/clk_out1
    SLICE_X40Y39         FDCE                                         r  nolabel_line118/counter_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.479 f  nolabel_line118/counter_v_reg[2]/Q
                         net (fo=9, routed)           0.076    -0.403    nolabel_line118/counter_v_reg[2]
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.045    -0.358 r  nolabel_line118/vertical_scanning_buffer_i_2/O
                         net (fo=1, routed)           0.000    -0.358    nolabel_line118/vertical_scanning_buffer_i_2_n_0
    SLICE_X41Y39         FDRE                                         r  nolabel_line118/vertical_scanning_buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.831    -0.859    nolabel_line118/clk_out1
    SLICE_X41Y39         FDRE                                         r  nolabel_line118/vertical_scanning_buffer_reg/C
                         clock pessimism              0.251    -0.607    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.092    -0.515    nolabel_line118/vertical_scanning_buffer_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/filter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/ps2/filter_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.672%)  route 0.132ns (48.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.563    -0.618    nolabel_line86/ps2/clk_out1
    SLICE_X44Y40         FDRE                                         r  nolabel_line86/ps2/filter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  nolabel_line86/ps2/filter_reg_reg[5]/Q
                         net (fo=3, routed)           0.132    -0.345    nolabel_line86/ps2/filter_next[4]
    SLICE_X45Y39         FDRE                                         r  nolabel_line86/ps2/filter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.832    -0.858    nolabel_line86/ps2/clk_out1
    SLICE_X45Y39         FDRE                                         r  nolabel_line86/ps2/filter_reg_reg[4]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X45Y39         FDRE (Hold_fdre_C_D)         0.078    -0.525    nolabel_line86/ps2/filter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/b_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/key_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.353%)  route 0.123ns (46.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.560    -0.621    nolabel_line86/ps2/clk_out1
    SLICE_X44Y36         FDRE                                         r  nolabel_line86/ps2/b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  nolabel_line86/ps2/b_reg_reg[2]/Q
                         net (fo=2, routed)           0.123    -0.357    nolabel_line86/dout[1]
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.828    -0.862    nolabel_line86/clk_out1
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[1]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.047    -0.540    nolabel_line86/key_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/b_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/key_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.275%)  route 0.124ns (46.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.560    -0.621    nolabel_line86/ps2/clk_out1
    SLICE_X44Y36         FDRE                                         r  nolabel_line86/ps2/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  nolabel_line86/ps2/b_reg_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.357    nolabel_line86/dout[2]
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.828    -0.862    nolabel_line86/clk_out1
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[2]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.047    -0.540    nolabel_line86/key_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/b_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/key_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.559    -0.622    nolabel_line86/ps2/clk_out1
    SLICE_X42Y36         FDRE                                         r  nolabel_line86/ps2/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  nolabel_line86/ps2/b_reg_reg[7]/Q
                         net (fo=2, routed)           0.127    -0.331    nolabel_line86/dout[6]
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.828    -0.862    nolabel_line86/clk_out1
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[6]/C
                         clock pessimism              0.252    -0.609    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.076    -0.533    nolabel_line86/key_reg[6]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/b_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/key_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.559    -0.622    nolabel_line86/ps2/clk_out1
    SLICE_X42Y36         FDRE                                         r  nolabel_line86/ps2/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  nolabel_line86/ps2/b_reg_reg[5]/Q
                         net (fo=2, routed)           0.127    -0.331    nolabel_line86/dout[4]
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.828    -0.862    nolabel_line86/clk_out1
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[4]/C
                         clock pessimism              0.252    -0.609    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.075    -0.534    nolabel_line86/key_reg[4]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/b_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/key_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.559    -0.622    nolabel_line86/ps2/clk_out1
    SLICE_X42Y36         FDRE                                         r  nolabel_line86/ps2/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  nolabel_line86/ps2/b_reg_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.331    nolabel_line86/dout[5]
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.828    -0.862    nolabel_line86/clk_out1
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[5]/C
                         clock pessimism              0.252    -0.609    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.071    -0.538    nolabel_line86/key_reg[5]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 nolabel_line118/counter_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line118/counter_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.562    -0.619    nolabel_line118/clk_out1
    SLICE_X38Y41         FDCE                                         r  nolabel_line118/counter_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  nolabel_line118/counter_h_reg[1]/Q
                         net (fo=7, routed)           0.115    -0.340    nolabel_line118/counter_h_reg[1]
    SLICE_X39Y41         LUT4 (Prop_lut4_I1_O)        0.048    -0.292 r  nolabel_line118/counter_h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    nolabel_line118/p_0_in[3]
    SLICE_X39Y41         FDCE                                         r  nolabel_line118/counter_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.831    -0.859    nolabel_line118/clk_out1
    SLICE_X39Y41         FDCE                                         r  nolabel_line118/counter_h_reg[3]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X39Y41         FDCE (Hold_fdce_C_D)         0.105    -0.501    nolabel_line118/counter_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nolabel_line118/counter_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line118/counter_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.213ns (64.660%)  route 0.116ns (35.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.562    -0.619    nolabel_line118/clk_out1
    SLICE_X38Y41         FDCE                                         r  nolabel_line118/counter_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  nolabel_line118/counter_h_reg[1]/Q
                         net (fo=7, routed)           0.116    -0.339    nolabel_line118/counter_h_reg[1]
    SLICE_X39Y41         LUT5 (Prop_lut5_I2_O)        0.049    -0.290 r  nolabel_line118/counter_h[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    nolabel_line118/p_0_in[4]
    SLICE_X39Y41         FDCE                                         r  nolabel_line118/counter_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.831    -0.859    nolabel_line118/clk_out1
    SLICE_X39Y41         FDCE                                         r  nolabel_line118/counter_h_reg[4]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X39Y41         FDCE (Hold_fdce_C_D)         0.104    -0.502    nolabel_line118/counter_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 nolabel_line115/vertical_velocity_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/vertical_velocity_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.557    -0.624    nolabel_line115/clk_out1
    SLICE_X46Y31         FDCE                                         r  nolabel_line115/vertical_velocity_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.460 r  nolabel_line115/vertical_velocity_reg_reg[31]/Q
                         net (fo=31, routed)          0.127    -0.334    nolabel_line115/vertical_velocity_reg[31]
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.289 r  nolabel_line115/vertical_velocity_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    nolabel_line115/vertical_velocity_reg[31]_i_1_n_0
    SLICE_X46Y31         FDCE                                         r  nolabel_line115/vertical_velocity_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.825    -0.865    nolabel_line115/clk_out1
    SLICE_X46Y31         FDCE                                         r  nolabel_line115/vertical_velocity_reg_reg[31]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X46Y31         FDCE (Hold_fdce_C_D)         0.121    -0.503    nolabel_line115/vertical_velocity_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line83/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    nolabel_line83/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y25     nolabel_line115/ball_c_l_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y25     nolabel_line115/ball_c_l_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y25     nolabel_line115/ball_c_l_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y30     nolabel_line115/ball_c_l_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X51Y29     nolabel_line115/ball_c_l_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X51Y29     nolabel_line115/ball_c_l_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y30     nolabel_line115/ball_c_l_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X51Y30     nolabel_line115/ball_c_l_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y25     nolabel_line115/ball_c_l_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y25     nolabel_line115/ball_c_l_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y25     nolabel_line115/ball_c_l_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y30     nolabel_line115/ball_c_l_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y29     nolabel_line115/ball_c_l_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y29     nolabel_line115/ball_c_l_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y30     nolabel_line115/ball_c_l_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     nolabel_line115/ball_c_l_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y30     nolabel_line115/ball_c_l_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     nolabel_line115/ball_c_l_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y25     nolabel_line115/ball_c_l_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y25     nolabel_line115/ball_c_l_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y25     nolabel_line115/ball_c_l_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y30     nolabel_line115/ball_c_l_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y29     nolabel_line115/ball_c_l_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y29     nolabel_line115/ball_c_l_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y30     nolabel_line115/ball_c_l_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     nolabel_line115/ball_c_l_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y30     nolabel_line115/ball_c_l_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     nolabel_line115/ball_c_l_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line83/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    nolabel_line83/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  nolabel_line83/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 nolabel_line118/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.371ns  (logic 10.731ns (61.775%)  route 6.640ns (38.225%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.548    -0.964    nolabel_line118/clk_out1
    SLICE_X41Y26         FDRE                                         r  nolabel_line118/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.545 r  nolabel_line118/x_counter_reg[1]/Q
                         net (fo=18, routed)          1.113     0.568    nolabel_line118/x_control[1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.296     0.864 r  nolabel_line118/display_ball1__2_i_39/O
                         net (fo=1, routed)           0.000     0.864    nolabel_line118/display_ball1__2_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.397 r  nolabel_line118/display_ball1__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.397    nolabel_line118/display_ball1__2_i_8_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  nolabel_line118/display_ball1__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.514    nolabel_line118/display_ball1__2_i_7_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.631 r  nolabel_line118/display_ball1__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.631    nolabel_line115/display_ball1__4_0[0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.954 r  nolabel_line115/display_ball1__2_i_5/O[1]
                         net (fo=4, routed)           0.933     2.888    nolabel_line115/display_ball2[13]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     7.106 r  nolabel_line115/display_ball1__3/PCOUT[47]
                         net (fo=1, routed)           0.056     7.161    nolabel_line115/display_ball1__3_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.679 r  nolabel_line115/display_ball1__4/P[0]
                         net (fo=2, routed)           0.956     9.635    nolabel_line115/display_ball1__4_n_105
    SLICE_X56Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.759 r  nolabel_line115/rgb_reg[2]_i_119/O
                         net (fo=1, routed)           0.000     9.759    nolabel_line115/rgb_reg[2]_i_119_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.292 r  nolabel_line115/rgb_reg_reg[2]_i_57/CO[3]
                         net (fo=1, routed)           0.009    10.301    nolabel_line115/rgb_reg_reg[2]_i_57_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.418 r  nolabel_line115/rgb_reg_reg[2]_i_121/CO[3]
                         net (fo=1, routed)           0.000    10.418    nolabel_line115/rgb_reg_reg[2]_i_121_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.741 r  nolabel_line115/rgb_reg_reg[2]_i_63/O[1]
                         net (fo=2, routed)           0.853    11.595    nolabel_line115/rgb_reg_reg[2]_i_63_n_6
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.901 r  nolabel_line115/rgb_reg[2]_i_66/O
                         net (fo=1, routed)           0.000    11.901    nolabel_line115/rgb_reg[2]_i_66_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.451 r  nolabel_line115/rgb_reg_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.451    nolabel_line115/rgb_reg_reg[2]_i_39_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.785 f  nolabel_line115/rgb_reg_reg[2]_i_68/O[1]
                         net (fo=1, routed)           0.667    13.452    nolabel_line115/display_ball0[29]
    SLICE_X54Y21         LUT4 (Prop_lut4_I0_O)        0.303    13.755 f  nolabel_line115/rgb_reg[2]_i_40/O
                         net (fo=2, routed)           0.674    14.428    nolabel_line115/rgb_reg[2]_i_40_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.148    14.576 f  nolabel_line115/rgb_reg[2]_i_16/O
                         net (fo=2, routed)           0.593    15.170    nolabel_line115/rgb_reg[2]_i_16_n_0
    SLICE_X53Y22         LUT5 (Prop_lut5_I3_O)        0.328    15.498 r  nolabel_line115/rgb_reg[2]_i_4/O
                         net (fo=1, routed)           0.786    16.284    nolabel_line118/rgb_reg_reg[2]_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I2_O)        0.124    16.408 r  nolabel_line118/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    16.408    nolabel_line115/rgb_reg_reg[2]_0
    SLICE_X43Y25         FDRE                                         r  nolabel_line115/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.430    18.435    nolabel_line115/clk_out1
    SLICE_X43Y25         FDRE                                         r  nolabel_line115/rgb_reg_reg[2]/C
                         clock pessimism              0.578    19.012    
                         clock uncertainty           -0.084    18.929    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.029    18.958    nolabel_line115/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.958    
                         arrival time                         -16.408    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 nolabel_line118/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.327ns  (logic 10.503ns (60.617%)  route 6.824ns (39.383%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.548    -0.964    nolabel_line118/clk_out1
    SLICE_X41Y26         FDRE                                         r  nolabel_line118/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.545 r  nolabel_line118/x_counter_reg[1]/Q
                         net (fo=18, routed)          1.113     0.568    nolabel_line118/x_control[1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.296     0.864 r  nolabel_line118/display_ball1__2_i_39/O
                         net (fo=1, routed)           0.000     0.864    nolabel_line118/display_ball1__2_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.397 r  nolabel_line118/display_ball1__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.397    nolabel_line118/display_ball1__2_i_8_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  nolabel_line118/display_ball1__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.514    nolabel_line118/display_ball1__2_i_7_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.631 r  nolabel_line118/display_ball1__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.631    nolabel_line115/display_ball1__4_0[0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.954 r  nolabel_line115/display_ball1__2_i_5/O[1]
                         net (fo=4, routed)           0.933     2.888    nolabel_line115/display_ball2[13]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     7.106 r  nolabel_line115/display_ball1__3/PCOUT[47]
                         net (fo=1, routed)           0.056     7.161    nolabel_line115/display_ball1__3_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.679 r  nolabel_line115/display_ball1__4/P[0]
                         net (fo=2, routed)           0.956     9.635    nolabel_line115/display_ball1__4_n_105
    SLICE_X56Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.759 r  nolabel_line115/rgb_reg[2]_i_119/O
                         net (fo=1, routed)           0.000     9.759    nolabel_line115/rgb_reg[2]_i_119_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.292 r  nolabel_line115/rgb_reg_reg[2]_i_57/CO[3]
                         net (fo=1, routed)           0.009    10.301    nolabel_line115/rgb_reg_reg[2]_i_57_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.418 r  nolabel_line115/rgb_reg_reg[2]_i_121/CO[3]
                         net (fo=1, routed)           0.000    10.418    nolabel_line115/rgb_reg_reg[2]_i_121_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.741 r  nolabel_line115/rgb_reg_reg[2]_i_63/O[1]
                         net (fo=2, routed)           0.853    11.595    nolabel_line115/rgb_reg_reg[2]_i_63_n_6
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.901 r  nolabel_line115/rgb_reg[2]_i_66/O
                         net (fo=1, routed)           0.000    11.901    nolabel_line115/rgb_reg[2]_i_66_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.451 r  nolabel_line115/rgb_reg_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.451    nolabel_line115/rgb_reg_reg[2]_i_39_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.785 r  nolabel_line115/rgb_reg_reg[2]_i_68/O[1]
                         net (fo=1, routed)           0.667    13.452    nolabel_line115/display_ball0[29]
    SLICE_X54Y21         LUT4 (Prop_lut4_I0_O)        0.303    13.755 r  nolabel_line115/rgb_reg[2]_i_40/O
                         net (fo=2, routed)           0.364    14.119    nolabel_line115/rgb_reg[2]_i_40_n_0
    SLICE_X54Y20         LUT4 (Prop_lut4_I2_O)        0.124    14.243 r  nolabel_line115/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           0.466    14.709    nolabel_line115/rgb_reg[0]_i_3_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I4_O)        0.124    14.833 f  nolabel_line115/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.892    15.725    nolabel_line118/rgb_reg_reg[0]
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.124    15.849 r  nolabel_line118/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.514    16.363    nolabel_line115/rgb_reg_reg[0]_0
    SLICE_X42Y27         FDRE                                         r  nolabel_line115/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.433    18.438    nolabel_line115/clk_out1
    SLICE_X42Y27         FDRE                                         r  nolabel_line115/rgb_reg_reg[0]/C
                         clock pessimism              0.578    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)       -0.016    18.916    nolabel_line115/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.916    
                         arrival time                         -16.363    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 nolabel_line118/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.408ns  (logic 10.731ns (61.644%)  route 6.677ns (38.356%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.548    -0.964    nolabel_line118/clk_out1
    SLICE_X41Y26         FDRE                                         r  nolabel_line118/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.545 r  nolabel_line118/x_counter_reg[1]/Q
                         net (fo=18, routed)          1.113     0.568    nolabel_line118/x_control[1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.296     0.864 r  nolabel_line118/display_ball1__2_i_39/O
                         net (fo=1, routed)           0.000     0.864    nolabel_line118/display_ball1__2_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.397 r  nolabel_line118/display_ball1__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.397    nolabel_line118/display_ball1__2_i_8_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  nolabel_line118/display_ball1__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.514    nolabel_line118/display_ball1__2_i_7_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.631 r  nolabel_line118/display_ball1__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.631    nolabel_line115/display_ball1__4_0[0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.954 r  nolabel_line115/display_ball1__2_i_5/O[1]
                         net (fo=4, routed)           0.933     2.888    nolabel_line115/display_ball2[13]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     7.106 r  nolabel_line115/display_ball1__3/PCOUT[47]
                         net (fo=1, routed)           0.056     7.161    nolabel_line115/display_ball1__3_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.679 r  nolabel_line115/display_ball1__4/P[0]
                         net (fo=2, routed)           0.956     9.635    nolabel_line115/display_ball1__4_n_105
    SLICE_X56Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.759 r  nolabel_line115/rgb_reg[2]_i_119/O
                         net (fo=1, routed)           0.000     9.759    nolabel_line115/rgb_reg[2]_i_119_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.292 r  nolabel_line115/rgb_reg_reg[2]_i_57/CO[3]
                         net (fo=1, routed)           0.009    10.301    nolabel_line115/rgb_reg_reg[2]_i_57_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.418 r  nolabel_line115/rgb_reg_reg[2]_i_121/CO[3]
                         net (fo=1, routed)           0.000    10.418    nolabel_line115/rgb_reg_reg[2]_i_121_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.741 r  nolabel_line115/rgb_reg_reg[2]_i_63/O[1]
                         net (fo=2, routed)           0.853    11.595    nolabel_line115/rgb_reg_reg[2]_i_63_n_6
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.901 r  nolabel_line115/rgb_reg[2]_i_66/O
                         net (fo=1, routed)           0.000    11.901    nolabel_line115/rgb_reg[2]_i_66_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.451 r  nolabel_line115/rgb_reg_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.451    nolabel_line115/rgb_reg_reg[2]_i_39_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.785 r  nolabel_line115/rgb_reg_reg[2]_i_68/O[1]
                         net (fo=1, routed)           0.667    13.452    nolabel_line115/display_ball0[29]
    SLICE_X54Y21         LUT4 (Prop_lut4_I0_O)        0.303    13.755 r  nolabel_line115/rgb_reg[2]_i_40/O
                         net (fo=2, routed)           0.674    14.428    nolabel_line115/rgb_reg[2]_i_40_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.148    14.576 r  nolabel_line115/rgb_reg[2]_i_16/O
                         net (fo=2, routed)           0.618    15.194    nolabel_line115/rgb_reg[2]_i_16_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.328    15.522 f  nolabel_line115/rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.799    16.321    nolabel_line118/rgb_reg_reg[1]
    SLICE_X42Y26         LUT6 (Prop_lut6_I2_O)        0.124    16.445 r  nolabel_line118/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    16.445    nolabel_line115/rgb_reg_reg[1]_0
    SLICE_X42Y26         FDRE                                         r  nolabel_line115/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.432    18.437    nolabel_line115/clk_out1
    SLICE_X42Y26         FDRE                                         r  nolabel_line115/rgb_reg_reg[1]/C
                         clock pessimism              0.578    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X42Y26         FDRE (Setup_fdre_C_D)        0.077    19.008    nolabel_line115/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                         -16.445    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 nolabel_line115/ball_c_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/horizontal_velocity_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 1.819ns (16.190%)  route 9.416ns (83.810%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.556    -0.956    nolabel_line115/clk_out1
    SLICE_X48Y21         FDPE                                         r  nolabel_line115/ball_c_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDPE (Prop_fdpe_C_Q)         0.456    -0.500 r  nolabel_line115/ball_c_t_reg[7]/Q
                         net (fo=45, routed)          4.335     3.835    nolabel_line115/Q[7]
    SLICE_X35Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.959 r  nolabel_line115/horizontal_velocity_reg[31]_i_1052/O
                         net (fo=1, routed)           0.000     3.959    nolabel_line115/horizontal_velocity_reg[31]_i_1052_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.360 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_917/CO[3]
                         net (fo=1, routed)           0.000     4.360    nolabel_line115/horizontal_velocity_reg_reg[31]_i_917_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.474 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000     4.474    nolabel_line115/horizontal_velocity_reg_reg[31]_i_662_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.588 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_395/CO[3]
                         net (fo=1, routed)           0.000     4.588    nolabel_line115/horizontal_velocity_reg_reg[31]_i_395_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           1.646     6.348    nolabel_line115/horizontal_velocity_next459_in
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.472 r  nolabel_line115/horizontal_velocity_reg[31]_i_31/O
                         net (fo=2, routed)           1.783     8.255    nolabel_line115/horizontal_velocity_reg[31]_i_31_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  nolabel_line115/horizontal_velocity_reg[31]_i_10/O
                         net (fo=3, routed)           0.437     8.817    nolabel_line115/horizontal_velocity_reg[31]_i_10_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.941 f  nolabel_line115/horizontal_velocity_reg[31]_i_5/O
                         net (fo=2, routed)           0.824     9.765    nolabel_line115/horizontal_velocity_reg[31]_i_5_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  nolabel_line115/horizontal_velocity_reg[31]_i_1/O
                         net (fo=4, routed)           0.391    10.280    nolabel_line115/horizontal_velocity_reg[31]_i_1_n_0
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.446    18.451    nolabel_line115/clk_out1
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[0]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X48Y35         FDCE (Setup_fdce_C_CE)      -0.205    18.726    nolabel_line115/horizontal_velocity_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.726    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 nolabel_line115/ball_c_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/horizontal_velocity_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 1.819ns (16.190%)  route 9.416ns (83.810%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.556    -0.956    nolabel_line115/clk_out1
    SLICE_X48Y21         FDPE                                         r  nolabel_line115/ball_c_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDPE (Prop_fdpe_C_Q)         0.456    -0.500 r  nolabel_line115/ball_c_t_reg[7]/Q
                         net (fo=45, routed)          4.335     3.835    nolabel_line115/Q[7]
    SLICE_X35Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.959 r  nolabel_line115/horizontal_velocity_reg[31]_i_1052/O
                         net (fo=1, routed)           0.000     3.959    nolabel_line115/horizontal_velocity_reg[31]_i_1052_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.360 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_917/CO[3]
                         net (fo=1, routed)           0.000     4.360    nolabel_line115/horizontal_velocity_reg_reg[31]_i_917_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.474 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000     4.474    nolabel_line115/horizontal_velocity_reg_reg[31]_i_662_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.588 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_395/CO[3]
                         net (fo=1, routed)           0.000     4.588    nolabel_line115/horizontal_velocity_reg_reg[31]_i_395_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           1.646     6.348    nolabel_line115/horizontal_velocity_next459_in
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.472 r  nolabel_line115/horizontal_velocity_reg[31]_i_31/O
                         net (fo=2, routed)           1.783     8.255    nolabel_line115/horizontal_velocity_reg[31]_i_31_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  nolabel_line115/horizontal_velocity_reg[31]_i_10/O
                         net (fo=3, routed)           0.437     8.817    nolabel_line115/horizontal_velocity_reg[31]_i_10_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.941 f  nolabel_line115/horizontal_velocity_reg[31]_i_5/O
                         net (fo=2, routed)           0.824     9.765    nolabel_line115/horizontal_velocity_reg[31]_i_5_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  nolabel_line115/horizontal_velocity_reg[31]_i_1/O
                         net (fo=4, routed)           0.391    10.280    nolabel_line115/horizontal_velocity_reg[31]_i_1_n_0
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.446    18.451    nolabel_line115/clk_out1
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[1]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X48Y35         FDCE (Setup_fdce_C_CE)      -0.205    18.726    nolabel_line115/horizontal_velocity_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.726    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 nolabel_line115/ball_c_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/horizontal_velocity_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 1.819ns (16.190%)  route 9.416ns (83.810%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.556    -0.956    nolabel_line115/clk_out1
    SLICE_X48Y21         FDPE                                         r  nolabel_line115/ball_c_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDPE (Prop_fdpe_C_Q)         0.456    -0.500 r  nolabel_line115/ball_c_t_reg[7]/Q
                         net (fo=45, routed)          4.335     3.835    nolabel_line115/Q[7]
    SLICE_X35Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.959 r  nolabel_line115/horizontal_velocity_reg[31]_i_1052/O
                         net (fo=1, routed)           0.000     3.959    nolabel_line115/horizontal_velocity_reg[31]_i_1052_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.360 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_917/CO[3]
                         net (fo=1, routed)           0.000     4.360    nolabel_line115/horizontal_velocity_reg_reg[31]_i_917_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.474 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000     4.474    nolabel_line115/horizontal_velocity_reg_reg[31]_i_662_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.588 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_395/CO[3]
                         net (fo=1, routed)           0.000     4.588    nolabel_line115/horizontal_velocity_reg_reg[31]_i_395_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           1.646     6.348    nolabel_line115/horizontal_velocity_next459_in
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.472 r  nolabel_line115/horizontal_velocity_reg[31]_i_31/O
                         net (fo=2, routed)           1.783     8.255    nolabel_line115/horizontal_velocity_reg[31]_i_31_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  nolabel_line115/horizontal_velocity_reg[31]_i_10/O
                         net (fo=3, routed)           0.437     8.817    nolabel_line115/horizontal_velocity_reg[31]_i_10_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.941 f  nolabel_line115/horizontal_velocity_reg[31]_i_5/O
                         net (fo=2, routed)           0.824     9.765    nolabel_line115/horizontal_velocity_reg[31]_i_5_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  nolabel_line115/horizontal_velocity_reg[31]_i_1/O
                         net (fo=4, routed)           0.391    10.280    nolabel_line115/horizontal_velocity_reg[31]_i_1_n_0
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.446    18.451    nolabel_line115/clk_out1
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[2]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X48Y35         FDCE (Setup_fdce_C_CE)      -0.205    18.726    nolabel_line115/horizontal_velocity_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.726    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.496ns  (required time - arrival time)
  Source:                 nolabel_line115/ball_c_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/horizontal_velocity_reg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.186ns  (logic 1.819ns (16.262%)  route 9.367ns (83.738%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.556    -0.956    nolabel_line115/clk_out1
    SLICE_X48Y21         FDPE                                         r  nolabel_line115/ball_c_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDPE (Prop_fdpe_C_Q)         0.456    -0.500 r  nolabel_line115/ball_c_t_reg[7]/Q
                         net (fo=45, routed)          4.335     3.835    nolabel_line115/Q[7]
    SLICE_X35Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.959 r  nolabel_line115/horizontal_velocity_reg[31]_i_1052/O
                         net (fo=1, routed)           0.000     3.959    nolabel_line115/horizontal_velocity_reg[31]_i_1052_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.360 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_917/CO[3]
                         net (fo=1, routed)           0.000     4.360    nolabel_line115/horizontal_velocity_reg_reg[31]_i_917_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.474 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000     4.474    nolabel_line115/horizontal_velocity_reg_reg[31]_i_662_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.588 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_395/CO[3]
                         net (fo=1, routed)           0.000     4.588    nolabel_line115/horizontal_velocity_reg_reg[31]_i_395_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           1.646     6.348    nolabel_line115/horizontal_velocity_next459_in
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.472 r  nolabel_line115/horizontal_velocity_reg[31]_i_31/O
                         net (fo=2, routed)           1.783     8.255    nolabel_line115/horizontal_velocity_reg[31]_i_31_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  nolabel_line115/horizontal_velocity_reg[31]_i_10/O
                         net (fo=3, routed)           0.437     8.817    nolabel_line115/horizontal_velocity_reg[31]_i_10_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.941 f  nolabel_line115/horizontal_velocity_reg[31]_i_5/O
                         net (fo=2, routed)           0.824     9.765    nolabel_line115/horizontal_velocity_reg[31]_i_5_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  nolabel_line115/horizontal_velocity_reg[31]_i_1/O
                         net (fo=4, routed)           0.342    10.230    nolabel_line115/horizontal_velocity_reg[31]_i_1_n_0
    SLICE_X48Y36         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.446    18.451    nolabel_line115/clk_out1
    SLICE_X48Y36         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[31]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X48Y36         FDCE (Setup_fdce_C_CE)      -0.205    18.726    nolabel_line115/horizontal_velocity_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         18.726    
                         arrival time                         -10.230    
  -------------------------------------------------------------------
                         slack                                  8.496    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 nolabel_line115/refresh_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/leftbar2_up_t_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.747ns  (logic 1.076ns (10.012%)  route 9.671ns (89.988%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.567    -0.945    nolabel_line115/clk_out1
    SLICE_X53Y37         FDRE                                         r  nolabel_line115/refresh_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  nolabel_line115/refresh_reg_reg[6]/Q
                         net (fo=2, routed)           0.979     0.491    nolabel_line115/refresh_reg[6]
    SLICE_X54Y39         LUT4 (Prop_lut4_I0_O)        0.124     0.615 f  nolabel_line115/refresh_reg[31]_i_8/O
                         net (fo=1, routed)           1.011     1.626    nolabel_line115/refresh_reg[31]_i_8_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.750 f  nolabel_line115/refresh_reg[31]_i_7/O
                         net (fo=1, routed)           0.306     2.056    nolabel_line115/refresh_reg[31]_i_7_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.124     2.180 r  nolabel_line115/refresh_reg[31]_i_3/O
                         net (fo=2, routed)           0.559     2.739    nolabel_line115/refresh_reg[31]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.863 r  nolabel_line115/ball_c_t[31]_i_1/O
                         net (fo=74, routed)          3.550     6.413    nolabel_line86/refresh_rate
    SLICE_X42Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.537 r  nolabel_line86/leftbar2_up_t[1]_i_1/O
                         net (fo=93, routed)          3.265     9.802    nolabel_line115/leftbar2_md_t_reg[1]_1
    SLICE_X48Y12         FDPE                                         r  nolabel_line115/leftbar2_up_t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.447    18.452    nolabel_line115/clk_out1
    SLICE_X48Y12         FDPE                                         r  nolabel_line115/leftbar2_up_t_reg[1]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X48Y12         FDPE (Setup_fdpe_C_CE)      -0.205    18.727    nolabel_line115/leftbar2_up_t_reg[1]
  -------------------------------------------------------------------
                         required time                         18.727    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  8.925    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 nolabel_line115/refresh_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/leftbar2_up_t_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.747ns  (logic 1.076ns (10.012%)  route 9.671ns (89.988%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.567    -0.945    nolabel_line115/clk_out1
    SLICE_X53Y37         FDRE                                         r  nolabel_line115/refresh_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  nolabel_line115/refresh_reg_reg[6]/Q
                         net (fo=2, routed)           0.979     0.491    nolabel_line115/refresh_reg[6]
    SLICE_X54Y39         LUT4 (Prop_lut4_I0_O)        0.124     0.615 f  nolabel_line115/refresh_reg[31]_i_8/O
                         net (fo=1, routed)           1.011     1.626    nolabel_line115/refresh_reg[31]_i_8_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.750 f  nolabel_line115/refresh_reg[31]_i_7/O
                         net (fo=1, routed)           0.306     2.056    nolabel_line115/refresh_reg[31]_i_7_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.124     2.180 r  nolabel_line115/refresh_reg[31]_i_3/O
                         net (fo=2, routed)           0.559     2.739    nolabel_line115/refresh_reg[31]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.863 r  nolabel_line115/ball_c_t[31]_i_1/O
                         net (fo=74, routed)          3.550     6.413    nolabel_line86/refresh_rate
    SLICE_X42Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.537 r  nolabel_line86/leftbar2_up_t[1]_i_1/O
                         net (fo=93, routed)          3.265     9.802    nolabel_line115/leftbar2_md_t_reg[1]_1
    SLICE_X48Y12         FDCE                                         r  nolabel_line115/leftbar2_up_t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.447    18.452    nolabel_line115/clk_out1
    SLICE_X48Y12         FDCE                                         r  nolabel_line115/leftbar2_up_t_reg[2]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X48Y12         FDCE (Setup_fdce_C_CE)      -0.205    18.727    nolabel_line115/leftbar2_up_t_reg[2]
  -------------------------------------------------------------------
                         required time                         18.727    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  8.925    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 nolabel_line115/refresh_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/leftbar2_up_t_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.747ns  (logic 1.076ns (10.012%)  route 9.671ns (89.988%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.567    -0.945    nolabel_line115/clk_out1
    SLICE_X53Y37         FDRE                                         r  nolabel_line115/refresh_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  nolabel_line115/refresh_reg_reg[6]/Q
                         net (fo=2, routed)           0.979     0.491    nolabel_line115/refresh_reg[6]
    SLICE_X54Y39         LUT4 (Prop_lut4_I0_O)        0.124     0.615 f  nolabel_line115/refresh_reg[31]_i_8/O
                         net (fo=1, routed)           1.011     1.626    nolabel_line115/refresh_reg[31]_i_8_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.750 f  nolabel_line115/refresh_reg[31]_i_7/O
                         net (fo=1, routed)           0.306     2.056    nolabel_line115/refresh_reg[31]_i_7_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.124     2.180 r  nolabel_line115/refresh_reg[31]_i_3/O
                         net (fo=2, routed)           0.559     2.739    nolabel_line115/refresh_reg[31]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.863 r  nolabel_line115/ball_c_t[31]_i_1/O
                         net (fo=74, routed)          3.550     6.413    nolabel_line86/refresh_rate
    SLICE_X42Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.537 r  nolabel_line86/leftbar2_up_t[1]_i_1/O
                         net (fo=93, routed)          3.265     9.802    nolabel_line115/leftbar2_md_t_reg[1]_1
    SLICE_X48Y12         FDPE                                         r  nolabel_line115/leftbar2_up_t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.447    18.452    nolabel_line115/clk_out1
    SLICE_X48Y12         FDPE                                         r  nolabel_line115/leftbar2_up_t_reg[3]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X48Y12         FDPE (Setup_fdpe_C_CE)      -0.205    18.727    nolabel_line115/leftbar2_up_t_reg[3]
  -------------------------------------------------------------------
                         required time                         18.727    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  8.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nolabel_line118/counter_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line118/vertical_scanning_buffer_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.996%)  route 0.076ns (29.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.561    -0.620    nolabel_line118/clk_out1
    SLICE_X40Y39         FDCE                                         r  nolabel_line118/counter_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.479 f  nolabel_line118/counter_v_reg[2]/Q
                         net (fo=9, routed)           0.076    -0.403    nolabel_line118/counter_v_reg[2]
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.045    -0.358 r  nolabel_line118/vertical_scanning_buffer_i_2/O
                         net (fo=1, routed)           0.000    -0.358    nolabel_line118/vertical_scanning_buffer_i_2_n_0
    SLICE_X41Y39         FDRE                                         r  nolabel_line118/vertical_scanning_buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.831    -0.859    nolabel_line118/clk_out1
    SLICE_X41Y39         FDRE                                         r  nolabel_line118/vertical_scanning_buffer_reg/C
                         clock pessimism              0.251    -0.607    
                         clock uncertainty            0.084    -0.524    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.092    -0.432    nolabel_line118/vertical_scanning_buffer_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/filter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/ps2/filter_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.672%)  route 0.132ns (48.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.563    -0.618    nolabel_line86/ps2/clk_out1
    SLICE_X44Y40         FDRE                                         r  nolabel_line86/ps2/filter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  nolabel_line86/ps2/filter_reg_reg[5]/Q
                         net (fo=3, routed)           0.132    -0.345    nolabel_line86/ps2/filter_next[4]
    SLICE_X45Y39         FDRE                                         r  nolabel_line86/ps2/filter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.832    -0.858    nolabel_line86/ps2/clk_out1
    SLICE_X45Y39         FDRE                                         r  nolabel_line86/ps2/filter_reg_reg[4]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.084    -0.520    
    SLICE_X45Y39         FDRE (Hold_fdre_C_D)         0.078    -0.442    nolabel_line86/ps2/filter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/b_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/key_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.353%)  route 0.123ns (46.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.560    -0.621    nolabel_line86/ps2/clk_out1
    SLICE_X44Y36         FDRE                                         r  nolabel_line86/ps2/b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  nolabel_line86/ps2/b_reg_reg[2]/Q
                         net (fo=2, routed)           0.123    -0.357    nolabel_line86/dout[1]
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.828    -0.862    nolabel_line86/clk_out1
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[1]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.047    -0.457    nolabel_line86/key_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/b_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/key_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.275%)  route 0.124ns (46.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.560    -0.621    nolabel_line86/ps2/clk_out1
    SLICE_X44Y36         FDRE                                         r  nolabel_line86/ps2/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  nolabel_line86/ps2/b_reg_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.357    nolabel_line86/dout[2]
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.828    -0.862    nolabel_line86/clk_out1
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[2]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.047    -0.457    nolabel_line86/key_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/b_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/key_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.559    -0.622    nolabel_line86/ps2/clk_out1
    SLICE_X42Y36         FDRE                                         r  nolabel_line86/ps2/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  nolabel_line86/ps2/b_reg_reg[7]/Q
                         net (fo=2, routed)           0.127    -0.331    nolabel_line86/dout[6]
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.828    -0.862    nolabel_line86/clk_out1
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[6]/C
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.084    -0.526    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.076    -0.450    nolabel_line86/key_reg[6]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/b_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/key_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.559    -0.622    nolabel_line86/ps2/clk_out1
    SLICE_X42Y36         FDRE                                         r  nolabel_line86/ps2/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  nolabel_line86/ps2/b_reg_reg[5]/Q
                         net (fo=2, routed)           0.127    -0.331    nolabel_line86/dout[4]
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.828    -0.862    nolabel_line86/clk_out1
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[4]/C
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.084    -0.526    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.075    -0.451    nolabel_line86/key_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/b_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/key_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.559    -0.622    nolabel_line86/ps2/clk_out1
    SLICE_X42Y36         FDRE                                         r  nolabel_line86/ps2/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  nolabel_line86/ps2/b_reg_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.331    nolabel_line86/dout[5]
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.828    -0.862    nolabel_line86/clk_out1
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[5]/C
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.084    -0.526    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.071    -0.455    nolabel_line86/key_reg[5]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line118/counter_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line118/counter_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.562    -0.619    nolabel_line118/clk_out1
    SLICE_X38Y41         FDCE                                         r  nolabel_line118/counter_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  nolabel_line118/counter_h_reg[1]/Q
                         net (fo=7, routed)           0.115    -0.340    nolabel_line118/counter_h_reg[1]
    SLICE_X39Y41         LUT4 (Prop_lut4_I1_O)        0.048    -0.292 r  nolabel_line118/counter_h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    nolabel_line118/p_0_in[3]
    SLICE_X39Y41         FDCE                                         r  nolabel_line118/counter_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.831    -0.859    nolabel_line118/clk_out1
    SLICE_X39Y41         FDCE                                         r  nolabel_line118/counter_h_reg[3]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.084    -0.523    
    SLICE_X39Y41         FDCE (Hold_fdce_C_D)         0.105    -0.418    nolabel_line118/counter_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nolabel_line118/counter_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line118/counter_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.213ns (64.660%)  route 0.116ns (35.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.562    -0.619    nolabel_line118/clk_out1
    SLICE_X38Y41         FDCE                                         r  nolabel_line118/counter_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  nolabel_line118/counter_h_reg[1]/Q
                         net (fo=7, routed)           0.116    -0.339    nolabel_line118/counter_h_reg[1]
    SLICE_X39Y41         LUT5 (Prop_lut5_I2_O)        0.049    -0.290 r  nolabel_line118/counter_h[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    nolabel_line118/p_0_in[4]
    SLICE_X39Y41         FDCE                                         r  nolabel_line118/counter_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.831    -0.859    nolabel_line118/clk_out1
    SLICE_X39Y41         FDCE                                         r  nolabel_line118/counter_h_reg[4]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.084    -0.523    
    SLICE_X39Y41         FDCE (Hold_fdce_C_D)         0.104    -0.419    nolabel_line118/counter_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line115/vertical_velocity_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/vertical_velocity_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.557    -0.624    nolabel_line115/clk_out1
    SLICE_X46Y31         FDCE                                         r  nolabel_line115/vertical_velocity_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.460 r  nolabel_line115/vertical_velocity_reg_reg[31]/Q
                         net (fo=31, routed)          0.127    -0.334    nolabel_line115/vertical_velocity_reg[31]
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.289 r  nolabel_line115/vertical_velocity_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    nolabel_line115/vertical_velocity_reg[31]_i_1_n_0
    SLICE_X46Y31         FDCE                                         r  nolabel_line115/vertical_velocity_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.825    -0.865    nolabel_line115/clk_out1
    SLICE_X46Y31         FDCE                                         r  nolabel_line115/vertical_velocity_reg_reg[31]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.084    -0.541    
    SLICE_X46Y31         FDCE (Hold_fdce_C_D)         0.121    -0.420    nolabel_line115/vertical_velocity_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 nolabel_line118/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.371ns  (logic 10.731ns (61.775%)  route 6.640ns (38.225%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.548    -0.964    nolabel_line118/clk_out1
    SLICE_X41Y26         FDRE                                         r  nolabel_line118/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.545 r  nolabel_line118/x_counter_reg[1]/Q
                         net (fo=18, routed)          1.113     0.568    nolabel_line118/x_control[1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.296     0.864 r  nolabel_line118/display_ball1__2_i_39/O
                         net (fo=1, routed)           0.000     0.864    nolabel_line118/display_ball1__2_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.397 r  nolabel_line118/display_ball1__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.397    nolabel_line118/display_ball1__2_i_8_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  nolabel_line118/display_ball1__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.514    nolabel_line118/display_ball1__2_i_7_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.631 r  nolabel_line118/display_ball1__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.631    nolabel_line115/display_ball1__4_0[0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.954 r  nolabel_line115/display_ball1__2_i_5/O[1]
                         net (fo=4, routed)           0.933     2.888    nolabel_line115/display_ball2[13]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     7.106 r  nolabel_line115/display_ball1__3/PCOUT[47]
                         net (fo=1, routed)           0.056     7.161    nolabel_line115/display_ball1__3_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.679 r  nolabel_line115/display_ball1__4/P[0]
                         net (fo=2, routed)           0.956     9.635    nolabel_line115/display_ball1__4_n_105
    SLICE_X56Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.759 r  nolabel_line115/rgb_reg[2]_i_119/O
                         net (fo=1, routed)           0.000     9.759    nolabel_line115/rgb_reg[2]_i_119_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.292 r  nolabel_line115/rgb_reg_reg[2]_i_57/CO[3]
                         net (fo=1, routed)           0.009    10.301    nolabel_line115/rgb_reg_reg[2]_i_57_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.418 r  nolabel_line115/rgb_reg_reg[2]_i_121/CO[3]
                         net (fo=1, routed)           0.000    10.418    nolabel_line115/rgb_reg_reg[2]_i_121_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.741 r  nolabel_line115/rgb_reg_reg[2]_i_63/O[1]
                         net (fo=2, routed)           0.853    11.595    nolabel_line115/rgb_reg_reg[2]_i_63_n_6
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.901 r  nolabel_line115/rgb_reg[2]_i_66/O
                         net (fo=1, routed)           0.000    11.901    nolabel_line115/rgb_reg[2]_i_66_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.451 r  nolabel_line115/rgb_reg_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.451    nolabel_line115/rgb_reg_reg[2]_i_39_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.785 f  nolabel_line115/rgb_reg_reg[2]_i_68/O[1]
                         net (fo=1, routed)           0.667    13.452    nolabel_line115/display_ball0[29]
    SLICE_X54Y21         LUT4 (Prop_lut4_I0_O)        0.303    13.755 f  nolabel_line115/rgb_reg[2]_i_40/O
                         net (fo=2, routed)           0.674    14.428    nolabel_line115/rgb_reg[2]_i_40_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.148    14.576 f  nolabel_line115/rgb_reg[2]_i_16/O
                         net (fo=2, routed)           0.593    15.170    nolabel_line115/rgb_reg[2]_i_16_n_0
    SLICE_X53Y22         LUT5 (Prop_lut5_I3_O)        0.328    15.498 r  nolabel_line115/rgb_reg[2]_i_4/O
                         net (fo=1, routed)           0.786    16.284    nolabel_line118/rgb_reg_reg[2]_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I2_O)        0.124    16.408 r  nolabel_line118/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    16.408    nolabel_line115/rgb_reg_reg[2]_0
    SLICE_X43Y25         FDRE                                         r  nolabel_line115/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.430    18.435    nolabel_line115/clk_out1
    SLICE_X43Y25         FDRE                                         r  nolabel_line115/rgb_reg_reg[2]/C
                         clock pessimism              0.578    19.012    
                         clock uncertainty           -0.084    18.929    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.029    18.958    nolabel_line115/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.958    
                         arrival time                         -16.408    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 nolabel_line118/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.327ns  (logic 10.503ns (60.617%)  route 6.824ns (39.383%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.548    -0.964    nolabel_line118/clk_out1
    SLICE_X41Y26         FDRE                                         r  nolabel_line118/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.545 r  nolabel_line118/x_counter_reg[1]/Q
                         net (fo=18, routed)          1.113     0.568    nolabel_line118/x_control[1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.296     0.864 r  nolabel_line118/display_ball1__2_i_39/O
                         net (fo=1, routed)           0.000     0.864    nolabel_line118/display_ball1__2_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.397 r  nolabel_line118/display_ball1__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.397    nolabel_line118/display_ball1__2_i_8_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  nolabel_line118/display_ball1__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.514    nolabel_line118/display_ball1__2_i_7_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.631 r  nolabel_line118/display_ball1__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.631    nolabel_line115/display_ball1__4_0[0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.954 r  nolabel_line115/display_ball1__2_i_5/O[1]
                         net (fo=4, routed)           0.933     2.888    nolabel_line115/display_ball2[13]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     7.106 r  nolabel_line115/display_ball1__3/PCOUT[47]
                         net (fo=1, routed)           0.056     7.161    nolabel_line115/display_ball1__3_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.679 r  nolabel_line115/display_ball1__4/P[0]
                         net (fo=2, routed)           0.956     9.635    nolabel_line115/display_ball1__4_n_105
    SLICE_X56Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.759 r  nolabel_line115/rgb_reg[2]_i_119/O
                         net (fo=1, routed)           0.000     9.759    nolabel_line115/rgb_reg[2]_i_119_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.292 r  nolabel_line115/rgb_reg_reg[2]_i_57/CO[3]
                         net (fo=1, routed)           0.009    10.301    nolabel_line115/rgb_reg_reg[2]_i_57_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.418 r  nolabel_line115/rgb_reg_reg[2]_i_121/CO[3]
                         net (fo=1, routed)           0.000    10.418    nolabel_line115/rgb_reg_reg[2]_i_121_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.741 r  nolabel_line115/rgb_reg_reg[2]_i_63/O[1]
                         net (fo=2, routed)           0.853    11.595    nolabel_line115/rgb_reg_reg[2]_i_63_n_6
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.901 r  nolabel_line115/rgb_reg[2]_i_66/O
                         net (fo=1, routed)           0.000    11.901    nolabel_line115/rgb_reg[2]_i_66_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.451 r  nolabel_line115/rgb_reg_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.451    nolabel_line115/rgb_reg_reg[2]_i_39_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.785 r  nolabel_line115/rgb_reg_reg[2]_i_68/O[1]
                         net (fo=1, routed)           0.667    13.452    nolabel_line115/display_ball0[29]
    SLICE_X54Y21         LUT4 (Prop_lut4_I0_O)        0.303    13.755 r  nolabel_line115/rgb_reg[2]_i_40/O
                         net (fo=2, routed)           0.364    14.119    nolabel_line115/rgb_reg[2]_i_40_n_0
    SLICE_X54Y20         LUT4 (Prop_lut4_I2_O)        0.124    14.243 r  nolabel_line115/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           0.466    14.709    nolabel_line115/rgb_reg[0]_i_3_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I4_O)        0.124    14.833 f  nolabel_line115/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.892    15.725    nolabel_line118/rgb_reg_reg[0]
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.124    15.849 r  nolabel_line118/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.514    16.363    nolabel_line115/rgb_reg_reg[0]_0
    SLICE_X42Y27         FDRE                                         r  nolabel_line115/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.433    18.438    nolabel_line115/clk_out1
    SLICE_X42Y27         FDRE                                         r  nolabel_line115/rgb_reg_reg[0]/C
                         clock pessimism              0.578    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)       -0.016    18.916    nolabel_line115/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.916    
                         arrival time                         -16.363    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 nolabel_line118/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.408ns  (logic 10.731ns (61.644%)  route 6.677ns (38.356%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.548    -0.964    nolabel_line118/clk_out1
    SLICE_X41Y26         FDRE                                         r  nolabel_line118/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.545 r  nolabel_line118/x_counter_reg[1]/Q
                         net (fo=18, routed)          1.113     0.568    nolabel_line118/x_control[1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.296     0.864 r  nolabel_line118/display_ball1__2_i_39/O
                         net (fo=1, routed)           0.000     0.864    nolabel_line118/display_ball1__2_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.397 r  nolabel_line118/display_ball1__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.397    nolabel_line118/display_ball1__2_i_8_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  nolabel_line118/display_ball1__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.514    nolabel_line118/display_ball1__2_i_7_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.631 r  nolabel_line118/display_ball1__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.631    nolabel_line115/display_ball1__4_0[0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.954 r  nolabel_line115/display_ball1__2_i_5/O[1]
                         net (fo=4, routed)           0.933     2.888    nolabel_line115/display_ball2[13]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     7.106 r  nolabel_line115/display_ball1__3/PCOUT[47]
                         net (fo=1, routed)           0.056     7.161    nolabel_line115/display_ball1__3_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.679 r  nolabel_line115/display_ball1__4/P[0]
                         net (fo=2, routed)           0.956     9.635    nolabel_line115/display_ball1__4_n_105
    SLICE_X56Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.759 r  nolabel_line115/rgb_reg[2]_i_119/O
                         net (fo=1, routed)           0.000     9.759    nolabel_line115/rgb_reg[2]_i_119_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.292 r  nolabel_line115/rgb_reg_reg[2]_i_57/CO[3]
                         net (fo=1, routed)           0.009    10.301    nolabel_line115/rgb_reg_reg[2]_i_57_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.418 r  nolabel_line115/rgb_reg_reg[2]_i_121/CO[3]
                         net (fo=1, routed)           0.000    10.418    nolabel_line115/rgb_reg_reg[2]_i_121_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.741 r  nolabel_line115/rgb_reg_reg[2]_i_63/O[1]
                         net (fo=2, routed)           0.853    11.595    nolabel_line115/rgb_reg_reg[2]_i_63_n_6
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.901 r  nolabel_line115/rgb_reg[2]_i_66/O
                         net (fo=1, routed)           0.000    11.901    nolabel_line115/rgb_reg[2]_i_66_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.451 r  nolabel_line115/rgb_reg_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.451    nolabel_line115/rgb_reg_reg[2]_i_39_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.785 r  nolabel_line115/rgb_reg_reg[2]_i_68/O[1]
                         net (fo=1, routed)           0.667    13.452    nolabel_line115/display_ball0[29]
    SLICE_X54Y21         LUT4 (Prop_lut4_I0_O)        0.303    13.755 r  nolabel_line115/rgb_reg[2]_i_40/O
                         net (fo=2, routed)           0.674    14.428    nolabel_line115/rgb_reg[2]_i_40_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.148    14.576 r  nolabel_line115/rgb_reg[2]_i_16/O
                         net (fo=2, routed)           0.618    15.194    nolabel_line115/rgb_reg[2]_i_16_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.328    15.522 f  nolabel_line115/rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.799    16.321    nolabel_line118/rgb_reg_reg[1]
    SLICE_X42Y26         LUT6 (Prop_lut6_I2_O)        0.124    16.445 r  nolabel_line118/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    16.445    nolabel_line115/rgb_reg_reg[1]_0
    SLICE_X42Y26         FDRE                                         r  nolabel_line115/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.432    18.437    nolabel_line115/clk_out1
    SLICE_X42Y26         FDRE                                         r  nolabel_line115/rgb_reg_reg[1]/C
                         clock pessimism              0.578    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X42Y26         FDRE (Setup_fdre_C_D)        0.077    19.008    nolabel_line115/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                         -16.445    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 nolabel_line115/ball_c_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/horizontal_velocity_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 1.819ns (16.190%)  route 9.416ns (83.810%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.556    -0.956    nolabel_line115/clk_out1
    SLICE_X48Y21         FDPE                                         r  nolabel_line115/ball_c_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDPE (Prop_fdpe_C_Q)         0.456    -0.500 r  nolabel_line115/ball_c_t_reg[7]/Q
                         net (fo=45, routed)          4.335     3.835    nolabel_line115/Q[7]
    SLICE_X35Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.959 r  nolabel_line115/horizontal_velocity_reg[31]_i_1052/O
                         net (fo=1, routed)           0.000     3.959    nolabel_line115/horizontal_velocity_reg[31]_i_1052_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.360 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_917/CO[3]
                         net (fo=1, routed)           0.000     4.360    nolabel_line115/horizontal_velocity_reg_reg[31]_i_917_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.474 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000     4.474    nolabel_line115/horizontal_velocity_reg_reg[31]_i_662_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.588 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_395/CO[3]
                         net (fo=1, routed)           0.000     4.588    nolabel_line115/horizontal_velocity_reg_reg[31]_i_395_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           1.646     6.348    nolabel_line115/horizontal_velocity_next459_in
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.472 r  nolabel_line115/horizontal_velocity_reg[31]_i_31/O
                         net (fo=2, routed)           1.783     8.255    nolabel_line115/horizontal_velocity_reg[31]_i_31_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  nolabel_line115/horizontal_velocity_reg[31]_i_10/O
                         net (fo=3, routed)           0.437     8.817    nolabel_line115/horizontal_velocity_reg[31]_i_10_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.941 f  nolabel_line115/horizontal_velocity_reg[31]_i_5/O
                         net (fo=2, routed)           0.824     9.765    nolabel_line115/horizontal_velocity_reg[31]_i_5_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  nolabel_line115/horizontal_velocity_reg[31]_i_1/O
                         net (fo=4, routed)           0.391    10.280    nolabel_line115/horizontal_velocity_reg[31]_i_1_n_0
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.446    18.451    nolabel_line115/clk_out1
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[0]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X48Y35         FDCE (Setup_fdce_C_CE)      -0.205    18.726    nolabel_line115/horizontal_velocity_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.726    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 nolabel_line115/ball_c_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/horizontal_velocity_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 1.819ns (16.190%)  route 9.416ns (83.810%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.556    -0.956    nolabel_line115/clk_out1
    SLICE_X48Y21         FDPE                                         r  nolabel_line115/ball_c_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDPE (Prop_fdpe_C_Q)         0.456    -0.500 r  nolabel_line115/ball_c_t_reg[7]/Q
                         net (fo=45, routed)          4.335     3.835    nolabel_line115/Q[7]
    SLICE_X35Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.959 r  nolabel_line115/horizontal_velocity_reg[31]_i_1052/O
                         net (fo=1, routed)           0.000     3.959    nolabel_line115/horizontal_velocity_reg[31]_i_1052_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.360 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_917/CO[3]
                         net (fo=1, routed)           0.000     4.360    nolabel_line115/horizontal_velocity_reg_reg[31]_i_917_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.474 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000     4.474    nolabel_line115/horizontal_velocity_reg_reg[31]_i_662_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.588 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_395/CO[3]
                         net (fo=1, routed)           0.000     4.588    nolabel_line115/horizontal_velocity_reg_reg[31]_i_395_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           1.646     6.348    nolabel_line115/horizontal_velocity_next459_in
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.472 r  nolabel_line115/horizontal_velocity_reg[31]_i_31/O
                         net (fo=2, routed)           1.783     8.255    nolabel_line115/horizontal_velocity_reg[31]_i_31_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  nolabel_line115/horizontal_velocity_reg[31]_i_10/O
                         net (fo=3, routed)           0.437     8.817    nolabel_line115/horizontal_velocity_reg[31]_i_10_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.941 f  nolabel_line115/horizontal_velocity_reg[31]_i_5/O
                         net (fo=2, routed)           0.824     9.765    nolabel_line115/horizontal_velocity_reg[31]_i_5_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  nolabel_line115/horizontal_velocity_reg[31]_i_1/O
                         net (fo=4, routed)           0.391    10.280    nolabel_line115/horizontal_velocity_reg[31]_i_1_n_0
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.446    18.451    nolabel_line115/clk_out1
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[1]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X48Y35         FDCE (Setup_fdce_C_CE)      -0.205    18.726    nolabel_line115/horizontal_velocity_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.726    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 nolabel_line115/ball_c_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/horizontal_velocity_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 1.819ns (16.190%)  route 9.416ns (83.810%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.556    -0.956    nolabel_line115/clk_out1
    SLICE_X48Y21         FDPE                                         r  nolabel_line115/ball_c_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDPE (Prop_fdpe_C_Q)         0.456    -0.500 r  nolabel_line115/ball_c_t_reg[7]/Q
                         net (fo=45, routed)          4.335     3.835    nolabel_line115/Q[7]
    SLICE_X35Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.959 r  nolabel_line115/horizontal_velocity_reg[31]_i_1052/O
                         net (fo=1, routed)           0.000     3.959    nolabel_line115/horizontal_velocity_reg[31]_i_1052_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.360 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_917/CO[3]
                         net (fo=1, routed)           0.000     4.360    nolabel_line115/horizontal_velocity_reg_reg[31]_i_917_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.474 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000     4.474    nolabel_line115/horizontal_velocity_reg_reg[31]_i_662_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.588 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_395/CO[3]
                         net (fo=1, routed)           0.000     4.588    nolabel_line115/horizontal_velocity_reg_reg[31]_i_395_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           1.646     6.348    nolabel_line115/horizontal_velocity_next459_in
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.472 r  nolabel_line115/horizontal_velocity_reg[31]_i_31/O
                         net (fo=2, routed)           1.783     8.255    nolabel_line115/horizontal_velocity_reg[31]_i_31_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  nolabel_line115/horizontal_velocity_reg[31]_i_10/O
                         net (fo=3, routed)           0.437     8.817    nolabel_line115/horizontal_velocity_reg[31]_i_10_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.941 f  nolabel_line115/horizontal_velocity_reg[31]_i_5/O
                         net (fo=2, routed)           0.824     9.765    nolabel_line115/horizontal_velocity_reg[31]_i_5_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  nolabel_line115/horizontal_velocity_reg[31]_i_1/O
                         net (fo=4, routed)           0.391    10.280    nolabel_line115/horizontal_velocity_reg[31]_i_1_n_0
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.446    18.451    nolabel_line115/clk_out1
    SLICE_X48Y35         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[2]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X48Y35         FDCE (Setup_fdce_C_CE)      -0.205    18.726    nolabel_line115/horizontal_velocity_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.726    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.496ns  (required time - arrival time)
  Source:                 nolabel_line115/ball_c_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/horizontal_velocity_reg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.186ns  (logic 1.819ns (16.262%)  route 9.367ns (83.738%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.556    -0.956    nolabel_line115/clk_out1
    SLICE_X48Y21         FDPE                                         r  nolabel_line115/ball_c_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDPE (Prop_fdpe_C_Q)         0.456    -0.500 r  nolabel_line115/ball_c_t_reg[7]/Q
                         net (fo=45, routed)          4.335     3.835    nolabel_line115/Q[7]
    SLICE_X35Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.959 r  nolabel_line115/horizontal_velocity_reg[31]_i_1052/O
                         net (fo=1, routed)           0.000     3.959    nolabel_line115/horizontal_velocity_reg[31]_i_1052_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.360 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_917/CO[3]
                         net (fo=1, routed)           0.000     4.360    nolabel_line115/horizontal_velocity_reg_reg[31]_i_917_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.474 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000     4.474    nolabel_line115/horizontal_velocity_reg_reg[31]_i_662_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.588 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_395/CO[3]
                         net (fo=1, routed)           0.000     4.588    nolabel_line115/horizontal_velocity_reg_reg[31]_i_395_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  nolabel_line115/horizontal_velocity_reg_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           1.646     6.348    nolabel_line115/horizontal_velocity_next459_in
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.472 r  nolabel_line115/horizontal_velocity_reg[31]_i_31/O
                         net (fo=2, routed)           1.783     8.255    nolabel_line115/horizontal_velocity_reg[31]_i_31_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  nolabel_line115/horizontal_velocity_reg[31]_i_10/O
                         net (fo=3, routed)           0.437     8.817    nolabel_line115/horizontal_velocity_reg[31]_i_10_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.941 f  nolabel_line115/horizontal_velocity_reg[31]_i_5/O
                         net (fo=2, routed)           0.824     9.765    nolabel_line115/horizontal_velocity_reg[31]_i_5_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  nolabel_line115/horizontal_velocity_reg[31]_i_1/O
                         net (fo=4, routed)           0.342    10.230    nolabel_line115/horizontal_velocity_reg[31]_i_1_n_0
    SLICE_X48Y36         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.446    18.451    nolabel_line115/clk_out1
    SLICE_X48Y36         FDCE                                         r  nolabel_line115/horizontal_velocity_reg_reg[31]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X48Y36         FDCE (Setup_fdce_C_CE)      -0.205    18.726    nolabel_line115/horizontal_velocity_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         18.726    
                         arrival time                         -10.230    
  -------------------------------------------------------------------
                         slack                                  8.496    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 nolabel_line115/refresh_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/leftbar2_up_t_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.747ns  (logic 1.076ns (10.012%)  route 9.671ns (89.988%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.567    -0.945    nolabel_line115/clk_out1
    SLICE_X53Y37         FDRE                                         r  nolabel_line115/refresh_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  nolabel_line115/refresh_reg_reg[6]/Q
                         net (fo=2, routed)           0.979     0.491    nolabel_line115/refresh_reg[6]
    SLICE_X54Y39         LUT4 (Prop_lut4_I0_O)        0.124     0.615 f  nolabel_line115/refresh_reg[31]_i_8/O
                         net (fo=1, routed)           1.011     1.626    nolabel_line115/refresh_reg[31]_i_8_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.750 f  nolabel_line115/refresh_reg[31]_i_7/O
                         net (fo=1, routed)           0.306     2.056    nolabel_line115/refresh_reg[31]_i_7_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.124     2.180 r  nolabel_line115/refresh_reg[31]_i_3/O
                         net (fo=2, routed)           0.559     2.739    nolabel_line115/refresh_reg[31]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.863 r  nolabel_line115/ball_c_t[31]_i_1/O
                         net (fo=74, routed)          3.550     6.413    nolabel_line86/refresh_rate
    SLICE_X42Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.537 r  nolabel_line86/leftbar2_up_t[1]_i_1/O
                         net (fo=93, routed)          3.265     9.802    nolabel_line115/leftbar2_md_t_reg[1]_1
    SLICE_X48Y12         FDPE                                         r  nolabel_line115/leftbar2_up_t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.447    18.452    nolabel_line115/clk_out1
    SLICE_X48Y12         FDPE                                         r  nolabel_line115/leftbar2_up_t_reg[1]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X48Y12         FDPE (Setup_fdpe_C_CE)      -0.205    18.727    nolabel_line115/leftbar2_up_t_reg[1]
  -------------------------------------------------------------------
                         required time                         18.727    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  8.925    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 nolabel_line115/refresh_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/leftbar2_up_t_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.747ns  (logic 1.076ns (10.012%)  route 9.671ns (89.988%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.567    -0.945    nolabel_line115/clk_out1
    SLICE_X53Y37         FDRE                                         r  nolabel_line115/refresh_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  nolabel_line115/refresh_reg_reg[6]/Q
                         net (fo=2, routed)           0.979     0.491    nolabel_line115/refresh_reg[6]
    SLICE_X54Y39         LUT4 (Prop_lut4_I0_O)        0.124     0.615 f  nolabel_line115/refresh_reg[31]_i_8/O
                         net (fo=1, routed)           1.011     1.626    nolabel_line115/refresh_reg[31]_i_8_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.750 f  nolabel_line115/refresh_reg[31]_i_7/O
                         net (fo=1, routed)           0.306     2.056    nolabel_line115/refresh_reg[31]_i_7_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.124     2.180 r  nolabel_line115/refresh_reg[31]_i_3/O
                         net (fo=2, routed)           0.559     2.739    nolabel_line115/refresh_reg[31]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.863 r  nolabel_line115/ball_c_t[31]_i_1/O
                         net (fo=74, routed)          3.550     6.413    nolabel_line86/refresh_rate
    SLICE_X42Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.537 r  nolabel_line86/leftbar2_up_t[1]_i_1/O
                         net (fo=93, routed)          3.265     9.802    nolabel_line115/leftbar2_md_t_reg[1]_1
    SLICE_X48Y12         FDCE                                         r  nolabel_line115/leftbar2_up_t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.447    18.452    nolabel_line115/clk_out1
    SLICE_X48Y12         FDCE                                         r  nolabel_line115/leftbar2_up_t_reg[2]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X48Y12         FDCE (Setup_fdce_C_CE)      -0.205    18.727    nolabel_line115/leftbar2_up_t_reg[2]
  -------------------------------------------------------------------
                         required time                         18.727    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  8.925    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 nolabel_line115/refresh_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/leftbar2_up_t_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.747ns  (logic 1.076ns (10.012%)  route 9.671ns (89.988%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.567    -0.945    nolabel_line115/clk_out1
    SLICE_X53Y37         FDRE                                         r  nolabel_line115/refresh_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  nolabel_line115/refresh_reg_reg[6]/Q
                         net (fo=2, routed)           0.979     0.491    nolabel_line115/refresh_reg[6]
    SLICE_X54Y39         LUT4 (Prop_lut4_I0_O)        0.124     0.615 f  nolabel_line115/refresh_reg[31]_i_8/O
                         net (fo=1, routed)           1.011     1.626    nolabel_line115/refresh_reg[31]_i_8_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.750 f  nolabel_line115/refresh_reg[31]_i_7/O
                         net (fo=1, routed)           0.306     2.056    nolabel_line115/refresh_reg[31]_i_7_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.124     2.180 r  nolabel_line115/refresh_reg[31]_i_3/O
                         net (fo=2, routed)           0.559     2.739    nolabel_line115/refresh_reg[31]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.863 r  nolabel_line115/ball_c_t[31]_i_1/O
                         net (fo=74, routed)          3.550     6.413    nolabel_line86/refresh_rate
    SLICE_X42Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.537 r  nolabel_line86/leftbar2_up_t[1]_i_1/O
                         net (fo=93, routed)          3.265     9.802    nolabel_line115/leftbar2_md_t_reg[1]_1
    SLICE_X48Y12         FDPE                                         r  nolabel_line115/leftbar2_up_t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.447    18.452    nolabel_line115/clk_out1
    SLICE_X48Y12         FDPE                                         r  nolabel_line115/leftbar2_up_t_reg[3]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X48Y12         FDPE (Setup_fdpe_C_CE)      -0.205    18.727    nolabel_line115/leftbar2_up_t_reg[3]
  -------------------------------------------------------------------
                         required time                         18.727    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  8.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nolabel_line118/counter_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line118/vertical_scanning_buffer_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.996%)  route 0.076ns (29.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.561    -0.620    nolabel_line118/clk_out1
    SLICE_X40Y39         FDCE                                         r  nolabel_line118/counter_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.479 f  nolabel_line118/counter_v_reg[2]/Q
                         net (fo=9, routed)           0.076    -0.403    nolabel_line118/counter_v_reg[2]
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.045    -0.358 r  nolabel_line118/vertical_scanning_buffer_i_2/O
                         net (fo=1, routed)           0.000    -0.358    nolabel_line118/vertical_scanning_buffer_i_2_n_0
    SLICE_X41Y39         FDRE                                         r  nolabel_line118/vertical_scanning_buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.831    -0.859    nolabel_line118/clk_out1
    SLICE_X41Y39         FDRE                                         r  nolabel_line118/vertical_scanning_buffer_reg/C
                         clock pessimism              0.251    -0.607    
                         clock uncertainty            0.084    -0.524    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.092    -0.432    nolabel_line118/vertical_scanning_buffer_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/filter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/ps2/filter_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.672%)  route 0.132ns (48.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.563    -0.618    nolabel_line86/ps2/clk_out1
    SLICE_X44Y40         FDRE                                         r  nolabel_line86/ps2/filter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  nolabel_line86/ps2/filter_reg_reg[5]/Q
                         net (fo=3, routed)           0.132    -0.345    nolabel_line86/ps2/filter_next[4]
    SLICE_X45Y39         FDRE                                         r  nolabel_line86/ps2/filter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.832    -0.858    nolabel_line86/ps2/clk_out1
    SLICE_X45Y39         FDRE                                         r  nolabel_line86/ps2/filter_reg_reg[4]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.084    -0.520    
    SLICE_X45Y39         FDRE (Hold_fdre_C_D)         0.078    -0.442    nolabel_line86/ps2/filter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/b_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/key_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.353%)  route 0.123ns (46.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.560    -0.621    nolabel_line86/ps2/clk_out1
    SLICE_X44Y36         FDRE                                         r  nolabel_line86/ps2/b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  nolabel_line86/ps2/b_reg_reg[2]/Q
                         net (fo=2, routed)           0.123    -0.357    nolabel_line86/dout[1]
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.828    -0.862    nolabel_line86/clk_out1
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[1]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.047    -0.457    nolabel_line86/key_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/b_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/key_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.275%)  route 0.124ns (46.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.560    -0.621    nolabel_line86/ps2/clk_out1
    SLICE_X44Y36         FDRE                                         r  nolabel_line86/ps2/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  nolabel_line86/ps2/b_reg_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.357    nolabel_line86/dout[2]
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.828    -0.862    nolabel_line86/clk_out1
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[2]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.047    -0.457    nolabel_line86/key_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/b_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/key_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.559    -0.622    nolabel_line86/ps2/clk_out1
    SLICE_X42Y36         FDRE                                         r  nolabel_line86/ps2/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  nolabel_line86/ps2/b_reg_reg[7]/Q
                         net (fo=2, routed)           0.127    -0.331    nolabel_line86/dout[6]
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.828    -0.862    nolabel_line86/clk_out1
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[6]/C
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.084    -0.526    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.076    -0.450    nolabel_line86/key_reg[6]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/b_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/key_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.559    -0.622    nolabel_line86/ps2/clk_out1
    SLICE_X42Y36         FDRE                                         r  nolabel_line86/ps2/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  nolabel_line86/ps2/b_reg_reg[5]/Q
                         net (fo=2, routed)           0.127    -0.331    nolabel_line86/dout[4]
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.828    -0.862    nolabel_line86/clk_out1
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[4]/C
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.084    -0.526    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.075    -0.451    nolabel_line86/key_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line86/ps2/b_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/key_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.559    -0.622    nolabel_line86/ps2/clk_out1
    SLICE_X42Y36         FDRE                                         r  nolabel_line86/ps2/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  nolabel_line86/ps2/b_reg_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.331    nolabel_line86/dout[5]
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.828    -0.862    nolabel_line86/clk_out1
    SLICE_X43Y36         FDRE                                         r  nolabel_line86/key_reg[5]/C
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.084    -0.526    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.071    -0.455    nolabel_line86/key_reg[5]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line118/counter_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line118/counter_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.562    -0.619    nolabel_line118/clk_out1
    SLICE_X38Y41         FDCE                                         r  nolabel_line118/counter_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  nolabel_line118/counter_h_reg[1]/Q
                         net (fo=7, routed)           0.115    -0.340    nolabel_line118/counter_h_reg[1]
    SLICE_X39Y41         LUT4 (Prop_lut4_I1_O)        0.048    -0.292 r  nolabel_line118/counter_h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    nolabel_line118/p_0_in[3]
    SLICE_X39Y41         FDCE                                         r  nolabel_line118/counter_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.831    -0.859    nolabel_line118/clk_out1
    SLICE_X39Y41         FDCE                                         r  nolabel_line118/counter_h_reg[3]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.084    -0.523    
    SLICE_X39Y41         FDCE (Hold_fdce_C_D)         0.105    -0.418    nolabel_line118/counter_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nolabel_line118/counter_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line118/counter_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.213ns (64.660%)  route 0.116ns (35.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.562    -0.619    nolabel_line118/clk_out1
    SLICE_X38Y41         FDCE                                         r  nolabel_line118/counter_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  nolabel_line118/counter_h_reg[1]/Q
                         net (fo=7, routed)           0.116    -0.339    nolabel_line118/counter_h_reg[1]
    SLICE_X39Y41         LUT5 (Prop_lut5_I2_O)        0.049    -0.290 r  nolabel_line118/counter_h[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    nolabel_line118/p_0_in[4]
    SLICE_X39Y41         FDCE                                         r  nolabel_line118/counter_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.831    -0.859    nolabel_line118/clk_out1
    SLICE_X39Y41         FDCE                                         r  nolabel_line118/counter_h_reg[4]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.084    -0.523    
    SLICE_X39Y41         FDCE (Hold_fdce_C_D)         0.104    -0.419    nolabel_line118/counter_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line115/vertical_velocity_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line115/vertical_velocity_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.557    -0.624    nolabel_line115/clk_out1
    SLICE_X46Y31         FDCE                                         r  nolabel_line115/vertical_velocity_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.460 r  nolabel_line115/vertical_velocity_reg_reg[31]/Q
                         net (fo=31, routed)          0.127    -0.334    nolabel_line115/vertical_velocity_reg[31]
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.289 r  nolabel_line115/vertical_velocity_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    nolabel_line115/vertical_velocity_reg[31]_i_1_n_0
    SLICE_X46Y31         FDCE                                         r  nolabel_line115/vertical_velocity_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.825    -0.865    nolabel_line115/clk_out1
    SLICE_X46Y31         FDCE                                         r  nolabel_line115/vertical_velocity_reg_reg[31]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.084    -0.541    
    SLICE_X46Y31         FDCE (Hold_fdce_C_D)         0.121    -0.420    nolabel_line115/vertical_velocity_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.262ns  (required time - arrival time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.718ns (31.919%)  route 1.531ns (68.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.629    -0.883    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.897     0.434    player1_score_reg_n_0_[1]
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.299     0.733 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.634     1.367    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.511    18.516    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[0]/C
                         clock pessimism              0.602    19.117    
                         clock uncertainty           -0.084    19.034    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405    18.629    player1_score_reg[0]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 17.262    

Slack (MET) :             17.262ns  (required time - arrival time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.718ns (31.919%)  route 1.531ns (68.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.629    -0.883    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.897     0.434    player1_score_reg_n_0_[1]
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.299     0.733 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.634     1.367    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.511    18.516    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
                         clock pessimism              0.602    19.117    
                         clock uncertainty           -0.084    19.034    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405    18.629    player1_score_reg[1]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 17.262    

Slack (MET) :             17.262ns  (required time - arrival time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.718ns (31.919%)  route 1.531ns (68.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.629    -0.883    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.897     0.434    player1_score_reg_n_0_[1]
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.299     0.733 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.634     1.367    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.511    18.516    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[2]/C
                         clock pessimism              0.602    19.117    
                         clock uncertainty           -0.084    19.034    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405    18.629    player1_score_reg[2]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 17.262    

Slack (MET) :             17.262ns  (required time - arrival time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.718ns (31.919%)  route 1.531ns (68.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.629    -0.883    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.897     0.434    player1_score_reg_n_0_[1]
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.299     0.733 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.634     1.367    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.511    18.516    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
                         clock pessimism              0.602    19.117    
                         clock uncertainty           -0.084    19.034    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405    18.629    player1_score_reg[3]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 17.262    

Slack (MET) :             17.694ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.716ns (39.390%)  route 1.102ns (60.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 18.515 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.628    -0.884    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.465 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.238    player2_score_reg_n_0_[3]
    SLICE_X59Y32         LUT5 (Prop_lut5_I2_O)        0.297     0.535 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.399     0.934    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.510    18.515    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[0]/C
                         clock pessimism              0.602    19.116    
                         clock uncertainty           -0.084    19.033    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.405    18.628    player2_score_reg[0]
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 17.694    

Slack (MET) :             17.694ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.716ns (39.390%)  route 1.102ns (60.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 18.515 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.628    -0.884    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.465 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.238    player2_score_reg_n_0_[3]
    SLICE_X59Y32         LUT5 (Prop_lut5_I2_O)        0.297     0.535 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.399     0.934    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.510    18.515    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
                         clock pessimism              0.602    19.116    
                         clock uncertainty           -0.084    19.033    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.405    18.628    player2_score_reg[1]
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 17.694    

Slack (MET) :             17.694ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.716ns (39.390%)  route 1.102ns (60.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 18.515 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.628    -0.884    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.465 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.238    player2_score_reg_n_0_[3]
    SLICE_X59Y32         LUT5 (Prop_lut5_I2_O)        0.297     0.535 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.399     0.934    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.510    18.515    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[2]/C
                         clock pessimism              0.602    19.116    
                         clock uncertainty           -0.084    19.033    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.405    18.628    player2_score_reg[2]
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 17.694    

Slack (MET) :             17.694ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.716ns (39.390%)  route 1.102ns (60.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 18.515 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.628    -0.884    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.465 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.238    player2_score_reg_n_0_[3]
    SLICE_X59Y32         LUT5 (Prop_lut5_I2_O)        0.297     0.535 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.399     0.934    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.510    18.515    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
                         clock pessimism              0.602    19.116    
                         clock uncertainty           -0.084    19.033    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.405    18.628    player2_score_reg[3]
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 17.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 player2_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.226ns (46.347%)  route 0.262ns (53.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.588    -0.593    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  player2_score_reg[1]/Q
                         net (fo=5, routed)           0.130    -0.335    player2_score_reg_n_0_[1]
    SLICE_X59Y32         LUT5 (Prop_lut5_I4_O)        0.098    -0.237 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.131    -0.106    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.856    -0.834    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[0]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X59Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.685    player2_score_reg[0]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 player2_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.226ns (46.347%)  route 0.262ns (53.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.588    -0.593    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  player2_score_reg[1]/Q
                         net (fo=5, routed)           0.130    -0.335    player2_score_reg_n_0_[1]
    SLICE_X59Y32         LUT5 (Prop_lut5_I4_O)        0.098    -0.237 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.131    -0.106    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.856    -0.834    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X59Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.685    player2_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 player2_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.226ns (46.347%)  route 0.262ns (53.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.588    -0.593    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  player2_score_reg[1]/Q
                         net (fo=5, routed)           0.130    -0.335    player2_score_reg_n_0_[1]
    SLICE_X59Y32         LUT5 (Prop_lut5_I4_O)        0.098    -0.237 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.131    -0.106    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.856    -0.834    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[2]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X59Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.685    player2_score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 player2_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.226ns (46.347%)  route 0.262ns (53.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.588    -0.593    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  player2_score_reg[1]/Q
                         net (fo=5, routed)           0.130    -0.335    player2_score_reg_n_0_[1]
    SLICE_X59Y32         LUT5 (Prop_lut5_I4_O)        0.098    -0.237 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.131    -0.106    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.856    -0.834    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X59Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.685    player2_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 player1_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.226ns (38.627%)  route 0.359ns (61.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.589    -0.592    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.464 f  player1_score_reg[3]/Q
                         net (fo=3, routed)           0.116    -0.348    player1_score_reg_n_0_[3]
    SLICE_X59Y33         LUT5 (Prop_lut5_I2_O)        0.098    -0.250 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.243    -0.007    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.857    -0.833    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[0]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.684    player1_score_reg[0]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 player1_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.226ns (38.627%)  route 0.359ns (61.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.589    -0.592    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.464 f  player1_score_reg[3]/Q
                         net (fo=3, routed)           0.116    -0.348    player1_score_reg_n_0_[3]
    SLICE_X59Y33         LUT5 (Prop_lut5_I2_O)        0.098    -0.250 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.243    -0.007    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.857    -0.833    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.684    player1_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 player1_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.226ns (38.627%)  route 0.359ns (61.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.589    -0.592    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.464 f  player1_score_reg[3]/Q
                         net (fo=3, routed)           0.116    -0.348    player1_score_reg_n_0_[3]
    SLICE_X59Y33         LUT5 (Prop_lut5_I2_O)        0.098    -0.250 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.243    -0.007    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.857    -0.833    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[2]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.684    player1_score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 player1_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.226ns (38.627%)  route 0.359ns (61.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.589    -0.592    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.464 f  player1_score_reg[3]/Q
                         net (fo=3, routed)           0.116    -0.348    player1_score_reg_n_0_[3]
    SLICE_X59Y33         LUT5 (Prop_lut5_I2_O)        0.098    -0.250 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.243    -0.007    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.857    -0.833    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.684    player1_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.677    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.262ns  (required time - arrival time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.718ns (31.919%)  route 1.531ns (68.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.629    -0.883    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.897     0.434    player1_score_reg_n_0_[1]
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.299     0.733 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.634     1.367    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.511    18.516    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[0]/C
                         clock pessimism              0.602    19.117    
                         clock uncertainty           -0.084    19.034    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405    18.629    player1_score_reg[0]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 17.262    

Slack (MET) :             17.262ns  (required time - arrival time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.718ns (31.919%)  route 1.531ns (68.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.629    -0.883    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.897     0.434    player1_score_reg_n_0_[1]
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.299     0.733 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.634     1.367    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.511    18.516    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
                         clock pessimism              0.602    19.117    
                         clock uncertainty           -0.084    19.034    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405    18.629    player1_score_reg[1]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 17.262    

Slack (MET) :             17.262ns  (required time - arrival time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.718ns (31.919%)  route 1.531ns (68.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.629    -0.883    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.897     0.434    player1_score_reg_n_0_[1]
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.299     0.733 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.634     1.367    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.511    18.516    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[2]/C
                         clock pessimism              0.602    19.117    
                         clock uncertainty           -0.084    19.034    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405    18.629    player1_score_reg[2]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 17.262    

Slack (MET) :             17.262ns  (required time - arrival time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.718ns (31.919%)  route 1.531ns (68.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.629    -0.883    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.897     0.434    player1_score_reg_n_0_[1]
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.299     0.733 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.634     1.367    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.511    18.516    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
                         clock pessimism              0.602    19.117    
                         clock uncertainty           -0.084    19.034    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405    18.629    player1_score_reg[3]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 17.262    

Slack (MET) :             17.694ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.716ns (39.390%)  route 1.102ns (60.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 18.515 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.628    -0.884    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.465 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.238    player2_score_reg_n_0_[3]
    SLICE_X59Y32         LUT5 (Prop_lut5_I2_O)        0.297     0.535 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.399     0.934    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.510    18.515    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[0]/C
                         clock pessimism              0.602    19.116    
                         clock uncertainty           -0.084    19.033    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.405    18.628    player2_score_reg[0]
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 17.694    

Slack (MET) :             17.694ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.716ns (39.390%)  route 1.102ns (60.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 18.515 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.628    -0.884    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.465 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.238    player2_score_reg_n_0_[3]
    SLICE_X59Y32         LUT5 (Prop_lut5_I2_O)        0.297     0.535 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.399     0.934    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.510    18.515    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
                         clock pessimism              0.602    19.116    
                         clock uncertainty           -0.084    19.033    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.405    18.628    player2_score_reg[1]
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 17.694    

Slack (MET) :             17.694ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.716ns (39.390%)  route 1.102ns (60.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 18.515 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.628    -0.884    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.465 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.238    player2_score_reg_n_0_[3]
    SLICE_X59Y32         LUT5 (Prop_lut5_I2_O)        0.297     0.535 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.399     0.934    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.510    18.515    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[2]/C
                         clock pessimism              0.602    19.116    
                         clock uncertainty           -0.084    19.033    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.405    18.628    player2_score_reg[2]
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 17.694    

Slack (MET) :             17.694ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.716ns (39.390%)  route 1.102ns (60.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 18.515 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.628    -0.884    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.465 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.238    player2_score_reg_n_0_[3]
    SLICE_X59Y32         LUT5 (Prop_lut5_I2_O)        0.297     0.535 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.399     0.934    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.510    18.515    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
                         clock pessimism              0.602    19.116    
                         clock uncertainty           -0.084    19.033    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.405    18.628    player2_score_reg[3]
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 17.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 player2_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.226ns (46.347%)  route 0.262ns (53.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.588    -0.593    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  player2_score_reg[1]/Q
                         net (fo=5, routed)           0.130    -0.335    player2_score_reg_n_0_[1]
    SLICE_X59Y32         LUT5 (Prop_lut5_I4_O)        0.098    -0.237 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.131    -0.106    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.856    -0.834    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[0]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.084    -0.510    
    SLICE_X59Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    player2_score_reg[0]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 player2_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.226ns (46.347%)  route 0.262ns (53.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.588    -0.593    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  player2_score_reg[1]/Q
                         net (fo=5, routed)           0.130    -0.335    player2_score_reg_n_0_[1]
    SLICE_X59Y32         LUT5 (Prop_lut5_I4_O)        0.098    -0.237 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.131    -0.106    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.856    -0.834    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.084    -0.510    
    SLICE_X59Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    player2_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 player2_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.226ns (46.347%)  route 0.262ns (53.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.588    -0.593    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  player2_score_reg[1]/Q
                         net (fo=5, routed)           0.130    -0.335    player2_score_reg_n_0_[1]
    SLICE_X59Y32         LUT5 (Prop_lut5_I4_O)        0.098    -0.237 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.131    -0.106    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.856    -0.834    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[2]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.084    -0.510    
    SLICE_X59Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    player2_score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 player2_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.226ns (46.347%)  route 0.262ns (53.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.588    -0.593    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  player2_score_reg[1]/Q
                         net (fo=5, routed)           0.130    -0.335    player2_score_reg_n_0_[1]
    SLICE_X59Y32         LUT5 (Prop_lut5_I4_O)        0.098    -0.237 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.131    -0.106    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.856    -0.834    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.084    -0.510    
    SLICE_X59Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    player2_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 player1_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.226ns (38.627%)  route 0.359ns (61.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.589    -0.592    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.464 f  player1_score_reg[3]/Q
                         net (fo=3, routed)           0.116    -0.348    player1_score_reg_n_0_[3]
    SLICE_X59Y33         LUT5 (Prop_lut5_I2_O)        0.098    -0.250 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.243    -0.007    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.857    -0.833    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[0]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.084    -0.509    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    player1_score_reg[0]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 player1_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.226ns (38.627%)  route 0.359ns (61.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.589    -0.592    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.464 f  player1_score_reg[3]/Q
                         net (fo=3, routed)           0.116    -0.348    player1_score_reg_n_0_[3]
    SLICE_X59Y33         LUT5 (Prop_lut5_I2_O)        0.098    -0.250 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.243    -0.007    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.857    -0.833    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.084    -0.509    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    player1_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 player1_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.226ns (38.627%)  route 0.359ns (61.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.589    -0.592    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.464 f  player1_score_reg[3]/Q
                         net (fo=3, routed)           0.116    -0.348    player1_score_reg_n_0_[3]
    SLICE_X59Y33         LUT5 (Prop_lut5_I2_O)        0.098    -0.250 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.243    -0.007    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.857    -0.833    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[2]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.084    -0.509    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    player1_score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 player1_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.226ns (38.627%)  route 0.359ns (61.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.589    -0.592    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.464 f  player1_score_reg[3]/Q
                         net (fo=3, routed)           0.116    -0.348    player1_score_reg_n_0_[3]
    SLICE_X59Y33         LUT5 (Prop_lut5_I2_O)        0.098    -0.250 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.243    -0.007    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.857    -0.833    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.084    -0.509    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    player1_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.593    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.262ns  (required time - arrival time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.718ns (31.919%)  route 1.531ns (68.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.629    -0.883    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.897     0.434    player1_score_reg_n_0_[1]
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.299     0.733 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.634     1.367    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.511    18.516    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[0]/C
                         clock pessimism              0.602    19.117    
                         clock uncertainty           -0.084    19.034    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405    18.629    player1_score_reg[0]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 17.262    

Slack (MET) :             17.262ns  (required time - arrival time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.718ns (31.919%)  route 1.531ns (68.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.629    -0.883    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.897     0.434    player1_score_reg_n_0_[1]
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.299     0.733 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.634     1.367    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.511    18.516    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
                         clock pessimism              0.602    19.117    
                         clock uncertainty           -0.084    19.034    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405    18.629    player1_score_reg[1]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 17.262    

Slack (MET) :             17.262ns  (required time - arrival time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.718ns (31.919%)  route 1.531ns (68.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.629    -0.883    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.897     0.434    player1_score_reg_n_0_[1]
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.299     0.733 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.634     1.367    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.511    18.516    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[2]/C
                         clock pessimism              0.602    19.117    
                         clock uncertainty           -0.084    19.034    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405    18.629    player1_score_reg[2]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 17.262    

Slack (MET) :             17.262ns  (required time - arrival time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.718ns (31.919%)  route 1.531ns (68.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.629    -0.883    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.897     0.434    player1_score_reg_n_0_[1]
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.299     0.733 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.634     1.367    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.511    18.516    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
                         clock pessimism              0.602    19.117    
                         clock uncertainty           -0.084    19.034    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405    18.629    player1_score_reg[3]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 17.262    

Slack (MET) :             17.694ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.716ns (39.390%)  route 1.102ns (60.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 18.515 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.628    -0.884    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.465 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.238    player2_score_reg_n_0_[3]
    SLICE_X59Y32         LUT5 (Prop_lut5_I2_O)        0.297     0.535 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.399     0.934    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.510    18.515    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[0]/C
                         clock pessimism              0.602    19.116    
                         clock uncertainty           -0.084    19.033    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.405    18.628    player2_score_reg[0]
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 17.694    

Slack (MET) :             17.694ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.716ns (39.390%)  route 1.102ns (60.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 18.515 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.628    -0.884    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.465 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.238    player2_score_reg_n_0_[3]
    SLICE_X59Y32         LUT5 (Prop_lut5_I2_O)        0.297     0.535 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.399     0.934    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.510    18.515    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
                         clock pessimism              0.602    19.116    
                         clock uncertainty           -0.084    19.033    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.405    18.628    player2_score_reg[1]
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 17.694    

Slack (MET) :             17.694ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.716ns (39.390%)  route 1.102ns (60.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 18.515 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.628    -0.884    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.465 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.238    player2_score_reg_n_0_[3]
    SLICE_X59Y32         LUT5 (Prop_lut5_I2_O)        0.297     0.535 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.399     0.934    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.510    18.515    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[2]/C
                         clock pessimism              0.602    19.116    
                         clock uncertainty           -0.084    19.033    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.405    18.628    player2_score_reg[2]
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 17.694    

Slack (MET) :             17.694ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.716ns (39.390%)  route 1.102ns (60.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 18.515 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.628    -0.884    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.465 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.238    player2_score_reg_n_0_[3]
    SLICE_X59Y32         LUT5 (Prop_lut5_I2_O)        0.297     0.535 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.399     0.934    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.510    18.515    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
                         clock pessimism              0.602    19.116    
                         clock uncertainty           -0.084    19.033    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.405    18.628    player2_score_reg[3]
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 17.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 player2_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.226ns (46.347%)  route 0.262ns (53.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.588    -0.593    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  player2_score_reg[1]/Q
                         net (fo=5, routed)           0.130    -0.335    player2_score_reg_n_0_[1]
    SLICE_X59Y32         LUT5 (Prop_lut5_I4_O)        0.098    -0.237 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.131    -0.106    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.856    -0.834    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[0]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.084    -0.510    
    SLICE_X59Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    player2_score_reg[0]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 player2_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.226ns (46.347%)  route 0.262ns (53.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.588    -0.593    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  player2_score_reg[1]/Q
                         net (fo=5, routed)           0.130    -0.335    player2_score_reg_n_0_[1]
    SLICE_X59Y32         LUT5 (Prop_lut5_I4_O)        0.098    -0.237 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.131    -0.106    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.856    -0.834    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.084    -0.510    
    SLICE_X59Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    player2_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 player2_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.226ns (46.347%)  route 0.262ns (53.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.588    -0.593    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  player2_score_reg[1]/Q
                         net (fo=5, routed)           0.130    -0.335    player2_score_reg_n_0_[1]
    SLICE_X59Y32         LUT5 (Prop_lut5_I4_O)        0.098    -0.237 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.131    -0.106    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.856    -0.834    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[2]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.084    -0.510    
    SLICE_X59Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    player2_score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 player2_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.226ns (46.347%)  route 0.262ns (53.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.588    -0.593    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  player2_score_reg[1]/Q
                         net (fo=5, routed)           0.130    -0.335    player2_score_reg_n_0_[1]
    SLICE_X59Y32         LUT5 (Prop_lut5_I4_O)        0.098    -0.237 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.131    -0.106    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.856    -0.834    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.084    -0.510    
    SLICE_X59Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    player2_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 player1_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.226ns (38.627%)  route 0.359ns (61.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.589    -0.592    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.464 f  player1_score_reg[3]/Q
                         net (fo=3, routed)           0.116    -0.348    player1_score_reg_n_0_[3]
    SLICE_X59Y33         LUT5 (Prop_lut5_I2_O)        0.098    -0.250 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.243    -0.007    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.857    -0.833    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[0]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.084    -0.509    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    player1_score_reg[0]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 player1_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.226ns (38.627%)  route 0.359ns (61.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.589    -0.592    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.464 f  player1_score_reg[3]/Q
                         net (fo=3, routed)           0.116    -0.348    player1_score_reg_n_0_[3]
    SLICE_X59Y33         LUT5 (Prop_lut5_I2_O)        0.098    -0.250 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.243    -0.007    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.857    -0.833    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.084    -0.509    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    player1_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 player1_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.226ns (38.627%)  route 0.359ns (61.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.589    -0.592    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.464 f  player1_score_reg[3]/Q
                         net (fo=3, routed)           0.116    -0.348    player1_score_reg_n_0_[3]
    SLICE_X59Y33         LUT5 (Prop_lut5_I2_O)        0.098    -0.250 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.243    -0.007    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.857    -0.833    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[2]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.084    -0.509    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    player1_score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 player1_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.226ns (38.627%)  route 0.359ns (61.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.589    -0.592    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.464 f  player1_score_reg[3]/Q
                         net (fo=3, routed)           0.116    -0.348    player1_score_reg_n_0_[3]
    SLICE_X59Y33         LUT5 (Prop_lut5_I2_O)        0.098    -0.250 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.243    -0.007    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.857    -0.833    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.084    -0.509    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    player1_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.593    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.264ns  (required time - arrival time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.718ns (31.919%)  route 1.531ns (68.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.629    -0.883    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.897     0.434    player1_score_reg_n_0_[1]
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.299     0.733 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.634     1.367    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.511    18.516    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[0]/C
                         clock pessimism              0.602    19.117    
                         clock uncertainty           -0.082    19.036    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405    18.631    player1_score_reg[0]
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 17.264    

Slack (MET) :             17.264ns  (required time - arrival time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.718ns (31.919%)  route 1.531ns (68.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.629    -0.883    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.897     0.434    player1_score_reg_n_0_[1]
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.299     0.733 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.634     1.367    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.511    18.516    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
                         clock pessimism              0.602    19.117    
                         clock uncertainty           -0.082    19.036    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405    18.631    player1_score_reg[1]
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 17.264    

Slack (MET) :             17.264ns  (required time - arrival time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.718ns (31.919%)  route 1.531ns (68.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.629    -0.883    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.897     0.434    player1_score_reg_n_0_[1]
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.299     0.733 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.634     1.367    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.511    18.516    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[2]/C
                         clock pessimism              0.602    19.117    
                         clock uncertainty           -0.082    19.036    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405    18.631    player1_score_reg[2]
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 17.264    

Slack (MET) :             17.264ns  (required time - arrival time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.718ns (31.919%)  route 1.531ns (68.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.629    -0.883    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.897     0.434    player1_score_reg_n_0_[1]
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.299     0.733 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.634     1.367    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.511    18.516    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
                         clock pessimism              0.602    19.117    
                         clock uncertainty           -0.082    19.036    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405    18.631    player1_score_reg[3]
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 17.264    

Slack (MET) :             17.696ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.716ns (39.390%)  route 1.102ns (60.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 18.515 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.628    -0.884    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.465 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.238    player2_score_reg_n_0_[3]
    SLICE_X59Y32         LUT5 (Prop_lut5_I2_O)        0.297     0.535 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.399     0.934    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.510    18.515    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[0]/C
                         clock pessimism              0.602    19.116    
                         clock uncertainty           -0.082    19.035    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.405    18.630    player2_score_reg[0]
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 17.696    

Slack (MET) :             17.696ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.716ns (39.390%)  route 1.102ns (60.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 18.515 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.628    -0.884    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.465 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.238    player2_score_reg_n_0_[3]
    SLICE_X59Y32         LUT5 (Prop_lut5_I2_O)        0.297     0.535 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.399     0.934    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.510    18.515    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
                         clock pessimism              0.602    19.116    
                         clock uncertainty           -0.082    19.035    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.405    18.630    player2_score_reg[1]
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 17.696    

Slack (MET) :             17.696ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.716ns (39.390%)  route 1.102ns (60.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 18.515 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.628    -0.884    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.465 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.238    player2_score_reg_n_0_[3]
    SLICE_X59Y32         LUT5 (Prop_lut5_I2_O)        0.297     0.535 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.399     0.934    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.510    18.515    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[2]/C
                         clock pessimism              0.602    19.116    
                         clock uncertainty           -0.082    19.035    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.405    18.630    player2_score_reg[2]
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 17.696    

Slack (MET) :             17.696ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.716ns (39.390%)  route 1.102ns (60.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 18.515 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.628    -0.884    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.465 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.238    player2_score_reg_n_0_[3]
    SLICE_X59Y32         LUT5 (Prop_lut5_I2_O)        0.297     0.535 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.399     0.934    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         1.510    18.515    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
                         clock pessimism              0.602    19.116    
                         clock uncertainty           -0.082    19.035    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.405    18.630    player2_score_reg[3]
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 17.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 player2_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.226ns (46.347%)  route 0.262ns (53.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.588    -0.593    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  player2_score_reg[1]/Q
                         net (fo=5, routed)           0.130    -0.335    player2_score_reg_n_0_[1]
    SLICE_X59Y32         LUT5 (Prop_lut5_I4_O)        0.098    -0.237 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.131    -0.106    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.856    -0.834    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[0]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X59Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.685    player2_score_reg[0]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 player2_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.226ns (46.347%)  route 0.262ns (53.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.588    -0.593    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  player2_score_reg[1]/Q
                         net (fo=5, routed)           0.130    -0.335    player2_score_reg_n_0_[1]
    SLICE_X59Y32         LUT5 (Prop_lut5_I4_O)        0.098    -0.237 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.131    -0.106    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.856    -0.834    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X59Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.685    player2_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 player2_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.226ns (46.347%)  route 0.262ns (53.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.588    -0.593    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  player2_score_reg[1]/Q
                         net (fo=5, routed)           0.130    -0.335    player2_score_reg_n_0_[1]
    SLICE_X59Y32         LUT5 (Prop_lut5_I4_O)        0.098    -0.237 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.131    -0.106    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.856    -0.834    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[2]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X59Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.685    player2_score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 player2_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.226ns (46.347%)  route 0.262ns (53.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.588    -0.593    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  player2_score_reg[1]/Q
                         net (fo=5, routed)           0.130    -0.335    player2_score_reg_n_0_[1]
    SLICE_X59Y32         LUT5 (Prop_lut5_I4_O)        0.098    -0.237 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.131    -0.106    player2_score1
    SLICE_X59Y32         FDCE                                         f  player2_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.856    -0.834    clk_50
    SLICE_X59Y32         FDCE                                         r  player2_score_reg[3]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X59Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.685    player2_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 player1_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.226ns (38.627%)  route 0.359ns (61.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.589    -0.592    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.464 f  player1_score_reg[3]/Q
                         net (fo=3, routed)           0.116    -0.348    player1_score_reg_n_0_[3]
    SLICE_X59Y33         LUT5 (Prop_lut5_I2_O)        0.098    -0.250 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.243    -0.007    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.857    -0.833    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[0]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.684    player1_score_reg[0]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 player1_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.226ns (38.627%)  route 0.359ns (61.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.589    -0.592    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.464 f  player1_score_reg[3]/Q
                         net (fo=3, routed)           0.116    -0.348    player1_score_reg_n_0_[3]
    SLICE_X59Y33         LUT5 (Prop_lut5_I2_O)        0.098    -0.250 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.243    -0.007    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.857    -0.833    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[1]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.684    player1_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 player1_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.226ns (38.627%)  route 0.359ns (61.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.589    -0.592    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.464 f  player1_score_reg[3]/Q
                         net (fo=3, routed)           0.116    -0.348    player1_score_reg_n_0_[3]
    SLICE_X59Y33         LUT5 (Prop_lut5_I2_O)        0.098    -0.250 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.243    -0.007    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.857    -0.833    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[2]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.684    player1_score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 player1_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.226ns (38.627%)  route 0.359ns (61.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.589    -0.592    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.464 f  player1_score_reg[3]/Q
                         net (fo=3, routed)           0.116    -0.348    player1_score_reg_n_0_[3]
    SLICE_X59Y33         LUT5 (Prop_lut5_I2_O)        0.098    -0.250 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.243    -0.007    player1_score1
    SLICE_X59Y33         FDCE                                         f  player1_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line83/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line83/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line83/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line83/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line83/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line83/inst/clkout1_buf/O
                         net (fo=459, routed)         0.857    -0.833    clk_50
    SLICE_X59Y33         FDCE                                         r  player1_score_reg[3]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.684    player1_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.677    





