;redcode
;assert 1
	SPL 0, <-54
	CMP -217, <-120
	MOV -1, <-20
	MOV -8, <-20
	DJN -1, @-20
	DJN -6, @20
	CMP 10, 0
	CMP 10, 0
	CMP -12, @15
	MOV <-7, <190
	CMP 0, @0
	CMP -12, @15
	CMP -12, @15
	SUB @128, 106
	CMP -12, @15
	MOV 1, 0
	SUB @121, 103
	JMP @12, #100
	JMZ @12, #100
	CMP @0, @2
	CMP #82, @200
	CMP #-227, 137
	JMP @12, #100
	SLT 20, @12
	JMP 507, #120
	SLT 20, @12
	MOV -8, <-20
	MOV -8, <-20
	SUB 12, <10
	JMN <4, -6
	CMP @-127, @100
	ADD #128, 106
	CMP @121, 106
	JMN <4, -6
	JMN 0, <-54
	CMP #12, @410
	JMN 0, <-54
	SUB @-127, 100
	SUB @-127, @100
	SUB @-127, @100
	SUB -217, <-120
	JMP <128, 106
	SUB @128, 106
	MOV 704, 58
	JMN 0, <-54
	SUB #82, @200
	JMN 0, <-54
	CMP -217, <-120
	CMP -217, <-120
	CMP -217, <-120
	CMP -217, <-120
	MOV -1, <-20
	MOV -8, <-20
	DJN -1, @-20
