- en: Efficient Training on Multiple GPUs
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
- en: ÂéüÊñáÔºö[https://huggingface.co/docs/transformers/v4.37.2/en/perf_train_gpu_many](https://huggingface.co/docs/transformers/v4.37.2/en/perf_train_gpu_many)
  prefs:
  - PREF_BQ
  type: TYPE_NORMAL
- en: <link href="/docs/transformers/v4.37.2/en/_app/immutable/assets/0.e3b0c442.css"
    rel="modulepreload"> <link rel="modulepreload" href="/docs/transformers/v4.37.2/en/_app/immutable/entry/start.1af50ed5.js">
    <link rel="modulepreload" href="/docs/transformers/v4.37.2/en/_app/immutable/chunks/scheduler.9bc65507.js">
    <link rel="modulepreload" href="/docs/transformers/v4.37.2/en/_app/immutable/chunks/singletons.a2d7fdf1.js">
    <link rel="modulepreload" href="/docs/transformers/v4.37.2/en/_app/immutable/chunks/index.3b203c72.js">
    <link rel="modulepreload" href="/docs/transformers/v4.37.2/en/_app/immutable/chunks/paths.b8f1dad4.js">
    <link rel="modulepreload" href="/docs/transformers/v4.37.2/en/_app/immutable/entry/app.59e74a31.js">
    <link rel="modulepreload" href="/docs/transformers/v4.37.2/en/_app/immutable/chunks/index.707bf1b6.js">
    <link rel="modulepreload" href="/docs/transformers/v4.37.2/en/_app/immutable/nodes/0.dbd8cc12.js">
    <link rel="modulepreload" href="/docs/transformers/v4.37.2/en/_app/immutable/chunks/each.e59479a4.js">
    <link rel="modulepreload" href="/docs/transformers/v4.37.2/en/_app/immutable/nodes/323.0a83b53a.js">
    <link rel="modulepreload" href="/docs/transformers/v4.37.2/en/_app/immutable/chunks/Tip.c2ecdbf4.js">
    <link rel="modulepreload" href="/docs/transformers/v4.37.2/en/_app/immutable/chunks/CodeBlock.54a9f38d.js">
    <link rel="modulepreload" href="/docs/transformers/v4.37.2/en/_app/immutable/chunks/Heading.342b1fa6.js">
    <link rel="modulepreload" href="/docs/transformers/v4.37.2/en/_app/immutable/chunks/HfOption.6d864328.js">
    <link rel="modulepreload" href="/docs/transformers/v4.37.2/en/_app/immutable/chunks/stores.c16bc1a5.js">
  prefs: []
  type: TYPE_NORMAL
- en: If training a model on a single GPU is too slow or if the model‚Äôs weights do
    not fit in a single GPU‚Äôs memory, transitioning to a multi-GPU setup may be a
    viable option. Prior to making this transition, thoroughly explore all the strategies
    covered in the [Methods and tools for efficient training on a single GPU](perf_train_gpu_one)
    as they are universally applicable to model training on any number of GPUs. Once
    you have employed those strategies and found them insufficient for your case on
    a single GPU, consider moving to multiple GPUs.
  prefs: []
  type: TYPE_NORMAL
- en: Transitioning from a single GPU to multiple GPUs requires the introduction of
    some form of parallelism, as the workload must be distributed across the resources.
    Multiple techniques can be employed to achieve parallelism, such as data parallelism,
    tensor parallelism, and pipeline parallelism. It‚Äôs important to note that there
    isn‚Äôt a one-size-fits-all solution, and the optimal settings depend on the specific
    hardware configuration you are using.
  prefs: []
  type: TYPE_NORMAL
- en: This guide offers an in-depth overview of individual types of parallelism, as
    well as guidance on ways to combine
  prefs: []
  type: TYPE_NORMAL
- en: techniques and choosing an appropriate approach. For step-by-step tutorials
    on distributed training, please refer to the [ü§ó Accelerate documentation](https://huggingface.co/docs/accelerate/index).
  prefs: []
  type: TYPE_NORMAL
- en: While the main concepts discussed in this guide are likely applicable across
    frameworks, here we focus on PyTorch-based implementations.
  prefs: []
  type: TYPE_NORMAL
- en: Before diving deeper into the specifics of each technique, let‚Äôs go over the
    rough decision process when training large models on a large infrastructure.
  prefs: []
  type: TYPE_NORMAL
- en: Scalability strategy
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
- en: Begin by estimating how much vRAM is required to train your model. For models
    hosted on the ü§ó Hub, use our [Model Memory Calculator](https://huggingface.co/spaces/hf-accelerate/model-memory-usage),
    which gives you accurate calculations within a few percent margin.
  prefs: []
  type: TYPE_NORMAL
- en: '**Parallelization strategy for a single Node / multi-GPU setup**'
  prefs: []
  type: TYPE_NORMAL
- en: 'When training a model on a single node with multiple GPUs, your choice of parallelization
    strategy can significantly impact performance. Here‚Äôs a breakdown of your options:'
  prefs: []
  type: TYPE_NORMAL
- en: '**Case 1: Your model fits onto a single GPU**'
  prefs: []
  type: TYPE_NORMAL
- en: 'If your model can comfortably fit onto a single GPU, you have two primary options:'
  prefs: []
  type: TYPE_NORMAL
- en: DDP - Distributed DataParallel
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: ZeRO - depending on the situation and configuration used, this method may or
    may not be faster, however, it‚Äôs worth experimenting with it.
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '**Case 2: Your model doesn‚Äôt fit onto a single GPU:**'
  prefs: []
  type: TYPE_NORMAL
- en: 'If your model is too large for a single GPU, you have several alternatives
    to consider:'
  prefs: []
  type: TYPE_NORMAL
- en: PipelineParallel (PP)
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: ZeRO
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: TensorParallel (TP)
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: With very fast inter-node connectivity (e.g., NVLINK or NVSwitch) all three
    strategies (PP, ZeRO, TP) should result in similar performance. However, without
    these, PP will be faster than TP or ZeRO. The degree of TP may also make a difference.
    It‚Äôs best to experiment with your specific setup to determine the most suitable
    strategy.
  prefs: []
  type: TYPE_NORMAL
- en: TP is almost always used within a single node. That is TP size <= GPUs per node.
  prefs: []
  type: TYPE_NORMAL
- en: '**Case 3: Largest layer of your model does not fit onto a single GPU**'
  prefs: []
  type: TYPE_NORMAL
- en: If you are not using ZeRO, you have to use TensorParallel (TP), because PipelineParallel
    (PP) alone won‚Äôt be sufficient to accommodate the large layer.
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: If you are using ZeRO, additionally adopt techniques from the [Methods and tools
    for efficient training on a single GPU](perf_train_gpu_one).
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '**Parallelization strategy for a multi-Node / multi-GPU setup**'
  prefs: []
  type: TYPE_NORMAL
- en: 'When you have fast inter-node connectivity (e.g., NVLINK or NVSwitch) consider
    using one of these options:'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: ZeRO - as it requires close to no modifications to the model
  prefs:
  - PREF_IND
  - PREF_OL
  type: TYPE_NORMAL
- en: A combination of PipelineParallel(PP) with TensorParallel(TP) and DataParallel(DP)
    - this approach will result in fewer communications, but requires significant
    changes to the model
  prefs:
  - PREF_IND
  - PREF_OL
  type: TYPE_NORMAL
- en: 'When you have slow inter-node connectivity and still low on GPU memory:'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: Employ a combination of DataParallel(DP) with PipelineParallel(PP), TensorParallel(TP),
    and ZeRO.
  prefs:
  - PREF_IND
  - PREF_OL
  type: TYPE_NORMAL
- en: In the following sections of this guide we dig deeper into how these different
    parallelism methods work.
  prefs: []
  type: TYPE_NORMAL
- en: Data Parallelism
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
- en: Even with only 2 GPUs, you can readily leverage the accelerated training capabilities
    offered by PyTorch‚Äôs built-in features, such as `DataParallel` (DP) and `DistributedDataParallel`
    (DDP). Note that [PyTorch documentation](https://pytorch.org/docs/master/generated/torch.nn.DataParallel.html)
    recommends to prefer `DistributedDataParallel` (DDP) over `DataParallel` (DP)
    for multi-GPU training as it works for all models. Let‚Äôs take a look at how these
    two methods work and what makes them different.
  prefs: []
  type: TYPE_NORMAL
- en: DataParallel vs DistributedDataParallel
  prefs:
  - PREF_H3
  type: TYPE_NORMAL
- en: 'To understand the key differences in inter-GPU communication overhead between
    the two methods, let‚Äôs review the processes per batch:'
  prefs: []
  type: TYPE_NORMAL
- en: '[DDP](https://pytorch.org/docs/master/notes/ddp.html):'
  prefs: []
  type: TYPE_NORMAL
- en: At the start time the main process replicates the model once from GPU 0 to the
    rest of GPUs
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: 'Then for each batch:'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: Each GPU directly consumes its mini-batch of data.
  prefs:
  - PREF_IND
  - PREF_OL
  type: TYPE_NORMAL
- en: During `backward`, once the local gradients are ready, they are averaged across
    all processes.
  prefs:
  - PREF_IND
  - PREF_OL
  type: TYPE_NORMAL
- en: '[DP](https://pytorch.org/docs/master/generated/torch.nn.DataParallel.html):'
  prefs: []
  type: TYPE_NORMAL
- en: 'For each batch:'
  prefs: []
  type: TYPE_NORMAL
- en: GPU 0 reads the batch of data and then sends a mini-batch to each GPU.
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: The up-to-date model is replicated from GPU 0 to each GPU.
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '`forward` is executed, and output from each GPU is sent to GPU 0 to compute
    the loss.'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: The loss is distributed from GPU 0 to all GPUs, and `backward` is run.
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: Gradients from each GPU are sent to GPU 0 and averaged.
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: 'Key differences include:'
  prefs: []
  type: TYPE_NORMAL
- en: DDP performs only a single communication per batch - sending gradients, while
    DP performs five different data exchanges per batch. DDP copies data using [torch.distributed](https://pytorch.org/docs/master/distributed.html),
    while DP copies data within the process via Python threads (which introduces limitations
    associated with GIL). As a result, **`DistributedDataParallel` (DDP) is generally
    faster than `DataParallel` (DP)** unless you have slow GPU card inter-connectivity.
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: Under DP, GPU 0 performs significantly more work than other GPUs, resulting
    in GPU under-utilization.
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: DDP supports distributed training across multiple machines, whereas DP does
    not.
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: This is not an exhaustive list of differences between DP and DDP, however, other
    nuances are out of scope of this guide. You can get a deeper understanding of
    these methods by reading this [article](https://www.telesens.co/2019/04/04/distributed-data-parallel-training-using-pytorch-on-aws/).
  prefs: []
  type: TYPE_NORMAL
- en: 'Let‚Äôs illustrate the differences between DP and DDP with an experiment. We‚Äôll
    benchmark the differences between DP and DDP with an added context of NVLink presence:'
  prefs: []
  type: TYPE_NORMAL
- en: 'Hardware: 2x TITAN RTX 24GB each + NVlink with 2 NVLinks (`NV2` in `nvidia-smi
    topo -m`).'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: 'Software: `pytorch-1.8-to-be` + `cuda-11.0` / `transformers==4.3.0.dev0`.'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: To disable the NVLink feature on one of the benchmarks, we use `NCCL_P2P_DISABLE=1`.
  prefs: []
  type: TYPE_NORMAL
- en: 'Here is the benchmarking code and outputs:'
  prefs: []
  type: TYPE_NORMAL
- en: '**DP**'
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE0]'
  prefs: []
  type: TYPE_PRE
- en: '**DDP w/ NVlink**'
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE1]'
  prefs: []
  type: TYPE_PRE
- en: '**DDP w/o NVlink**'
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE2]'
  prefs: []
  type: TYPE_PRE
- en: 'Here are the same benchmarking results gathered in a table for convenience:'
  prefs: []
  type: TYPE_NORMAL
- en: '| Type | NVlink | Time |'
  prefs: []
  type: TYPE_TB
- en: '| :-- | --- | --: |'
  prefs: []
  type: TYPE_TB
- en: '| 2:DP | Y | 110s |'
  prefs: []
  type: TYPE_TB
- en: '| 2:DDP | Y | 101s |'
  prefs: []
  type: TYPE_TB
- en: '| 2:DDP | N | 131s |'
  prefs: []
  type: TYPE_TB
- en: As you can see, in this case DP is ~10% slower than DDP with NVlink, but ~15%
    faster than DDP without NVlink. The real difference will depend on how much data
    each GPU needs to sync with the others - the more there is to sync, the more a
    slow link will impede the overall runtime.
  prefs: []
  type: TYPE_NORMAL
- en: ZeRO Data Parallelism
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
- en: ZeRO-powered data parallelism (ZeRO-DP) is illustrated in the following diagram
    from this [blog post](https://www.microsoft.com/en-us/research/blog/zero-deepspeed-new-system-optimizations-enable-training-models-with-over-100-billion-parameters/).
  prefs: []
  type: TYPE_NORMAL
- en: '![DeepSpeed-Image-1](../Images/61da03a3a1a0e2c5e704642f87f2f216.png)'
  prefs: []
  type: TYPE_IMG
- en: While it may appear complex, it is a very similar concept to `DataParallel`
    (DP). The difference is that instead of replicating the full model parameters,
    gradients and optimizer states, each GPU stores only a slice of it. Then, at run-time
    when the full layer parameters are needed just for the given layer, all GPUs synchronize
    to give each other parts that they miss.
  prefs: []
  type: TYPE_NORMAL
- en: 'To illustrate this idea, consider a simple model with 3 layers (La, Lb, and
    Lc), where each layer has 3 parameters. Layer La, for example, has weights a0,
    a1 and a2:'
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE3]'
  prefs: []
  type: TYPE_PRE
- en: 'If we have 3 GPUs, ZeRO-DP splits the model onto 3 GPUs like so:'
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE4]'
  prefs: []
  type: TYPE_PRE
- en: 'In a way, this is the same horizontal slicing as tensor parallelism, as opposed
    to Vertical slicing, where one puts whole layer-groups on different GPUs. Now
    let‚Äôs see how this works:'
  prefs: []
  type: TYPE_NORMAL
- en: 'Each of these GPUs will get the usual mini-batch as it works in DP:'
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE5]'
  prefs: []
  type: TYPE_PRE
- en: The inputs are passed without modifications as if they would be processed by
    the original model.
  prefs: []
  type: TYPE_NORMAL
- en: First, the inputs get to the layer `La`. What happens at this point?
  prefs: []
  type: TYPE_NORMAL
- en: 'On GPU0: the x0 mini-batch requires the a0, a1, a2 parameters to do its forward
    path through the layer, but the GPU0 has only a0. It will get a1 from GPU1 and
    a2 from GPU2, bringing all the pieces of the model together.'
  prefs: []
  type: TYPE_NORMAL
- en: In parallel, GPU1 gets another mini-batch - x1\. GPU1 has the a1 parameter,
    but needs a0 and a2, so it gets those from GPU0 and GPU2. Same happens to GPU2
    that gets the mini-batch x2\. It gets a0 and a1 from GPU0 and GPU1.
  prefs: []
  type: TYPE_NORMAL
- en: This way each of the 3 GPUs gets the full tensors reconstructed and makes a
    forward pass with its own mini-batch. As soon as the calculation is done, the
    data that is no longer needed gets dropped - it‚Äôs only used during the calculation.
    The reconstruction is done efficiently via a pre-fetch.
  prefs: []
  type: TYPE_NORMAL
- en: Then the whole process is repeated for layer Lb, then Lc forward-wise, and then
    backward Lc -> Lb -> La.
  prefs: []
  type: TYPE_NORMAL
- en: 'This mechanism is similar to an efficient group backpacking strategy: person
    A carries the tent, person B carries the stove, and person C carries the axe.
    Each night they all share what they have with others and get from others what
    they don‚Äôt have, and in the morning they pack up their allocated type of gear
    and continue on their way. This is what ZeRO DP/Sharded DDP is. Compare this strategy
    to the simple one where each person has to carry their own tent, stove and axe
    (similar to DataParallel (DP and DDP) in PyTorch), which would be far more inefficient.'
  prefs: []
  type: TYPE_NORMAL
- en: 'While reading the literature on this topic you may encounter the following
    synonyms: Sharded, Partitioned. If you pay close attention the way ZeRO partitions
    the model‚Äôs weights - it looks very similar to tensor parallelism which will be
    discussed later. This is because it partitions/shards each layer‚Äôs weights, unlike
    vertical model parallelism which is discussed next.'
  prefs: []
  type: TYPE_NORMAL
- en: 'Implementations:'
  prefs: []
  type: TYPE_NORMAL
- en: '[DeepSpeed](https://www.deepspeed.ai/tutorials/zero/) ZeRO-DP stages 1+2+3'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '[`Accelerate` integration](https://huggingface.co/docs/accelerate/en/usage_guides/deepspeed)'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '[`transformers` integration](main_classes/trainer#trainer-integrations)'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: From Naive Model Parallelism to Pipeline Parallelism
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
- en: To explain Pipeline parallelism, we‚Äôll first look into Naive Model Parallelism
    (MP), also known as Vertical MP. This approach involves distributing groups of
    model layers across multiple GPUs by assigning specific layers to specific GPUs
    with `.to()`. As data flows through these layers, it is moved to the same GPU
    as the layer, while the other layers remain untouched.
  prefs: []
  type: TYPE_NORMAL
- en: 'We refer to this Model parallelism as ‚ÄúVertical‚Äù because of how models are
    typically visualized. For example, the following diagram shows an 8-layer model
    split vertically into two slices, placing layers 0-3 onto GPU0 and 4-7 to GPU1:'
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE6]'
  prefs: []
  type: TYPE_PRE
- en: In this example, when data moves from layer 0 to 3, it‚Äôs no different from regular
    forward pass. However, passing data from layer 3 to 4 requires moving it from
    GPU0 to GPU1, introducing a communication overhead. If the participating GPUs
    are on the same compute node (e.g. same physical machine) this copying is fast,
    but if the GPUs are distributed across different compute nodes (e.g. multiple
    machines), the communication overhead could be substantially greater.
  prefs: []
  type: TYPE_NORMAL
- en: Following that, layers 4 to 7 work as they would in the original model. Upon
    completion of the 7th layer, there is often a need to send the data back to layer
    0 where the labels are (or alternatively send the labels to the last layer). Now
    the loss can be computed and the optimizer can do its work.
  prefs: []
  type: TYPE_NORMAL
- en: 'Naive Model Parallelism comes several shortcomings:'
  prefs: []
  type: TYPE_NORMAL
- en: '**All but one GPU are idle at any given moment**: if 4 GPUs are used, it‚Äôs
    nearly identical to quadrupling the amount of memory of a single GPU, and ignoring
    the rest of the hardware.'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '**Overhead in data transfer between devices**: E.g. 4x 6GB cards will be able
    to accommodate the same size as 1x 24GB card using naive MP, but a single 24GB
    card will complete the training faster, because it doesn‚Äôt have the data copying
    overhead. But, say, if you have 40GB cards and need to fit a 45GB model you can
    with 4x 40GB cards (but barely because of the gradient and optimizer states)'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '**Copying shared embeddings**: Shared embeddings may need to get copied back
    and forth between GPUs.'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: Now that you are familiar with how the naive approach to model parallelism works
    and its shortcomings, let‚Äôs look at Pipeline Parallelism (PP). PP is almost identical
    to a naive MP, but it solves the GPU idling problem by chunking the incoming batch
    into micro-batches and artificially creating a pipeline, which allows different
    GPUs to concurrently participate in the computation process.
  prefs: []
  type: TYPE_NORMAL
- en: 'The following illustration from the [GPipe paper](https://ai.googleblog.com/2019/03/introducing-gpipe-open-source-library.html)
    shows the naive MP on the top, and PP on the bottom:'
  prefs: []
  type: TYPE_NORMAL
- en: '![MP vs PP](../Images/ba7b60c4785caa5f69f0731aec905196.png)'
  prefs: []
  type: TYPE_IMG
- en: At the bottom of the diagram, you can observe that the Pipeline Parallelism
    (PP) approach minimizes the number of idle GPU zones, referred to as ‚Äòbubbles‚Äô.
    Both parts of the diagram show a parallelism level of degree 4, meaning that 4
    GPUs are involved in the pipeline. You can see that there‚Äôs a forward path of
    4 pipe stages (F0, F1, F2 and F3) followed by a backward path in reverse order
    (B3, B2, B1, and B0).
  prefs: []
  type: TYPE_NORMAL
- en: PP introduces a new hyperparameter to tune - `chunks`, which determines how
    many data chunks are sent in a sequence through the same pipe stage. For example,
    in the bottom diagram you can see `chunks=4`. GPU0 performs the same forward path
    on chunk 0, 1, 2 and 3 (F0,0, F0,1, F0,2, F0,3) and then it waits for other GPUs
    to do complete their work. Only when the other GPUs begin to complete their work,
    GPU0 starts to work again doing the backward path for chunks 3, 2, 1 and 0 (B0,3,
    B0,2, B0,1, B0,0).
  prefs: []
  type: TYPE_NORMAL
- en: Note that this is the same concept as gradient accumulation steps. PyTorch uses
    `chunks`, while DeepSpeed refers to the same hyperparameter as gradient accumulation
    steps.
  prefs: []
  type: TYPE_NORMAL
- en: 'Because of the chunks, PP introduces the notion of micro-batches (MBS). DP
    splits the global data batch size into mini-batches, so if you have a DP degree
    of 4, a global batch size of 1024 gets split up into 4 mini-batches of 256 each
    (1024/4). And if the number of `chunks` (or GAS) is 32 we end up with a micro-batch
    size of 8 (256/32). Each Pipeline stage works with a single micro-batch at a time.
    To calculate the global batch size of the DP + PP setup, use the formula: `mbs
    * chunks * dp_degree` (`8 * 32 * 4 = 1024`). With `chunks=1` you end up with the
    naive MP, which is inefficient. With a large `chunks` value you end up with tiny
    micro-batch sizes which is also inefficient. For this reason, we encourage to
    experiment with the `chunks` value to find the one that leads to the most efficient
    GPUs utilization.'
  prefs: []
  type: TYPE_NORMAL
- en: You may notice a bubble of ‚Äúdead‚Äù time on the diagram that can‚Äôt be parallelized
    because the last `forward` stage has to wait for `backward` to complete the pipeline.
    The purpose of finding the best value for `chunks` is to enable a high concurrent
    GPU utilization across all participating GPUs which translates to minimizing the
    size of the bubble.
  prefs: []
  type: TYPE_NORMAL
- en: 'Pipeline API solutions have been implemented in:'
  prefs: []
  type: TYPE_NORMAL
- en: PyTorch
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: DeepSpeed
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: Megatron-LM
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: 'These come with some shortcomings:'
  prefs: []
  type: TYPE_NORMAL
- en: They have to modify the model quite heavily, because Pipeline requires one to
    rewrite the normal flow of modules into a `nn.Sequential` sequence of the same,
    which may require changes to the design of the model.
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: Currently the Pipeline API is very restricted. If you had a bunch of Python
    variables being passed in the very first stage of the Pipeline, you will have
    to find a way around it. Currently, the pipeline interface requires either a single
    Tensor or a tuple of Tensors as the only input and output. These tensors must
    have a batch size as the very first dimension, since pipeline is going to chunk
    the mini batch into micro-batches. Possible improvements are being discussed here
    [https://github.com/pytorch/pytorch/pull/50693](https://github.com/pytorch/pytorch/pull/50693)
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: Conditional control flow at the level of pipe stages is not possible - e.g.,
    Encoder-Decoder models like T5 require special workarounds to handle a conditional
    encoder stage.
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: They have to arrange each layer so that the output of one layer becomes an input
    to the other layer.
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: 'More recent solutions include:'
  prefs: []
  type: TYPE_NORMAL
- en: Varuna
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: Sagemaker
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: We have not experimented with Varuna and SageMaker but their papers report that
    they have overcome the list of problems mentioned above and that they require
    smaller changes to the user‚Äôs model.
  prefs: []
  type: TYPE_NORMAL
- en: 'Implementations:'
  prefs: []
  type: TYPE_NORMAL
- en: '[PyTorch](https://pytorch.org/docs/stable/pipeline.html) (initial support in
    pytorch-1.8, and progressively getting improved in 1.9 and more so in 1.10). Some
    [examples](https://github.com/pytorch/pytorch/blob/master/benchmarks/distributed/pipeline/pipe.py)'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '[DeepSpeed](https://www.deepspeed.ai/tutorials/pipeline/)'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '[Megatron-LM](https://github.com/NVIDIA/Megatron-LM) has an internal implementation
    - no API.'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '[Varuna](https://github.com/microsoft/varuna)'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '[SageMaker](https://arxiv.org/abs/2111.05972) - this is a proprietary solution
    that can only be used on AWS.'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '[OSLO](https://github.com/tunib-ai/oslo) - this is implemented based on the
    Hugging Face Transformers.'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: 'ü§ó Transformers status: as of this writing none of the models supports full-PP.
    GPT2 and T5 models have naive MP support. The main obstacle is being unable to
    convert the models to `nn.Sequential` and have all the inputs to be Tensors. This
    is because currently the models include many features that make the conversion
    very complicated, and will need to be removed to accomplish that.'
  prefs: []
  type: TYPE_NORMAL
- en: DeepSpeed and Megatron-LM integrations are available in [ü§ó Accelerate](https://huggingface.co/docs/accelerate/main/en/usage_guides/deepspeed)
  prefs: []
  type: TYPE_NORMAL
- en: 'Other approaches:'
  prefs: []
  type: TYPE_NORMAL
- en: DeepSpeed, Varuna and SageMaker use the concept of an [Interleaved Pipeline](https://docs.aws.amazon.com/sagemaker/latest/dg/model-parallel-core-features.html)
  prefs: []
  type: TYPE_NORMAL
- en: '![Interleaved pipeline execution](../Images/fe4c5248602104a9d60765bc134bfd01.png)'
  prefs: []
  type: TYPE_IMG
- en: Here the bubble (idle time) is further minimized by prioritizing backward passes.
    Varuna further attempts to improve the schedule by using simulations to discover
    the most efficient scheduling.
  prefs: []
  type: TYPE_NORMAL
- en: OSLO has pipeline parallelism implementation based on the Transformers without
    `nn.Sequential` conversion.
  prefs: []
  type: TYPE_NORMAL
- en: Tensor Parallelism
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
- en: 'In Tensor Parallelism, each GPU processes a slice of a tensor and only aggregates
    the full tensor for operations requiring it. To describe this method, this section
    of the guide relies on the concepts and diagrams from the [Megatron-LM](https://github.com/NVIDIA/Megatron-LM)
    paper: [Efficient Large-Scale Language Model Training on GPU Clusters](https://arxiv.org/abs/2104.04473).'
  prefs: []
  type: TYPE_NORMAL
- en: The main building block of any transformer is a fully connected `nn.Linear`
    followed by a nonlinear activation `GeLU`. The dot dot-product part of it, following
    the Megatron‚Äôs paper notation, can be written as `Y = GeLU(XA)`, where `X` is
    an input vector, `Y` is the output vector, and `A` is the weight matrix.
  prefs: []
  type: TYPE_NORMAL
- en: 'If we look at the computation in matrix form, you can see how the matrix multiplication
    can be split between multiple GPUs:'
  prefs: []
  type: TYPE_NORMAL
- en: '![Parallel GEMM](../Images/24e76c89c6e86afa3bc79043047b8082.png)'
  prefs: []
  type: TYPE_IMG
- en: 'If we split the weight matrix `A` column-wise across `N` GPUs and perform matrix
    multiplications `XA_1` through `XA_n` in parallel, then we will end up with `N`
    output vectors `Y_1, Y_2, ..., Y_n` which can be fed into `GeLU` independently:'
  prefs: []
  type: TYPE_NORMAL
- en: '![Independent GeLU](../Images/03ee256eff323b38a197978ce627170d.png)'
  prefs: []
  type: TYPE_IMG
- en: 'Using this principle, we can update a multi-layer perceptron of arbitrary depth,
    without the need for any synchronization between GPUs until the very end, where
    we need to reconstruct the output vector from shards. The Megatron-LM paper authors
    provide a helpful illustration for that:'
  prefs: []
  type: TYPE_NORMAL
- en: '![Parallel shard processing](../Images/31d292bdb9b6fa0edbf59e631b8b21c8.png)'
  prefs: []
  type: TYPE_IMG
- en: Parallelizing the multi-headed attention layers is even simpler, since they
    are already inherently parallel, due to having multiple independent heads!
  prefs: []
  type: TYPE_NORMAL
- en: '![Parallel self-attention](../Images/6fc3dbac64ede57965d6026e9a2fe8c2.png)'
  prefs: []
  type: TYPE_IMG
- en: 'Special considerations: TP requires very fast network, and therefore it‚Äôs not
    advisable to do TP across more than one node. Practically, if a node has 4 GPUs,
    the highest TP degree is therefore 4\. If you need a TP degree of 8, you need
    to use nodes that have at least 8 GPUs.'
  prefs: []
  type: TYPE_NORMAL
- en: This section is based on the original much more [detailed TP overview](https://github.com/huggingface/transformers/issues/10321#issuecomment-783543530).
    by [@anton-l](https://github.com/anton-l).
  prefs: []
  type: TYPE_NORMAL
- en: 'Alternative names:'
  prefs: []
  type: TYPE_NORMAL
- en: DeepSpeed calls it [tensor slicing](https://www.deepspeed.ai/training/#model-parallelism)
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: 'Implementations:'
  prefs: []
  type: TYPE_NORMAL
- en: '[Megatron-LM](https://github.com/NVIDIA/Megatron-LM) has an internal implementation,
    as it‚Äôs very model-specific'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '[parallelformers](https://github.com/tunib-ai/parallelformers) (only inference
    at the moment)'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '[SageMaker](https://arxiv.org/abs/2111.05972) - this is a proprietary solution
    that can only be used on AWS.'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '[OSLO](https://github.com/tunib-ai/oslo) has the tensor parallelism implementation
    based on the Transformers.'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: SageMaker combines TP with DP for a more efficient processing.
  prefs: []
  type: TYPE_NORMAL
- en: 'ü§ó Transformers status:'
  prefs: []
  type: TYPE_NORMAL
- en: 'core: not yet implemented in the core'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: but if you want inference [parallelformers](https://github.com/tunib-ai/parallelformers)
    provides this support for most of our models. So until this is implemented in
    the core you can use theirs. And hopefully training mode will be supported too.
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: Deepspeed-Inference also supports our BERT, GPT-2, and GPT-Neo models in their
    super-fast CUDA-kernel-based inference mode, see more [here](https://www.deepspeed.ai/tutorials/inference-tutorial/)
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: ü§ó Accelerate integrates with [TP from Megatron-LM](https://huggingface.co/docs/accelerate/v0.23.0/en/usage_guides/megatron_lm).
  prefs: []
  type: TYPE_NORMAL
- en: Data Parallelism + Pipeline Parallelism
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
- en: The following diagram from the DeepSpeed [pipeline tutorial](https://www.deepspeed.ai/tutorials/pipeline/)
    demonstrates how one can combine DP with PP.
  prefs: []
  type: TYPE_NORMAL
- en: '![DP + PP-2d](../Images/2aea4e58b8f741571e02a891090ecb48.png)'
  prefs: []
  type: TYPE_IMG
- en: Here it‚Äôs important to see how DP rank 0 doesn‚Äôt see GPU2 and DP rank 1 doesn‚Äôt
    see GPU3\. To DP there is just GPUs 0 and 1 where it feeds data as if there were
    just 2 GPUs. GPU0 ‚Äúsecretly‚Äù offloads some of its load to GPU2 using PP. And GPU1
    does the same by enlisting GPU3 to its aid.
  prefs: []
  type: TYPE_NORMAL
- en: Since each dimension requires at least 2 GPUs, here you‚Äôd need at least 4 GPUs.
  prefs: []
  type: TYPE_NORMAL
- en: 'Implementations:'
  prefs: []
  type: TYPE_NORMAL
- en: '[DeepSpeed](https://github.com/microsoft/DeepSpeed)'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '[Megatron-LM](https://github.com/NVIDIA/Megatron-LM)'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '[Varuna](https://github.com/microsoft/varuna)'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '[SageMaker](https://arxiv.org/abs/2111.05972)'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '[OSLO](https://github.com/tunib-ai/oslo)'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: 'ü§ó Transformers status: not yet implemented'
  prefs: []
  type: TYPE_NORMAL
- en: Data Parallelism + Pipeline Parallelism + Tensor Parallelism
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
- en: To get an even more efficient training a 3D parallelism is used where PP is
    combined with TP and DP. This can be seen in the following diagram.
  prefs: []
  type: TYPE_NORMAL
- en: '![dp-pp-tp-3d](../Images/576dd96e11eaad105f11f0b16e8458b1.png)'
  prefs: []
  type: TYPE_IMG
- en: 'This diagram is from a blog post [3D parallelism: Scaling to trillion-parameter
    models](https://www.microsoft.com/en-us/research/blog/deepspeed-extreme-scale-model-training-for-everyone/),
    which is a good read as well.'
  prefs: []
  type: TYPE_NORMAL
- en: Since each dimension requires at least 2 GPUs, here you‚Äôd need at least 8 GPUs.
  prefs: []
  type: TYPE_NORMAL
- en: 'Implementations:'
  prefs: []
  type: TYPE_NORMAL
- en: '[DeepSpeed](https://github.com/microsoft/DeepSpeed) - DeepSpeed also includes
    an even more efficient DP, which they call ZeRO-DP.'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '[Megatron-LM](https://github.com/NVIDIA/Megatron-LM)'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '[Varuna](https://github.com/microsoft/varuna)'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '[SageMaker](https://arxiv.org/abs/2111.05972)'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '[OSLO](https://github.com/tunib-ai/oslo)'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: 'ü§ó Transformers status: not yet implemented, since we have no PP and TP.'
  prefs: []
  type: TYPE_NORMAL
- en: ZeRO Data Parallelism + Pipeline Parallelism + Tensor Parallelism
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
- en: One of the main features of DeepSpeed is ZeRO, which is a super-scalable extension
    of DP. It has already been discussed in [ZeRO Data Parallelism](#zero-data-parallelism).
    Normally it‚Äôs a standalone feature that doesn‚Äôt require PP or TP. But it can be
    combined with PP and TP.
  prefs: []
  type: TYPE_NORMAL
- en: When ZeRO-DP is combined with PP (and optionally TP) it typically enables only
    ZeRO stage 1 (optimizer sharding).
  prefs: []
  type: TYPE_NORMAL
- en: While it‚Äôs theoretically possible to use ZeRO stage 2 (gradient sharding) with
    Pipeline Parallelism, it will have negative performance impacts. There would need
    to be an additional reduce-scatter collective for every micro-batch to aggregate
    the gradients before sharding, which adds a potentially significant communication
    overhead. By nature of Pipeline Parallelism, small micro-batches are used and
    instead the focus is on trying to balance arithmetic intensity (micro-batch size)
    with minimizing the Pipeline bubble (number of micro-batches). Therefore those
    communication costs are going to impact the performance.
  prefs: []
  type: TYPE_NORMAL
- en: In addition, there are already fewer layers than normal due to PP and so the
    memory savings won‚Äôt be huge. PP already reduces gradient size by `1/PP`, and
    so gradient sharding savings on top of that are less significant than pure DP.
  prefs: []
  type: TYPE_NORMAL
- en: ZeRO stage 3 is not a good choice either for the same reason - more inter-node
    communications required.
  prefs: []
  type: TYPE_NORMAL
- en: And since we have ZeRO, the other benefit is ZeRO-Offload. Since this is stage
    1 optimizer states can be offloaded to CPU.
  prefs: []
  type: TYPE_NORMAL
- en: 'Implementations:'
  prefs: []
  type: TYPE_NORMAL
- en: '[Megatron-DeepSpeed](https://github.com/microsoft/Megatron-DeepSpeed) and [Megatron-Deepspeed
    from BigScience](https://github.com/bigscience-workshop/Megatron-DeepSpeed), which
    is the fork of the former repo.'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '[OSLO](https://github.com/tunib-ai/oslo)'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: 'Important papers:'
  prefs: []
  type: TYPE_NORMAL
- en: '[Using DeepSpeed and Megatron to Train Megatron-Turing NLG 530B, A Large-Scale
    Generative Language Model](https://arxiv.org/abs/2201.11990)'
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: 'ü§ó Transformers status: not yet implemented, since we have no PP and TP.'
  prefs: []
  type: TYPE_NORMAL
- en: FlexFlow
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
- en: '[FlexFlow](https://github.com/flexflow/FlexFlow) also solves the parallelization
    problem in a slightly different approach.'
  prefs: []
  type: TYPE_NORMAL
- en: 'Paper: [‚ÄúBeyond Data and Model Parallelism for Deep Neural Networks‚Äù by Zhihao
    Jia, Matei Zaharia, Alex Aiken](https://arxiv.org/abs/1807.05358)'
  prefs: []
  type: TYPE_NORMAL
- en: It performs a sort of 4D Parallelism over Sample-Operator-Attribute-Parameter.
  prefs: []
  type: TYPE_NORMAL
- en: Sample = Data Parallelism (sample-wise parallel)
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: Operator = Parallelize a single operation into several sub-operations
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: Attribute = Data Parallelism (length-wise parallel)
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: Parameter = Model Parallelism (regardless of dimension - horizontal or vertical)
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: 'Examples:'
  prefs: []
  type: TYPE_NORMAL
- en: Sample
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: Let‚Äôs take 10 batches of sequence length 512\. If we parallelize them by sample
    dimension into 2 devices, we get 10 x 512 which becomes be 5 x 2 x 512.
  prefs: []
  type: TYPE_NORMAL
- en: Operator
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: If we perform layer normalization, we compute std first and mean second, and
    then we can normalize data. Operator parallelism allows computing std and mean
    in parallel. So if we parallelize them by operator dimension into 2 devices (cuda:0,
    cuda:1), first we copy input data into both devices, and cuda:0 computes std,
    cuda:1 computes mean at the same time.
  prefs: []
  type: TYPE_NORMAL
- en: Attribute
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: We have 10 batches of 512 length. If we parallelize them by attribute dimension
    into 2 devices, 10 x 512 will be 10 x 2 x 256.
  prefs: []
  type: TYPE_NORMAL
- en: Parameter
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: It is similar with tensor model parallelism or naive layer-wise model parallelism.
  prefs: []
  type: TYPE_NORMAL
- en: '![flex-flow-soap](../Images/afd0fc78628855e58b9faf6fa5778e42.png)'
  prefs: []
  type: TYPE_IMG
- en: The significance of this framework is that it takes resources like (1) GPU/TPU/CPU
    vs. (2) RAM/DRAM vs. (3) fast-intra-connect/slow-inter-connect and it automatically
    optimizes all these algorithmically deciding which parallelisation to use where.
  prefs: []
  type: TYPE_NORMAL
- en: One very important aspect is that FlexFlow is designed for optimizing DNN parallelizations
    for models with static and fixed workloads, since models with dynamic behavior
    may prefer different parallelization strategies across iterations.
  prefs: []
  type: TYPE_NORMAL
- en: So the promise is very attractive - it runs a 30min simulation on the cluster
    of choice and it comes up with the best strategy to utilise this specific environment.
    If you add/remove/replace any parts it‚Äôll run and re-optimize the plan for that.
    And then you can train. A different setup will have its own custom optimization.
  prefs: []
  type: TYPE_NORMAL
- en: 'ü§ó Transformers status: Transformers models are FX-trace-able via [transformers.utils.fx](https://github.com/huggingface/transformers/blob/master/src/transformers/utils/fx.py),
    which is a prerequisite for FlexFlow, however, changes are required on the FlexFlow
    side to make it work with Transformers models.'
  prefs: []
  type: TYPE_NORMAL
- en: GPU selection
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
- en: When training on multiple GPUs, you can specify the number of GPUs to use and
    in what order. This can be useful for instance when you have GPUs with different
    computing power and want to use the faster GPU first. The selection process works
    for both [DistributedDataParallel](https://pytorch.org/docs/stable/generated/torch.nn.parallel.DistributedDataParallel.html)
    and [DataParallel](https://pytorch.org/docs/stable/generated/torch.nn.DataParallel.html)
    to use only a subset of the available GPUs, and you don‚Äôt need Accelerate or the
    [DeepSpeed integration](./main_classes/deepspeed).
  prefs: []
  type: TYPE_NORMAL
- en: Number of GPUs
  prefs:
  - PREF_H3
  type: TYPE_NORMAL
- en: 'For example, if you have 4 GPUs and you only want to use the first 2:'
  prefs: []
  type: TYPE_NORMAL
- en: torchrunAccelerateDeepSpeed
  prefs: []
  type: TYPE_NORMAL
- en: Use the `--nproc_per_node` to select how many GPUs to use.
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE7]'
  prefs: []
  type: TYPE_PRE
- en: Order of GPUs
  prefs:
  - PREF_H3
  type: TYPE_NORMAL
- en: 'Now, to select which GPUs to use and their order, you‚Äôll use the `CUDA_VISIBLE_DEVICES`
    environment variable. It is easiest to set the environment variable in a `~/bashrc`
    or another startup config file. `CUDA_VISIBLE_DEVICES` is used to map which GPUs
    are used. For example, if you have 4 GPUs (0, 1, 2, 3) and you only want to run
    GPUs 0 and 2:'
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE8]'
  prefs: []
  type: TYPE_PRE
- en: Only the 2 physical GPUs (0 and 2) are ‚Äúvisible‚Äù to PyTorch and these are mapped
    to `cuda:0` and `cuda:1` respectively. You can also reverse the order of the GPUs
    to use 2 first. Now, the mapping is `cuda:1` for GPU 0 and `cuda:0` for GPU 2.
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE9]'
  prefs: []
  type: TYPE_PRE
- en: You can also set the `CUDA_VISIBLE_DEVICES` environment variable to an empty
    value to create an environment without GPUs.
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE10]'
  prefs: []
  type: TYPE_PRE
- en: As with any environment variable, they can be exported instead of being added
    to the command line. However, this is not recommended because it can be confusing
    if you forget how the environment variable was setup and you end up using the
    wrong GPUs. Instead, it is common practice to set the environment variable for
    a specific training run on the same command line.
  prefs: []
  type: TYPE_NORMAL
- en: '`CUDA_DEVICE_ORDER` is an alternative environment variable you can use to control
    how the GPUs are ordered. You can either order them by:'
  prefs: []
  type: TYPE_NORMAL
- en: PCIe bus ID‚Äôs that matches the order of [`nvidia-smi`](https://developer.nvidia.com/nvidia-system-management-interface)
    and [`rocm-smi`](https://rocm.docs.amd.com/projects/rocm_smi_lib/en/latest/.doxygen/docBin/html/index.html)
    for NVIDIA and AMD GPUs respectively
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[PRE11]'
  prefs: []
  type: TYPE_PRE
- en: GPU compute ability
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[PRE12]'
  prefs: []
  type: TYPE_PRE
- en: The `CUDA_DEVICE_ORDER` is especially useful if your training setup consists
    of an older and newer GPU, where the older GPU appears first, but you cannot physically
    swap the cards to make the newer GPU appear first. In this case, set `CUDA_DEVICE_ORDER=FASTEST_FIRST`
    to always use the newer and faster GPU first (`nvidia-smi` or `rocm-smi` still
    reports the GPUs in their PCIe order). Or you could also set `export CUDA_VISIBLE_DEVICES=1,0`.
  prefs: []
  type: TYPE_NORMAL
