// Seed: 2923352913
module module_0 (
    output wire id_0,
    output wand id_1,
    output supply1 id_2,
    output wand id_3
);
  tri  id_5 = 1;
  wire id_6;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output wire id_2,
    output tri1 id_3,
    output logic id_4,
    input wire id_5,
    input wire id_6,
    output supply1 id_7,
    output wor id_8,
    output wor id_9
);
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_8,
      id_8
  );
  always @(posedge 1) id_4 <= 1'b0;
endmodule
