#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun 19 20:49:33 2018
# Process ID: 8620
# Current directory: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9796 C:\Users\dr\GitHub\uEVB\Sample-Projects\Project-0-x1\FPGA\source\uEVB.xpr
# Log file: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source/vivado.log
# Journal file: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source/uEVB.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source/uEVB.ip_user_files', nor could it be found using path 'C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 855.113 ; gain = 196.992
open_bd_design {C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source/uEVB.srcs/sources_1/bd/Top/Top.bd}
Adding cell -- xilinx.com:ip:mig_7series:4.1 - mig_7series_0
Adding cell -- xilinx.com:ip:xdma:4.1 - xdma_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - axi_clock_converter_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Successfully read diagram <Top> from BD file <C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source/uEVB.srcs/sources_1/bd/Top/Top.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 910.871 ; gain = 48.180
update_compile_order -fileset sources_1
not writing pins
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ECC_EN is not allowed in procedure update_gui_for_PARAM_VALUE.parity_settings
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.ECC_EN is not allowed in procedure update_gui_for_PARAM_VALUE.parity_settings
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [Common 17-14] Message 'xilinx.com:ip:xdma:4.1 1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
startgroup
set_property -dict [list CONFIG.mode_selection {Basic} CONFIG.pl_link_cap_max_link_width {X1} CONFIG.pl_link_cap_max_link_speed {5.0_GT/s} CONFIG.axisten_freq {62.5} CONFIG.pf0_device_id {7021} CONFIG.Shared_Logic_Gtc_7xG2 {false} CONFIG.Shared_Logic_Clk_7xG2 {false} CONFIG.Shared_Logic_Both_7xG2 {false} CONFIG.plltype {QPLL1} CONFIG.PF0_DEVICE_ID_mqdma {9021} CONFIG.PF2_DEVICE_ID_mqdma {9021} CONFIG.PF3_DEVICE_ID_mqdma {9021}] [get_bd_cells xdma_0]
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
xit::create_sub_core: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1247.805 ; gain = 269.668
endgroup
validate_bd_design
reset_run Top_xdma_0_0_synth_1
save_bd_design
Wrote  : <C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source/uEVB.srcs/sources_1/bd/Top/Top.bd> 
Wrote  : <C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source/uEVB.srcs/sources_1/bd/Top/ui/bd_ad598355.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [BD 41-1662] The design 'Top.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source/uEVB.srcs/sources_1/bd/Top/synth/Top.v
VHDL Output written to : C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source/uEVB.srcs/sources_1/bd/Top/sim/Top.v
VHDL Output written to : C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source/uEVB.srcs/sources_1/bd/Top/hdl/Top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER/c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER/xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER/util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER/util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER/util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER1/c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER1/xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER1/util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER1/util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER1/util_vector_logic_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_axi_clock_converter_0_0/Top_axi_clock_converter_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_clock_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
Exporting to file C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source/uEVB.srcs/sources_1/bd/Top/hw_handoff/Top.hwh
Generated Block Design Tcl file C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source/uEVB.srcs/sources_1/bd/Top/hw_handoff/Top_bd.tcl
Generated Hardware Definition File C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source/uEVB.srcs/sources_1/bd/Top/synth/Top.hwdef
[Tue Jun 19 20:54:52 2018] Launched Top_xdma_0_0_synth_1, Top_axi_clock_converter_0_0_synth_1...
Run output will be captured here:
Top_xdma_0_0_synth_1: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source/uEVB.runs/Top_xdma_0_0_synth_1/runme.log
Top_axi_clock_converter_0_0_synth_1: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source/uEVB.runs/Top_axi_clock_converter_0_0_synth_1/runme.log
[Tue Jun 19 20:54:52 2018] Launched synth_1...
Run output will be captured here: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source/uEVB.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1295.355 ; gain = 39.508
launch_runs impl_1 -jobs 2
[Tue Jun 19 21:12:11 2018] Launched impl_1...
Run output will be captured here: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source/uEVB.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jun 19 21:38:39 2018] Launched impl_1...
Run output will be captured here: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source/uEVB.runs/impl_1/runme.log
pwd
C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0-x1/FPGA/source
write_cfgmem  -format mcs -size 16 -interface SPIx4 -force -loadbit {up 0x00000000 "./uEVB.runs/impl_1/design_1_wrapper.bit" } -file "../mcs/out.mcs"
Command: write_cfgmem -format mcs -size 16 -interface SPIx4 -force -loadbit {up 0x00000000 "./uEVB.runs/impl_1/design_1_wrapper.bit" } -file ../mcs/out.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile ./uEVB.runs/impl_1/design_1_wrapper.bit
ERROR: [Bitstream 40-47] File ./uEVB.runs/impl_1/design_1_wrapper.bit does not exist.
ERROR: [Bitstream 40-46] File ./uEVB.runs/impl_1/design_1_wrapper.bit cannot be opened for input.
ERROR: [Writecfgmem 68-7] Could not load bitfile ./uEVB.runs/impl_1/design_1_wrapper.bit.
0 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_cfgmem failed
ERROR: [Common 17-39] 'write_cfgmem' failed due to earlier errors.
write_cfgmem  -format mcs -size 16 -interface SPIx4 -force -loadbit {up 0x00000000 "./uEVB.runs/impl_1/Top_wrapper.bit" } -file "../mcs/out.mcs"
Command: write_cfgmem -format mcs -size 16 -interface SPIx4 -force -loadbit {up 0x00000000 "./uEVB.runs/impl_1/Top_wrapper.bit" } -file ../mcs/out.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile ./uEVB.runs/impl_1/Top_wrapper.bit
Writing file ../mcs/out.mcs
Writing log file ../mcs/out.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x002BA40B    Jun 19 21:41:12 2018    ./uEVB.runs/impl_1/Top_wrapper.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
