# Spiking-Neural-Network-on-FPGA
## Development environment
- Vivado 2025.1, Vitis HLS 2025.1
- PYNQ-Z2 (Xilinx Zynq-7000)

## Description
Voltage-based neuron models
To-be-filled

## To-Do
- [x] Implement excitatory neuron
- [x] Implement inhibitory neuron
- [x] Implement Spike Timing Dependent Plasticity for weight update (w/o eligibility trace)
- [ ] Implement interface to communicate with PC (Linux)
- [ ] Make testbenches for neuron core
- [ ] Make testbenches for interfaces
- [ ] Weight loading from files (PyTorch)
- [ ] PyTorch inference example
- [ ] PyTorch train example
- [ ] To-be-filled

## How to use
### NOT IMPLEMENTED YET
### 1. Clone this repository
```bash
$ git clone https://github.com/metr0jw/Spiking-Neural-Network-on-FPGA.git
```
To-be-filled

## License
[MIT License](LICENSE)

## Author
[Jiwoon Lee](https://github.com/metr0jw)
