Netlist file: /home/ubuntu/RASP_Workspace/test_0619_two_c4_bcg_scg_inputs//test_0619_two_c4_bcg_scg_inputs.net   Architecture file: /home/ubuntu/rasp30/vpr2swcs/./arch/rasp3_arch_meas_volt_mite.xml
Array size: 14 x 14 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
out:net4_1	9	0	0	#0
net4_1		6	1	0	#1
net3_1		6	2	0	#2
net2_1		7	2	0	#3
net1_1		7	1	0	#4
net9_1		10	1	0	#5
net8_1		9	0	1	#6
net5_1		9	0	2	#7
out:net6_1	13	0	0	#8
net6_1		11	1	0	#9
net11_1		11	2	0	#10
net7_1		8	0	5	#11
out:dummy2	10	0	1	#12
dummy2		9	1	0	#13
dummy1		10	0	0	#14
out:net11_1	14	0	0	#15
out:net9_1	11	0	0	#16
net10_1		9	0	3	#17
