`timescale 1ns/1ps
module ProgramCounter(
    input wire clk,
    input wire rst,
    input wire [31:0] PCNext,
    output reg [31:0] PC
);
always @(posedge clk) begin
    if (rst)
        PC <= 32'd0;
    else
        PC <= PCNext;
end
endmodule