/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.28
Hash     : 67fa7a4
Date     : Jul 14 2024
Type     : Engineering
Log Time   : Mon Jul 15 08:50:27 2024 GMT

INFO: Created design: ram_true_dp_dc_512x32_logic. Project type: rtl
INFO: Target device: 1VG28
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: ram_true_dp_dc_512x32_logic
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/ram_true_dp_dc_512x32_logic/run_1/synth_1_1/analysis/ram_true_dp_dc_512x32_logic_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/ram_true_dp_dc_512x32_logic/run_1/synth_1_1/analysis/ram_true_dp_dc_512x32_logic_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/ram_true_dp_dc_512x32_logic/run_1/synth_1_1/analysis/ram_true_dp_dc_512x32_logic_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v' to AST representation.
Generating RTLIL representation for module `\ram_true_dp_dc_512x32_logic'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top ram_true_dp_dc_512x32_logic' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_512x32_logic

3.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_512x32_logic
Removed 0 unused modules.

Dumping file hier_info.json ...
Dumping file port_info.json ...

End of script. Logfile hash: 0ea041cfe1, CPU: user 0.06s system 0.01s, MEM: 15.88 MB peak
Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 4x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design ram_true_dp_dc_512x32_logic is analyzed
INFO: ANL: Top Modules: ram_true_dp_dc_512x32_logic

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: ram_true_dp_dc_512x32_logic
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/yosys -s ram_true_dp_dc_512x32_logic.ys -l ram_true_dp_dc_512x32_logic_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/yosys -s ram_true_dp_dc_512x32_logic.ys -l ram_true_dp_dc_512x32_logic_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `ram_true_dp_dc_512x32_logic.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v' to AST representation.
Generating RTLIL representation for module `\ram_true_dp_dc_512x32_logic'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_512x32_logic

3.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_512x32_logic
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-342.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_512x32_logic

4.17.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_512x32_logic
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:16$11 in module ram_true_dp_dc_512x32_logic.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:9$3 in module ram_true_dp_dc_512x32_logic.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 6 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ram_true_dp_dc_512x32_logic.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:16$11'.
     1/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$17
     2/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_DATA[31:0]$16
     3/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_ADDR[8:0]$15
     4/4: $0\doutB[31:0]
Creating decoders for process `\ram_true_dp_dc_512x32_logic.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:9$3'.
     1/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$9
     2/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_DATA[31:0]$8
     3/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_ADDR[8:0]$7
     4/4: $0\doutA[31:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ram_true_dp_dc_512x32_logic.\doutB' using process `\ram_true_dp_dc_512x32_logic.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:16$11'.
  created $dff cell `$procdff$43' with positive edge clock.
Creating register for signal `\ram_true_dp_dc_512x32_logic.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_ADDR' using process `\ram_true_dp_dc_512x32_logic.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:16$11'.
  created $dff cell `$procdff$44' with positive edge clock.
Creating register for signal `\ram_true_dp_dc_512x32_logic.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_DATA' using process `\ram_true_dp_dc_512x32_logic.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:16$11'.
  created $dff cell `$procdff$45' with positive edge clock.
Creating register for signal `\ram_true_dp_dc_512x32_logic.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN' using process `\ram_true_dp_dc_512x32_logic.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:16$11'.
  created $dff cell `$procdff$46' with positive edge clock.
Creating register for signal `\ram_true_dp_dc_512x32_logic.\doutA' using process `\ram_true_dp_dc_512x32_logic.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:9$3'.
  created $dff cell `$procdff$47' with positive edge clock.
Creating register for signal `\ram_true_dp_dc_512x32_logic.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_ADDR' using process `\ram_true_dp_dc_512x32_logic.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:9$3'.
  created $dff cell `$procdff$48' with positive edge clock.
Creating register for signal `\ram_true_dp_dc_512x32_logic.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_DATA' using process `\ram_true_dp_dc_512x32_logic.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:9$3'.
  created $dff cell `$procdff$49' with positive edge clock.
Creating register for signal `\ram_true_dp_dc_512x32_logic.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN' using process `\ram_true_dp_dc_512x32_logic.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:9$3'.
  created $dff cell `$procdff$50' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ram_true_dp_dc_512x32_logic.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:16$11'.
Removing empty process `ram_true_dp_dc_512x32_logic.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:16$11'.
Found and cleaned up 1 empty switch in `\ram_true_dp_dc_512x32_logic.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:9$3'.
Removing empty process `ram_true_dp_dc_512x32_logic.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:9$3'.
Cleaned up 2 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_512x32_logic.

4.19. Executing FLATTEN pass (flatten design).

# -------------------- 
#  Design entry stats  
# -------------------- 

4.20. Printing statistics.

=== ram_true_dp_dc_512x32_logic ===

   Number of wires:                 48
   Number of wire bits:            934
   Number of public wires:          10
   Number of public wire bits:     150
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 20
     $dff                            8
     $memrd                          2
     $memwr_v2                       2
     $mux                            8

4.21. Executing SPLITNETS pass (splitting up multi-bit signals).

4.22. Executing DEMUXMAP pass.

4.23. Executing FLATTEN pass (flatten design).

4.24. Executing DEMUXMAP pass.

4.25. Executing TRIBUF pass.
Warning: Ignored -no_iobuf because -keep_tribuf is used.

4.26. Executing DEMINOUT pass (demote inout ports to input or output).

4.27. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_512x32_logic.

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_512x32_logic..
Removed 6 unused cells and 28 unused wires.
<suppressed ~7 debug messages>

4.29. Executing CHECK pass (checking for obvious problems).
Checking module ram_true_dp_dc_512x32_logic...
Found and reported 0 problems.

4.30. Printing statistics.

=== ram_true_dp_dc_512x32_logic ===

   Number of wires:                 20
   Number of wire bits:            424
   Number of public wires:          10
   Number of public wire bits:     150
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 14
     $dff                            2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            8

4.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_512x32_logic.

4.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_512x32_logic'.
Removed a total of 0 cells.

4.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_512x32_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_512x32_logic.
    Consolidated identical input bits for $mux cell $procmux$20:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14
      New ports: A=1'0, B=1'1, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0]
      New connections: $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [31:1] = { $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:19$2_EN[31:0]$14 [0] }
    Consolidated identical input bits for $mux cell $procmux$32:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6
      New ports: A=1'0, B=1'1, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0]
      New connections: $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [31:1] = { $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:12$1_EN[31:0]$6 [0] }
  Optimizing cells in module \ram_true_dp_dc_512x32_logic.
Performed a total of 2 changes.

4.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_512x32_logic'.
Removed a total of 0 cells.

4.36. Executing OPT_SHARE pass.

4.37. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_512x32_logic..

4.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_512x32_logic.

RUN-OPT ITERATIONS DONE : 1

4.40. Executing FSM pass (extract and optimize FSM).

4.40.1. Executing FSM_DETECT pass (finding FSMs in design).

4.40.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.40.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_512x32_logic..

4.40.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.40.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.40.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.40.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.41. Executing WREDUCE pass (reducing word size of cells).

4.42. Executing PEEPOPT pass (run peephole optimizers).

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_512x32_logic..

4.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_512x32_logic.

4.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_512x32_logic'.
Removed a total of 0 cells.

4.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_512x32_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_512x32_logic.
Performed a total of 0 changes.

4.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_512x32_logic'.
Removed a total of 0 cells.

4.49. Executing OPT_SHARE pass.

4.50. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$47 ($dff) from module ram_true_dp_dc_512x32_logic (D = $memrd$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:14$10_DATA, Q = \doutA).
Adding EN signal on $procdff$43 ($dff) from module ram_true_dp_dc_512x32_logic (D = $memrd$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/.././rtl/ram_true_dp_dc_512x32_logic.v:21$18_DATA, Q = \doutB).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_512x32_logic..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

4.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_512x32_logic.

4.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_512x32_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_512x32_logic.
Performed a total of 0 changes.

4.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_512x32_logic'.
Removed a total of 0 cells.

4.56. Executing OPT_SHARE pass.

4.57. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_512x32_logic..

4.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_512x32_logic.

RUN-OPT ITERATIONS DONE : 2

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_512x32_logic.

4.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_512x32_logic'.
Removed a total of 0 cells.

4.62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_512x32_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_512x32_logic.
Performed a total of 0 changes.

4.64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_512x32_logic'.
Removed a total of 0 cells.

4.65. Executing OPT_SHARE pass.

4.66. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.67. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_512x32_logic..

4.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_512x32_logic.

RUN-OPT ITERATIONS DONE : 1

4.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_512x32_logic.

4.70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_512x32_logic'.
Removed a total of 0 cells.

4.71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_512x32_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.72. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_512x32_logic.
Performed a total of 0 changes.

4.73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_512x32_logic'.
Removed a total of 0 cells.

4.74. Executing OPT_SHARE pass.

4.75. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.76. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.77. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_512x32_logic..

4.78. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_512x32_logic.

RUN-OPT ITERATIONS DONE : 1

4.79. Executing WREDUCE pass (reducing word size of cells).

4.80. Executing PEEPOPT pass (run peephole optimizers).

4.81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_512x32_logic..

4.82. Executing DEMUXMAP pass.

4.83. Executing SPLITNETS pass (splitting up multi-bit signals).

4.84. Printing statistics.

=== ram_true_dp_dc_512x32_logic ===

   Number of wires:                 18
   Number of wire bits:            360
   Number of public wires:          10
   Number of public wire bits:     150
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.85. Executing RS_DSP_MULTADD pass.

4.86. Executing WREDUCE pass (reducing word size of cells).

4.87. Executing RS_DSP_MACC pass.

4.88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_512x32_logic..

4.89. Executing TECHMAP pass (map to technology primitives).

4.89.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.90. Printing statistics.

=== ram_true_dp_dc_512x32_logic ===

   Number of wires:                 18
   Number of wire bits:            360
   Number of public wires:          10
   Number of public wire bits:     150
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.92. Printing statistics.

=== ram_true_dp_dc_512x32_logic ===

   Number of wires:                 18
   Number of wire bits:            360
   Number of public wires:          10
   Number of public wire bits:     150
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.96. Executing RS_DSP_SIMD pass.

4.97. Executing TECHMAP pass (map to technology primitives).

4.97.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.97.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.98. Executing TECHMAP pass (map to technology primitives).

4.98.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.98.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.99. Executing rs_pack_dsp_regs pass.

4.100. Executing RS_DSP_IO_REGS pass.

4.101. Executing TECHMAP pass (map to technology primitives).

4.101.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.101.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.102. Executing TECHMAP pass (map to technology primitives).

4.102.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.102.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.103. Printing statistics.

=== ram_true_dp_dc_512x32_logic ===

   Number of wires:                 18
   Number of wire bits:            360
   Number of public wires:          10
   Number of public wire bits:     150
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.104. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ram_true_dp_dc_512x32_logic:
  created 0 $alu and 0 $macc cells.

4.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_512x32_logic.

4.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_512x32_logic'.
Removed a total of 0 cells.

4.107. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_512x32_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.108. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_512x32_logic.
Performed a total of 0 changes.

4.109. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_512x32_logic'.
Removed a total of 0 cells.

4.110. Executing OPT_SHARE pass.

4.111. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.112. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_512x32_logic..

4.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_512x32_logic.

RUN-OPT ITERATIONS DONE : 1

4.114. Printing statistics.

=== ram_true_dp_dc_512x32_logic ===

   Number of wires:                 18
   Number of wire bits:            360
   Number of public wires:          10
   Number of public wire bits:     150
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.115. Executing MEMORY pass.

4.115.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.115.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.115.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing ram_true_dp_dc_512x32_logic.ram write port 0.
  Analyzing ram_true_dp_dc_512x32_logic.ram write port 1.

4.115.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.115.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\ram'[0] in module `\ram_true_dp_dc_512x32_logic': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\ram'[1] in module `\ram_true_dp_dc_512x32_logic': merging output FF to cell.
    Write port 1: don't care on collision.

4.115.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_512x32_logic..
Removed 2 unused cells and 66 unused wires.
<suppressed ~3 debug messages>

4.115.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory ram_true_dp_dc_512x32_logic.ram by address:
Consolidating write ports of memory ram_true_dp_dc_512x32_logic.ram by address:
Consolidating write ports of memory ram_true_dp_dc_512x32_logic.ram using sat-based resource sharing:

4.115.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.115.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_512x32_logic..

4.115.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.116. Printing statistics.

=== ram_true_dp_dc_512x32_logic ===

   Number of wires:                 18
   Number of wire bits:            298
   Number of public wires:          10
   Number of public wire bits:     150
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $logic_not                      2
     $mem_v2                         1
     $mux                            6

4.117. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~5 debug messages>

4.118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_512x32_logic..

4.119. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.120. Executing MEMORY_LIBMAP pass (mapping memories to cells).
found attribute 'ram_style = logic' on memory ram_true_dp_dc_512x32_logic.ram, forced mapping to FF
<suppressed ~3 debug messages>
ERROR: no valid mapping found for memory ram_true_dp_dc_512x32_logic.ram
ERROR: SYN: Design ram_true_dp_dc_512x32_logic Synthesis failed
Design ram_true_dp_dc_512x32_logic Synthesis failed
    while executing
"synthesize delay"
    (file "../raptor_tcl.tcl" line 9)
