---
layout: default
title: ãƒ¬ã‚¤ãƒ¤ãƒ¼æ•´åˆã¨ã‚ªãƒ¼ãƒãƒ¼ãƒ¬ã‚¤è¨­è¨ˆåŸå‰‡
---

---

# ğŸ§© ãƒ¬ã‚¤ãƒ¤ãƒ¼æ•´åˆã¨ã‚ªãƒ¼ãƒãƒ¼ãƒ¬ã‚¤è¨­è¨ˆåŸå‰‡  
**ğŸ§© Layer Alignment and Overlay Design Principles**

---

## ğŸ“˜ æ¦‚è¦ | Overview

ICãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆã«ãŠã„ã¦ã€å„å±¤ï¼ˆPolyã€Metalã€Viaãªã©ï¼‰ã®**é‡ãªã‚Šï¼ˆOverlayï¼‰**ã¨**åŸºæº–ï¼ˆReference Layerï¼‰**ã¯ã€  
DRCãƒ«ãƒ¼ãƒ«ã®ä¸­æ ¸ã‚’æˆã—ã€**è£½é€ ã°ã‚‰ã¤ãã‚„é›»æ°—çš„æ¥ç¶šã®ä¿¡é ¼æ€§**ã‚’å¤§ããå·¦å³ã—ã¾ã™ã€‚  
In IC layout design, the **overlay and reference relationships** between layers (Poly, Metal, Via, etc.) are crucial for  
ensuring **manufacturability and connectivity reliability**.

æœ¬è³‡æ–™ã§ã¯ã€**PLY / CNT / ALA / HLï¼ˆMetal1ã€œVia1ï¼‰**ã®é–¢ä¿‚ã‚’ä¸­å¿ƒã«ã€**ç‰©ç†çš„æ•´åˆæ€§ã¨è¨­è¨ˆæŒ‡é‡**ã‚’ã¾ã¨ã‚ã¾ã™ã€‚  
This document focuses on **PLY / CNT / ALA / HL** layers, explaining their **physical alignment and design guidelines**.

---

## ğŸ”¤ ç”¨èªè£œè¶³ï¼šOverlay ã¨ Overlap ã®é•ã„  
## ğŸ”¤ Terminology Note: Overlay vs. Overlap

| ç”¨èª / Term | æ„å‘³ / Meaning | è¨­è¨ˆã«ãŠã‘ã‚‹ä½¿ã‚ã‚Œæ–¹ / In Design Context |
|-------------|----------------|-------------------------------------------|
| **Overlayï¼ˆã‚ªãƒ¼ãƒãƒ¼ãƒ¬ã‚¤ï¼‰** | ãƒã‚¹ã‚¯é–“ã®**ä½ç½®ãšã‚Œãƒ»æ•´åˆæ€§**<br>*Mask misalignment or registration* | è£½é€ èª¤å·®ã‚’è€ƒæ…®ã—ãŸ**ä¸­å¿ƒåˆã‚ã›ãƒ»ãƒãƒ¼ã‚¸ãƒ³è¨­è¨ˆ**ã«é–¢ã‚ã‚‹<br>*Affects centering and margin in lithography* |
| **Overlapï¼ˆã‚ªãƒ¼ãƒãƒ¼ãƒ©ãƒƒãƒ—ï¼‰** | å›³å½¢åŒå£«ã®**é‡ãªã‚Šãƒ»åŒ…å«é–¢ä¿‚**<br>*Geometric overlap or enclosure* | CNT âŠ† ALA ã‚„ PLY âŠ‡ F ã®ã‚ˆã†ãª**è¢«è¦†ãƒ»æ¥ç¶šè¨­è¨ˆ**ã«é–¢ã‚ã‚‹<br>*Used for enclosures like CNT within ALA* |

> ğŸ’¡ *In this document, we focus on â€œOverlayâ€ as the manufacturing alignment between masks, while â€œOverlapâ€ refers to intentional geometric enclosures between layers.*  
> ğŸ’¡ æœ¬è³‡æ–™ã§ã¯ã€ŒOverlayï¼ˆæ•´åˆèª¤å·®ï¼‰ã€ã‚’ä¸»ã«æ‰±ã„ã¾ã™ãŒã€ã€ŒOverlapï¼ˆå¹¾ä½•çš„é‡ãªã‚Šï¼‰ã€ã‚‚è¨­è¨ˆæ„å›³ã¨ã—ã¦é‡è¦ã§ã™ã€‚

---

## ğŸ“ å„ãƒ¬ã‚¤ãƒ¤ãƒ¼ã®åŸºæº–å±¤ã¨ã‚ªãƒ¼ãƒãƒ¼ãƒ¬ã‚¤é–¢ä¿‚  
## ğŸ“ Reference Layers and Overlay Relationships

| ãƒ¬ã‚¤ãƒ¤ãƒ¼ / Layer | åŸºæº–å±¤ / Reference Layer | ã‚ªãƒ¼ãƒãƒ¼ãƒ¬ã‚¤é–¢ä¿‚ / Overlay Relationship | èª¬æ˜ / Description |
|------------------|--------------------------|-------------------------------------------|---------------------|
| **PLY**<br>(Polysilicon) | **F**<br>(Active region) | **PLY âŠ‡ F**<br>(Fã‚’å®Œå…¨ã«è¦†ã†) | ã‚²ãƒ¼ãƒˆå½¢æˆç”¨ã€‚Activeé ˜åŸŸã«Polyã‚’é‡ã­ã¦FETã‚’å½¢æˆ<br>*Used for gate formation; overlaps Active (F) for FET* |
| **CNT**<br>(Contact) | **PLY**, **ALA** | **CNT âŠ† PLY ã¾ãŸã¯ ALA**<br>(CNTã¯PLY/ALAå†…ã«åã¾ã‚‹) | Polyã‚„Metal1ã¸ã®æ¥ç¶šå­”ã€‚ã‚¨ãƒ³ã‚¯ãƒ­ãƒ¼ã‚¸ãƒ£ãŒå¿…é ˆ<br>*Connects to Poly or ALA; full enclosure required* |
| **ALA**<br>(Metal1) | **CNT** | **ALA âŠ‡ CNT**<br>(CNTã‚’ã‚¨ãƒ³ã‚¯ãƒ­ãƒ¼ã‚¸ãƒ£) | Contactã‚’ç¢ºå®Ÿã«è¢«è¦†ã™ã‚‹æœ€ä¸‹å±¤Metalã€‚ä¿¡å·é…ç·šã«ä½¿ç”¨<br>*Bottom metal layer enclosing contacts; used for routing* |
| **HL**<br>(Via1) | **ALA**, **ALB** | **HL âŠ† ALA âˆ© ALB**<br>(ä¸Šä¸‹Metalå†…ã«åã‚ã‚‹) | Metal1ã€œMetal2é–“ã®æ¥ç¶šç”¨Viaã€‚ä¸Šä¸‹å±¤ã«å®Œå…¨ã«é‡ãªã‚‹å¿…è¦<br>*Via between Metal1 and Metal2; must fit within both layers* |

---

```mermaid
flowchart TD
    subgraph ALA [Metal1 ALA]
        subgraph PLY [Polysilicon PLY]
            subgraph F [Active F]
                CNT[Contact CNT]
            end
        end
    end
```

---

## ğŸ› ï¸ è¨­è¨ˆãƒ«ãƒ¼ãƒ«ã®ãƒã‚¤ãƒ³ãƒˆ | Design Rule Highlights

| é …ç›® / Item | æŒ‡é‡ / Guideline |
|-------------|------------------|
| **æœ€å°ã‚¨ãƒ³ã‚¯ãƒ­ãƒ¼ã‚¸ãƒ£**<br>Minimum Enclosure | CNTâ†’PLYã‚„CNTâ†’ALAã§**0.06Î¼mä»¥ä¸Š**ï¼ˆPDKä¾å­˜ï¼‰<br>â‰¥ 0.06Î¼m enclosure for CNTs by PLY/ALA (depends on PDK) |
| **Overlayãƒãƒ¼ã‚¸ãƒ³**<br>Overlay Margin | å„ãƒã‚¹ã‚¯èª¤å·®Â±0.04Î¼mç¨‹åº¦ã‚’è¨±å®¹ã€‚**ä¸­å¿ƒåˆã‚ã›ãŒåŸºæœ¬**<br>Mask misalignment margin Â±0.04Î¼m; centering is standard |
| **ä¸­å¿ƒé…ç½®åŸå‰‡**<br>Centering Rule | Contact/Viaã¯ä¸Šä¸‹å±¤ã®**ä¸­å¿ƒã«é…ç½®**ã—ã¦ãƒãƒ¼ã‚¸ãƒ³ç¢ºä¿<br>Place contacts/vias at center of top/bottom layers |
| **å¯†åº¦ãƒ»CMPè€ƒæ…®**<br>Density / CMP | Dummy Fillã¨ã®å¹²æ¸‰é˜²æ­¢ã€**Spacingãƒ«ãƒ¼ãƒ«ã¨ã®æ•´åˆãŒé‡è¦**<br>Ensure compatibility with dummy fills and spacing rules |

---

## ğŸ” ã‚ªãƒ¼ãƒãƒ¼ãƒ¬ã‚¤ä¸è‰¯ã®ä¾‹ | Examples of Overlay Misalignment

- âŒ CNTãŒALAã‹ã‚‰**ã¯ã¿å‡ºã™** â†’ æ¥ç¶šä¸è‰¯ã€ãƒªãƒ¼ã‚¯ã€æ­©ç•™ã¾ã‚Šä½ä¸‹  
  *CNT extends beyond ALA â†’ connection failure or leakage*
- âŒ HLãŒALAã‚„ALBã‹ã‚‰**ãšã‚Œã‚‹** â†’ Viaã‚ªãƒ¼ãƒ—ãƒ³ã‚„æŠµæŠ—å¢—åŠ   
  *HL misaligned with ALA/ALB â†’ via open or increased resistance*

---

## ğŸ¯ æ•™æçš„æ„ç¾© | Educational Perspective

- DRCãƒã‚§ãƒƒã‚¯ã ã‘ã§ãªãã€**ç‰©ç†çš„é‡ãªã‚Šã®è¨­è¨ˆæ„å›³**ã‚’ç†è§£ã™ã‚‹  
  Understand not just DRC, but the **design rationale behind overlay**
- PDKãƒ«ãƒ¼ãƒ«ã®**â€œé‡ãªã‚Šâ€ã¨â€œè¢«è¦†â€ã®æ„å‘³**ã‚’æ§‹é€ å›³ã§ç›´æ„ŸåŒ–ã§ãã‚‹  
  Visualize the **meaning of overlap and enclosure** in layout structures
- è‡ªå‹•é…ç½®ãƒ„ãƒ¼ãƒ«ã®åˆ¶ç´„ã‚‚**æ‰‹å‹•ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆç†è§£ã‚’é€šã˜ã¦è£œå®Œ**å¯èƒ½  
  Compensate for auto-layout limitations via manual design insights

---

## ğŸ”— é–¢é€£ã‚»ã‚¯ã‚·ãƒ§ãƒ³ | Related Sections

- [`layout_principles.md`](./layout_principles.md)ï¼šãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆåŸºæœ¬æ§‹é€ ã¨ãƒ«ãƒ¼ãƒ«  
- [`cmp_dummy_pattern.md`](./cmp_dummy_pattern.md)ï¼šCMPå‡ä¸€åŒ–ã®è¨­è¨ˆé…æ…®  
- [`ir_drop_and_em.md`](./ir_drop_and_em.md)ï¼šé…ç·šä¿¡é ¼æ€§ã¨Viaå¯¾ç­–  
- [`d_chapter6_pdk_and_eda_environment/`](../d_chapter6_pdk_and_eda_environment/)ï¼šPDKãƒ«ãƒ¼ãƒ«å…¨ä½“åƒã¨EDAãƒ„ãƒ¼ãƒ«é€£æº

---

ğŸ§± å¿œç”¨ç·¨ ç¬¬4ç« ï¼šãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆã¨æœ€é©åŒ– /  
ğŸ§± *Applied Chapter 4: Layout Design and Optimization*  
[ğŸ“˜ ã‚»ã‚¯ã‚·ãƒ§ãƒ³ä¸€è¦§ / Section Index](./README.md)

---

Â© 2025 Shinichi Samizo / MIT License
