# do AOC_AllanPortes.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:05 on Jun 23,2019
# vlog -work work AOC_AllanPortes.vo 
# -- Compiling module Processador
# 
# Top level modules:
# 	Processador
# End time: 21:49:06 on Jun 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:06 on Jun 23,2019
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module Processador_vlg_vec_tst
# 
# Top level modules:
# 	Processador_vlg_vec_tst
# End time: 21:49:07 on Jun 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Processador_vlg_vec_tst 
# Start time: 21:49:07 on Jun 23,2019
# Loading work.Processador_vlg_vec_tst
# Loading work.Processador
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_mac_mult
# Loading cycloneive_ver.cycloneive_mac_data_reg
# Loading cycloneive_ver.cycloneive_mac_sign_reg
# Loading cycloneive_ver.cycloneive_mac_mult_internal
# Loading cycloneive_ver.cycloneive_mac_out
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 20717 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 170000 ps
# Simulation time: 170000 ps
# Simulation time: 170000 ps
# Simulation time: 170000 ps
# Simulation time: 170000 ps
# Simulation time: 170000 ps
# Simulation time: 170000 ps
# Simulation time: 170000 ps
# Simulation time: 338000 ps
# Simulation time: 338000 ps
# Simulation time: 338000 ps
# Simulation time: 338000 ps
# Simulation time: 338000 ps
# Simulation time: 338000 ps
# Simulation time: 338000 ps
# Simulation time: 338000 ps
# ** Note: $finish    : Waveform1.vwf.vt(64)
#    Time: 1 us  Iteration: 0  Instance: /Processador_vlg_vec_tst
# End time: 21:50:08 on Jun 23,2019, Elapsed time: 0:01:01
# Errors: 0, Warnings: 2
