#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-955-gd6e01d0c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x561f9d0d04d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x561f9d0eb750 .scope module, "mips_cpu_harvard_tb" "mips_cpu_harvard_tb" 3 1;
 .timescale -9 -11;
P_0x561f9d0c9340 .param/str "RAM_INIT_FILE" 0 3 4, "test/Assembly/jal-0.hex.txt";
P_0x561f9d0c9380 .param/l "REF_OUT" 0 3 6, +C4<00000000000000000000000000001010>;
P_0x561f9d0c93c0 .param/l "TIMEOUT_CYCLES" 0 3 5, +C4<00000000000000000000001111101000>;
v0x561f9d130530_0 .net "active", 0 0, v0x561f9d12cd90_0;  1 drivers
v0x561f9d130600_0 .var "clk", 0 0;
v0x561f9d1306a0_0 .var "clk_enable", 0 0;
v0x561f9d1307a0_0 .net "data_address", 31 0, v0x561f9d12d130_0;  1 drivers
v0x561f9d130840_0 .net "data_read", 0 0, v0x561f9d12d200_0;  1 drivers
v0x561f9d130930_0 .net "data_readdata", 31 0, L_0x561f9d142840;  1 drivers
v0x561f9d130a20_0 .net "data_write", 0 0, v0x561f9d12d3a0_0;  1 drivers
v0x561f9d130b10_0 .net "data_writedata", 31 0, v0x561f9d12d470_0;  1 drivers
v0x561f9d130c00_0 .net "instr_address", 31 0, L_0x561f9d142f30;  1 drivers
v0x561f9d130cc0_0 .net "instr_readdata", 31 0, L_0x561f9d141930;  1 drivers
v0x561f9d130dd0_0 .net "register_v0", 31 0, L_0x561f9d1458d0;  1 drivers
v0x561f9d130ee0_0 .var "rst", 0 0;
S_0x561f9d0f1800 .scope module, "dMemory" "mips_cpu_dMemory" 3 23, 4 1 0, S_0x561f9d0eb750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /OUTPUT 32 "readdata";
L_0x561f9d115560 .functor BUFZ 8, L_0x561f9d141f30, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561f9d142290 .functor BUFZ 8, L_0x561f9d142020, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561f9d142690 .functor BUFZ 8, L_0x561f9d142420, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561f9d142c60 .functor BUFZ 8, L_0x561f9d142a20, C4<00000000>, C4<00000000>, C4<00000000>;
v0x561f9d113c60_0 .net *"_ivl_10", 32 0, L_0x561f9d1420c0;  1 drivers
L_0x7fc64d942210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f9d114200_0 .net *"_ivl_13", 0 0, L_0x7fc64d942210;  1 drivers
L_0x7fc64d942258 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561f9d114760_0 .net/2u *"_ivl_14", 32 0, L_0x7fc64d942258;  1 drivers
v0x561f9d112010_0 .net *"_ivl_16", 32 0, L_0x561f9d1421f0;  1 drivers
v0x561f9d0fc6b0_0 .net *"_ivl_19", 7 0, L_0x561f9d142290;  1 drivers
v0x561f9d0f1310_0 .net *"_ivl_2", 7 0, L_0x561f9d141f30;  1 drivers
v0x561f9d123f70_0 .net *"_ivl_22", 7 0, L_0x561f9d142420;  1 drivers
v0x561f9d124050_0 .net *"_ivl_24", 32 0, L_0x561f9d1424c0;  1 drivers
L_0x7fc64d9422a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f9d124130_0 .net *"_ivl_27", 0 0, L_0x7fc64d9422a0;  1 drivers
L_0x7fc64d9422e8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x561f9d124210_0 .net/2u *"_ivl_28", 32 0, L_0x7fc64d9422e8;  1 drivers
v0x561f9d1242f0_0 .net *"_ivl_30", 32 0, L_0x561f9d1425f0;  1 drivers
v0x561f9d1243d0_0 .net *"_ivl_33", 7 0, L_0x561f9d142690;  1 drivers
v0x561f9d1244b0_0 .net *"_ivl_37", 7 0, L_0x561f9d142a20;  1 drivers
v0x561f9d124590_0 .net *"_ivl_39", 32 0, L_0x561f9d142ac0;  1 drivers
L_0x7fc64d942330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f9d124670_0 .net *"_ivl_42", 0 0, L_0x7fc64d942330;  1 drivers
L_0x7fc64d942378 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561f9d124750_0 .net/2u *"_ivl_43", 32 0, L_0x7fc64d942378;  1 drivers
v0x561f9d124830_0 .net *"_ivl_45", 32 0, L_0x561f9d142bc0;  1 drivers
v0x561f9d124910_0 .net *"_ivl_48", 7 0, L_0x561f9d142c60;  1 drivers
v0x561f9d1249f0_0 .net *"_ivl_5", 7 0, L_0x561f9d115560;  1 drivers
v0x561f9d124ad0_0 .net *"_ivl_8", 7 0, L_0x561f9d142020;  1 drivers
v0x561f9d124bb0_0 .net "address", 31 0, v0x561f9d12d130_0;  alias, 1 drivers
v0x561f9d124c90_0 .net "clk", 0 0, v0x561f9d130600_0;  1 drivers
v0x561f9d124d50 .array "memory", 0 100, 7 0;
v0x561f9d124e10_0 .net "read", 0 0, v0x561f9d12d200_0;  alias, 1 drivers
v0x561f9d124ed0_0 .net "readdata", 31 0, L_0x561f9d142840;  alias, 1 drivers
v0x561f9d124fb0_0 .net "write", 0 0, v0x561f9d12d3a0_0;  alias, 1 drivers
v0x561f9d125070_0 .net "writedata", 31 0, v0x561f9d12d470_0;  alias, 1 drivers
E_0x561f9d069a80 .event posedge, v0x561f9d124c90_0;
L_0x561f9d141f30 .array/port v0x561f9d124d50, v0x561f9d12d130_0;
L_0x561f9d142020 .array/port v0x561f9d124d50, L_0x561f9d1421f0;
L_0x561f9d1420c0 .concat [ 32 1 0 0], v0x561f9d12d130_0, L_0x7fc64d942210;
L_0x561f9d1421f0 .arith/sum 33, L_0x561f9d1420c0, L_0x7fc64d942258;
L_0x561f9d142420 .array/port v0x561f9d124d50, L_0x561f9d1425f0;
L_0x561f9d1424c0 .concat [ 32 1 0 0], v0x561f9d12d130_0, L_0x7fc64d9422a0;
L_0x561f9d1425f0 .arith/sum 33, L_0x561f9d1424c0, L_0x7fc64d9422e8;
L_0x561f9d142840 .concat8 [ 8 8 8 8], L_0x561f9d115560, L_0x561f9d142290, L_0x561f9d142690, L_0x561f9d142c60;
L_0x561f9d142a20 .array/port v0x561f9d124d50, L_0x561f9d142bc0;
L_0x561f9d142ac0 .concat [ 32 1 0 0], v0x561f9d12d130_0, L_0x7fc64d942330;
L_0x561f9d142bc0 .arith/sum 33, L_0x561f9d142ac0, L_0x7fc64d942378;
S_0x561f9d0f1bf0 .scope module, "harvardCpu" "mips_cpu_harvard" 3 24, 5 1 0, S_0x561f9d0eb750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
enum0x561f9cffe130 .enum4 (2)
   "FETCH" 2'b00,
   "DECODE" 2'b01,
   "EXEC" 2'b10,
   "HALTED" 2'b11
 ;
enum0x561f9d021600 .enum4 (6)
   "OP_R" 6'b000000,
   "OP_BLTZ" 6'b000001,
   "OP_JUMP" 6'b000010,
   "OP_JAL" 6'b000011,
   "OP_BEQ" 6'b000100,
   "OP_BNE" 6'b000101,
   "OP_BLEZ" 6'b000110,
   "OP_BGTZ" 6'b000111,
   "OP_ADDIU" 6'b001001,
   "OP_SLTI" 6'b001010,
   "OP_SLTIU" 6'b001011,
   "OP_ANDI" 6'b001100,
   "OP_ORI" 6'b001101,
   "OP_XORI" 6'b001110,
   "OP_LUI" 6'b001111,
   "OP_LB" 6'b100000,
   "OP_LH" 6'b100001,
   "OP_LWL" 6'b100010,
   "OP_LW" 6'b100011,
   "OP_LBU" 6'b100100,
   "OP_LHU" 6'b100101,
   "OP_LWR" 6'b100110,
   "OP_SB" 6'b101000,
   "OP_SH" 6'b101001,
   "OP_SW" 6'b101011
 ;
enum0x561f9d0a9cb0 .enum4 (6)
   "F_SLL" 6'b000000,
   "F_SRL" 6'b000001,
   "F_SRA" 6'b000011,
   "F_SLLV" 6'b000100,
   "F_SRLV" 6'b000110,
   "F_SRAV" 6'b000111,
   "F_JR" 6'b001000,
   "F_JALR" 6'b001001,
   "F_MFHI" 6'b010000,
   "F_MTHI" 6'b010001,
   "F_MFLO" 6'b010010,
   "F_MTLO" 6'b010011,
   "F_MULT" 6'b011000,
   "F_MULTU" 6'b011001,
   "F_DIV" 6'b011010,
   "F_DIVU" 6'b011011,
   "F_ADD" 6'b100000,
   "F_ADDU" 6'b100001,
   "F_SUB" 6'b100010,
   "F_SUBU" 6'b100011,
   "F_AND" 6'b100100,
   "F_OR" 6'b100101,
   "F_XOR" 6'b100110,
   "F_NOR" 6'b100111,
   "F_SLT" 6'b101010,
   "F_SLTU" 6'b101011
 ;
L_0x561f9d142f30 .functor BUFZ 32, v0x561f9d12dcd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561f9d1432a0 .functor BUFZ 32, L_0x561f9d145e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561f9d1433a0 .functor BUFZ 32, L_0x561f9d1464b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d12bc10_0 .net "AluOP", 5 0, L_0x561f9d143200;  1 drivers
v0x561f9d12bcf0_0 .net "Alu_A", 31 0, L_0x561f9d1432a0;  1 drivers
v0x561f9d12bdd0_0 .net "Alu_B", 31 0, L_0x561f9d1433a0;  1 drivers
v0x561f9d12be90_0 .net "Alu_Immediate", 15 0, L_0x561f9d1434a0;  1 drivers
v0x561f9d12bf50_0 .net "Alu_Out", 31 0, v0x561f9d125620_0;  1 drivers
v0x561f9d12c040_0 .net "Alu_Shamt", 4 0, L_0x561f9d143570;  1 drivers
v0x561f9d12c110_0 .var "Branch", 0 0;
v0x561f9d12c1b0_0 .var "Branch_Addr", 31 0;
v0x561f9d12c290_0 .var "DivFlag", 0 0;
v0x561f9d12c350_0 .var "Div_Reg", 0 0;
v0x561f9d12c410_0 .var "Div_Valid_In", 0 0;
v0x561f9d12c4e0_0 .net "Div_Valid_Out", 0 0, v0x561f9d12ba30_0;  1 drivers
v0x561f9d12c5b0_0 .net "HiLoOut", 31 0, L_0x561f9d143610;  1 drivers
v0x561f9d12c650_0 .var "HiLoSel", 0 0;
v0x561f9d12c710_0 .var "HiLoSrc", 0 0;
v0x561f9d12c7d0_0 .net "HiOut", 31 0, v0x561f9d12ade0_0;  1 drivers
v0x561f9d12c8c0_0 .var "Jump", 0 0;
v0x561f9d12ca70_0 .net "LoOut", 31 0, v0x561f9d12afa0_0;  1 drivers
v0x561f9d12cb60_0 .var "Mem_Reg_Select", 0 0;
v0x561f9d12cc00_0 .net "ZF", 0 0, v0x561f9d126210_0;  1 drivers
L_0x7fc64d9423c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561f9d12ccd0_0 .net/2u *"_ivl_0", 31 0, L_0x7fc64d9423c0;  1 drivers
v0x561f9d12cd90_0 .var "active", 0 0;
v0x561f9d12ce50_0 .net "carryNext", 0 0, v0x561f9d1257a0_0;  1 drivers
v0x561f9d12cf20_0 .var "carryReg", 0 0;
v0x561f9d12cff0_0 .net "clk", 0 0, v0x561f9d130600_0;  alias, 1 drivers
v0x561f9d12d090_0 .net "clk_enable", 0 0, v0x561f9d1306a0_0;  1 drivers
v0x561f9d12d130_0 .var "data_address", 31 0;
v0x561f9d12d200_0 .var "data_read", 0 0;
v0x561f9d12d2d0_0 .net "data_readdata", 31 0, L_0x561f9d142840;  alias, 1 drivers
v0x561f9d12d3a0_0 .var "data_write", 0 0;
v0x561f9d12d470_0 .var "data_writedata", 31 0;
v0x561f9d12d540_0 .var "delay_slot", 0 0;
v0x561f9d12d5e0_0 .var "instr", 31 0;
v0x561f9d12d890_0 .net "instr_address", 31 0, L_0x561f9d142f30;  alias, 1 drivers
v0x561f9d12d970_0 .net "instr_readdata", 31 0, L_0x561f9d141930;  alias, 1 drivers
v0x561f9d12da50_0 .net "linkNext", 0 0, v0x561f9d125a70_0;  1 drivers
v0x561f9d12db20_0 .var "lw_shift", 31 0;
v0x561f9d12dbe0_0 .net "opcode", 5 0, L_0x561f9d143080;  1 drivers
v0x561f9d12dcd0_0 .var "pc", 31 0;
v0x561f9d12dd90_0 .net "pc_next", 31 0, L_0x561f9d142e90;  1 drivers
v0x561f9d12de70_0 .net "read_data_rs", 31 0, L_0x561f9d145e80;  1 drivers
v0x561f9d12df30_0 .net "read_data_rt", 31 0, L_0x561f9d1464b0;  1 drivers
v0x561f9d12dff0_0 .var "read_index_rs", 4 0;
v0x561f9d12e0e0_0 .var "read_index_rt", 4 0;
v0x561f9d12e180_0 .var "reg_write_data", 31 0;
v0x561f9d12e240_0 .var "reg_write_enable", 0 0;
v0x561f9d12e310_0 .net "register_v0", 31 0, L_0x561f9d1458d0;  alias, 1 drivers
v0x561f9d12e3e0_0 .net "reset", 0 0, v0x561f9d130ee0_0;  1 drivers
v0x561f9d12e4d0_0 .net "sig_Branch", 0 0, v0x561f9d125f90_0;  1 drivers
v0x561f9d12e570_0 .var "state", 1 0;
v0x561f9d12e610_0 .var "write_index", 4 0;
v0x561f9d12e6e0_0 .var "write_on_next", 0 0;
L_0x561f9d142e90 .arith/sum 32, v0x561f9d12dcd0_0, L_0x7fc64d9423c0;
L_0x561f9d143080 .part L_0x561f9d141930, 26, 6;
L_0x561f9d143200 .part v0x561f9d12d5e0_0, 0, 6;
L_0x561f9d1434a0 .part v0x561f9d12d5e0_0, 0, 16;
L_0x561f9d143570 .part v0x561f9d12d5e0_0, 6, 5;
L_0x561f9d143610 .functor MUXZ 32, v0x561f9d12afa0_0, v0x561f9d12ade0_0, v0x561f9d12c650_0, C4<>;
S_0x561f9d0d13d0 .scope module, "ALU" "mips_cpu_ALU" 5 408, 6 1 0, S_0x561f9d0f1bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "ALU_control";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 16 "immediate";
    .port_info 4 /INPUT 32 "rs_content";
    .port_info 5 /INPUT 32 "rt_content";
    .port_info 6 /INPUT 1 "carry_in";
    .port_info 7 /INPUT 5 "rt_index";
    .port_info 8 /OUTPUT 1 "sig_branch";
    .port_info 9 /OUTPUT 32 "ALU_result";
    .port_info 10 /OUTPUT 1 "carry_out";
    .port_info 11 /OUTPUT 1 "zero";
    .port_info 12 /OUTPUT 1 "link";
v0x561f9d125520_0 .net "ALU_control", 5 0, L_0x561f9d143200;  alias, 1 drivers
v0x561f9d125620_0 .var "ALU_result", 31 0;
v0x561f9d125700_0 .net "carry_in", 0 0, v0x561f9d12cf20_0;  1 drivers
v0x561f9d1257a0_0 .var "carry_out", 0 0;
v0x561f9d125860_0 .var/i "i", 31 0;
v0x561f9d125990_0 .net "immediate", 15 0, L_0x561f9d1434a0;  alias, 1 drivers
v0x561f9d125a70_0 .var "link", 0 0;
v0x561f9d125b30_0 .net "opcode", 5 0, L_0x561f9d143080;  alias, 1 drivers
v0x561f9d125c10_0 .net "rs_content", 31 0, L_0x561f9d145e80;  alias, 1 drivers
v0x561f9d125cf0_0 .net "rt_content", 31 0, L_0x561f9d1464b0;  alias, 1 drivers
v0x561f9d125dd0_0 .net "rt_index", 4 0, v0x561f9d12e0e0_0;  1 drivers
v0x561f9d125eb0_0 .net "shamt", 4 0, L_0x561f9d143570;  alias, 1 drivers
v0x561f9d125f90_0 .var "sig_branch", 0 0;
v0x561f9d126050_0 .var "signExtend", 31 0;
v0x561f9d126130_0 .var "temp", 31 0;
v0x561f9d126210_0 .var "zero", 0 0;
v0x561f9d1262d0_0 .var "zeroExtend", 31 0;
E_0x561f9d068a10/0 .event edge, v0x561f9d125b30_0, v0x561f9d125520_0, v0x561f9d125c10_0, v0x561f9d125cf0_0;
E_0x561f9d068a10/1 .event edge, v0x561f9d125eb0_0, v0x561f9d126130_0, v0x561f9d125990_0, v0x561f9d126050_0;
E_0x561f9d068a10/2 .event edge, v0x561f9d1262d0_0, v0x561f9d125620_0, v0x561f9d125dd0_0;
E_0x561f9d068a10 .event/or E_0x561f9d068a10/0, E_0x561f9d068a10/1, E_0x561f9d068a10/2;
S_0x561f9d0d1770 .scope module, "Regs" "mips_cpu_regs" 5 409, 7 1 0, S_0x561f9d0f1bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "read_index_rs";
    .port_info 3 /OUTPUT 32 "read_data_rs";
    .port_info 4 /INPUT 5 "read_index_rt";
    .port_info 5 /OUTPUT 32 "read_data_rt";
    .port_info 6 /INPUT 5 "write_index";
    .port_info 7 /INPUT 1 "write_enable";
    .port_info 8 /INPUT 32 "write_data";
    .port_info 9 /OUTPUT 32 "reg_v0";
v0x561f9d129910_0 .array/port v0x561f9d129910, 0;
L_0x561f9d143790 .functor BUFZ 32, v0x561f9d129910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_1 .array/port v0x561f9d129910, 1;
L_0x561f9d143800 .functor BUFZ 32, v0x561f9d129910_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_3 .array/port v0x561f9d129910, 3;
L_0x561f9d1438e0 .functor BUFZ 32, v0x561f9d129910_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_4 .array/port v0x561f9d129910, 4;
L_0x561f9d143980 .functor BUFZ 32, v0x561f9d129910_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_5 .array/port v0x561f9d129910, 5;
L_0x561f9d143a50 .functor BUFZ 32, v0x561f9d129910_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_6 .array/port v0x561f9d129910, 6;
L_0x561f9d143b60 .functor BUFZ 32, v0x561f9d129910_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_7 .array/port v0x561f9d129910, 7;
L_0x561f9d143c00 .functor BUFZ 32, v0x561f9d129910_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_8 .array/port v0x561f9d129910, 8;
L_0x561f9d143d20 .functor BUFZ 32, v0x561f9d129910_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_9 .array/port v0x561f9d129910, 9;
L_0x561f9d143df0 .functor BUFZ 32, v0x561f9d129910_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_10 .array/port v0x561f9d129910, 10;
L_0x561f9d143f20 .functor BUFZ 32, v0x561f9d129910_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_11 .array/port v0x561f9d129910, 11;
L_0x561f9d143ff0 .functor BUFZ 32, v0x561f9d129910_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_12 .array/port v0x561f9d129910, 12;
L_0x561f9d144130 .functor BUFZ 32, v0x561f9d129910_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_13 .array/port v0x561f9d129910, 13;
L_0x561f9d144200 .functor BUFZ 32, v0x561f9d129910_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_14 .array/port v0x561f9d129910, 14;
L_0x561f9d1440c0 .functor BUFZ 32, v0x561f9d129910_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_15 .array/port v0x561f9d129910, 15;
L_0x561f9d1443b0 .functor BUFZ 32, v0x561f9d129910_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_16 .array/port v0x561f9d129910, 16;
L_0x561f9d144510 .functor BUFZ 32, v0x561f9d129910_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_17 .array/port v0x561f9d129910, 17;
L_0x561f9d1445e0 .functor BUFZ 32, v0x561f9d129910_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_18 .array/port v0x561f9d129910, 18;
L_0x561f9d144750 .functor BUFZ 32, v0x561f9d129910_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_19 .array/port v0x561f9d129910, 19;
L_0x561f9d144820 .functor BUFZ 32, v0x561f9d129910_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_20 .array/port v0x561f9d129910, 20;
L_0x561f9d1449a0 .functor BUFZ 32, v0x561f9d129910_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_21 .array/port v0x561f9d129910, 21;
L_0x561f9d144a70 .functor BUFZ 32, v0x561f9d129910_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_22 .array/port v0x561f9d129910, 22;
L_0x561f9d144c00 .functor BUFZ 32, v0x561f9d129910_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_23 .array/port v0x561f9d129910, 23;
L_0x561f9d144cd0 .functor BUFZ 32, v0x561f9d129910_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_24 .array/port v0x561f9d129910, 24;
L_0x561f9d144e70 .functor BUFZ 32, v0x561f9d129910_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_25 .array/port v0x561f9d129910, 25;
L_0x561f9d144f40 .functor BUFZ 32, v0x561f9d129910_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_26 .array/port v0x561f9d129910, 26;
L_0x561f9d1450f0 .functor BUFZ 32, v0x561f9d129910_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_27 .array/port v0x561f9d129910, 27;
L_0x561f9d1451c0 .functor BUFZ 32, v0x561f9d129910_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_28 .array/port v0x561f9d129910, 28;
L_0x561f9d145380 .functor BUFZ 32, v0x561f9d129910_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_29 .array/port v0x561f9d129910, 29;
L_0x561f9d145450 .functor BUFZ 32, v0x561f9d129910_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_30 .array/port v0x561f9d129910, 30;
L_0x561f9d145620 .functor BUFZ 32, v0x561f9d129910_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_31 .array/port v0x561f9d129910, 31;
L_0x561f9d1456f0 .functor BUFZ 32, v0x561f9d129910_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9d129910_2 .array/port v0x561f9d129910, 2;
L_0x561f9d1458d0 .functor BUFZ 32, v0x561f9d129910_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fc64d942408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f9d126670_0 .net *"_ivl_101", 30 0, L_0x7fc64d942408;  1 drivers
L_0x7fc64d942450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561f9d126750_0 .net/2u *"_ivl_102", 31 0, L_0x7fc64d942450;  1 drivers
v0x561f9d126830_0 .net *"_ivl_104", 0 0, L_0x561f9d145970;  1 drivers
L_0x7fc64d942498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f9d1268d0_0 .net/2u *"_ivl_106", 31 0, L_0x7fc64d942498;  1 drivers
v0x561f9d1269b0_0 .net *"_ivl_108", 31 0, L_0x561f9d145bf0;  1 drivers
v0x561f9d126ae0_0 .net *"_ivl_110", 6 0, L_0x561f9d145cc0;  1 drivers
L_0x7fc64d9424e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f9d126bc0_0 .net *"_ivl_113", 1 0, L_0x7fc64d9424e0;  1 drivers
v0x561f9d126ca0_0 .net *"_ivl_116", 31 0, L_0x561f9d146010;  1 drivers
L_0x7fc64d942528 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f9d126d80_0 .net *"_ivl_119", 30 0, L_0x7fc64d942528;  1 drivers
L_0x7fc64d942570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561f9d126e60_0 .net/2u *"_ivl_120", 31 0, L_0x7fc64d942570;  1 drivers
v0x561f9d126f40_0 .net *"_ivl_122", 0 0, L_0x561f9d146140;  1 drivers
L_0x7fc64d9425b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f9d127000_0 .net/2u *"_ivl_124", 31 0, L_0x7fc64d9425b8;  1 drivers
v0x561f9d1270e0_0 .net *"_ivl_126", 31 0, L_0x561f9d146280;  1 drivers
v0x561f9d1271c0_0 .net *"_ivl_128", 6 0, L_0x561f9d146370;  1 drivers
L_0x7fc64d942600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f9d1272a0_0 .net *"_ivl_131", 1 0, L_0x7fc64d942600;  1 drivers
v0x561f9d127380_0 .net *"_ivl_98", 31 0, L_0x561f9d1446b0;  1 drivers
v0x561f9d127460_0 .net "clk", 0 0, v0x561f9d130600_0;  alias, 1 drivers
v0x561f9d127610_0 .var/i "index", 31 0;
v0x561f9d1276d0_0 .net "read_data_rs", 31 0, L_0x561f9d145e80;  alias, 1 drivers
v0x561f9d1277c0_0 .net "read_data_rt", 31 0, L_0x561f9d1464b0;  alias, 1 drivers
v0x561f9d127890_0 .net "read_index_rs", 4 0, v0x561f9d12dff0_0;  1 drivers
v0x561f9d127950_0 .net "read_index_rt", 4 0, v0x561f9d12e0e0_0;  alias, 1 drivers
v0x561f9d127a40_0 .net "reg_0", 31 0, L_0x561f9d143790;  1 drivers
v0x561f9d127b00_0 .net "reg_1", 31 0, L_0x561f9d143800;  1 drivers
v0x561f9d127be0_0 .net "reg_10", 31 0, L_0x561f9d143f20;  1 drivers
v0x561f9d127cc0_0 .net "reg_11", 31 0, L_0x561f9d143ff0;  1 drivers
v0x561f9d127da0_0 .net "reg_12", 31 0, L_0x561f9d144130;  1 drivers
v0x561f9d127e80_0 .net "reg_13", 31 0, L_0x561f9d144200;  1 drivers
v0x561f9d127f60_0 .net "reg_14", 31 0, L_0x561f9d1440c0;  1 drivers
v0x561f9d128040_0 .net "reg_15", 31 0, L_0x561f9d1443b0;  1 drivers
v0x561f9d128120_0 .net "reg_16", 31 0, L_0x561f9d144510;  1 drivers
v0x561f9d128200_0 .net "reg_17", 31 0, L_0x561f9d1445e0;  1 drivers
v0x561f9d1282e0_0 .net "reg_18", 31 0, L_0x561f9d144750;  1 drivers
v0x561f9d1285d0_0 .net "reg_19", 31 0, L_0x561f9d144820;  1 drivers
v0x561f9d1286b0_0 .net "reg_2", 31 0, v0x561f9d129910_2;  1 drivers
v0x561f9d128790_0 .net "reg_20", 31 0, L_0x561f9d1449a0;  1 drivers
v0x561f9d128870_0 .net "reg_21", 31 0, L_0x561f9d144a70;  1 drivers
v0x561f9d128950_0 .net "reg_22", 31 0, L_0x561f9d144c00;  1 drivers
v0x561f9d128a30_0 .net "reg_23", 31 0, L_0x561f9d144cd0;  1 drivers
v0x561f9d128b10_0 .net "reg_24", 31 0, L_0x561f9d144e70;  1 drivers
v0x561f9d128bf0_0 .net "reg_25", 31 0, L_0x561f9d144f40;  1 drivers
v0x561f9d128cd0_0 .net "reg_26", 31 0, L_0x561f9d1450f0;  1 drivers
v0x561f9d128db0_0 .net "reg_27", 31 0, L_0x561f9d1451c0;  1 drivers
v0x561f9d128e90_0 .net "reg_28", 31 0, L_0x561f9d145380;  1 drivers
v0x561f9d128f70_0 .net "reg_29", 31 0, L_0x561f9d145450;  1 drivers
v0x561f9d129050_0 .net "reg_3", 31 0, L_0x561f9d1438e0;  1 drivers
v0x561f9d129130_0 .net "reg_30", 31 0, L_0x561f9d145620;  1 drivers
v0x561f9d129210_0 .net "reg_31", 31 0, L_0x561f9d1456f0;  1 drivers
v0x561f9d1292f0_0 .net "reg_4", 31 0, L_0x561f9d143980;  1 drivers
v0x561f9d1293d0_0 .net "reg_5", 31 0, L_0x561f9d143a50;  1 drivers
v0x561f9d1294b0_0 .net "reg_6", 31 0, L_0x561f9d143b60;  1 drivers
v0x561f9d129590_0 .net "reg_7", 31 0, L_0x561f9d143c00;  1 drivers
v0x561f9d129670_0 .net "reg_8", 31 0, L_0x561f9d143d20;  1 drivers
v0x561f9d129750_0 .net "reg_9", 31 0, L_0x561f9d143df0;  1 drivers
v0x561f9d129830_0 .net "reg_v0", 31 0, L_0x561f9d1458d0;  alias, 1 drivers
v0x561f9d129910 .array "regs", 0 31, 31 0;
v0x561f9d129dd0_0 .net "reset", 0 0, v0x561f9d130ee0_0;  alias, 1 drivers
v0x561f9d129e90_0 .net "write_data", 31 0, v0x561f9d12e180_0;  1 drivers
v0x561f9d129f70_0 .net "write_enable", 0 0, v0x561f9d12e240_0;  1 drivers
v0x561f9d12a030_0 .net "write_index", 4 0, v0x561f9d12e610_0;  1 drivers
L_0x561f9d1446b0 .concat [ 1 31 0 0], v0x561f9d130ee0_0, L_0x7fc64d942408;
L_0x561f9d145970 .cmp/eq 32, L_0x561f9d1446b0, L_0x7fc64d942450;
L_0x561f9d145bf0 .array/port v0x561f9d129910, L_0x561f9d145cc0;
L_0x561f9d145cc0 .concat [ 5 2 0 0], v0x561f9d12dff0_0, L_0x7fc64d9424e0;
L_0x561f9d145e80 .functor MUXZ 32, L_0x561f9d145bf0, L_0x7fc64d942498, L_0x561f9d145970, C4<>;
L_0x561f9d146010 .concat [ 1 31 0 0], v0x561f9d130ee0_0, L_0x7fc64d942528;
L_0x561f9d146140 .cmp/eq 32, L_0x561f9d146010, L_0x7fc64d942570;
L_0x561f9d146280 .array/port v0x561f9d129910, L_0x561f9d146370;
L_0x561f9d146370 .concat [ 5 2 0 0], v0x561f9d12e0e0_0, L_0x7fc64d942600;
L_0x561f9d1464b0 .functor MUXZ 32, L_0x561f9d146280, L_0x7fc64d9425b8, L_0x561f9d146140, C4<>;
S_0x561f9d12a2b0 .scope module, "hilo" "mips_cpu_hilo" 5 410, 8 1 0, S_0x561f9d0f1bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /INPUT 1 "valid_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 32 "lo_reg";
    .port_info 8 /OUTPUT 32 "hi_reg";
v0x561f9d12a5a0_0 .var "RestoreDivisor", 0 0;
v0x561f9d12a660_0 .net "a", 31 0, L_0x561f9d145e80;  alias, 1 drivers
v0x561f9d12a770_0 .net "b", 31 0, L_0x561f9d1464b0;  alias, 1 drivers
v0x561f9d12a860_0 .net "clk", 0 0, v0x561f9d130600_0;  alias, 1 drivers
v0x561f9d12a950_0 .var "dd", 31 0;
v0x561f9d12aa80_0 .var/i "divCount", 31 0;
v0x561f9d12ab60_0 .var "div_finish", 0 0;
v0x561f9d12ac20_0 .var "ds", 63 0;
v0x561f9d12ad00_0 .var "ds_u", 93 0;
v0x561f9d12ade0_0 .var "hi", 31 0;
v0x561f9d12aec0_0 .net "hi_reg", 31 0, v0x561f9d12ade0_0;  alias, 1 drivers
v0x561f9d12afa0_0 .var "lo", 31 0;
v0x561f9d12b080_0 .net "lo_reg", 31 0, v0x561f9d12afa0_0;  alias, 1 drivers
v0x561f9d12b160_0 .var "negDividend", 0 0;
v0x561f9d12b220_0 .var "negFlag", 0 0;
v0x561f9d12b2e0_0 .net "opcode", 5 0, L_0x561f9d143200;  alias, 1 drivers
v0x561f9d12b3a0_0 .var "prevR", 63 0;
v0x561f9d12b570_0 .var "prodreg", 63 0;
v0x561f9d12b650_0 .var "q", 31 0;
v0x561f9d12b730_0 .var "r", 63 0;
v0x561f9d12b810_0 .var "r_u", 93 0;
v0x561f9d12b8f0_0 .net "reset", 0 0, v0x561f9d130ee0_0;  alias, 1 drivers
v0x561f9d12b990_0 .net "valid_in", 0 0, v0x561f9d12c410_0;  1 drivers
v0x561f9d12ba30_0 .var "valid_out", 0 0;
S_0x561f9d12e900 .scope module, "iMemory" "mips_cpu_iMemory" 3 22, 9 1 0, S_0x561f9d0eb750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_address";
    .port_info 1 /OUTPUT 32 "readdata";
P_0x561f9d12eb10 .param/str "MEM_INIT_FILE" 0 9 6, "test/Assembly/jal-0.hex.txt";
L_0x561f9d10ef90 .functor BUFZ 8, L_0x561f9d141080, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561f9d0387b0 .functor BUFZ 8, L_0x561f9d1411c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561f9d068d10 .functor BUFZ 8, L_0x561f9d141530, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561f9d1154f0 .functor BUFZ 8, L_0x561f9d141ac0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fc64d942018 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f9d12ef10_0 .net/2u *"_ivl_0", 31 0, L_0x7fc64d942018;  1 drivers
v0x561f9d12f010_0 .net *"_ivl_12", 7 0, L_0x561f9d1411c0;  1 drivers
v0x561f9d12f0f0_0 .net *"_ivl_14", 32 0, L_0x561f9d141260;  1 drivers
L_0x7fc64d942060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f9d12f1b0_0 .net *"_ivl_17", 0 0, L_0x7fc64d942060;  1 drivers
L_0x7fc64d9420a8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561f9d12f290_0 .net/2u *"_ivl_18", 32 0, L_0x7fc64d9420a8;  1 drivers
v0x561f9d12f3c0_0 .net *"_ivl_20", 32 0, L_0x561f9d141350;  1 drivers
v0x561f9d12f4a0_0 .net *"_ivl_23", 7 0, L_0x561f9d0387b0;  1 drivers
v0x561f9d12f580_0 .net *"_ivl_26", 7 0, L_0x561f9d141530;  1 drivers
v0x561f9d12f660_0 .net *"_ivl_28", 32 0, L_0x561f9d141610;  1 drivers
L_0x7fc64d9420f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f9d12f740_0 .net *"_ivl_31", 0 0, L_0x7fc64d9420f0;  1 drivers
L_0x7fc64d942138 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x561f9d12f820_0 .net/2u *"_ivl_32", 32 0, L_0x7fc64d942138;  1 drivers
v0x561f9d12f900_0 .net *"_ivl_34", 32 0, L_0x561f9d141700;  1 drivers
v0x561f9d12f9e0_0 .net *"_ivl_37", 7 0, L_0x561f9d068d10;  1 drivers
v0x561f9d12fac0_0 .net *"_ivl_41", 7 0, L_0x561f9d141ac0;  1 drivers
v0x561f9d12fba0_0 .net *"_ivl_43", 32 0, L_0x561f9d141bc0;  1 drivers
L_0x7fc64d942180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f9d12fc80_0 .net *"_ivl_46", 0 0, L_0x7fc64d942180;  1 drivers
L_0x7fc64d9421c8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561f9d12fd60_0 .net/2u *"_ivl_47", 32 0, L_0x7fc64d9421c8;  1 drivers
v0x561f9d12fe40_0 .net *"_ivl_49", 32 0, L_0x561f9d141c60;  1 drivers
v0x561f9d12ff20_0 .net *"_ivl_52", 7 0, L_0x561f9d1154f0;  1 drivers
v0x561f9d130000_0 .net *"_ivl_6", 7 0, L_0x561f9d141080;  1 drivers
v0x561f9d1300e0_0 .net *"_ivl_9", 7 0, L_0x561f9d10ef90;  1 drivers
v0x561f9d1301c0_0 .net "address", 31 0, L_0x561f9d140f90;  1 drivers
v0x561f9d1302a0 .array "memory", 0 400, 7 0;
v0x561f9d130360_0 .net "read_address", 31 0, L_0x561f9d142f30;  alias, 1 drivers
v0x561f9d130420_0 .net "readdata", 31 0, L_0x561f9d141930;  alias, 1 drivers
L_0x561f9d140f90 .arith/sub 32, L_0x561f9d142f30, L_0x7fc64d942018;
L_0x561f9d141080 .array/port v0x561f9d1302a0, L_0x561f9d140f90;
L_0x561f9d1411c0 .array/port v0x561f9d1302a0, L_0x561f9d141350;
L_0x561f9d141260 .concat [ 32 1 0 0], L_0x561f9d140f90, L_0x7fc64d942060;
L_0x561f9d141350 .arith/sum 33, L_0x561f9d141260, L_0x7fc64d9420a8;
L_0x561f9d141530 .array/port v0x561f9d1302a0, L_0x561f9d141700;
L_0x561f9d141610 .concat [ 32 1 0 0], L_0x561f9d140f90, L_0x7fc64d9420f0;
L_0x561f9d141700 .arith/sum 33, L_0x561f9d141610, L_0x7fc64d942138;
L_0x561f9d141930 .concat8 [ 8 8 8 8], L_0x561f9d10ef90, L_0x561f9d0387b0, L_0x561f9d068d10, L_0x561f9d1154f0;
L_0x561f9d141ac0 .array/port v0x561f9d1302a0, L_0x561f9d141c60;
L_0x561f9d141bc0 .concat [ 32 1 0 0], L_0x561f9d140f90, L_0x7fc64d942180;
L_0x561f9d141c60 .arith/sum 33, L_0x561f9d141bc0, L_0x7fc64d9421c8;
S_0x561f9d12ec10 .scope begin, "$unm_blk_9" "$unm_blk_9" 9 13, 9 13 0, S_0x561f9d12e900;
 .timescale 0 0;
v0x561f9d12ee10_0 .var/i "i", 31 0;
    .scope S_0x561f9d12e900;
T_0 ;
    %fork t_1, S_0x561f9d12ec10;
    %jmp t_0;
    .scope S_0x561f9d12ec10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f9d12ee10_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x561f9d12ee10_0;
    %cmpi/s 401, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x561f9d12ee10_0;
    %store/vec4a v0x561f9d1302a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561f9d12ee10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561f9d12ee10_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 9 19 "$readmemh", P_0x561f9d12eb10, v0x561f9d1302a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000110010000 {0 0 0};
    %end;
    .scope S_0x561f9d12e900;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x561f9d0f1800;
T_1 ;
    %end;
    .thread T_1;
    .scope S_0x561f9d0f1800;
T_2 ;
    %wait E_0x561f9d069a80;
    %load/vec4 v0x561f9d124fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x561f9d125070_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x561f9d124bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f9d124d50, 0, 4;
    %load/vec4 v0x561f9d125070_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x561f9d124bb0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f9d124d50, 0, 4;
    %load/vec4 v0x561f9d125070_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x561f9d124bb0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f9d124d50, 0, 4;
    %load/vec4 v0x561f9d125070_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x561f9d124bb0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f9d124d50, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561f9d0d13d0;
T_3 ;
    %wait E_0x561f9d068a10;
    %load/vec4 v0x561f9d125b30_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x561f9d125520_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.2 ;
    %load/vec4 v0x561f9d125c10_0;
    %load/vec4 v0x561f9d125cf0_0;
    %add;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %jmp T_3.15;
T_3.3 ;
    %load/vec4 v0x561f9d125c10_0;
    %load/vec4 v0x561f9d125cf0_0;
    %sub;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %jmp T_3.15;
T_3.4 ;
    %load/vec4 v0x561f9d125c10_0;
    %load/vec4 v0x561f9d125cf0_0;
    %and;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %jmp T_3.15;
T_3.5 ;
    %load/vec4 v0x561f9d125c10_0;
    %load/vec4 v0x561f9d125cf0_0;
    %or;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0x561f9d125c10_0;
    %load/vec4 v0x561f9d125cf0_0;
    %xor;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %jmp T_3.15;
T_3.7 ;
    %load/vec4 v0x561f9d125cf0_0;
    %store/vec4 v0x561f9d126130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f9d125860_0, 0, 32;
T_3.16 ;
    %load/vec4 v0x561f9d125860_0;
    %load/vec4 v0x561f9d125eb0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_3.17, 5;
    %load/vec4 v0x561f9d126130_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x561f9d126130_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561f9d126130_0, 0, 32;
    %load/vec4 v0x561f9d125860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f9d125860_0, 0, 32;
    %jmp T_3.16;
T_3.17 ;
    %load/vec4 v0x561f9d126130_0;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %jmp T_3.15;
T_3.8 ;
    %load/vec4 v0x561f9d125cf0_0;
    %store/vec4 v0x561f9d126130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f9d125860_0, 0, 32;
T_3.18 ;
    %load/vec4 v0x561f9d125860_0;
    %load/vec4 v0x561f9d125c10_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_3.19, 5;
    %load/vec4 v0x561f9d126130_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x561f9d126130_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561f9d126130_0, 0, 32;
    %load/vec4 v0x561f9d125860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f9d125860_0, 0, 32;
    %jmp T_3.18;
T_3.19 ;
    %load/vec4 v0x561f9d126130_0;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %jmp T_3.15;
T_3.9 ;
    %load/vec4 v0x561f9d125cf0_0;
    %ix/getv 4, v0x561f9d125eb0_0;
    %shiftr 4;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %jmp T_3.15;
T_3.10 ;
    %load/vec4 v0x561f9d125cf0_0;
    %load/vec4 v0x561f9d125c10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x561f9d125cf0_0;
    %ix/getv 4, v0x561f9d125eb0_0;
    %shiftl 4;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %jmp T_3.15;
T_3.12 ;
    %load/vec4 v0x561f9d125cf0_0;
    %load/vec4 v0x561f9d125c10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v0x561f9d125c10_0;
    %load/vec4 v0x561f9d125cf0_0;
    %cmp/s;
    %jmp/0xz  T_3.20, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f9d125620_0, 0, 32;
T_3.21 ;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x561f9d125c10_0;
    %load/vec4 v0x561f9d125cf0_0;
    %cmp/u;
    %jmp/0xz  T_3.22, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f9d125620_0, 0, 32;
T_3.23 ;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x561f9d125990_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561f9d125990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561f9d126050_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x561f9d125990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561f9d1262d0_0, 0, 32;
    %load/vec4 v0x561f9d125b30_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %jmp T_3.36;
T_3.24 ;
    %load/vec4 v0x561f9d125c10_0;
    %load/vec4 v0x561f9d126050_0;
    %add;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %jmp T_3.36;
T_3.25 ;
    %load/vec4 v0x561f9d125c10_0;
    %load/vec4 v0x561f9d1262d0_0;
    %and;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %jmp T_3.36;
T_3.26 ;
    %load/vec4 v0x561f9d125c10_0;
    %load/vec4 v0x561f9d125cf0_0;
    %sub;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %load/vec4 v0x561f9d125620_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.37, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9d125f90_0, 0, 1;
    %jmp T_3.38;
T_3.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9d125f90_0, 0, 1;
T_3.38 ;
    %jmp T_3.36;
T_3.27 ;
    %load/vec4 v0x561f9d125c10_0;
    %load/vec4 v0x561f9d125cf0_0;
    %sub;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %load/vec4 v0x561f9d125620_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9d125f90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %jmp T_3.40;
T_3.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9d125f90_0, 0, 1;
T_3.40 ;
    %jmp T_3.36;
T_3.28 ;
    %load/vec4 v0x561f9d125dd0_0;
    %pad/u 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.41, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9d125a70_0, 0, 1;
    %load/vec4 v0x561f9d125c10_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.43, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9d125f90_0, 0, 1;
    %jmp T_3.44;
T_3.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9d125f90_0, 0, 1;
T_3.44 ;
    %jmp T_3.42;
T_3.41 ;
    %load/vec4 v0x561f9d125dd0_0;
    %pad/u 6;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_3.45, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9d125a70_0, 0, 1;
    %load/vec4 v0x561f9d125c10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.47, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9d125f90_0, 0, 1;
    %jmp T_3.48;
T_3.47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9d125f90_0, 0, 1;
T_3.48 ;
    %jmp T_3.46;
T_3.45 ;
    %load/vec4 v0x561f9d125dd0_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_3.49, 4;
    %load/vec4 v0x561f9d125c10_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.51, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9d125f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9d125a70_0, 0, 1;
    %jmp T_3.52;
T_3.51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9d125f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9d125a70_0, 0, 1;
T_3.52 ;
    %jmp T_3.50;
T_3.49 ;
    %load/vec4 v0x561f9d125dd0_0;
    %cmpi/e 17, 0, 5;
    %jmp/0xz  T_3.53, 4;
    %load/vec4 v0x561f9d125c10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9d125f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9d125a70_0, 0, 1;
    %jmp T_3.56;
T_3.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9d125f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9d125a70_0, 0, 1;
T_3.56 ;
T_3.53 ;
T_3.50 ;
T_3.46 ;
T_3.42 ;
    %jmp T_3.36;
T_3.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9d125a70_0, 0, 1;
    %load/vec4 v0x561f9d125c10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9d125f90_0, 0, 1;
    %jmp T_3.58;
T_3.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9d125f90_0, 0, 1;
T_3.58 ;
    %jmp T_3.36;
T_3.30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9d125a70_0, 0, 1;
    %load/vec4 v0x561f9d125c10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9d125f90_0, 0, 1;
    %jmp T_3.60;
T_3.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9d125f90_0, 0, 1;
T_3.60 ;
    %jmp T_3.36;
T_3.31 ;
    %load/vec4 v0x561f9d125990_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %jmp T_3.36;
T_3.32 ;
    %load/vec4 v0x561f9d125c10_0;
    %load/vec4 v0x561f9d1262d0_0;
    %or;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %jmp T_3.36;
T_3.33 ;
    %load/vec4 v0x561f9d125c10_0;
    %load/vec4 v0x561f9d1262d0_0;
    %xor;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %jmp T_3.36;
T_3.34 ;
    %load/vec4 v0x561f9d125c10_0;
    %load/vec4 v0x561f9d126050_0;
    %cmp/s;
    %jmp/0xz  T_3.61, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %jmp T_3.62;
T_3.61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f9d125620_0, 0, 32;
T_3.62 ;
    %jmp T_3.36;
T_3.35 ;
    %load/vec4 v0x561f9d125c10_0;
    %load/vec4 v0x561f9d126050_0;
    %cmp/u;
    %jmp/0xz  T_3.63, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561f9d125620_0, 0, 32;
    %jmp T_3.64;
T_3.63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f9d125620_0, 0, 32;
T_3.64 ;
    %jmp T_3.36;
T_3.36 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x561f9d0d13d0;
T_4 ;
    %end;
    .thread T_4;
    .scope S_0x561f9d0d1770;
T_5 ;
    %wait E_0x561f9d069a80;
    %load/vec4 v0x561f9d129dd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f9d127610_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x561f9d127610_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x561f9d127610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f9d129910, 0, 4;
    %load/vec4 v0x561f9d127610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f9d127610_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x561f9d129f70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561f9d12a030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x561f9d129e90_0;
    %load/vec4 v0x561f9d12a030_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f9d129910, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561f9d12a2b0;
T_6 ;
    %wait E_0x561f9d069a80;
    %load/vec4 v0x561f9d12b2e0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x561f9d12a660_0;
    %assign/vec4 v0x561f9d12ade0_0, 0;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x561f9d12a660_0;
    %assign/vec4 v0x561f9d12afa0_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x561f9d12a660_0;
    %pad/u 64;
    %load/vec4 v0x561f9d12a770_0;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x561f9d12b570_0, 0;
    %load/vec4 v0x561f9d12b570_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x561f9d12ade0_0, 0;
    %load/vec4 v0x561f9d12b570_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x561f9d12afa0_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x561f9d12a660_0;
    %pad/s 64;
    %load/vec4 v0x561f9d12a770_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v0x561f9d12b570_0, 0;
    %load/vec4 v0x561f9d12b570_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x561f9d12ade0_0, 0;
    %load/vec4 v0x561f9d12b570_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x561f9d12afa0_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x561f9d12b990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x561f9d12a660_0;
    %assign/vec4 v0x561f9d12a950_0, 0;
    %load/vec4 v0x561f9d12a770_0;
    %pad/u 94;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561f9d12ad00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12a5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f9d12b650_0, 0;
    %pushi/vec4 33, 0, 32;
    %assign/vec4 v0x561f9d12aa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12ba30_0, 0;
    %load/vec4 v0x561f9d12a660_0;
    %pad/u 94;
    %assign/vec4 v0x561f9d12b810_0, 0;
    %load/vec4 v0x561f9d12a660_0;
    %pad/u 64;
    %assign/vec4 v0x561f9d12b3a0_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x561f9d12aa80_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.9, 5;
    %pushi/vec4 0, 0, 94;
    %load/vec4 v0x561f9d12b810_0;
    %load/vec4 v0x561f9d12ad00_0;
    %sub;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f9d12aa80_0;
    %pushi/vec4 33, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v0x561f9d12b650_0;
    %concati/vec4 1, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x561f9d12b650_0, 0;
    %load/vec4 v0x561f9d12b810_0;
    %load/vec4 v0x561f9d12ad00_0;
    %sub;
    %assign/vec4 v0x561f9d12b810_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0x561f9d12b650_0;
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x561f9d12b650_0, 0;
T_6.12 ;
    %load/vec4 v0x561f9d12ad00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x561f9d12ad00_0, 0;
    %load/vec4 v0x561f9d12aa80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.13, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12ba30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12ab60_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12ba30_0, 0;
T_6.14 ;
    %load/vec4 v0x561f9d12aa80_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x561f9d12aa80_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x561f9d12ab60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x561f9d12b650_0;
    %assign/vec4 v0x561f9d12afa0_0, 0;
    %load/vec4 v0x561f9d12b810_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x561f9d12ade0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12ba30_0, 0;
T_6.15 ;
T_6.10 ;
T_6.8 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x561f9d12b990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %load/vec4 v0x561f9d12a660_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x561f9d12a770_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.19, 8;
    %load/vec4 v0x561f9d12a660_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x561f9d12a950_0, 0;
    %load/vec4 v0x561f9d12a770_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561f9d12ac20_0, 0;
    %pushi/vec4 65535, 0, 64;
    %load/vec4 v0x561f9d12a660_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %and;
    %assign/vec4 v0x561f9d12b730_0, 0;
    %load/vec4 v0x561f9d12a660_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %assign/vec4 v0x561f9d12b3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12b220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12b160_0, 0;
    %jmp T_6.20;
T_6.19 ;
    %load/vec4 v0x561f9d12a660_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.21, 5;
    %load/vec4 v0x561f9d12a660_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x561f9d12a950_0, 0;
    %load/vec4 v0x561f9d12a770_0;
    %pad/u 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561f9d12ac20_0, 0;
    %load/vec4 v0x561f9d12a660_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %assign/vec4 v0x561f9d12b730_0, 0;
    %load/vec4 v0x561f9d12a660_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %assign/vec4 v0x561f9d12b3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12b220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12b160_0, 0;
    %jmp T_6.22;
T_6.21 ;
    %load/vec4 v0x561f9d12a770_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.23, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12b220_0, 0;
    %load/vec4 v0x561f9d12a660_0;
    %assign/vec4 v0x561f9d12a950_0, 0;
    %load/vec4 v0x561f9d12a770_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561f9d12ac20_0, 0;
    %load/vec4 v0x561f9d12a660_0;
    %pad/u 64;
    %assign/vec4 v0x561f9d12b730_0, 0;
    %load/vec4 v0x561f9d12a660_0;
    %pad/u 64;
    %assign/vec4 v0x561f9d12b3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12b160_0, 0;
    %jmp T_6.24;
T_6.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12b220_0, 0;
    %load/vec4 v0x561f9d12a660_0;
    %assign/vec4 v0x561f9d12a950_0, 0;
    %load/vec4 v0x561f9d12a770_0;
    %pad/u 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561f9d12ac20_0, 0;
    %load/vec4 v0x561f9d12a660_0;
    %pad/u 64;
    %assign/vec4 v0x561f9d12b730_0, 0;
    %load/vec4 v0x561f9d12a660_0;
    %pad/u 64;
    %assign/vec4 v0x561f9d12b3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12b160_0, 0;
T_6.24 ;
T_6.22 ;
T_6.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12a5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12ba30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12ab60_0, 0;
    %pushi/vec4 33, 0, 32;
    %assign/vec4 v0x561f9d12aa80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f9d12b650_0, 0;
    %jmp T_6.18;
T_6.17 ;
    %load/vec4 v0x561f9d12aa80_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.25, 5;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x561f9d12b730_0;
    %load/vec4 v0x561f9d12ac20_0;
    %sub;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f9d12aa80_0;
    %pushi/vec4 33, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.27, 8;
    %load/vec4 v0x561f9d12b650_0;
    %concati/vec4 1, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x561f9d12b650_0, 0;
    %load/vec4 v0x561f9d12b730_0;
    %load/vec4 v0x561f9d12ac20_0;
    %sub;
    %assign/vec4 v0x561f9d12b730_0, 0;
    %jmp T_6.28;
T_6.27 ;
    %load/vec4 v0x561f9d12b650_0;
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x561f9d12b650_0, 0;
T_6.28 ;
    %load/vec4 v0x561f9d12ac20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x561f9d12ac20_0, 0;
    %load/vec4 v0x561f9d12aa80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.29, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12ab60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12ba30_0, 0;
    %jmp T_6.30;
T_6.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12ba30_0, 0;
T_6.30 ;
    %load/vec4 v0x561f9d12aa80_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x561f9d12aa80_0, 0;
    %jmp T_6.26;
T_6.25 ;
    %load/vec4 v0x561f9d12ab60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.31, 8;
    %load/vec4 v0x561f9d12b160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.33, 8;
    %load/vec4 v0x561f9d12a660_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x561f9d12b730_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_6.35, 4;
    %load/vec4 v0x561f9d12b730_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x561f9d12ade0_0, 0;
    %jmp T_6.36;
T_6.35 ;
    %load/vec4 v0x561f9d12b730_0;
    %parti/s 32, 0, 2;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x561f9d12ade0_0, 0;
T_6.36 ;
    %jmp T_6.34;
T_6.33 ;
    %load/vec4 v0x561f9d12b730_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x561f9d12ade0_0, 0;
T_6.34 ;
    %load/vec4 v0x561f9d12b220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.37, 8;
    %load/vec4 v0x561f9d12b650_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x561f9d12afa0_0, 0;
    %jmp T_6.38;
T_6.37 ;
    %load/vec4 v0x561f9d12b650_0;
    %assign/vec4 v0x561f9d12afa0_0, 0;
T_6.38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12ba30_0, 0;
T_6.31 ;
T_6.26 ;
T_6.18 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561f9d0f1bf0;
T_7 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561f9d12e570_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9d12cd90_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x561f9d0f1bf0;
T_8 ;
    %wait E_0x561f9d069a80;
    %load/vec4 v0x561f9d12e3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12c290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12d3a0_0, 0;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x561f9d12dcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cd90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f9d12e570_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x561f9d12d090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x561f9d12e570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x561f9d12d970_0;
    %assign/vec4 v0x561f9d12d5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12d3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12c8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12c110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12e240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12c710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12c350_0, 0;
    %load/vec4 v0x561f9d12d970_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x561f9d12dff0_0, 0;
    %load/vec4 v0x561f9d12d970_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x561f9d12e0e0_0, 0;
    %load/vec4 v0x561f9d12d970_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x561f9d12d970_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x561f9d12e610_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x561f9d12d970_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x561f9d12e610_0, 0;
T_8.9 ;
    %load/vec4 v0x561f9d12dcd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12cd90_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x561f9d12e570_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561f9d12e570_0, 0;
T_8.11 ;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x561f9d12dbe0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %jmp T_8.34;
T_8.12 ;
    %load/vec4 v0x561f9d12dd90_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x561f9d12d5e0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x561f9d12c1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12c8c0_0, 0;
    %jmp T_8.34;
T_8.13 ;
    %load/vec4 v0x561f9d12bc10_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.35, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.36, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.37, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.38, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.39, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.41, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_8.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.44, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.45, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.46, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.47, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.48, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.49, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_8.50, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.51, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.52, 6;
    %jmp T_8.53;
T_8.35 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %jmp T_8.53;
T_8.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %jmp T_8.53;
T_8.37 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %jmp T_8.53;
T_8.38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %jmp T_8.53;
T_8.39 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %jmp T_8.53;
T_8.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %jmp T_8.53;
T_8.41 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %jmp T_8.53;
T_8.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %jmp T_8.53;
T_8.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %jmp T_8.53;
T_8.44 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %jmp T_8.53;
T_8.45 ;
    %load/vec4 v0x561f9d12de70_0;
    %assign/vec4 v0x561f9d12c1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12c8c0_0, 0;
    %jmp T_8.53;
T_8.46 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %load/vec4 v0x561f9d12dd90_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561f9d12e180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12c8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %load/vec4 v0x561f9d12de70_0;
    %assign/vec4 v0x561f9d12c1b0_0, 0;
    %jmp T_8.53;
T_8.47 ;
    %jmp T_8.53;
T_8.48 ;
    %jmp T_8.53;
T_8.49 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12c650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12c710_0, 0;
    %jmp T_8.53;
T_8.50 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12c650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12c710_0, 0;
    %jmp T_8.53;
T_8.51 ;
    %load/vec4 v0x561f9d12c350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.54, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12c290_0, 0;
    %jmp T_8.55;
T_8.54 ;
    %load/vec4 v0x561f9d12c290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.56, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12c410_0, 0;
    %jmp T_8.57;
T_8.56 ;
    %load/vec4 v0x561f9d12c410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12c410_0, 0;
T_8.58 ;
    %load/vec4 v0x561f9d12c4e0_0;
    %assign/vec4 v0x561f9d12c350_0, 0;
T_8.57 ;
T_8.55 ;
    %jmp T_8.53;
T_8.52 ;
    %load/vec4 v0x561f9d12c350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12c290_0, 0;
    %jmp T_8.61;
T_8.60 ;
    %load/vec4 v0x561f9d12c290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.62, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12c410_0, 0;
    %jmp T_8.63;
T_8.62 ;
    %load/vec4 v0x561f9d12c410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.64, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12c410_0, 0;
T_8.64 ;
    %load/vec4 v0x561f9d12c4e0_0;
    %assign/vec4 v0x561f9d12c350_0, 0;
T_8.63 ;
T_8.61 ;
    %jmp T_8.53;
T_8.53 ;
    %pop/vec4 1;
    %jmp T_8.34;
T_8.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x561f9d12e610_0, 0;
    %load/vec4 v0x561f9d12dd90_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561f9d12e180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12c8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %load/vec4 v0x561f9d12dd90_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x561f9d12d5e0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x561f9d12c1b0_0, 0;
    %jmp T_8.34;
T_8.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %jmp T_8.34;
T_8.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %jmp T_8.34;
T_8.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %jmp T_8.34;
T_8.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %jmp T_8.34;
T_8.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %jmp T_8.34;
T_8.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %jmp T_8.34;
T_8.21 ;
    %load/vec4 v0x561f9d12de70_0;
    %load/vec4 v0x561f9d12d5e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561f9d12d5e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x561f9d12d130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12d3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %jmp T_8.34;
T_8.22 ;
    %load/vec4 v0x561f9d12de70_0;
    %load/vec4 v0x561f9d12d5e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561f9d12d5e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x561f9d12d130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12d3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %jmp T_8.34;
T_8.23 ;
    %load/vec4 v0x561f9d12de70_0;
    %load/vec4 v0x561f9d12d5e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561f9d12d5e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x561f9d12d130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12d3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %jmp T_8.34;
T_8.24 ;
    %load/vec4 v0x561f9d12de70_0;
    %load/vec4 v0x561f9d12d5e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561f9d12d5e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x561f9d12d130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12d3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %jmp T_8.34;
T_8.25 ;
    %load/vec4 v0x561f9d12de70_0;
    %load/vec4 v0x561f9d12d5e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561f9d12d5e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x561f9d12d130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12d3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %jmp T_8.34;
T_8.26 ;
    %load/vec4 v0x561f9d12de70_0;
    %load/vec4 v0x561f9d12d5e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561f9d12d5e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %assign/vec4 v0x561f9d12d130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12d200_0, 0;
    %load/vec4 v0x561f9d12de70_0;
    %load/vec4 v0x561f9d12d5e0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %pushi/vec4 3, 0, 32;
    %and;
    %assign/vec4 v0x561f9d12db20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12d3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %jmp T_8.34;
T_8.27 ;
    %load/vec4 v0x561f9d12de70_0;
    %load/vec4 v0x561f9d12d5e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561f9d12d5e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %assign/vec4 v0x561f9d12d130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12d200_0, 0;
    %load/vec4 v0x561f9d12de70_0;
    %load/vec4 v0x561f9d12d5e0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %pushi/vec4 3, 0, 32;
    %and;
    %assign/vec4 v0x561f9d12db20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12d3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %jmp T_8.34;
T_8.28 ;
    %load/vec4 v0x561f9d12de70_0;
    %load/vec4 v0x561f9d12d5e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561f9d12d5e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x561f9d12d130_0, 0;
    %load/vec4 v0x561f9d12df30_0;
    %assign/vec4 v0x561f9d12d470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12d3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12d200_0, 0;
    %jmp T_8.34;
T_8.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %load/vec4 v0x561f9d12e4d0_0;
    %assign/vec4 v0x561f9d12c110_0, 0;
    %jmp T_8.34;
T_8.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %load/vec4 v0x561f9d12e4d0_0;
    %assign/vec4 v0x561f9d12c110_0, 0;
    %jmp T_8.34;
T_8.31 ;
    %load/vec4 v0x561f9d12e4d0_0;
    %assign/vec4 v0x561f9d12c110_0, 0;
    %load/vec4 v0x561f9d12da50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.66, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x561f9d12e610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %load/vec4 v0x561f9d12dd90_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561f9d12e180_0, 0;
T_8.66 ;
    %jmp T_8.34;
T_8.32 ;
    %load/vec4 v0x561f9d12e4d0_0;
    %assign/vec4 v0x561f9d12c110_0, 0;
    %load/vec4 v0x561f9d12da50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.68, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x561f9d12e610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %load/vec4 v0x561f9d12dd90_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561f9d12e180_0, 0;
T_8.68 ;
    %jmp T_8.34;
T_8.33 ;
    %load/vec4 v0x561f9d12e4d0_0;
    %assign/vec4 v0x561f9d12c110_0, 0;
    %load/vec4 v0x561f9d12da50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.70, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12cb60_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x561f9d12e610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %load/vec4 v0x561f9d12dd90_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561f9d12e180_0, 0;
T_8.70 ;
    %jmp T_8.34;
T_8.34 ;
    %pop/vec4 1;
    %load/vec4 v0x561f9d12c290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.72, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561f9d12e570_0, 0;
T_8.72 ;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x561f9d12c290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.74, 8;
    %load/vec4 v0x561f9d12ce50_0;
    %assign/vec4 v0x561f9d12cf20_0, 0;
    %load/vec4 v0x561f9d12cb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.76, 8;
    %load/vec4 v0x561f9d12dbe0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.78, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.79, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.80, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.81, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.82, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.83, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.84, 6;
    %jmp T_8.85;
T_8.78 ;
    %load/vec4 v0x561f9d12d2d0_0;
    %assign/vec4 v0x561f9d12e180_0, 0;
    %jmp T_8.85;
T_8.79 ;
    %load/vec4 v0x561f9d12d2d0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561f9d12d2d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561f9d12e180_0, 0;
    %jmp T_8.85;
T_8.80 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x561f9d12d2d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561f9d12e180_0, 0;
    %jmp T_8.85;
T_8.81 ;
    %load/vec4 v0x561f9d12d2d0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x561f9d12d2d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561f9d12e180_0, 0;
    %jmp T_8.85;
T_8.82 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x561f9d12d2d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561f9d12e180_0, 0;
    %jmp T_8.85;
T_8.83 ;
    %load/vec4 v0x561f9d12df30_0;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x561f9d12db20_0;
    %addi 1, 0, 32;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %and;
    %load/vec4 v0x561f9d12d2d0_0;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x561f9d12db20_0;
    %sub;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %assign/vec4 v0x561f9d12e180_0, 0;
    %jmp T_8.85;
T_8.84 ;
    %load/vec4 v0x561f9d12df30_0;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x561f9d12db20_0;
    %sub;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftl 4;
    %and;
    %load/vec4 v0x561f9d12d2d0_0;
    %load/vec4 v0x561f9d12db20_0;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %add;
    %assign/vec4 v0x561f9d12e180_0, 0;
    %jmp T_8.85;
T_8.85 ;
    %pop/vec4 1;
    %jmp T_8.77;
T_8.76 ;
    %load/vec4 v0x561f9d12c710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.86, 8;
    %load/vec4 v0x561f9d12c5b0_0;
    %assign/vec4 v0x561f9d12e180_0, 0;
    %jmp T_8.87;
T_8.86 ;
    %load/vec4 v0x561f9d12c110_0;
    %nor/r;
    %load/vec4 v0x561f9d12c8c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.88, 8;
    %load/vec4 v0x561f9d12bf50_0;
    %assign/vec4 v0x561f9d12e180_0, 0;
T_8.88 ;
T_8.87 ;
T_8.77 ;
    %load/vec4 v0x561f9d12e6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.90, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12e240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12e6e0_0, 0;
    %jmp T_8.91;
T_8.90 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12e240_0, 0;
T_8.91 ;
    %load/vec4 v0x561f9d12d540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.92, 8;
    %load/vec4 v0x561f9d12c1b0_0;
    %assign/vec4 v0x561f9d12dcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12c8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12c110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d12d540_0, 0;
    %jmp T_8.93;
T_8.92 ;
    %load/vec4 v0x561f9d12c110_0;
    %load/vec4 v0x561f9d12c8c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.94, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d12d540_0, 0;
    %load/vec4 v0x561f9d12dd90_0;
    %assign/vec4 v0x561f9d12dcd0_0, 0;
    %jmp T_8.95;
T_8.94 ;
    %load/vec4 v0x561f9d12dd90_0;
    %assign/vec4 v0x561f9d12dcd0_0, 0;
T_8.95 ;
T_8.93 ;
    %load/vec4 v0x561f9d12c110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.96, 8;
    %load/vec4 v0x561f9d12dd90_0;
    %load/vec4 v0x561f9d12be90_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x561f9d12be90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x561f9d12c1b0_0, 0;
T_8.96 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f9d12e570_0, 0;
    %jmp T_8.75;
T_8.74 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561f9d12e570_0, 0;
T_8.75 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x561f9d0eb750;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9d130600_0, 0, 1;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x561f9d130600_0;
    %nor/r;
    %store/vec4 v0x561f9d130600_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x561f9d130600_0;
    %nor/r;
    %store/vec4 v0x561f9d130600_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 35 "$fatal", 32'sb00000000000000000000000000000010, "CPU Timed Out, Infinite Loop", P_0x561f9d0c93c0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x561f9d0eb750;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d130ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d1306a0_0, 0;
    %wait E_0x561f9d069a80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f9d130ee0_0, 0;
    %wait E_0x561f9d069a80;
    %delay 100, 0;
    %load/vec4 v0x561f9d130840_0;
    %load/vec4 v0x561f9d130a20_0;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 45 "$error" {0 0 0};
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f9d130ee0_0, 0;
    %wait E_0x561f9d069a80;
    %load/vec4 v0x561f9d130530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 50 "$display", "CPU signal active != 1 after reset" {0 0 0};
T_10.3 ;
T_10.4 ;
    %load/vec4 v0x561f9d130530_0;
    %flag_set/vec4 8;
    %jmp/0xz T_10.5, 8;
    %wait E_0x561f9d069a80;
    %load/vec4 v0x561f9d130840_0;
    %load/vec4 v0x561f9d130a20_0;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 3 55 "$error" {0 0 0};
T_10.7 ;
    %load/vec4 v0x561f9d130a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x561f9d130c00_0;
    %load/vec4 v0x561f9d1307a0_0;
    %cmp/ne;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 3 57 "$error" {0 0 0};
T_10.11 ;
T_10.8 ;
    %jmp T_10.4;
T_10.5 ;
    %load/vec4 v0x561f9d130dd0_0;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %vpi_call/w 3 66 "$fatal", 32'sb00000000000000000000000000000001, "Reference Outputs do not match Testbench Output: %d, %d", v0x561f9d130dd0_0, P_0x561f9d0c9380 {0 0 0};
T_10.12 ;
    %vpi_call/w 3 68 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "test/mips_cpu_harvard_tb.v";
    "test/mips_cpu_dMemory.v";
    "rtl//mips_cpu_harvard.v";
    "rtl//mips_cpu/mips_cpu_ALU.v";
    "rtl//mips_cpu/mips_cpu_regs.v";
    "rtl//mips_cpu/mips_cpu_hilo.v";
    "test/mips_cpu_iMemory.v";
