v {xschem version=3.4.5 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
L 4 1880 -510 2220 -510 {}
L 4 2220 -510 2220 -470 {}
L 4 1880 -470 2220 -470 {}
L 4 1880 -510 1880 -470 {}
L 4 2040 -510 2040 -470 {}
L 4 1880 -470 2220 -470 {}
L 4 2220 -470 2220 -430 {}
L 4 1880 -430 2220 -430 {}
L 4 1880 -470 1880 -430 {}
L 4 2040 -470 2040 -430 {}
L 4 1880 -430 2220 -430 {}
L 4 2220 -430 2220 -390 {}
L 4 1880 -390 2220 -390 {}
L 4 1880 -430 1880 -390 {}
L 4 2040 -430 2040 -390 {}
L 4 1880 -390 2220 -390 {}
L 4 2220 -390 2220 -350 {}
L 4 1880 -350 2220 -350 {}
L 4 1880 -390 1880 -350 {}
L 4 2040 -390 2040 -350 {}
L 4 1880 -350 2220 -350 {}
L 4 1880 -350 2220 -350 {}
L 4 2220 -350 2220 -310 {}
L 4 1880 -310 2220 -310 {}
L 4 1880 -350 1880 -310 {}
L 4 2040 -350 2040 -310 {}
L 4 1880 -310 2220 -310 {}
L 4 2220 -310 2220 -270 {}
L 4 1880 -270 2220 -270 {}
L 4 1880 -310 1880 -270 {}
L 4 2040 -310 2040 -270 {}
L 4 1880 -270 2220 -270 {}
L 4 2220 -270 2220 -230 {}
L 4 1880 -230 2220 -230 {}
L 4 1880 -270 1880 -230 {}
L 4 2040 -270 2040 -230 {}
L 4 1880 -230 2220 -230 {}
L 4 2220 -230 2220 -190 {}
L 4 1880 -190 2220 -190 {}
L 4 1880 -230 1880 -190 {}
L 4 2040 -230 2040 -190 {}
L 4 1880 -190 2220 -190 {}
L 4 2220 -190 2220 -150 {}
L 4 1880 -150 2220 -150 {}
L 4 1880 -190 1880 -150 {}
L 4 2040 -190 2040 -150 {}
L 4 1880 -150 2220 -150 {}
L 4 1880 -150 2220 -150 {}
L 4 2220 -150 2220 -110 {}
L 4 1880 -110 2220 -110 {}
L 4 1880 -150 1880 -110 {}
L 4 2040 -150 2040 -110 {}
L 4 1880 -110 1880 -70 {}
L 4 2220 -110 2220 -70 {}
L 4 1880 -70 2220 -70 {}
L 4 2040 -110 2040 -70 {}
L 4 1880 -70 1880 -30 {}
L 4 2220 -70 2220 -30 {}
L 4 2040 -70 2040 -30 {}
L 4 1880 -30 2220 -30 {}
L 4 1880 -30 1880 10 {}
L 4 1880 10 2220 10 {}
L 4 2220 -30 2220 10 {}
L 4 2040 -30 2040 10 {}
L 4 1880 10 1880 50 {}
L 4 1880 50 2220 50 {}
L 4 2040 10 2040 50 {}
L 4 2220 10 2220 50 {}
T {specifications tt 27 Cยบ degrees} 1690 -590 0 0 1 1 {}
T {UGBW} 1920 -500 0 0 0.4 0.4 {}
T {19Mhz} 2100 -500 0 0 0.4 0.4 {}
T {CMRR} 1920 -460 0 0 0.4 0.4 {}
T {86 db} 2100 -460 0 0 0.4 0.4 {}
T {dc gain} 1920 -420 0 0 0.4 0.4 {}
T {34 db} 2100 -420 0 0 0.4 0.4 {}
T {ICMR} 1920 -380 0 0 0.4 0.4 {}
T {} 2100 -380 0 0 0.4 0.4 {}
T {0 V - 1.4 V} 2080 -380 0 0 0.4 0.4 {}
T {OUTPUT range} 1890 -340 0 0 0.35 0.35 {}
T {} 2100 -340 0 0 0.4 0.4 {}
T {0.2 V - 1.6 V} 2070 -340 0 0 0.4 0.4 {}
T {phase margin} 1890 -300 0 0 0.4 0.4 {}
T {81ยบ} 2110 -300 0 0 0.4 0.4 {}
T {PSSR+} 1920 -260 0 0 0.4 0.4 {}
T {36 db} 2100 -260 0 0 0.4 0.4 {}
T {66 db} 2100 -220 0 0 0.4 0.4 {}
T {offset at 900mV} 1890 -180 0 0 0.3 0.3 {}
T {Power} 1930 -140 0 0 0.35 0.35 {}
T {PSSR-} 1920 -220 0 0 0.4 0.4 {}
T {4 mV} 2100 -180 0 0 0.4 0.4 {}
T {714 uW} 2100 -140 0 0 0.4 0.4 {}
T {VDD} 1930 -100 0 0 0.35 0.35 {}
T {1.8 V} 2100 -80 2 1 0.4 0.4 {}
T {Cp} 1930 -60 0 0 0.35 0.35 {}
T {3p F} 2100 -40 2 1 0.4 0.4 {}
T {CMRR1} 1920 -20 0 0 0.4 0.4 {}
T {53 dB} 2100 0 2 1 0.4 0.4 {}
T {linear offset} 1890 20 0 0 0.4 0.4 {}
T {-150 mV - 150 mV} 2040 40 2 1 0.4 0.4 {}
T {Based this paper:
A DIFFERENTIAL SUMMING AMPLIFIER FOR ANALOG VLSI SYSTEMS} 500 -1030 0 0 1 1 {}
N -530 -630 -460 -630 {
lab=VDD}
N -530 -590 -460 -590 {
lab=VSS}
N -530 -550 -460 -550 {
lab=VIN1-}
N -530 -510 -460 -510 {
lab=VIN1+}
N -530 -470 -460 -470 {
lab=VOUT}
N -530 -430 -460 -430 {
lab=VIN2-}
N -530 -390 -460 -390 {
lab=VIN2+}
N 280 -540 350 -540 {
lab=VDD}
N 280 -540 280 -500 {
lab=VDD}
N 320 -470 320 -390 {
lab=VB1}
N 280 -390 320 -390 {
lab=VB1}
N 280 -440 280 -190 {
lab=VB1}
N 280 30 350 30 {
lab=VSS}
N 280 -130 280 30 {
lab=VSS}
N 350 -540 990 -540 {
lab=VDD}
N 1340 -540 1340 -490 {
lab=VDD}
N 760 -540 760 -490 {
lab=VDD}
N 800 -460 950 -460 {
lab=VB1}
N 760 -430 760 -320 {
lab=VCFsdsd}
N 650 -320 760 -320 {
lab=VCFsdsd}
N 990 -540 1180 -540 {
lab=VDD}
N 950 -460 1140 -460 {
lab=VB1}
N 760 -320 870 -320 {
lab=VCFsdsd}
N 650 -290 870 -290 {
lab=VDD}
N 540 -290 610 -290 {
lab=VIN1-}
N 910 -290 980 -290 {
lab=VIN1+}
N 1180 -540 1340 -540 {
lab=VDD}
N 1140 -460 1300 -460 {
lab=VB1}
N 1340 -430 1340 -320 {
lab=#net1}
N 1230 -320 1340 -320 {
lab=#net1}
N 1340 -320 1450 -320 {
lab=#net1}
N 1230 -290 1450 -290 {
lab=VDD}
N 1120 -290 1190 -290 {
lab=VIN2-}
N 1490 -290 1560 -290 {
lab=VIN2+}
N 350 30 660 30 {
lab=VSS}
N 650 -260 650 -50 {
lab=VCF}
N 650 -50 650 -30 {
lab=VCF}
N 610 -60 610 -0 {
lab=VCF}
N 610 -60 650 -60 {
lab=VCF}
N 1230 -260 1230 -160 {
lab=VCF}
N 650 -160 1230 -160 {
lab=VCF}
N 490 -0 610 -0 {
lab=VCF}
N 450 -370 450 -30 {
lab=VC}
N 1450 -260 1450 -50 {
lab=VCFff}
N 660 30 1450 30 {
lab=VSS}
N 1450 -80 1490 -80 {
lab=VCFff}
N 1490 -80 1490 -20 {
lab=VCFff}
N 1490 -20 1610 -20 {
lab=VCFff}
N 1450 30 1650 30 {
lab=VSS}
N 1650 10 1650 30 {
lab=VSS}
N 870 -260 870 -180 {
lab=VCFff}
N 870 -180 1450 -180 {
lab=VCFff}
N 450 -540 450 -430 {
lab=VDD}
N 490 -400 490 -350 {
lab=VC}
N 450 -350 490 -350 {
lab=VC}
N 1650 -370 1650 -50 {
lab=VOUT}
N 490 -400 1610 -400 {
lab=VC}
N 1340 -540 1650 -540 {
lab=VDD}
N 1650 -540 1650 -430 {
lab=VDD}
N 1650 -430 1650 -400 {
lab=VDD}
N 650 -0 730 -0 {
lab=VSS}
N 730 -0 730 30 {
lab=VSS}
N 390 0 450 0 {
lab=VSS}
N 390 0 390 30 {
lab=VSS}
N 1390 -20 1450 -20 {
lab=VSS}
N 1390 -20 1390 30 {
lab=VSS}
N 1650 -20 1710 -20 {
lab=VSS}
N 1710 -20 1710 30 {
lab=VSS}
N 1650 30 1710 30 {
lab=VSS}
N 1450 10 1450 30 {
lab=VSS}
N 390 -400 450 -400 {
lab=VDD}
N 390 -450 390 -400 {
lab=VDD}
N 390 -450 440 -450 {
lab=VDD}
N 440 -450 450 -450 {
lab=VDD}
N 680 -460 760 -460 {
lab=VDD}
N 680 -540 680 -460 {
lab=VDD}
N 1340 -460 1440 -460 {
lab=VDD}
N 1440 -540 1440 -460 {
lab=VDD}
N 190 -470 280 -470 {
lab=VDD}
N 190 -540 190 -470 {
lab=VDD}
N 190 -540 280 -540 {
lab=VDD}
C {devices/iopin.sym} -530 -630 0 1 {name=p1 lab=VDD}
C {devices/lab_pin.sym} -460 -630 2 0 {name=p4 sig_type=std_logic lab=VDD}
C {devices/iopin.sym} -530 -590 0 1 {name=p6 lab=VSS}
C {devices/lab_pin.sym} -460 -590 2 0 {name=p7 sig_type=std_logic lab=VSS}
C {devices/iopin.sym} -530 -550 0 1 {name=p12 lab=VIN1-}
C {devices/lab_pin.sym} -460 -550 2 0 {name=p13 sig_type=std_logic lab=VIN1-}
C {devices/iopin.sym} -530 -510 0 1 {name=p17 lab=VIN1+}
C {devices/lab_pin.sym} -460 -510 2 0 {name=p18 sig_type=std_logic lab=VIN1+}
C {devices/iopin.sym} -530 -470 0 1 {name=p19 lab=VOUT}
C {devices/lab_pin.sym} -460 -470 2 0 {name=p20 sig_type=std_logic lab=VOUT}
C {devices/iopin.sym} -530 -430 0 1 {name=p2 lab=VIN2-}
C {devices/lab_pin.sym} -460 -430 2 0 {name=p3 sig_type=std_logic lab=VIN2-}
C {devices/iopin.sym} -530 -390 0 1 {name=p5 lab=VIN2+}
C {devices/lab_pin.sym} -460 -390 2 0 {name=p8 sig_type=std_logic lab=VIN2+}
C {isource.sym} 280 -160 0 0 {name=I0 value=15u}
C {devices/lab_pin.sym} 310 -540 1 0 {name=p9 sig_type=std_logic lab=VDD}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} 300 -470 0 1 {name=M1
L=1
W=3
nf=4 mult=2
model=pfet_01v8_lvt
spiceprefix=X
}
C {devices/lab_pin.sym} 330 30 1 0 {name=p10 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 320 -420 2 0 {name=p11 sig_type=std_logic lab=VB1}
C {devices/ngspice_get_value.sym} 190 -450 0 1 {name=r14 node=v(@m.$\{path\}xm1.msky130_fd_pr__pfet_01v8_lvt[vth])
descr="vth="}
C {devices/ngspice_get_value.sym} 190 -400 0 1 {name=r20 node=v(@m.$\{path\}xm1.msky130_fd_pr__pfet_01v8_lvt[vds])
descr="vds="}
C {devices/ngspice_get_value.sym} 160 -500 0 1 {name=r21 node=v(@m.$\{path\}xm1.msky130_fd_pr__pfet_01v8_lvt[vgs])
descr="vgs="}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} 780 -460 0 1 {name=M2
L=1
W=3
nf=4 mult=16
model=pfet_01v8_lvt
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} 1320 -460 0 0 {name=M3
L=1
W=3
nf=4 mult=16
model=pfet_01v8_lvt
spiceprefix=X
}
C {devices/lab_pin.sym} 1000 -460 3 0 {name=p14 sig_type=std_logic lab=VB1}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} 630 -290 0 0 {name=M4
L=2
W=4
nf=4 mult=4
model=pfet_01v8_lvt
spiceprefix=X
}
C {devices/lab_pin.sym} 760 -290 3 0 {name=p15 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 540 -290 2 1 {name=p16 sig_type=std_logic lab=VIN1-}
C {devices/lab_pin.sym} 980 -290 2 0 {name=p21 sig_type=std_logic lab=VIN1+}
C {devices/lab_pin.sym} 1340 -290 3 0 {name=p22 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1120 -290 2 1 {name=p23 sig_type=std_logic lab=VIN2-}
C {devices/lab_pin.sym} 1560 -290 2 0 {name=p24 sig_type=std_logic lab=VIN2+}
C {sky130_fd_pr/nfet_01v8_nf.sym} 630 0 0 0 {name=M8
L=2
W=1  
nf=4 mult=2
model=nfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8_nf.sym} 470 0 0 1 {name=M9
L=2
W=1
nf=4 mult=2
model=nfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8_nf.sym} 1470 -20 0 1 {name=M10
L=2
W=1
nf=4 mult=2
model=nfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8_nf.sym} 1630 -20 0 0 {name=M11
L=2
W=1 
nf=4 mult=2
model=nfet_01v8
spiceprefix=X
}
C {devices/lab_pin.sym} 1650 -270 2 0 {name=p25 sig_type=std_logic lab=VOUT}
C {devices/lab_pin.sym} 450 -230 2 1 {name=p26 sig_type=std_logic lab=VC}
C {devices/lab_pin.sym} 650 -210 2 1 {name=p27 sig_type=std_logic lab=VCF}
C {devices/lab_pin.sym} 1450 -220 2 1 {name=p28 sig_type=std_logic lab=VCFff}
C {devices/lab_pin.sym} 760 -370 2 1 {name=p29 sig_type=std_logic lab=VCFsdsd}
C {sky130_fd_pr/pfet_01v8_nf.sym} 470 -400 0 1 {name=M12
L=1
W=4
nf=4 mult=2
model=pfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8_nf.sym} 1630 -400 0 0 {name=M13
L=1
W=4
nf=4 mult=2
model=pfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} 1210 -290 0 0 {name=M5
L=2
W=4
nf=4 mult=4
model=pfet_01v8_lvt
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} 890 -290 0 1 {name=M6
L=2
W=4
nf=4 mult=4
model=pfet_01v8_lvt
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} 1470 -290 0 1 {name=M7
L=2
W=4
nf=4 mult=4
model=pfet_01v8_lvt
spiceprefix=X
}
C {devices/title-3.sym} 60 550 0 0 {name=l2 author="Vasco Luz" rev=1.0 lock=false}
