module TopModule (
    input  clk,
    input  reset,
    input  w,
    output z
);

    // Binary state encoding (3 bits)
    localparam A = 3'd0,
               B = 3'd1,
               C = 3'd2,
               D = 3'd3,
               E = 3'd4,
               F = 3'd5;

    reg [2:0] state, next_state;

    // State flip-flops with synchronous reset
    always @(posedge clk) begin
        if (reset)
            state <= A;
        else
            state <= next_state;
    end

    // Next state logic using a case statement for clarity and efficiency
    always @(*) begin
        case (state)
            A: next_state = w ? B : A;
            B: next_state = w ? C : D;
            C: next_state = w ? E : D;
            D: next_state = w ? F : A;
            E: next_state = w ? E : D;
            F: next_state = w ? C : D;
            default: next_state = A; // Defensive coding for unexpected states
        endcase
    end

    // Output is 1 when in states E or F
    assign z = (state == E) || (state == F);

endmodule