{"container_type": "Author", "filled": ["basics", "publications", "indices", "counts"], "scholar_id": "Yz6SL4wAAAAJ", "source": "AUTHOR_PROFILE_PAGE", "name": "Bizhao Shi", "url_picture": "https://scholar.googleusercontent.com/citations?view_op=view_photo&user=Yz6SL4wAAAAJ&citpid=1", "affiliation": "Peking University", "organization": 10725744176602846184, "interests": ["Computer Architecture", "Design Automation", "Neuromorphic Computing"], "email_domain": "@pku.edu.cn", "homepage": "https://github.com/shibizhao", "citedby": 135, "publications": {"Yz6SL4wAAAAJ:9yKSN-GCB0IC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "BlockGNN: Towards efficient GNN acceleration using block-circulant weight matrices", "pub_year": "2021"}, "filled": false, "author_pub_id": "Yz6SL4wAAAAJ:9yKSN-GCB0IC", "num_citations": 48, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5504789542695874621", "cites_id": ["5504789542695874621"]}, "Yz6SL4wAAAAJ:d1gkVwhDpl0C": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Winograd-Based Real-Time Super-Resolution System on FPGA", "pub_year": "2019"}, "filled": false, "author_pub_id": "Yz6SL4wAAAAJ:d1gkVwhDpl0C", "num_citations": 22, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17804448991237625270", "cites_id": ["17804448991237625270"]}, "Yz6SL4wAAAAJ:WF5omc3nYNoC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Efficient super-resolution system with block-wise hybridization and quantized winograd on fpga", "pub_year": "2023"}, "filled": false, "author_pub_id": "Yz6SL4wAAAAJ:WF5omc3nYNoC", "num_citations": 14, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13431568814633503040", "cites_id": ["13431568814633503040"]}, "Yz6SL4wAAAAJ:YsMSGLbcyi4C": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "2022 ICCAD CAD contest problem C: Microarchitecture design space exploration", "pub_year": "2022"}, "filled": false, "author_pub_id": "Yz6SL4wAAAAJ:YsMSGLbcyi4C", "num_citations": 10, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5227182789018945941", "cites_id": ["5227182789018945941"]}, "Yz6SL4wAAAAJ:_FxGoFyzp5QC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "PowerSyn: A logic synthesis framework with early power optimization", "pub_year": "2023"}, "filled": false, "author_pub_id": "Yz6SL4wAAAAJ:_FxGoFyzp5QC", "num_citations": 9, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8977455182645512085", "cites_id": ["8977455182645512085"]}, "Yz6SL4wAAAAJ:Tyk-4Ss8FVUC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Easymac: Design exploration-enabled multiplier-accumulator generator using a canonical architectural representation", "pub_year": "2022"}, "filled": false, "author_pub_id": "Yz6SL4wAAAAJ:Tyk-4Ss8FVUC", "num_citations": 9, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1489000819629482917", "cites_id": ["1489000819629482917"]}, "Yz6SL4wAAAAJ:8k81kl-MbHgC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Adaptive spatiotemporal neural networks through complementary hybridization", "pub_year": "2024"}, "filled": false, "author_pub_id": "Yz6SL4wAAAAJ:8k81kl-MbHgC", "num_citations": 7, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2621067332431851771", "cites_id": ["2621067332431851771"]}, "Yz6SL4wAAAAJ:ufrVoPGSRksC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "RF-SIFTER: Sifting signals at layer-0.5 to mitigate wideband cross-technology interference for IoT", "pub_year": "2023"}, "filled": false, "author_pub_id": "Yz6SL4wAAAAJ:ufrVoPGSRksC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2705192137226958847", "cites_id": ["2705192137226958847"]}, "Yz6SL4wAAAAJ:0EnyYjriUFMC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "WideSA: A High Array Utilization Mapping Scheme for Uniform Recurrences on ACAP", "pub_year": "2024"}, "filled": false, "author_pub_id": "Yz6SL4wAAAAJ:0EnyYjriUFMC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9056472252189733985,1085191700471082864", "cites_id": ["9056472252189733985", "1085191700471082864"]}, "Yz6SL4wAAAAJ:hqOjcs7Dif8C": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "BESWAC: boosting exact synthesis via wiser SAT solver call", "pub_year": "2024"}, "filled": false, "author_pub_id": "Yz6SL4wAAAAJ:hqOjcs7Dif8C", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5344017390416454348", "cites_id": ["5344017390416454348"]}, "Yz6SL4wAAAAJ:Y0pCki6q_DkC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Iccad cad contest 2022", "pub_year": "2022"}, "filled": false, "author_pub_id": "Yz6SL4wAAAAJ:Y0pCki6q_DkC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8707695058537707714", "cites_id": ["8707695058537707714"]}, "Yz6SL4wAAAAJ:kNdYIx-mwKoC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "MuSA: Multi-Sketch Accelerator with Hybrid Parallelism and Coalesced Memory Organization", "pub_year": "2024"}, "filled": false, "author_pub_id": "Yz6SL4wAAAAJ:kNdYIx-mwKoC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11703755940441534956", "cites_id": ["11703755940441534956"]}, "Yz6SL4wAAAAJ:5nxA0vEk-isC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "ImageMap: enabling efficient mapping from image processing DSL to CGRA", "pub_year": "2024"}, "filled": false, "author_pub_id": "Yz6SL4wAAAAJ:5nxA0vEk-isC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3333659257151613240", "cites_id": ["3333659257151613240"]}, "Yz6SL4wAAAAJ:3fE2CSJIrl8C": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "PT-Map: Efficient Program Transformation Optimization for CGRA Mapping", "pub_year": "2024"}, "filled": false, "author_pub_id": "Yz6SL4wAAAAJ:3fE2CSJIrl8C", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16276185744430650013", "cites_id": ["16276185744430650013"]}, "Yz6SL4wAAAAJ:UebtZRa9Y70C": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "F-TFM: Accelerating Total Focusing Method for Ultrasonic Array Imaging on FPGA", "pub_year": "2023"}, "filled": false, "author_pub_id": "Yz6SL4wAAAAJ:UebtZRa9Y70C", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1996739707031689956", "cites_id": ["1996739707031689956"]}, "Yz6SL4wAAAAJ:KlAtU1dfN6UC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "TACPlace: Ultrafast Thermal-Aware Chiplet Placement with Feasibility Seeking", "pub_year": "2025"}, "filled": false, "author_pub_id": "Yz6SL4wAAAAJ:KlAtU1dfN6UC", "num_citations": 0}, "Yz6SL4wAAAAJ:MXK_kJrjxJIC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "G2PM: Performance Modeling for ACAP Architecture with Dual-Tiered Graph Representation Learning", "pub_year": "2024"}, "filled": false, "author_pub_id": "Yz6SL4wAAAAJ:MXK_kJrjxJIC", "num_citations": 0}, "Yz6SL4wAAAAJ:roLk4NBRz8UC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Batch computing system and associated method", "pub_year": "2024"}, "filled": false, "author_pub_id": "Yz6SL4wAAAAJ:roLk4NBRz8UC", "num_citations": 0}, "Yz6SL4wAAAAJ:LkGwnXOMwfcC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Weave: Abstraction and Integration Flow for Accelerators of Generated Modules", "pub_year": "2023"}, "filled": false, "author_pub_id": "Yz6SL4wAAAAJ:LkGwnXOMwfcC", "num_citations": 0}, "Yz6SL4wAAAAJ:eQOLeE2rZwMC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Weave: Abstraction for Accelerator Integration of Generated Modules", "pub_year": "2023"}, "filled": false, "author_pub_id": "Yz6SL4wAAAAJ:eQOLeE2rZwMC", "num_citations": 0}}, "citedby5y": 135, "hindex": 7, "hindex5y": 7, "i10index": 4, "i10index5y": 4, "cites_per_year": {"2020": 1, "2021": 5, "2022": 18, "2023": 28, "2024": 45, "2025": 38}, "updated": "2025-10-31 08:33:02.175177"}