<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sparc › include › asm › ecc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>ecc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * ecc.h: Definitions and defines for the external cache/memory</span>
<span class="cm"> *        controller on the sun4m.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu)</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _SPARC_ECC_H</span>
<span class="cp">#define _SPARC_ECC_H</span>

<span class="cm">/* These registers are accessed through the SRMMU passthrough ASI 0x20 */</span>
<span class="cp">#define ECC_ENABLE     0x00000000       </span><span class="cm">/* ECC enable register */</span><span class="cp"></span>
<span class="cp">#define ECC_FSTATUS    0x00000008       </span><span class="cm">/* ECC fault status register */</span><span class="cp"></span>
<span class="cp">#define ECC_FADDR      0x00000010       </span><span class="cm">/* ECC fault address register */</span><span class="cp"></span>
<span class="cp">#define ECC_DIGNOSTIC  0x00000018       </span><span class="cm">/* ECC diagnostics register */</span><span class="cp"></span>
<span class="cp">#define ECC_MBAENAB    0x00000020       </span><span class="cm">/* MBus arbiter enable register */</span><span class="cp"></span>
<span class="cp">#define ECC_DMESG      0x00001000       </span><span class="cm">/* Diagnostic message passing area */</span><span class="cp"></span>

<span class="cm">/* ECC MBus Arbiter Enable register:</span>
<span class="cm"> *</span>
<span class="cm"> * ----------------------------------------</span>
<span class="cm"> * |              |SBUS|MOD3|MOD2|MOD1|RSV|</span>
<span class="cm"> * ----------------------------------------</span>
<span class="cm"> *  31           5   4   3    2    1    0</span>
<span class="cm"> *</span>
<span class="cm"> * SBUS: Enable MBus Arbiter on the SBus 0=off 1=on</span>
<span class="cm"> * MOD3: Enable MBus Arbiter on MBus module 3  0=off 1=on</span>
<span class="cm"> * MOD2: Enable MBus Arbiter on MBus module 2  0=off 1=on</span>
<span class="cm"> * MOD1: Enable MBus Arbiter on MBus module 1  0=off 1=on</span>
<span class="cm"> */</span>

<span class="cp">#define ECC_MBAE_SBUS     0x00000010</span>
<span class="cp">#define ECC_MBAE_MOD3     0x00000008</span>
<span class="cp">#define ECC_MBAE_MOD2     0x00000004</span>
<span class="cp">#define ECC_MBAE_MOD1     0x00000002 </span>

<span class="cm">/* ECC Fault Control Register layout:</span>
<span class="cm"> *</span>
<span class="cm"> * -----------------------------</span>
<span class="cm"> * |    RESV   | ECHECK | EINT |</span>
<span class="cm"> * -----------------------------</span>
<span class="cm"> *  31        2     1       0</span>
<span class="cm"> *</span>
<span class="cm"> * ECHECK:  Enable ECC checking.  0=off 1=on</span>
<span class="cm"> * EINT:  Enable Interrupts for correctable errors. 0=off 1=on</span>
<span class="cm"> */</span> 
<span class="cp">#define ECC_FCR_CHECK    0x00000002</span>
<span class="cp">#define ECC_FCR_INTENAB  0x00000001</span>

<span class="cm">/* ECC Fault Address Register Zero layout:</span>
<span class="cm"> *</span>
<span class="cm"> * -----------------------------------------------------</span>
<span class="cm"> * | MID | S | RSV |  VA   | BM |AT| C| SZ |TYP| PADDR |</span>
<span class="cm"> * -----------------------------------------------------</span>
<span class="cm"> *  31-28  27 26-22  21-14   13  12 11 10-8 7-4   3-0</span>
<span class="cm"> *</span>
<span class="cm"> * MID: ModuleID of the faulting processor. ie. who did it?</span>
<span class="cm"> * S: Supervisor/Privileged access? 0=no 1=yes</span>
<span class="cm"> * VA: Bits 19-12 of the virtual faulting address, these are the</span>
<span class="cm"> *     superset bits in the virtual cache and can be used for</span>
<span class="cm"> *     a flush operation if necessary.</span>
<span class="cm"> * BM: Boot mode? 0=no 1=yes  This is just like the SRMMU boot</span>
<span class="cm"> *     mode bit.</span>
<span class="cm"> * AT: Did this fault happen during an atomic instruction? 0=no</span>
<span class="cm"> *     1=yes.  This means either an &#39;ldstub&#39; or &#39;swap&#39; instruction</span>
<span class="cm"> *     was in progress (but not finished) when this fault happened.</span>
<span class="cm"> *     This indicated whether the bus was locked when the fault</span>
<span class="cm"> *     occurred.</span>
<span class="cm"> * C: Did the pte for this access indicate that it was cacheable?</span>
<span class="cm"> *    0=no 1=yes</span>
<span class="cm"> * SZ: The size of the transaction.</span>
<span class="cm"> * TYP: The transaction type.</span>
<span class="cm"> * PADDR: Bits 35-32 of the physical address for the fault.</span>
<span class="cm"> */</span>
<span class="cp">#define ECC_FADDR0_MIDMASK   0xf0000000</span>
<span class="cp">#define ECC_FADDR0_S         0x08000000</span>
<span class="cp">#define ECC_FADDR0_VADDR     0x003fc000</span>
<span class="cp">#define ECC_FADDR0_BMODE     0x00002000</span>
<span class="cp">#define ECC_FADDR0_ATOMIC    0x00001000</span>
<span class="cp">#define ECC_FADDR0_CACHE     0x00000800</span>
<span class="cp">#define ECC_FADDR0_SIZE      0x00000700</span>
<span class="cp">#define ECC_FADDR0_TYPE      0x000000f0</span>
<span class="cp">#define ECC_FADDR0_PADDR     0x0000000f</span>

<span class="cm">/* ECC Fault Address Register One layout:</span>
<span class="cm"> *</span>
<span class="cm"> * -------------------------------------</span>
<span class="cm"> * |          Physical Address 31-0    |</span>
<span class="cm"> * -------------------------------------</span>
<span class="cm"> *  31                               0</span>
<span class="cm"> *</span>
<span class="cm"> * You get the upper 4 bits of the physical address from the</span>
<span class="cm"> * PADDR field in ECC Fault Address Zero register.</span>
<span class="cm"> */</span>

<span class="cm">/* ECC Fault Status Register layout:</span>
<span class="cm"> *</span>
<span class="cm"> * ----------------------------------------------</span>
<span class="cm"> * | RESV|C2E|MULT|SYNDROME|DWORD|UNC|TIMEO|BS|C|</span>
<span class="cm"> * ----------------------------------------------</span>
<span class="cm"> *  31-18  17  16    15-8    7-4   3    2    1 0</span>
<span class="cm"> *</span>
<span class="cm"> * C2E: A C2 graphics error occurred. 0=no 1=yes (SS10 only)</span>
<span class="cm"> * MULT: Multiple errors occurred ;-O 0=no 1=prom_panic(yes)</span>
<span class="cm"> * SYNDROME: Controller is mentally unstable.</span>
<span class="cm"> * DWORD:</span>
<span class="cm"> * UNC: Uncorrectable error.  0=no 1=yes</span>
<span class="cm"> * TIMEO: Timeout occurred. 0=no 1=yes</span>
<span class="cm"> * BS: C2 graphics bad slot access. 0=no 1=yes (SS10 only)</span>
<span class="cm"> * C: Correctable error? 0=no 1=yes</span>
<span class="cm"> */</span>

<span class="cp">#define ECC_FSR_C2ERR    0x00020000</span>
<span class="cp">#define ECC_FSR_MULT     0x00010000</span>
<span class="cp">#define ECC_FSR_SYND     0x0000ff00</span>
<span class="cp">#define ECC_FSR_DWORD    0x000000f0</span>
<span class="cp">#define ECC_FSR_UNC      0x00000008</span>
<span class="cp">#define ECC_FSR_TIMEO    0x00000004</span>
<span class="cp">#define ECC_FSR_BADSLOT  0x00000002</span>
<span class="cp">#define ECC_FSR_C        0x00000001</span>

<span class="cp">#endif </span><span class="cm">/* !(_SPARC_ECC_H) */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
