-- VHDL for IBM SMS ALD page 12.60.06.1
-- Title: NO BRANCH CONDITIONS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/12/2020 10:41:12 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_60_06_1_NO_BRANCH_CONDITIONS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_OP_MOD_REG_1_BIT:	 in STD_LOGIC;
		PS_E_CH_NOT_READY:	 in STD_LOGIC;
		PS_OP_MOD_REG_2_BIT:	 in STD_LOGIC;
		PS_E_CH_BUSY:	 in STD_LOGIC;
		PS_OP_MOD_REG_4_BIT:	 in STD_LOGIC;
		PS_E_CH_CHECK:	 in STD_LOGIC;
		PS_OP_MOD_REG_8_BIT:	 in STD_LOGIC;
		PS_E_CH_CONDITION:	 in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE:	 in STD_LOGIC;
		PS_OP_MOD_REG_B_BIT:	 in STD_LOGIC;
		MS_E_CH_CORRECT_LENGTH_RECORD:	 in STD_LOGIC;
		PS_OP_MOD_REG_A_BIT:	 in STD_LOGIC;
		PS_E_CH_NO_TRANSFER_LATCH:	 in STD_LOGIC;
		PS_BRANCH_ON_STATUS_CH_1:	 in STD_LOGIC;
		PS_ONE_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_E_CH_OVLP_IN_PROCESS:	 in STD_LOGIC;
		PS_TWO_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_F_CH_OVLP_IN_PROCESS:	 in STD_LOGIC;
		PS_OP_MOD_SYM_FOR_I_O_STATUS:	 in STD_LOGIC;
		MS_SPECIAL_BRANCH_LATCH:	 in STD_LOGIC;
		MS_EXTERNAL_CND_NO_BRANCH:	 out STD_LOGIC;
		PS_OVERLAP_NO_BR_CND:	 out STD_LOGIC);
end ALD_12_60_06_1_NO_BRANCH_CONDITIONS;

architecture behavioral of ALD_12_60_06_1_NO_BRANCH_CONDITIONS is 

	signal OUT_4A_NoPin: STD_LOGIC;
	signal OUT_4B_NoPin: STD_LOGIC;
	signal OUT_2B_F: STD_LOGIC;
	signal OUT_4C_NoPin: STD_LOGIC;
	signal OUT_4D_NoPin: STD_LOGIC;
	signal OUT_2D_F: STD_LOGIC;
	signal OUT_4E_NoPin: STD_LOGIC;
	signal OUT_4F_NoPin: STD_LOGIC;
	signal OUT_2F_C: STD_LOGIC;
	signal OUT_4G_NoPin: STD_LOGIC;
	signal OUT_4H_NoPin: STD_LOGIC;
	signal OUT_2H_F: STD_LOGIC;
	signal OUT_4I_NoPin: STD_LOGIC;
	signal OUT_DOT_1B: STD_LOGIC;

begin

	OUT_4A_NoPin <= NOT(PS_OP_MOD_REG_1_BIT AND PS_E_CH_NOT_READY );
	OUT_4B_NoPin <= NOT(PS_OP_MOD_REG_2_BIT AND PS_E_CH_BUSY );
	OUT_2B_F <= NOT(OUT_4A_NoPin AND OUT_4B_NoPin AND OUT_4C_NoPin );
	OUT_4C_NoPin <= NOT(PS_OP_MOD_REG_4_BIT AND PS_E_CH_CHECK );
	OUT_4D_NoPin <= NOT(PS_OP_MOD_REG_8_BIT AND PS_E_CH_CONDITION );
	OUT_2D_F <= NOT(OUT_4D_NoPin AND OUT_4E_NoPin AND OUT_4F_NoPin );
	OUT_4E_NoPin <= NOT(PS_OP_MOD_REG_B_BIT AND MS_E_CH_CORRECT_LENGTH_RECORD );
	OUT_4F_NoPin <= NOT(PS_OP_MOD_REG_A_BIT AND PS_E_CH_NO_TRANSFER_LATCH );
	OUT_2F_C <= NOT(PS_LAST_INSN_RO_CYCLE AND PS_BRANCH_ON_STATUS_CH_1 );
	OUT_4G_NoPin <= NOT(PS_ONE_SYMBOL_OP_MODIFIER AND MS_E_CH_OVLP_IN_PROCESS );
	OUT_4H_NoPin <= NOT(PS_TWO_SYMBOL_OP_MODIFIER AND MS_F_CH_OVLP_IN_PROCESS );
	OUT_2H_F <= NOT(OUT_4G_NoPin AND OUT_4H_NoPin AND OUT_4I_NoPin );
	OUT_4I_NoPin <= NOT(PS_OP_MOD_SYM_FOR_I_O_STATUS AND MS_SPECIAL_BRANCH_LATCH );
	OUT_DOT_1B <= OUT_2B_F OR OUT_2D_F OR OUT_2F_C;

	PS_OVERLAP_NO_BR_CND <= OUT_2H_F;
	MS_EXTERNAL_CND_NO_BRANCH <= OUT_DOT_1B;


end;
