{
    "2021": [
        {
            "dblp_url": "https://dblp.uni-trier.de/db/journals/tches/tches2021.html",
            "journals_title": "IACR Transactions on Cryptographic Hardware and Embedded Systems, Volume 2021",
            "papers": [
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i1.1-24",
                    "title": "Compact Dilithium Implementations on Cortex-M3 and Cortex-M4",
                    "authors": "Denisa O. C. Greconici, Matthias J. Kannwischer, Amber Sprenkels",
                    "abstract": "We present implementations of the lattice-based digital signature scheme Dilithium for ARM Cortex-M3 and ARM Cortex-M4. Dilithium is one of the three signature finalists of the NIST post-quantum cryptography competition. As our Cortex-M4 target, we use the popular STM32F407-DISCOVERY development board. Compared to the previous speed records on the Cortex-M4 by Ravi, Gupta, Chattopadhyay, and Bhasin we speed up the key operations NTT and NTT−1 by 20% which together with other optimizations results in speedups of 7%, 15%, and 9% for Dilithium3 key generation, signing, and verification respectively. We also present the first constant-time Dilithium implementation on the Cortex-M3 and use the Arduino Due for benchmarks. For Dilithium3, we achieve on average 2 562 kilocycles for key generation, 10 667 kilocycles for signing, and 2 321 kilocycles for verification.Additionally, we present stack consumption optimizations applying to both our Cortex- M3 and Cortex-M4 implementation. Due to the iterative nature of the Dilithium signing algorithm, there is no optimal way to achieve the best speed and lowest stack consumption at the same time. We present three different strategies for the signing procedure which allow trading more stack and flash memory for faster speed or viceversa. Our implementation of Dilithium3 with the smallest memory footprint uses less than 12kB. As an additional output of this work, we present the first Cortex-M3 implementations of the key-encapsulation schemes NewHope and Kyber.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8725/8325"
                    },
                    "abstract_zh": "我们提出了ARM Cortex-M3和ARM Cortex-M4的基于格的数字签名方案Dilithium的实现。Dilithium是NIST后量子密码竞赛的三个签名决赛选手之一。作为我们的Cortex-M4目标，我们使用流行的STM32F407-DISCOVERY开发板。与Ravi、Gupta、Chattopadhyay和Bhasin之前在Cortex-M4上创下的速度记录相比，我们将关键操作NTT和NTT 1的速度提高了20%，再加上其他优化，二锂3密钥生成、签名和验证的速度分别提高了7%、15%和9%。我们还在Cortex-M3上展示了第一个恒定时间双锂实现，并使用Arduino Due作为基准。对于Dilithium3，我们平均实现了2 562千周期的密钥生成、10 667千周期的签名和2 321千周期的验证。此外，我们还提出了适用于我们的Cortex- M3和Cortex-M4实现的堆栈消耗优化。由于双锂签名算法的迭代性质，不存在同时实现最佳速度和最低堆栈消耗的最佳方式。我们为签名过程提出了三种不同的策略，允许用更多的堆栈和闪存来换取更快的速度，反之亦然。我们的Dilithium3实现占用的内存最少，不到12kB。作为这项工作的额外成果，我们展示了NewHope和Kyber的密钥封装方案的第一个皮质-M3实现。",
                    "title_zh": "Cortex-M3和Cortex-M4上的紧凑型双锂实施"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i1.25-55",
                    "title": "Ranking Loss: Maximizing the Success Rate in Deep Learning Side-Channel Analysis",
                    "authors": "Gabriel Zaid, Lilian Bossuet, François Dassance, Amaury Habrard, Alexandre Venelli",
                    "abstract": "The side-channel community recently investigated a new approach, based on deep learning, to significantly improve profiled attacks against embedded systems. Compared to template attacks, deep learning techniques can deal with protected implementations, such as masking or desynchronization, without substantial preprocessing. However, important issues are still open. One challenging problem is to adapt the methods classically used in the machine learning field (e.g. loss function, performance metrics) to the specific side-channel context in order to obtain optimal results. We propose a new loss function derived from the learning to rank approach that helps preventing approximation and estimation errors, induced by the classical cross-entropy loss. We theoretically demonstrate that this new function, called Ranking Loss (RkL), maximizes the success rate by minimizing the ranking error of the secret key in comparison with all other hypotheses. The resulting model converges towards the optimal distinguisher when considering the mutual information between the secret and the leakage. Consequently, the approximation error is prevented. Furthermore, the estimation error, induced by the cross-entropy, is reduced by up to 23%. When the ranking loss is used, the convergence towards the best solution is up to 23% faster than a model using the cross-entropy loss function. We validate our theoretical propositions on public datasets.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8726/8326"
                    },
                    "abstract_zh": "旁门左道社区最近研究了一种基于深度学习的新方法，以显著改善针对嵌入式系统的侧写攻击。与模板攻击相比，深度学习技术可以处理受保护的实现，如屏蔽或去同步，而无需大量的预处理。然而，一些重要问题仍然悬而未决。一个具有挑战性的问题是将机器学习领域中经典使用的方法(例如，损失函数、性能度量)适应于特定的侧信道环境，以便获得最佳结果。我们提出了一种新的损失函数，该函数来源于学习排序方法，有助于防止由经典交叉熵损失引起的近似和估计错误。我们从理论上证明了这个新函数，称为排序损失(RkL)，与所有其他假设相比，通过最小化密钥的排序误差来最大化成功率。当考虑秘密和泄漏之间的交互信息时，得到的模型收敛到最佳鉴别器。因此，防止了近似误差。此外，由交叉熵引起的估计误差减少了高达23%。当使用排序损失时，向最佳解决方案的收敛比使用交叉熵损失函数的模型快23%。我们在公共数据集上验证了我们的理论主张。",
                    "title_zh": "排名损失:深度学习侧通道分析成功率最大化"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i1.56-81",
                    "title": "Fill your Boots: Enhanced Embedded Bootloader Exploits via Fault Injection and Binary Analysis",
                    "authors": "Jan Van den Herrewegen, David F. Oswald, Flavio D. Garcia, Qais Temeiza",
                    "abstract": "The bootloader of an embedded microcontroller is responsible for guarding the device’s internal (flash) memory, enforcing read/write protection mechanisms. Fault injection techniques such as voltage or clock glitching have been proven successful in bypassing such protection for specific microcontrollers, but this often requires expensive equipment and/or exhaustive search of the fault parameters. When multiple glitches are required (e.g., when countermeasures are in place) this search becomes of exponential complexity and thus infeasible. Another challenge which makes embedded bootloaders notoriously hard to analyse is their lack of debugging capabilities.This paper proposes a grey-box approach that leverages binary analysis and advanced software exploitation techniques combined with voltage glitching to develop a powerful attack methodology against embedded bootloaders. We showcase our techniques with three real-world microcontrollers as case studies: 1) we combine static and on-chip dynamic analysis to enable a Return-Oriented Programming exploit on the bootloader of the NXP LPC microcontrollers; 2) we leverage on-chip dynamic analysis on the bootloader of the popular STM8 microcontrollers to constrain the glitch parameter search, achieving the first fully-documented multi-glitch attack on a real-world target; 3) we apply symbolic execution to precisely aim voltage glitches at target instructions based on the execution path in the bootloader of the Renesas 78K0 automotive microcontroller. For each case study, we show that using inexpensive, open-design equipment, we are able to efficiently breach the security of these microcontrollers and get full control of the protected memory, even when multiple glitches are required. Finally, we identify and elaborate on several vulnerable design patterns that should be avoided when implementing embedded bootloaders.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8727/8327"
                    },
                    "abstract_zh": "嵌入式微控制器的引导加载程序负责保护设备的内部(闪存)存储器，实施读/写保护机制。电压或时钟假信号等故障注入技术已被证明可以成功绕过特定微控制器的这种保护，但这通常需要昂贵的设备和/或对故障参数的彻底搜索。当需要多个假信号时(例如，当对策就位时)，这种搜索变得指数复杂，因此不可行。另一个让嵌入式引导加载程序难以分析的挑战是它们缺乏调试能力。本文提出了一种灰箱方法，利用二进制分析和高级软件开发技术结合电压毛刺来开发针对嵌入式引导加载器的强大攻击方法。我们以三个真实世界的微控制器作为案例研究展示我们的技术:1)我们结合静态和片内动态分析，在恩智浦LPC微控制器的引导加载程序上实现面向返回的编程利用；2)我们利用流行的STM8微控制器的引导加载程序上的片内动态分析来限制毛刺参数搜索，实现了对真实世界目标的第一次完整记录的多毛刺攻击；3)我们应用符号执行，根据瑞萨78K0汽车微控制器引导加载程序中的执行路径，将电压毛刺精确对准目标指令。对于每个案例研究，我们都表明，使用廉价的开放式设计设备，我们能够有效地突破这些微控制器的安全性，并完全控制受保护的存储器，即使需要多个故障。最后，我们确定并阐述了在实现嵌入式引导加载程序时应该避免的几种易受攻击的设计模式。",
                    "title_zh": "填补您的靴子:通过故障注入和二进制分析增强嵌入式引导加载程序利用"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i1.82-108",
                    "title": "Doppelganger Obfuscation - Exploring theDefensive and Offensive Aspects of Hardware Camouflaging",
                    "authors": "Max Hoffmann, Christof Paar",
                    "abstract": "Hardware obfuscation is widely used in practice to counteract reverse engineering. In recent years, low-level obfuscation via camouflaged gates has been increasingly discussed in the scientific community and industry. In contrast to classical high-level obfuscation, such gates result in recovery of an erroneous netlist. This technology has so far been regarded as a purely defensive tool. We show that low-level obfuscation is in fact a double-edged sword that can also enable stealthy malicious functionalities. In this work, we present Doppelganger, the first generic design-level obfuscation technique that is based on low-level camouflaging. Doppelganger obstructs central control modules of digital designs, e.g., Finite State Machines (FSMs) or bus controllers, resulting in two different design functionalities: an apparent one that is recovered during reverse engineering and the actual one that is executed during operation. Notably, both functionalities are under the designer’s control. In two case studies, we apply Doppelganger to a universal cryptographic coprocessor. First, we show the defensive capabilities by presenting the reverse engineer with a different mode of operation than the one that is actually executed at an area overhead of less than 0.6%. Then, for the first time, we demonstrate the considerable threat potential through low-level obfuscation. We show how an invisible, remotely exploitable key-leakage Trojan can be injected into the same cryptographic coprocessor just through obfuscation at an area overhead of mere 0.01%.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8728/8328"
                    },
                    "abstract_zh": "硬件混淆在实践中被广泛用于对抗逆向工程。近年来，通过伪装门的低级混淆已经在科学界和工业界得到越来越多的讨论。与经典的高级混淆相反，这种门导致错误网表的恢复。这项技术迄今为止一直被视为纯粹的防御工具。我们表明，低级混淆实际上是一把双刃剑，它也可以实现隐秘的恶意功能。在这项工作中，我们提出了重身幽灵，第一个通用的设计级混淆技术是基于低级伪装。重身幽灵阻碍数字设计的中央控制模块，例如有限状态机(FSM)或总线控制器，导致两种不同的设计功能:在逆向工程期间恢复的表面功能和在操作期间执行的实际功能。值得注意的是，两种功能都在设计者的控制之下。在两个案例研究中，我们将重身幽灵应用于通用密码协处理器。首先，我们通过向逆向工程师展示一种不同的操作模式来展示防御能力，这种操作模式与实际执行的操作模式相比，面积开销少于0.6%。然后，我们第一次通过低级别混淆展示了相当大的威胁潜力。我们展示了一个不可见的、可远程利用的密钥泄漏特洛伊木马如何通过混淆以仅0.01%的面积开销被注入到同一个加密协处理器中。",
                    "title_zh": "重身幽灵混淆-探索硬件伪装的防御和进攻方面"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i1.109-136",
                    "title": "The design of scalar AES Instruction Set Extensions for RISC-V",
                    "authors": "Ben Marshall, G. Richard Newell, Dan Page, Markku-Juhani O. Saarinen, Claire Wolf",
                    "abstract": "Secure, efficient execution of AES is an essential requirement on most computing platforms. Dedicated Instruction Set Extensions (ISEs) are often included for this purpose. RISC-V is a (relatively) new ISA that lacks such a standardised ISE. We survey the state-of-the-art industrial and academic ISEs for AES, implement and evaluate five different ISEs, one of which is novel. We recommend separate ISEs for 32 and 64-bit base architectures, with measured performance improvements for an AES-128 block encryption of 4× and 10× with a hardware cost of 1.1K and 8.2K gates respectively, when compared to a software-only implementation based on use of T-tables. We also explore how the proposed standard bit-manipulation extension to RISC-V can be harnessed for efficient implementation of AES-GCM. Our work supports the ongoing RISC-V cryptography extension standardisation process.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8729/8329"
                    },
                    "abstract_zh": "安全、高效地执行AES是大多数计算平台的基本要求。为此，通常包括专用指令集扩展(ise)。RISC-V是一个(相对)新的is a，它缺少这样一个标准化的ISE。我们调查了AES的最新工业和学术ise，实施并评估了五种不同的ise，其中一种是新颖的。我们推荐为32位和64位基础架构使用单独的ise，与基于使用T表的纯软件实现相比，AES-128块加密的4倍和10倍(硬件成本分别为1.1K和8.2K门)性能有所提高。我们还探讨了如何利用对RISC-V的标准位操作扩展来有效地实现AES-GCM。我们的工作支持正在进行的RISC-V密码术扩展标准化过程。",
                    "title_zh": "面向RISC-V的标量AES指令集扩展设计"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i1.137-168",
                    "title": "Rapidly Verifiable XMSS Signatures",
                    "authors": "Joppe W. Bos, Andreas Hülsing, Joost Renes, Christine van Vredendaal",
                    "abstract": "This work presents new speed records for XMSS (RFC 8391) signature verification on embedded devices. For this we make use of a probabilistic method recently proposed by Perin, Zambonin, Martins, Custódio, and Martina (PZMCM) at ISCC 2018, that changes the XMSS signing algorithm to search for fast verifiable signatures. We improve the method, ensuring that the added signing cost for the search is independent of the message length. We provide a statistical analysis of the resulting verification speed and support it by experiments. We present a record setting RFC compliant implementation of XMSS verification on the ARM Cortex-M4. At a signing time of about one minute on a general purpose CPU, we create signatures that are verified about 1.44 times faster than traditionally generated signatures. Adding further implementation optimizations to the verification algorithm we reduce verification time by over a factor two from 13.85 million to 6.56 million cycles. In contrast to previous works, we provide a detailed security analysis of the resulting signature scheme under classical and quantum attacks that justifies our selection of parameters. On the way, we fill a gap in the security analysis of XMSS as described in RFC 8391 proving that the modified message hashing in the RFC does indeed mitigate multi-target attacks. This was not shown before and might be of independent interest.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8730/8330"
                    },
                    "abstract_zh": "这项工作为嵌入式设备上的XMSS (RFC 8391)签名验证提供了新的速度记录。为此，我们利用了最近由Perin、Zambonin、Martins、Custódio和Martina (PZMCM)在ISCC 2018上提出的概率方法，该方法改变了XMSS签名算法，以搜索快速可验证的签名。我们改进了这种方法，确保搜索增加的签名成本与消息长度无关。我们提供了一个结果验证速度的统计分析，并支持它的实验。我们在ARM Cortex-M4上展示了XMSS验证的记录设置RFC兼容实现。在通用CPU上，签名时间约为一分钟，我们创建的签名验证速度比传统生成的签名快1.44倍。通过对验证算法进行进一步的实施优化，我们将验证时间减少了一倍多，从1385万个周期减少到656万个周期。与以前的工作相比，我们提供了一个在经典和量子攻击下的结果签名方案的详细的安全性分析，证明了我们的参数选择。在这一过程中，我们填补了RFC 8391中描述的XMSS安全性分析中的一个空白，证明了RFC中修改的消息散列法确实减轻了多目标攻击。这是以前没有显示的，可能是独立的利益。",
                    "title_zh": "可快速验证的XMSS签名"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i1.169-191",
                    "title": "DAPA: Differential Analysis aided Power Attack on (Non-) Linear Feedback Shift Registers",
                    "authors": "Siang Meng Sim, Dirmanto Jap, Shivam Bhasin",
                    "abstract": "Differential power analysis (DPA) is a form of side-channel analysis (SCA) that performs statistical analysis on the power traces of cryptographic computations. DPA is applicable to many cryptographic primitives, including block ciphers, stream ciphers and even hash-based message authentication code (HMAC). At COSADE 2017, Dobraunig et al. presented a DPA on the fresh re-keying scheme Keymill to extract the bit relations of neighbouring bits in its shift registers, reducing the internal state guessing space from 128 to 4 bits. In this work, we generalise their methodology and combine with differential analysis, we called it differential analysis aided power attack (DAPA), to uncover more bit relations and take into account the linear or non-linear functions that feedback to the shift registers (i.e. LFSRs or NLFSRs). Next, we apply our DAPA on LR-Keymill, the improved version of Keymill designed to resist the aforementioned DPA, and breaks its 67.9-bit security claim with a 4-bit internal state guessing. We experimentally verified our analysis. In addition, we improve the previous DPA on Keymill by halving the amount of data resources needed for the attack. We also applied our DAPA to Trivium, a hardware-oriented stream cipher from the eSTREAM portfolio and reduces the key guessing space from 80 to 14 bits.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8731/8331"
                    },
                    "abstract_zh": "差分功耗分析(DPA)是边信道分析(SCA)的一种形式，它对加密计算的功耗跟踪执行统计分析。DPA适用于许多密码原语，包括分组密码、流密码，甚至基于哈希的消息认证码(HMAC)。在COSADE 2017上，Dobraunig等人展示了一种基于新鲜密钥更新方案Keymill的DPA，用于提取其移位寄存器中相邻位的位关系，将内部状态猜测空间从128位减少到4位。在这项工作中，我们概括了他们的方法，并结合差分分析，我们称之为差分分析辅助功耗攻击(DAPA)，以揭示更多的位关系，并考虑反馈到移位寄存器的线性或非线性函数(即LFSRs或NLFSRs)。接下来，我们在LR-Keymill上应用我们的DAPA，这是Keymill的改进版本，旨在抵抗上述DPA，并使用4位内部状态猜测来破解其67.9位安全声明。我们通过实验验证了我们的分析。此外，我们通过将攻击所需的数据资源量减半来改进Keymill上以前的DPA。我们还将我们的DAPA应用于Trivium，这是一种来自eSTREAM产品组合的面向硬件的流密码，并将密钥猜测空间从80位减少到14位。",
                    "title_zh": "DAPA:差分分析辅助对(非线性)反馈移位寄存器的功耗攻击"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i1.192-216",
                    "title": "Fault Injection as an Oscilloscope: Fault Correlation Analysis",
                    "authors": "Albert Spruyt, Alyssa Milburn, Lukasz Chmielewski",
                    "abstract": "Fault Injection (FI) attacks have become a practical threat to modern cryptographic implementations. Such attacks have recently focused more on exploitation of implementation-centric and device-specific properties of the faults. In this paper, we consider the parallel between SCA attacks and FI attacks; specifically, that many FI attacks rely on the data-dependency of activation and propagation of a fault, and SCA attacks similarly rely on data-dependent power usage. In fact, these are so closely related that we show that existing SCA attacks can be directly applied in a purely FI setting, by translating power FI results to generate FI ‘probability traces’ as an analogue of power traces. We impose only the requirements of the equivalent SCA attack (e.g., knowledge of the input plaintext for CPA on the first round), along with a way to observe the status of the target (whether or not it has failed and been “muted” after a fault). We also analyse existing attacks such as Fault Template Analysis in the light of this parallel, and discuss the limitations of our methodology. To demonstrate that our attacks are practical, we first show that SPA can be used to recover RSA private exponents using FI attacks. Subsequently, we show the generic nature of our attacks by performing DPA on AES after applying FI attacks to several different targets (with AVR, 32-bit ARM and RISC-V CPUs), using different software on each target, and do so with a low-cost (i.e., less than $50) power fault injection setup. We call this technique Fault Correlation Analysis (FCA), since we perform CPA on fault probability traces. To show that this technique is not limited to software, we also present FCA results against the hardware AES engine supported by one of our targets. Our results show that even without access to the ciphertext (e.g., where an FI redundancy countermeasure is in place, or where ciphertext is simply not exposed to an attacker in any circumstance) and in the presence of light jitter, FCA attacks can successfully recover keys on each of these targets.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8732/8332"
                    },
                    "abstract_zh": "故障注入(FI)攻击已经成为现代密码实现的实际威胁。最近，这种攻击更多地集中在利用以实现为中心和特定于设备的故障属性。在本文中，我们考虑了SCA攻击和FI攻击之间的并行性；具体来说，许多FI攻击依赖于故障的激活和传播的数据依赖性，而SCA攻击同样依赖于数据依赖性的功率使用。事实上，这些是如此密切相关，我们表明，现有的SCA攻击可以直接应用在一个纯粹的FI设置中，通过翻译功率FI结果来生成FI“概率跟踪”，作为功率跟踪的模拟。我们只强加等价的SCA攻击的要求(例如，第一轮CPA的输入明文的知识)，以及观察目标状态的方法(它是否已经失败以及在故障之后是否被“静音”)。我们还分析了现有的攻击，如故障模板分析，根据这种平行，并讨论了我们的方法的局限性。为了证明我们的攻击是可行的，我们首先表明SPA可以用来恢复使用FI攻击的RSA私有指数。随后，我们通过对几个不同的目标(使用AVR、32位ARM和RISC-V CPU)应用FI攻击，在每个目标上使用不同的软件，并使用低成本(即低于50美元)的电源故障注入设置，对AES执行DPA，来展示我们的攻击的一般性质。我们称这种技术为故障相关性分析(FCA ),因为我们对故障概率轨迹执行CPA。为了说明这种技术并不局限于软件，我们还展示了我们的一个目标所支持的硬件AES引擎的FCA结果。我们的结果表明，即使没有对密文的访问(例如，在有FI冗余对策的地方，或者在任何情况下密文都不会暴露给攻击者)，并且存在轻微抖动，FCA攻击也可以成功地恢复这些目标上的密钥。",
                    "title_zh": "作为示波器的故障注入:故障相关性分析"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i1.217-238",
                    "title": "Polynomial Multiplication in NTRU Prime Comparison of Optimization Strategies on Cortex-M4",
                    "authors": "Erdem Alkim, Dean Yun-Li Cheng, Chi-Ming Marvin Chung, Hülya Evkan, Leo Wei-Lun Huang, Vincent Hwang, Ching-Lin Trista Li, Ruben Niederhagen, Cheng-Jhih Shih, Julian Wälde, Bo-Yin Yang",
                    "abstract": "This paper proposes two different methods to perform NTT-based polynomial multiplication in polynomial rings that do not naturally support such a multiplication. We demonstrate these methods on the NTRU Prime key-encapsulation mechanism (KEM) proposed by Bernstein, Chuengsatiansup, Lange, and Vredendaal, which uses a polynomial ring that is, by design, not amenable to use with NTT. One of our approaches is using Good’s trick and focuses on speed and supporting more than one parameter set with a single implementation. The other approach is using a mixed radix NTT and focuses on the use of smaller multipliers and less memory. On a ARM Cortex-M4 microcontroller, we show that our three NTT-based implementations, one based on Good’s trick and two mixed radix NTTs, provide between 32% and 17% faster polynomial multiplication. For the parameter-set ntrulpr761, this results in between 16% and 9% faster total operations (sum of key generation, encapsulation, and decapsulation) and requires between 15% and 39% less memory than the current state-of-the-art NTRU Prime implementation on this platform, which is using Toom-Cook-based polynomial multiplication.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8733/8333"
                    },
                    "abstract_zh": "本文提出了两种不同的方法来执行多项式环中基于NTT的多项式乘法，这些多项式环本身不支持这种乘法。我们在由Bernstein，Chuengsatiansup，Lange和Vredendaal提出的NTRU素数密钥封装机制(KEM)上演示了这些方法，该机制使用了一个多项式环，该环在设计上不适用于NTT。我们的方法之一是使用Good的技巧，专注于速度，并通过单个实现支持多个参数集。另一种方法是使用混合基数NTT，重点是使用较小的乘法器和较少的内存。在ARM Cortex-M4微控制器上，我们展示了我们的三个基于NTT的实现，一个基于Good's trick，两个基于混合基数ntt，多项式乘法的速度提高了32%到17%。对于参数集ntrulpr761，这使得总运算速度(密钥生成、封装和解封装的总和)提高了16%至9%,所需内存比该平台上当前最先进的NTRU素数实现(使用基于Toom-Cook的多项式乘法)减少了15%至39%。",
                    "title_zh": "NTRU素数中的多项式乘法Cortex-M4优化策略比较"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i1.239-278",
                    "title": "The Area-Latency Symbiosis: Towards Improved Serial Encryption Circuits",
                    "authors": "Fatih Balli, Andrea Caforio, Subhadeep Banik",
                    "abstract": "The bit-sliding paper of Jean et al. (CHES 2017) showed that the smallestsize circuit for SPN based block ciphers such as AES, SKINNY and PRESENT can be achieved via bit-serial implementations. Their technique decreases the bit size of the datapath and naturally leads to a significant loss in latency (as well as the maximum throughput). Their designs complete a single round of the encryption in 168 (resp. 68) clock cycles for 128 (resp. 64) bit blocks. A follow-up work by Banik et al. (FSE 2020) introduced the swap-and-rotate technique that both eliminates this loss in latency and achieves even smaller footprints. In this paper, we extend these results on bit-serial implementations all the way to four authenticated encryption schemes from NIST LWC. Our first focus is to decrease latency and improve throughput with the use of the swap-and-rotate technique. Our block cipher implementations have the most efficient round operations in the sense that a round function of an n-bit block cipher is computed in exactly n clock cycles. This leads to implementations that are similar in size to the state of the art, but have much lower latency (savings up to 20 percent). We then extend our technique to 4and 8-bit implementations. Although these results are promising, block ciphers themselves are not end-user primitives, as they need to be used in conjunction with a mode of operation. Hence, in the second part of the paper, we use our serial block ciphers to bootstrap four active NIST authenticated encryption candidates: SUNDAE-GIFT, Romulus, SAEAES and SKINNY-AEAD. In the wake of this effort, we provide the smallest block-cipher-based authenticated encryption circuits known in the literature so far.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8734/8334"
                    },
                    "abstract_zh": "Jean等人的位滑动论文(CHES 2017)表明，基于SPN的分组密码(如AES、SKINNY和PRESENT)的最小尺寸电路可以通过位串行实现来实现。他们的技术减少了数据路径的位大小，自然导致延迟(以及最大吞吐量)的显著损失。他们的设计在168年内完成了一轮加密。68)时钟周期为128(分别为。64)位块。Banik等人(FSE 2020)的后续工作引入了交换和旋转技术，既消除了延迟损失，又实现了更小的占用空间。在本文中，我们将这些关于位串行实现的结果一直推广到NIST·LWC的四个认证加密方案。我们的第一个重点是通过使用交换轮换技术来减少延迟和提高吞吐量。我们的分组密码实现具有最有效的循环操作，因为n位分组密码的循环函数是在恰好n个时钟周期内计算的。这导致实现在规模上类似于现有技术，但具有更低的延迟(节省高达20%)。然后，我们将我们的技术扩展到4位和8位实现。虽然这些结果很有希望，但分组密码本身并不是最终用户的基本密码，因为它们需要与一种操作模式结合使用。因此，在论文的第二部分，我们使用我们的序列分组密码来引导四个主动NIST认证加密候选:SUNDAE-GIFT，Romulus，SAEAES和SKINNY-AEAD。在这一努力之后，我们提供了迄今为止文献中已知的最小的基于分组密码的认证加密电路。",
                    "title_zh": "面积-延迟共生:改进串行加密电路"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i1.279-304",
                    "title": "Side-Channel Analysis of the Xilinx Zynq UltraScale+ Encryption Engine",
                    "authors": "Benjamin Hettwer, Sebastien Leger, Daniel Fennes, Stefan Gehrer, Tim Güneysu",
                    "abstract": "The Xilinx Zynq UltraScale+ (ZU+) is a powerful and flexible System-onChip (SoC) computing platform for next generation applications such as autonomous driving or industrial Internet-of-Things (IoT) based on 16 nm production technology. The devices are equipped with a secure boot mechanism in order to provide confidentiality, integrity, and authenticity of the configuration files that are loaded during power-up. This includes a dedicated encryption engine which features a protocol-based countermeasure against passive Side-Channel Attacks (SCAs) called key rolling. The mechanism ensures that the same key is used only for a certain number of data blocks that has to be defined by the user. However, a suitable choice for the key rolling parameter depends on the power leakage behavior of the chip and is not published by the manufacturer. To close this gap, this paper presents the first publicly known side-channel analysis of the ZU+ encryption unit. We conduct a black-box reverse engineering of the internal hardware architecture of the encryption engine using Electromagnetic (EM) measurements from a decoupling capacitor of the power supply. Then, we illustrate a sophisticated methodology that involves the first five rounds of an AES encryption to attack the 256-bit secret key. We apply the elaborated attack strategy using several new Deep Learning (DL)-based evaluation methods for cryptographic implementations. Even though we are unable to recover all bytes of the secret key, the experimental results still allow us to provide concrete recommendations for the key rolling parameter under realistic conditions. This eventually helps to configure the secure boot mechanism of the ZU+ and similar devices appropriately.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8735/8335"
                    },
                    "abstract_zh": "Xilinx Zynq UltraScale+ (ZU+)是一款强大而灵活的片上系统(SoC)计算平台，适用于基于16纳米生产技术的下一代应用，如自动驾驶或工业物联网(IoT)。这些设备配备了安全引导机制，以便为上电时加载的配置文件提供机密性、完整性和真实性。这包括一个专用的加密引擎，它具有一种基于协议的对抗被动侧信道攻击(SCA)的对策，称为密钥滚动。该机制确保相同的密钥仅用于必须由用户定义的特定数量的数据块。然而，关键滚动参数的合适选择取决于芯片的功率泄漏行为，并且不由制造商公布。为了填补这一空白，本文首次公开了ZU+加密单元的侧信道分析。我们使用来自电源去耦电容的电磁(EM)测量值，对加密引擎的内部硬件架构进行黑盒逆向工程。然后，我们举例说明了一种复杂的方法，该方法涉及AES加密的前五轮来攻击256位密钥。我们使用几种新的基于深度学习(DL)的加密实现评估方法来应用精心设计的攻击策略。即使我们不能恢复密钥的所有字节，实验结果仍然允许我们在现实条件下提供密钥滚动参数的具体建议。这最终有助于适当地配置ZU+和类似设备的安全引导机制。",
                    "title_zh": "Xilinx Zynq UltraScale+加密引擎的旁路分析"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i1.305-342",
                    "title": "Re-Consolidating First-Order Masking Schemes Nullifying Fresh Randomness",
                    "authors": "Aein Rezaei Shahmirzadi, Amir Moradi",
                    "abstract": "Application of masking, known as the most robust and reliable countermeasure to side-channel analysis attacks, on various cryptographic algorithms has dedicated a lion’s share of research to itself. The difficulty originates from the fact that the overhead of application of such an algorithmic-level countermeasure might not be affordable. This includes the areaand latency overheads as well as the amount of fresh randomness required to fulfill the security properties of the resulting design. There are already techniques applicable in hardware platforms which consider glitches into account. Among them, classical threshold implementations force the designers to use at least three shares in the underlying masking. The other schemes, which can deal with two shares, often necessitates the use of fresh randomness. Here, in this work, we present a technique allowing us to use two shares to realize the first-order glitch-extended probing secure masked realization of several functions including the Sbox of Midori, PRESENT, PRINCE, and AES ciphers without any fresh randomness.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8736/8336"
                    },
                    "abstract_zh": "掩蔽被认为是对抗旁路分析攻击的最强大和最可靠的手段，在各种密码算法上的应用已经为其本身投入了很大一部分研究。困难源于这样一个事实，即应用这种算法级对策的开销可能是负担不起的。这包括面积和延迟开销，以及满足最终设计的安全属性所需的新随机性的数量。已经有适用于硬件平台的技术考虑到了故障。其中，经典的阈值实现迫使设计者在底层屏蔽中使用至少三个份额。其他方案，可以处理两个份额，经常需要使用新的随机性。在本文中，我们提出了一种技术，允许我们使用两部分来实现几个函数的一阶毛刺扩展探测安全屏蔽实现，包括美岛莉、present、PRINCE和AES密码的Sbox，而没有任何新的随机性。",
                    "title_zh": "重新巩固一阶掩蔽方案，消除新的随机性"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i1.343-372",
                    "title": "Keep it Unsupervised: Horizontal Attacks Meet Deep Learning",
                    "authors": "Guilherme Perin, Lukasz Chmielewski, Lejla Batina, Stjepan Picek",
                    "abstract": "To mitigate side-channel attacks, real-world implementations of public-key cryptosystems adopt state-of-the-art countermeasures based on randomization of the private or ephemeral keys. Usually, for each private key operation, a “scalar blinding” is performed using 32 or 64 randomly generated bits. Nevertheless, horizontal attacks based on a single trace still pose serious threats to protected ECC or RSA implementations. If the secrets learned through a single-trace attack contain too many wrong (or noisy) bits, the cryptanalysis methods for recovering remaining bits become impractical due to time and computational constraints. This paper proposes a deep learning-based framework to iteratively correct partially correct private keys resulting from a clustering-based horizontal attack. By testing the trained network on scalar multiplication (or exponentiation) traces, we demonstrate that a deep neural network can significantly reduce the number of wrong bits from randomized scalars (or exponents).When a simple horizontal attack can recover around 52% of attacked multiple private key bits, the proposed iterative framework improves the private key accuracy to above 90% on average and to 100% for at least one of the attacked keys. Our attack model remains fully unsupervised and excludes the need to know where the error or noisy bits are located in each separate randomized private key.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8737/8337"
                    },
                    "abstract_zh": "为了减少旁道攻击，公钥密码系统的实际实现采用了基于私钥或临时密钥随机化的最新对策。通常，对于每个私钥操作，使用32或64个随机生成的位来执行“标量隐蔽”。然而，基于单个轨迹的水平攻击仍然对受保护的ECC或RSA实现构成严重威胁。如果通过单轨迹攻击获得的秘密包含太多错误(或噪声)比特，则由于时间和计算限制，恢复剩余比特的密码分析方法变得不切实际。本文提出了一种基于深度学习的框架，用于迭代纠正由基于聚类的水平攻击导致的部分正确的私钥。通过在标量乘法(或指数)轨迹上测试训练的网络，我们证明了深度神经网络可以显著减少来自随机化标量(或指数)的错误位的数量。当简单的水平攻击可以恢复大约52%的被攻击的多个私钥位时，所提出的迭代框架将私钥准确度平均提高到90%以上，并且对于至少一个被攻击的密钥提高到100%。我们的攻击模型保持完全不受监督，并且不需要知道错误或噪声位在每个单独的随机私钥中的位置。",
                    "title_zh": "让它不受监督:水平攻击遇到深度学习"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i1.373-401",
                    "title": "Exploring Crypto-Physical Dark Matter and Learning with Physical Rounding Towards Secure and Efficient Fresh Re-Keying",
                    "authors": "Sébastien Duval, Pierrick Méaux, Charles Momin, François-Xavier Standaert",
                    "abstract": "State-of-the-art re-keying schemes can be viewed as a tradeoff between efficient but heuristic solutions based on binary field multiplications, that are only secure if implemented with a sufficient amount of noise, and formal but more expensive solutions based on weak pseudorandom functions, that remain secure if the adversary accesses their output in full. Recent results on “crypto dark matter” (TCC 2018) suggest that low-complexity pseudorandom functions can be obtained by mixing linear functions over different small moduli. In this paper, we conjecture that by mixing some matrix multiplications in a prime field with a physical mapping similar to the leakage functions exploited in side-channel analysis, we can build efficient re-keying schemes based on “crypto-physical dark matter”, that remain secure against an adversary who can access noise-free measurements. We provide first analyzes of the security and implementation properties that such schemes provide. Precisely, we first show that they are more secure than the initial (heuristic) proposal by Medwed et al. (AFRICACRYPT 2010). For example, they can resist attacks put forward by Belaid et al. (ASIACRYPT 2014), satisfy some relevant cryptographic properties and can be connected to a “Learning with Physical Rounding” problem that shares some similarities with standard learning problems. We next show that they are significantly more efficient than the weak pseudorandom function proposed by Dziembowski et al. (CRYPTO 2016), by exhibiting hardware implementation results.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8738/8338"
                    },
                    "abstract_zh": "现有技术的密钥更新方案可以被看作是基于二进制域乘法的高效但启发式的解决方案和基于弱伪随机函数的正式但更昂贵的解决方案之间的折衷，前者仅在用足够量的噪声实现时才是安全的，后者在对手完全访问其输出时仍然是安全的。最近关于“加密暗物质”(TCC 2018)的结果表明，通过在不同的小模数上混合线性函数，可以获得低复杂度的伪随机函数。在本文中，我们推测，通过将素数域中的一些矩阵乘法与类似于边信道分析中利用的泄漏函数的物理映射相混合，我们可以基于“秘密物理暗物质”构建有效的密钥更新方案，该方案在对抗可以访问无噪声测量的对手时仍然是安全的。我们首先分析这些方案提供的安全性和实现特性。确切地说，我们首先表明它们比Medwed等人(AFRICACRYPT 2010)的初始(启发式)建议更安全。例如，它们可以抵抗Belaid等人(ASIACRYPT 2014)提出的攻击，满足一些相关的密码特性，并可以连接到与标准学习问题有一些相似之处的“物理舍入学习”问题。接下来，我们通过展示硬件实现结果，表明它们明显比Dziembowski等人(CRYPTO 2016)提出的弱伪随机函数更有效。",
                    "title_zh": "探索秘密物理暗物质和学习物理四舍五入走向安全和有效的新密钥"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i1.402-425",
                    "title": "Fixslicing AES-like Ciphers New bitsliced AES speed records on ARM-Cortex M and RISC-V",
                    "authors": "Alexandre Adomnicai, Thomas Peyrin",
                    "abstract": "The fixslicing implementation strategy was originally introduced as a new representation for the hardware-oriented GIFT block cipher to achieve very efficient software constant-time implementations. In this article, we show that the fundamental idea underlying the fixslicing technique is not of interest only for GIFT, but can be applied to other ciphers as well. Especially, we study the benefits of fixslicing in the case of AES and show that it allows to reduce by 41% the amount of operations required by the linear layer when compared to the current fastest bitsliced implementation on 32-bit platforms. Overall, we report that fixsliced AES-128 allows to reach 83 and 98 cycles per byte on ARM Cortex-M and E31 RISC-V processors respectively (assuming pre-computed round keys), improving the previous records on those platforms by 17% and 20%. In order to highlight that our work also directly improves masked implementations that rely on bitslicing, we report implementation results when integrating first-order masking that outperform by 12% the fastest results reported in the literature on ARM Cortex-M4. Finally, we demonstrate the genericity of the fixslicing technique for AES-like designs by applying it to the Skinny-128 tweakable block ciphers.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8739/8339"
                    },
                    "abstract_zh": "fixslicing实现策略最初是作为面向硬件的GIFT分组密码的新表示引入的，以实现非常高效的软件常数时间实现。在本文中，我们展示了fixslicing技术背后的基本思想不仅仅对GIFT有意义，还可以应用于其他密码。特别是，我们研究了固定切片在AES情况下的优势，并表明与32位平台上当前最快的位切片实现相比，它允许将线性层所需的操作量减少41%。总的来说，我们报告说，fixsliced AES-128允许在ARM Cortex-M和E31 RISC-V处理器上分别达到每字节83和98个周期(假设预先计算的轮密钥)，将这些平台上的先前记录提高了17%和20%。为了强调我们的工作也直接改善了依赖位切片的屏蔽实现，我们报告了集成一阶屏蔽时的实现结果，该结果比ARM Cortex-M4文献中报告的最快结果高出12%。最后，我们通过将fixslicing技术应用于Skinny-128可调分组密码，展示了它对于类似AES的设计的通用性。",
                    "title_zh": "固定切片类AES密码ARM-Cortex M和RISC-V上新的位切片AES速度记录"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i1.426-450",
                    "title": "Redundant Code-based Masking Revisited",
                    "authors": "Nicolas Costes, Martijn Stam",
                    "abstract": "Masking schemes are a popular countermeasure against side-channel attacks. To mask bytes, the two classical options are Boolean masking and polynomial masking. The latter lends itself to redundant masking, where leakage emanates from more shares than are strictly necessary to reconstruct, raising the obvious question how well such “redundant” leakage can be exploited by a side-channel adversary. We revisit the recent work by Chabanne et al. (CHES’18) and show that, contrary to their conclusions, said leakage can—in theory—always be exploited. For the Hamming weight scenario in the low-noise regime, we heuristically determine how security degrades in terms of the number of redundant shares for first and second order secure polynomial masking schemes.Furthermore, we leverage a well-established link between linear secret sharing schemes and coding theory to determine when different masking schemes will end up with essentially equivalent leakage profiles. Surprisingly, we conclude that for typical field sizes and security orders, Boolean masking is a special case of polynomial masking. We also identify quasi-Boolean masking schemes as a special class of redundant polynomial masking and point out that the popular “Frobenius-stable” sets of interpolations points typically lead to such quasi-Boolean masking schemes, with subsequent degraded leakage performance.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8740/8340"
                    },
                    "abstract_zh": "屏蔽方案是对抗边信道攻击的一种流行对策。要屏蔽字节，两个经典选项是布尔屏蔽和多项式屏蔽。后者有助于冗余屏蔽，其中泄漏来自比重建严格需要的更多的部分，这提出了一个明显的问题，即这种“冗余”泄漏可以被侧信道对手利用到什么程度。我们回顾了Chabanne等人最近的工作(CHES'18)，并表明，与他们的结论相反，理论上，所说的泄漏总是可以被利用的。对于低噪声机制中的汉明重量方案，我们试探性地确定了一阶和二阶安全多项式掩蔽方案的安全性如何根据冗余份额的数量而降低。此外，我们利用线性秘密共享方案和编码理论之间的良好建立的联系来确定不同的掩蔽方案何时将最终具有本质上等效的泄漏分布。令人惊讶的是，我们得出结论，对于典型的字段大小和安全顺序，布尔掩蔽是多项式掩蔽的特例。我们还将准布尔掩蔽方案识别为一类特殊的冗余多项式掩蔽，并指出流行的“Frobenius稳定”插值点集通常会导致这种准布尔掩蔽方案，从而降低泄漏性能。",
                    "title_zh": "基于冗余码的掩蔽再探"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i1.451-472",
                    "title": "Concrete quantum cryptanalysis of binary elliptic curves",
                    "authors": "Gustavo Banegas, Daniel J. Bernstein, Iggy van Hoof, Tanja Lange",
                    "abstract": "This paper analyzes and optimizes quantum circuits for computing discrete logarithms on binary elliptic curves, including reversible circuits for fixed-base-point scalar multiplication and the full stack of relevant subroutines. The main optimization target is the size of the quantum computer, i.e., the number of logical qubits required, as this appears to be the main obstacle to implementing Shor’s polynomial-time discrete-logarithm algorithm. The secondary optimization target is the number of logical Toffoli gates. For an elliptic curve over a field of 2 elements, this paper reduces the number of qubits to 7n + blog2(n)c + 9. At the same time this paper reduces the number of Toffoli gates to 48n3 + 8nlog2(3)+1 + 352n2 log2(n) + 512n2 + O(nlog2(3)) with doubleand-add scalar multiplication, and a logarithmic factor smaller with fixed-window scalar multiplication. The number of CNOT gates is also O(n3). Exact gate counts are given for various sizes of elliptic curves currently used for cryptography.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8741/8341"
                    },
                    "abstract_zh": "本文分析并优化了用于计算二进制椭圆曲线上离散对数的量子电路，包括用于定点标量乘法的可逆电路和相关子程序的完整堆栈。主要的优化目标是量子计算机的大小，即所需的逻辑量子位的数量，因为这似乎是实现Shor的多项式时间离散对数算法的主要障碍。第二个优化目标是逻辑Toffoli门的数量。对于2元域上的椭圆曲线，本文将量子位的数量减少到7n + blog2(n)c + 9。同时，对于双加标量乘法，本文将Toffoli门的数目减少到48n 3+8 nlog 2(3)+1+352 N2 log2(n)+512 N2+O(nlog 2(3))，对于固定窗口标量乘法，对数因子更小。CNOT门的数量也是O(n3)。给出了当前用于密码术的各种大小的椭圆曲线的精确门计数。",
                    "title_zh": "二元椭圆曲线的具体量子密码分析"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i2.1-36",
                    "title": "Machine Learning of Physical Unclonable Functions using Helper Data Revealing a Pitfall in the Fuzzy Commitment Scheme",
                    "authors": "Emanuele Strieder, Christoph Frisch, Michael Pehl",
                    "abstract": "Physical Unclonable Functions (PUFs) are used in various key-generation schemes and protocols. Such schemes are deemed to be secure even for PUFs with challenge-response behavior, as long as no responses and no reliability information about the PUF are exposed. This work, however, reveals a pitfall in these constructions: When using state-of-the-art helper data algorithms to correct noisy PUF responses, an attacker can exploit the publicly accessible helper data and challenges. We show that with this public information and the knowledge of the underlying error correcting code, an attacker can break the security of the system: The redundancy in the error correcting code reveals machine learnable features and labels. Learning these features and labels results in a predictive model for the dependencies between different challenge-response pairs (CRPs) without direct access to the actual PUF response. We provide results based on simulated data of a k-SUM PUF model and an Arbiter PUF model. We also demonstrate the attack for a k-SUM PUF model generated from real data and discuss the impact on more recent PUF constructions such as the Multiplexer PUF and the Interpose PUF. The analysis reveals that especially the frequently used repetition code is vulnerable: For a SUM-PUF in combination with a repetition code, e.g., already the observation of 800 challenges and helper data bits suffices to reduce the entropy of the key down to one bit. The analysis also shows that even other linear block codes like the BCH, the Reed-Muller, or the Single Parity Check code are affected by the problem. The code-dependent insights we gain from the analysis allow us to suggest mitigation strategies for the identified attack. While the shown vulnerability advances Machine Learning (ML) towards realistic attacks on key-storage systems with PUFs, our analysis also facilitates a better understanding and evaluation of existing approaches and protocols with PUFs. Therefore, it brings the community one step closer to a more complete leakage assessment of PUFs.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8786/8386"
                    },
                    "abstract_zh": "物理不可克隆函数(puf)用于各种密钥生成方案和协议中。只要不暴露响应和关于PUF的可靠性信息，即使对于具有挑战-响应行为的puf，这样的方案也被认为是安全的。然而，这项工作揭示了这些构造中的一个陷阱:当使用最先进的辅助数据算法来纠正有噪声的PUF响应时，攻击者可以利用公共可访问的辅助数据和挑战。我们表明，利用这些公共信息和底层纠错码的知识，攻击者可以破坏系统的安全性:纠错码中的冗余揭示了机器可学习的特征和标签。学习这些特征和标签导致不同挑战-应答对(CRP)之间的依赖性的预测模型，而不直接访问实际的PUF应答。我们提供了基于k-SUM PUF模型和仲裁PUF模型的模拟数据的结果。我们还演示了对从真实数据生成的k-SUM PUF模型的攻击，并讨论了对最近的PUF构造的影响，如复用器PUF和内插器PUF。该分析揭示，特别是频繁使用的重复码是易受攻击的:对于与重复码结合的和PUF，例如，已经观察到800个挑战和辅助数据比特足以将密钥的熵降低到一个比特。分析还表明，甚至其他线性分组码，如BCH码、里德-米勒码或单奇偶校验码也受到该问题的影响。我们从分析中获得的依赖于代码的洞察力允许我们为识别的攻击建议缓解策略。虽然所示的漏洞推进了机器学习(ML)对具有puf的密钥存储系统的现实攻击，但我们的分析也有助于更好地理解和评估具有puf的现有方法和协议。因此，它使机构群体离更完整的puf渗漏评估更近了一步。",
                    "title_zh": "使用辅助数据的物理不可克隆函数的机器学习揭示了模糊承诺方案中的一个缺陷"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i2.37-60",
                    "title": "Fault Attacks on CCA-secure Lattice KEMs",
                    "authors": "Peter Pessl, Lukas Prokop",
                    "abstract": "NIST’s post-quantum standardization effort very recently entered its final round. This makes studying the implementation-security aspect of the remaining candidates an increasingly important task, as such analyses can aid in the final selection process and enable appropriately secure wider deployment after standardization. However, lattice-based key-encapsulation mechanisms (KEMs), which are prominently represented among the finalists, have thus far received little attention when it comes to fault attacks.Interestingly, many of these KEMs exhibit structural similarities. They can be seen as variants of the encryption scheme of Lyubashevsky, Peikert, and Rosen, and employ the Fujisaki-Okamoto transform (FO) to achieve CCA2 security. The latter involves re-encrypting a decrypted plaintext and testing the ciphertexts for equivalence. This corresponds to the classic countermeasure of computing the inverse operation and hence prevents many fault attacks.In this work, we show that despite this inherent protection, practical fault attacks are still possible. We present an attack that requires a single instruction-skipping fault in the decoding process, which is run as part of the decapsulation. After observing if this fault actually changed the outcome (effective fault) or if the correct result is still returned (ineffective fault), we can set up a linear inequality involving the key coefficients. After gathering enough of these inequalities by faulting many decapsulations, we can solve for the key using a bespoke statistical solving approach. As our attack only requires distinguishing effective from ineffective faults, various detection-based countermeasures, including many forms of double execution, can be bypassed.We apply this attack to Kyber and NewHope, both of which belong to the aforementioned class of schemes. Using fault simulations, we show that, e.g., 6,500 faulty decapsulations are required for full key recovery on Kyber512. To demonstrate practicality, we use clock glitches to attack Kyber running on a Cortex M4. As we argue that other schemes of this class, such as Saber, might also be susceptible, the presented attack clearly shows that one cannot rely on the FO transform’s fault deterrence and that proper countermeasures are still needed.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8787/8387"
                    },
                    "abstract_zh": "NIST的后量子标准化工作最近进入了最后一轮。这使得研究剩余候选者的实现安全性方面成为一项越来越重要的任务，因为这种分析可以在最终选择过程中提供帮助，并在标准化之后能够适当地确保更广泛的部署。然而，基于格的密钥封装机制(KEMs)在决赛中表现突出，但迄今为止在故障攻击方面很少受到关注。有趣的是，这些KEMs中有许多显示出结构上的相似性。它们可以被视为Lyubashevsky、Peikert和Rosen的加密方案的变体，并采用藤崎琴音-冈本变换(FO)来实现CCA2安全性。后者包括重新加密解密的明文，并测试密文的等价性。这对应于计算逆运算的经典对策，因此防止了许多故障攻击。在这项工作中，我们表明，尽管有这种内在的保护，实际的故障攻击仍然是可能的。我们提出了一种攻击，这种攻击要求在解码过程中出现单个指令跳过错误，它作为解封装的一部分运行。在观察该故障是否实际改变了结果(有效故障)或者是否仍然返回正确的结果(无效故障)之后，我们可以建立一个涉及关键系数的线性不等式。在通过对许多解封装进行错误处理而收集了足够多的这些不等式之后，我们可以使用定制的统计求解方法来求解密钥。由于我们的攻击只需要区分有效故障和无效故障，因此可以绕过各种基于检测的对策，包括许多形式的双重执行。我们将这种攻击应用于Kyber和NewHope，它们都属于前面提到的那类方案。使用故障模拟，我们表明，例如，Kyber512上的完整密钥恢复需要6，500次故障解封装。为了展示实用性，我们使用时钟故障来攻击运行在Cortex M4上的Kyber。正如我们所争论的，这一类的其他方案，如Saber，也可能是易受影响的，所呈现的攻击清楚地表明，人们不能依赖于FO变换的故障威慑，仍然需要适当的对策。",
                    "title_zh": "对CCA安全格KEMs的故障攻击"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i2.61-105",
                    "title": "A White-Box Masking Scheme Resisting Computational and Algebraic Attacks",
                    "authors": "Okan Seker, Thomas Eisenbarth, Maciej Liskiewicz",
                    "abstract": "White-box cryptography attempts to protect cryptographic secrets in pure software implementations. Due to their high utility, white-box cryptosystems (WBC) are deployed by the industry even though the security of these constructions is not well defined. A major breakthrough in generic cryptanalysis of WBC was Differential Computation Analysis (DCA), which requires minimal knowledge of the underlying white-box protection and also thwarts many obfuscation methods. To avert DCA, classic masking countermeasures originally intended to protect against highly related side-channel attacks have been proposed for use in WBC. However, due to the controlled environment of WBCs, new algebraic attacks against classic masking schemes have quickly been found. These algebraic DCA attacks break all classic masking countermeasures efficiently, as they are independent of the masking order. In this work, we propose a novel generic masking scheme that can resist both DCA and algebraic DCA attacks. The proposed scheme extends the seminal work by Ishai et al. which is probing secure and thus resists DCA, to also resist algebraic attacks. To prove the security of our scheme, we demonstrate the connection between two main security notions in white-box cryptography: probing security and prediction security. Resistance of our masking scheme to DCA is proven for an arbitrary order of protection, using the well-known strong non-interference notion by Barthe et al. Our masking scheme also resists algebraic attacks, which we show concretely for first and second-order algebraic protection. Moreover, we present an extensive performance analysis and quantify the overhead of our scheme, for a proof-of-concept protection of an AES implementation.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8788/8388"
                    },
                    "abstract_zh": "白盒密码术试图在纯软件实现中保护密码秘密。由于白盒密码系统(WBC)具有很高的实用性，因此被业界广泛采用，尽管这些结构的安全性还没有得到很好的定义。WBC的一般密码分析中的一个主要突破是差分计算分析(DCA ),它需要底层白盒保护的最少知识，并且还挫败了许多混淆方法。为了避免DCA，最初旨在防止高度相关的旁道攻击的经典掩蔽对策已被提议用于WBC。然而，由于WBCs的受控环境，针对经典掩蔽方案的新的代数攻击很快被发现。这些代数DCA攻击有效地打破了所有经典的屏蔽对策，因为它们与屏蔽顺序无关。在这篇文章中，我们提出了一个新的通用掩蔽方案，可以抵抗DCA和代数DCA攻击。所提出的方案扩展了Ishai等人的开创性工作，即探测安全，从而抵抗DCA，也抵抗代数攻击。为了证明我们方案的安全性，我们展示了白盒密码中两个主要安全概念之间的联系:探测安全性和预测安全性。使用Barthe等人著名的强无干扰概念，证明了我们的掩蔽方案对任意保护阶DCA的抵抗性。我们的掩蔽方案还抵抗代数攻击，我们具体展示了一阶和二阶代数保护。此外，我们提出了一个广泛的性能分析和量化的开销，我们的方案，一个AES实现的概念验证保护。",
                    "title_zh": "一种抵抗计算和代数攻击的白盒掩蔽方案"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i2.106-135",
                    "title": "Secure, Accurate, and Practical Narrow-Band Ranging System",
                    "authors": "Aysajan Abidin, Mohieddine El Soussi, Jac Romme, Pepijn Boer, Dave Singelée, Christian Bachmann",
                    "abstract": "Relay attacks pose a serious security threat to wireless systems, such as, contactless payment systems, keyless entry systems, or smart access control systems. Distance bounding protocols, which allow an entity to not only authenticate another entity but also determine whether it is physically close by, effectively mitigate relay attacks. However, secure implementation of distance bounding protocols, especially of the time critical challenge-response phase, has been a challenging task. In this paper, we design and implement a secure and accurate distance bounding protocol based on Narrow-Band signals, such as Bluetooth Low Energy (BLE), to particularly mitigate relay attacks. Narrow-Band ranging, specifically, phase-based ranging, enables accurate distance measurement, but it is vulnerable to phase rollover attacks. In our solution, we mitigate phase rollover attacks by also measuring time-of-flight (ToF) to detect the delay introduced by such attacks. Therefore, our protocol effectively combines the best of both worlds: phase-based ranging for accuracy and time-of-flight (ToF) measurement for security. To demonstrate the feasibility and practicality of our solution, we prototype it on NXP KW36 BLE chips and evaluate its performance and relay attack resistance. The obtained precision and accuracy of the presented ranging solution are 2.5 cm and 30 cm, respectively, in wireless measurements.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8789/8389"
                    },
                    "abstract_zh": "中继攻击对无线系统造成严重的安全威胁，例如非接触式支付系统、无钥匙进入系统或智能访问控制系统。距离限制协议允许一个实体不仅认证另一个实体，而且确定它是否在物理上接近，有效地减轻中继攻击。然而，距离约束协议的安全实现，尤其是时间关键的挑战-响应阶段，一直是一项具有挑战性的任务。在这篇论文中，我们设计并实现了一个基于窄带信号的安全而精确的距离限制协议，如蓝牙低能量(BLE)，以特别减轻中继攻击。窄带测距，特别是基于相位的测距，能够实现精确的距离测量，但容易受到相位翻转攻击。在我们的解决方案中，我们还通过测量飞行时间(ToF)来检测这种攻击引入的延迟，从而缓解相位翻转攻击。因此，我们的协议有效地结合了两个世界的优点:基于相位的测距的准确性和飞行时间(t of)测量的安全性。为了证明我们解决方案的可行性和实用性，我们在恩智浦KW36 BLE芯片上制作了原型，并评估了其性能和抗中继攻击能力。在无线测量中，所给出的测距解决方案获得的精度和准确度分别为2.5厘米和30厘米。",
                    "title_zh": "安全、精确、实用的窄带测距系统"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i2.136-158",
                    "title": "Provably Secure Hardware Masking in the Transition- and Glitch-Robust Probing Model: Better Safe than Sorry",
                    "authors": "Gaëtan Cassiers, François-Xavier Standaert",
                    "abstract": "There exists many masking schemes to protect implementations of cryptographic operations against side-channel attacks. It is common practice to analyze the security of these schemes in the probing model, or its variant which takes into account physical effects such as glitches and transitions. Although both effects exist in practice and cause leakage, masking schemes implemented in hardware are often only analyzed for security against glitches. In this work, we fill this gap by proving sufficient conditions for the security of hardware masking schemes against transitions, leading to the design of new masking schemes and a proof of security for an existing masking scheme in presence of transitions. Furthermore, we give similar results in the stronger model where the effects of glitches and transitions are combined.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8790/8390"
                    },
                    "abstract_zh": "存在许多屏蔽方案来保护加密操作的实现免受旁路攻击。通常的做法是在探测模型中分析这些方案的安全性，或者在探测模型的变体中分析这些方案的安全性，探测模型的变体考虑了诸如毛刺和转换之类的物理效应。尽管这两种效应实际上都存在，并会导致泄漏，但通常只分析硬件中实现的屏蔽方案对毛刺的安全性。在这项工作中，我们通过证明硬件屏蔽方案抵抗转移的安全性的充分条件来填补这一空白，从而导致新屏蔽方案的设计和存在转移时现有屏蔽方案的安全性证明。此外，我们在更强的模型中给出了类似的结果，其中毛刺和转换的影响被组合。",
                    "title_zh": "转换和毛刺稳健探测模型中可证明安全的硬件屏蔽:安全胜于遗憾"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i2.159-188",
                    "title": "NTT Multiplication for NTT-unfriendly Rings New Speed Records for Saber and NTRU on Cortex-M4 and AVX2",
                    "authors": "Chi-Ming Marvin Chung, Vincent Hwang, Matthias J. Kannwischer, Gregor Seiler, Cheng-Jhih Shih, Bo-Yin Yang",
                    "abstract": "In this paper, we show how multiplication for polynomial rings used in the NIST PQC finalists Saber and NTRU can be efficiently implemented using the Number-theoretic transform (NTT). We obtain superior performance compared to the previous state of the art implementations using Toom–Cook multiplication on both NIST’s primary software optimization targets AVX2 and Cortex-M4. Interestingly, these two platforms require different approaches: On the Cortex-M4, we use 32-bit NTT-based polynomial multiplication, while on Intel we use two 16-bit NTT-based polynomial multiplications and combine the products using the Chinese Remainder Theorem (CRT).For Saber, the performance gain is particularly pronounced. On Cortex-M4, the Saber NTT-based matrix-vector multiplication is 61% faster than the Toom–Cook multiplication resulting in 22% fewer cycles for Saber encapsulation. For NTRU, the speed-up is less impressive, but still NTT-based multiplication performs better than Toom–Cook for all parameter sets on Cortex-M4. The NTT-based polynomial multiplication for NTRU-HRSS is 10% faster than Toom–Cook which results in a 6% cost reduction for encapsulation. On AVX2, we obtain speed-ups for three out of four NTRU parameter sets.As a further illustration, we also include code for AVX2 and Cortex-M4 for the Chinese Association for Cryptologic Research competition award winner LAC (also a NIST round 2 candidate) which outperforms existing code.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8791/8391"
                    },
                    "abstract_zh": "在这篇论文中，我们展示了如何使用数论变换(NTT)有效地实现NIST PQC决赛选手Saber和NTRU使用的多项式环的乘法。我们在NIST的主要软件优化目标AVX2和Cortex-M4上使用Toom–Cook乘法，获得了优于先前技术水平的性能。有趣的是，这两个平台需要不同的方法:在Cortex-M4上，我们使用32位基于NTT的多项式乘法，而在英特尔上，我们使用两个16位基于NTT的多项式乘法，并使用中国余数定理(CRT)合并乘积。对于Saber来说，性能提升尤为明显。在Cortex-M4上，基于Saber NTT的矩阵向量乘法比Toom–Cook乘法快61%,从而使Saber封装的周期减少22%。对于NTRU来说，速度的提高并不令人印象深刻，但对于Cortex-M4上的所有参数集，基于NTT的乘法仍然比Toom-Cook执行得更好。基于NTT的NTRU-HRSS多项式乘法比Toom-Cook快10%,封装成本降低6%。在AVX2上，我们获得了四个NTRU参数集中的三个的加速。作为进一步的说明，我们还包括AVX2和Cortex-M4的代码，用于中国密码研究协会竞赛获奖者LAC(也是NIST第二轮候选人)，其性能优于现有代码。",
                    "title_zh": "NTT乘法为NTT不友好环新的速度纪录军刀和NTRU在皮层-M4和AVX2"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i2.189-228",
                    "title": "Masking in Fine-Grained Leakage Models: Construction, Implementation and Verification",
                    "authors": "Gilles Barthe, Marc Gourjon, Benjamin Grégoire, Maximilian Orlt, Clara Paglialonga, Lars Porth",
                    "abstract": "We propose a new approach for building efficient, provably secure, and practically hardened implementations of masked algorithms. Our approach is based on a Domain Specific Language in which users can write efficient assembly implementations and fine-grained leakage models. The latter are then used as a basis for formal verification, allowing for the first time formal guarantees for a broad range of device-specific leakage effects not addressed by prior work. The practical benefits of our approach are demonstrated through a case study of the PRESENT S-Box: we develop a highly optimized and provably secure masked implementation, and show through practical evaluation based on TVLA that our implementation is practically resilient. Our approach significantly narrows the gap between formal verification of masking and practical security.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8792/8392"
                    },
                    "abstract_zh": "我们提出了一种新的方法来建立有效的，可证明的安全，并在实践中加强实施的屏蔽算法。我们的方法基于一种特定于领域的语言，用户可以用这种语言编写高效的组装实现和细粒度的泄漏模型。后者随后被用作正式验证的基础，首次允许对先前工作未涉及的大范围特定器件泄漏效应进行正式保证。通过对当前S-Box的案例研究，我们展示了我们的方法的实际益处:我们开发了一个高度优化的并且可证明安全的屏蔽实现，并且通过基于TVLA的实际评估，表明我们的实现实际上是有弹性的。我们的方法极大地缩小了形式验证和实际安全性之间的差距。",
                    "title_zh": "细粒度泄漏模型中的屏蔽:构造、实现和验证"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i2.229-253",
                    "title": "Revisiting the functional bootstrap in TFHE",
                    "authors": "Antonio Guimarães, Edson Borin, Diego F. Aranha",
                    "abstract": "The FHEW cryptosystem introduced the idea that an arbitrary function can be evaluated within the bootstrap procedure as a table lookup. The faster bootstraps of TFHE strengthened this approach, which was later named Functional Bootstrap (Boura et al., CSCML’19). From then on, little effort has been made towards defining efficient ways of using it to implement functions with high precision. In this paper, we introduce two methods to combine multiple functional bootstraps to accelerate the evaluation of reasonably large look-up tables and highly precise functions. We thoroughly analyze and experimentally validate the error propagation in both methods, as well as in the functional bootstrap itself. We leverage the multi-value bootstrap of Carpov et al. (CT-RSA’19) to accelerate (single) lookup table evaluation, and we improve it by lowering the complexity of its error variance growth from quadratic to linear in the value of the output base. Compared to previous literature using TFHE’s functional bootstrap, our methods are up to 2.49 times faster than the lookup table evaluation of Carpov et al. (CT-RSA’19) and up to 3.19 times faster than the 32-bit integer comparison of Bourse et al. (CT-RSA’20). Compared to works using logic gates, we achieved speedups of up to 6.98, 8.74, and 3.55 times over 8-bit implementations of the functions ReLU, Addition, and Maximum, respectively.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8793/8393"
                    },
                    "abstract_zh": "FHEW密码系统引入了一种思想，即任意函数都可以在自举过程中通过查表来计算。TFHE的快速引导加强了这种方法，后来被命名为功能引导(Boura等人，CSCML'19)。从那时起，很少有人致力于定义使用它来实现高精度功能的有效方法。在本文中，我们介绍了两种方法来组合多种功能引导，以加速对相当大的查找表和高精度函数的评估。我们彻底分析并实验验证了这两种方法以及函数自举本身的误差传播。我们利用Carpov等人(CT-RSA'19)的多值自举来加速(单个)查找表评估，并通过降低其误差方差在输出基数值中从二次增长到线性增长的复杂性来改进它。与之前使用TFHE函数自举的文献相比，我们的方法比Carpov等人(CT-RSA'19)的查找表评估快2.49倍，比Bourse等人(CT-RSA'20)的32位整数比较快3.19倍。与使用逻辑门的工作相比，我们在8位实现函数ReLU、加法和最大值上分别实现了高达6.98倍、8.74倍和3.55倍的加速。",
                    "title_zh": "重新审视TFHE的功能自助法"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i2.254-274",
                    "title": "Time-Memory Analysis of Parallel Collision Search Algorithms",
                    "authors": "Monika Trimoska, Sorina Ionica, Gilles Dequen",
                    "abstract": "Parallel versions of collision search algorithms require a significant amount of memory to store a proportion of the points computed by the pseudo-random walks. Implementations available in the literature use a hash table to store these points and allow fast memory access. We provide theoretical evidence that memory is an important factor in determining the runtime of this method. We propose to replace the traditional hash table by a simple structure, inspired by radix trees, which saves space and provides fast look-up and insertion. In the case of many-collision search algorithms, our variant has a constant-factor improved runtime. We give benchmarks that show the linear parallel performance of the attack on elliptic curves discrete logarithms and improved running times for meet-in-the-middle applications.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8794/8394"
                    },
                    "abstract_zh": "碰撞搜索算法的并行版本需要大量的存储器来存储由伪随机行走计算的点的比例。文献中可用的实现使用散列表来存储这些点，并允许快速的存储器访问。我们提供了理论证据，证明记忆是决定该方法运行时间的一个重要因素。受基数树的启发，我们提出用一种简单的结构来代替传统的哈希表，这种结构节省了空间并提供了快速的查找和插入。在多冲突搜索算法的情况下，我们的变体具有常数因子改进的运行时间。我们给出了基准测试，显示了攻击椭圆曲线离散对数的线性并行性能和改进的中间相遇应用的运行时间。",
                    "title_zh": "并行碰撞搜索算法的时间记忆分析"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i2.275-303",
                    "title": "RASSLE: Return Address Stack based Side-channel LEakage",
                    "authors": "Anirban Chakraborty, Sarani Bhattacharya, Manaar Alam, Sikhar Patranabis, Debdeep Mukhopadhyay",
                    "abstract": "Microarchitectural attacks on computing systems often stem from simple artefacts in the underlying architecture. In this paper, we focus on the Return Address Stack (RAS), a small hardware stack present in modern processors to reduce the branch miss penalty by storing the return addresses of each function call. The RAS is useful to handle specifically the branch predictions for the RET instructions which are not accurately predicted by the typical branch prediction units. In particular, we envisage a spy process who crafts an overflow condition in the RAS by filling it with arbitrary return addresses, and wrestles with a concurrent process to establish a timing side channel between them. We call this attack principle, RASSLE 1 (Return Address Stack based Side-channel Leakage), which an adversary can launch on modern processors by first reverse engineering the RAS using a generic methodology exploiting the established timing channel. Subsequently, we show three concrete attack scenarios: i) How a spy can establish a covert channel with another co-residing process? ii) How RASSLE can be utilized to determine the secret key of the P-384 curves in OpenSSL (v1.1.1 library)? iii) How an Elliptic Curve Digital Signature Algorithm (ECDSA) secret key on P-256 curve of OpenSSL can be revealed using Lattice Attack on partially leaked nonces with the aid of RASSLE? In this attack, we show that the OpenSSL implementation of scalar multiplication on this curve has varying number of add-and-sub function calls, which depends on the secret scalar bits. We demonstrate through several experiments that the number of add-and-sub function calls can be used to template the secret bit, which can be picked up by the spy using the principles of RASSLE. Finally, we demonstrate a full end-to-end attack on OpenSSL ECDSA using curve parameters of curve P-256. In this part of our experiments with RASSLE, we abuse the deadline scheduler policy to attain perfect synchronization between the spy and victim, without any aid of induced synchronization from the victim code. This synchronization and timing leakage through RASSLE is sufficient to retrieve the Most Significant Bits (MSB) of the ephemeral nonces used while signature generation, from which we subsequently retrieve the secret signing key of the sender applying the Hidden Number Problem.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8795/8395"
                    },
                    "abstract_zh": "对计算系统的微体系结构攻击通常源于底层体系结构中的简单假象。在本文中，我们将重点放在返回地址堆栈(RAS)上，这是现代处理器中的一个小型硬件堆栈，通过存储每个函数调用的返回地址来减少分支未命中损失。RAS对于专门处理RET指令的分支预测是有用的，这些RET指令不能被典型的分支预测单元准确地预测。具体来说，我们设想一个间谍进程，它通过用任意返回地址填充RAS来制造溢出条件，并与一个并发进程搏斗以在它们之间建立一个定时边通道。我们称这种攻击原理为RASSLE 1(基于返回地址堆栈的侧通道泄漏),对手可以在现代处理器上发起这种攻击，方法是首先使用利用已建立的定时通道的通用方法对RAS进行逆向工程。随后，我们展示了三种具体的攻击场景:I)间谍如何与另一个共存进程建立隐蔽通道？ii)如何利用RASSLE来确定OpenSSL (v1.1.1库)中P-384曲线的密钥？iii)OpenSSL的P-256曲线上的椭圆曲线数字签名算法(ECDSA)秘密密钥如何能够在RASSLE的帮助下使用对部分泄漏的随机数的格攻击而被揭示？在这次攻击中，我们表明在这条曲线上的标量乘法的OpenSSL实现具有不同数量的加法和减法函数调用，这取决于秘密标量位。我们通过几个实验证明了加法和减法函数调用的次数可以用于模板化秘密位，该秘密位可以被间谍利用RASSLE的原理获得。最后，我们使用曲线P-256的曲线参数演示了对OpenSSL ECDSA的完整端到端攻击。在我们用RASSLE进行的这部分实验中，我们滥用了截止期调度策略来获得间谍和受害者之间的完美同步，而没有任何来自受害者代码的诱导同步的帮助。通过RASSLE的这种同步和定时泄漏足以检索签名生成时使用的临时随机数的最高有效位(MSB ),我们随后从该临时随机数中检索应用隐藏数字问题的发送者的秘密签名密钥。",
                    "title_zh": "RASSLE:基于返回地址栈的旁路泄漏"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i2.304-327",
                    "title": "New First-Order Secure AES Performance Records",
                    "authors": "Aein Rezaei Shahmirzadi, Dusan Bozilov, Amir Moradi",
                    "abstract": "Being based on a sound theoretical basis, masking schemes are commonly applied to protect cryptographic implementations against Side-Channel Analysis (SCA) attacks. Constructing SCA-protected AES, as the most widely deployed block cipher, has been naturally the focus of several research projects, with a direct application in industry. The majority of SCA-secure AES implementations introduced to the community opted for low area and latency overheads considering ApplicationSpecific Integrated Circuit (ASIC) platforms. Albeit a few, those which particularly targeted Field Programmable Gate Arrays (FPGAs) as the implementation platform yield either a low throughput or a not-highly secure design. In this work, we fill this gap by introducing first-order glitch-extended probing secure masked AES implementations highly optimized for FPGAs, which support both encryption and decryption. Compared to the state of the art, our designs efficiently map the critical non-linear parts of the masked S-box into the built-in Block RAMs (BRAMs). The most performant variant of our constructions accomplishes five first-order secure AES encryptions/decryptions simultaneously in 50 clock cycles. Compared to the equivalent state-of-the-art designs, this leads to at least 70% reduction in utilization of FPGA resources (slices) at the cost of occupying BRAMs. Last but not least, we provide a wide range of such secure and efficient implementations supporting a large set of applications, ranging from low-area to high-throughput.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "基于可靠的理论基础，屏蔽方案通常被用于保护密码实现免受旁路分析(SCA)攻击。作为部署最广泛的分组密码，构造SCA保护的AES自然成为几个研究项目的焦点，并在工业中直接应用。考虑到特定应用集成电路(ASIC)平台，引入社区的大多数SCA-secure AES实施选择了低面积和延迟开销。尽管为数不多，但那些特别针对现场可编程门阵列(FPGAs)作为实现平台的设计要么产量低，要么安全性不高。在本文中，我们通过引入一阶毛刺扩展探测安全屏蔽AES实现填补了这一空白，该实现针对FPGAs进行了高度优化，支持加密和解密。与最新技术相比，我们的设计有效地将屏蔽S盒的关键非线性部分映射到内置块ram(BRAMs)中。我们的结构中最具性能的变体在50个时钟周期内同时完成五个一阶安全AES加密/解密。与同等的先进设计相比，这导致FPGA资源(片)利用率至少降低70%,但代价是占用了BRAMs。最后但并非最不重要的一点是，我们提供了广泛的此类安全高效的实施方案，支持从低面积到高吞吐量的大量应用。",
                    "title_zh": "新的一阶安全AES性能记录"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i2.328-356",
                    "title": "A Compact Hardware Implementation of CCA-Secure Key Exchange Mechanism CRYSTALS-KYBER on FPGA",
                    "authors": "Yufei Xing, Shuguo Li",
                    "abstract": "Post-quantum cryptosystems should be prepared before the advent of powerful quantum computers to ensure information secure in our daily life. In 2016 a post-quantum standardization contest was launched by National Institute of Standards and Technology (NIST), and there have been lots of works concentrating on evaluation of these candidate protocols, mainly in pure software or through hardware-software co-design methodology on different platforms. As the contest progresses to third round in July 2020 with only 7 finalists and 8 alternate candidates remained, more dedicated and specific hardware designs should be considered to illustrate the intrinsic property of a certain protocol and achieve better performance. To this end, we present a standalone hardware design of CRYSTALS-KYBER, amodule learning-with-errors (MLWE) based key exchange mechanism (KEM) protocol within the 7 finalists on FPGA platform. Through elaborate scheduling of sampling and number theoretic transform (NTT) related calculations, decent performance is achieved with limited hardware resources. The way that Encode/Decode and the tweaked Fujisaki-Okamoto transform are implemented is demonstrated in detail. Analysis about minimizing memory footprint is also given out. In summary, we realize the adaptive chosen ciphertext attack (CCA) secure Kyber with all selectable module dimension k on the smallest Xilinx Artix-7 device. Our design computes key-generation, encapsulation (encryption) and decapsulation (decryption and reencryption) phase in 3768/5079/6668 cycles when k = 2, 6316/7925/10049 cycles when k = 3, and 9380/11321/13908 cycles when k = 4, consuming 7412/6785 LUTs, 4644/3981 FFs, 2126/1899 slices, 2/2 DSPs and 3/3 BRAMs in server/client with 6.2/6.0 ns critical path delay, outperforming corresponding high level synthesis (HLS) based designs or hardware-software co-designs to a large extent.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8797/8397"
                    },
                    "abstract_zh": "后量子密码系统应该在强大的量子计算机出现之前准备好，以确保我们日常生活中的信息安全。2016年，国家标准与技术研究所(NIST)发起了后量子标准化竞赛，并且已经有大量工作专注于评估这些候选协议，主要是在纯软件中或通过不同平台上的软硬件协同设计方法。随着比赛在2020年7月进入第三轮，只剩下7名决赛选手和8名候补选手，应考虑更专用和具体的硬件设计，以说明特定协议的内在属性并实现更好的性能。为此，我们在FPGA平台上的7个最终候选方案中，提出了一个独立的基于带错误学习(MLWE)的密钥交换机制(KEM)协议的硬件设计。通过对采样和数论变换(NTT)相关计算的精心调度，在有限的硬件资源下实现了不错的性能。详细演示了编码/解码和调整藤崎琴音-冈本变换的实现方式。并对最小化内存占用进行了分析。总之，我们在最小的Xilinx Artix-7设备上实现了具有所有可选模块维数k的自适应选择密文攻击(CCA)安全密钥ber。当k = 2时，我们的设计在3768/5079/6668个周期中计算密钥生成、封装(加密)和解封装(解密和重新加密)阶段，当k = 3时，在6316/7925/10049个周期中计算，当k = 4时，在9380/11321/13908个周期中计算，消耗7412/6785个lut、4644/3981个FFs、2126/1899个切片、2/2",
                    "title_zh": "CCA-安全密钥交换机制CRYSTALS-KYBER的FPGA紧凑硬件实现"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i2.357-389",
                    "title": "Combining Optimization Objectives: New Modeling Attacks on Strong PUFs",
                    "authors": "Johannes Tobisch, Anita Aghaie, Georg T. Becker",
                    "abstract": "Strong Physical Unclonable Functions (PUFs), as a promising security primitive, are supposed to be a lightweight alternative to classical cryptography for purposes such as device authentication. Most of the proposed candidates, however, have been plagued by modeling attacks breaking their security claims. The Interpose PUF (iPUF), which has been introduced at CHES 2019, was explicitly designed with state-of-the-art modeling attacks in mind and is supposed to be impossible to break by classical and reliability attacks. In this paper, we analyze its vulnerability to reliability attacks. Despite the increased difficulty, these attacks are still feasible, against the original authors’ claim. We explain how adding constraints to the modeling objective streamlines reliability attacks and allows us to model all individual components of an iPUF successfully. In order to build a practical attack, we give several novel contributions. First, we demonstrate that reliability attacks can be performed not only with covariance matrix adaptation evolution strategy (CMA-ES) but also with gradient-based optimization. Second, we show that the switch to gradient-based reliability attacks makes it possible to combine reliability attacks, weight constraints, and Logistic Regression (LR) into a single optimization objective. This framework makes modeling attacks more efficient, as it exploits knowledge of responses and reliability information at the same time. Third, we show that a differentiable model of the iPUF exists and how it can be utilized in a combined reliability attack. We confirm that iPUFs are harder to break than regular XOR Arbiter PUFs. However, we are still able to break (1,10)-iPUF instances, which were originally assumed to be secure, with less than 107 PUF response queries.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8798/8398"
                    },
                    "abstract_zh": "强物理不可克隆函数(puf)作为一种有前途的安全原语，被认为是传统密码学的轻量级替代方案，用于设备认证等目的。然而，大多数被推荐的候选人都被破坏他们安全声明的模拟攻击所困扰。在CHES 2019上推出的PUF (iPUF)明确设计了最先进的建模攻击，并被认为不可能被经典和可靠性攻击攻破。本文分析了它对可靠性攻击的脆弱性。尽管增加了难度，这些攻击仍然是可行的，反对原作者的主张。我们解释了向建模目标添加约束如何简化可靠性攻击，并允许我们成功地对iPUF的所有单个组件建模。为了建立一个实用的攻击，我们给出了几个新颖的贡献。首先，我们证明了可靠性攻击不仅可以用协方差矩阵自适应进化策略(CMA-ES)来执行，而且可以用基于梯度的优化来执行。第二，我们证明了向基于梯度的可靠性攻击的转变使得将可靠性攻击、权重约束和逻辑回归(LR)组合成单一优化目标成为可能。这个框架使得对攻击的建模更加有效，因为它同时利用了响应和可靠性信息的知识。第三，我们证明了iPUF的一个可微模型的存在，以及它如何被用于一个组合可靠性攻击。我们确认iPUFs比常规的XOR仲裁器puf更难破解。然而，我们仍然能够用少于107个PUF响应查询来破解(1，10)-iPUF实例，这些实例最初被认为是安全的。",
                    "title_zh": "组合优化目标:对强puf的新建模攻击"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.1-27",
                    "title": "Speed Reading in the Dark: Accelerating Functional Encryption for Quadratic Functions with Reprogrammable Hardware",
                    "authors": "Milad Bahadori, Kimmo Järvinen, Tilen Marc, Miha Stopar",
                    "abstract": "Functional encryption is a new paradigm for encryption where decryption does not give the entire plaintext but only some function of it. Functional encryption has great potential in privacy-enhancing technologies but suffers from excessive computational overheads. We introduce the first hardware accelerator that supports functional encryption for quadratic functions. Our accelerator is implemented on a reprogrammable system-on-chip following the hardware/software codesign methogology. We benchmark our implementation for two privacy-preserving machine learning applications: (1) classification of handwritten digits from the MNIST database and (2) classification of clothes images from the Fashion MNIST database. In both cases, classification is performed with encrypted images. We show that our implementation offers speedups of over 200 times compared to a published software implementation and permits applications which are unfeasible with software-only solutions.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8966/8544"
                    },
                    "abstract_zh": "函数加密是一种新的加密模式，在这种加密模式下，解密不会给出完整的明文，而只会给出明文的一部分函数。函数加密在隐私增强技术方面有很大的潜力，但是计算开销过大。我们介绍了第一个支持二次函数函数加密的硬件加速器。我们的加速器是在一个可重编程的片上系统上实现的，遵循硬件/软件协同设计方法。我们针对两个保护隐私的机器学习应用对我们的实现进行了基准测试:(1)来自MNIST数据库的手写数字分类和(2)来自时尚MNIST数据库的服装图像分类。在这两种情况下，都是用加密图像进行分类的。我们表明，与已发布的软件实现相比，我们的实现提供了超过200倍的加速，并允许应用程序使用纯软件解决方案是不可行的。",
                    "title_zh": "黑暗中的快速阅读:用可重编程硬件加速二次函数的函数加密"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.28-59",
                    "title": "Online Template Attacks: Revisited",
                    "authors": "Alejandro Cabrera Aldaya, Billy Bob Brumley",
                    "abstract": "An online template attack (OTA) is a powerful technique previously used to attack elliptic curve scalar multiplication algorithms. This attack has only been analyzed in the realm of power consumption and EM side channels, where the signals leak related to the value being processed. However, microarchitecture signals have no such feature, invalidating some assumptions from previous OTA works.In this paper, we revisit previous OTA descriptions, proposing a generic framework and evaluation metrics for any side-channel signal. Our analysis reveals OTA features not previously considered, increasing its application scenarios and requiring a fresh countermeasure analysis to prevent it.In this regard, we demonstrate that OTAs can work in the backward direction, allowing to mount an augmented projective coordinates attack with respect to the proposal by Naccache, Smart and Stern (Eurocrypt 2004). This demonstrates that randomizing the initial targeted algorithm state does not prevent the attack as believed in previous works.We analyze three libraries libgcrypt, mbedTLS, and wolfSSL using two microarchitecture side channels. For the libgcrypt case, we target its EdDSA implementation using Curve25519 twist curve. We obtain similar results for mbedTLS and wolfSSL with curve secp256r1. For each library, we execute extensive attack instances that are able to recover the complete scalar in all cases using a single trace.This work demonstrates that microarchitecture online template attacks are also very powerful in this scenario, recovering secret information without knowing a leakage model. This highlights the importance of developing secure-by-default implementations, instead of fix-on-demand ones.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8967/8545"
                    },
                    "abstract_zh": "在线模板攻击(OTA)是一种以前用于攻击椭圆曲线标量乘法算法的强大技术。这种攻击仅在功耗和EM侧通道领域进行过分析，其中信号泄漏与正在处理的值有关。然而，微体系结构信号没有这样的特征，使得先前OTA工作的一些假设无效。在本文中，我们回顾了以前的OTA描述，提出了一个通用框架和评估指标，适用于任何边信道信号。我们的分析揭示了以前没有考虑到的OTA特征，增加了它的应用场景，需要新的对策分析来防止它。在这一点上，我们证明了OTA可以在向后的方向上工作，相对于Naccache、Smart和Stern (Eurocrypt 2004)的提议，允许发起增强投影坐标攻击。这表明，随机化初始目标算法状态并不能像以前的工作中所认为的那样防止攻击。我们使用两个微体系结构侧通道分析三个库libgcrypt、mbedTLS和wolfSSL。对于libgcrypt的情况，我们使用Curve25519 twist curve实现EdDSA。对于mbedTLS和wolfSSL，我们使用曲线secp256r1获得了类似的结果。对于每个库，我们执行大量的攻击实例，这些实例能够在所有情况下使用单个跟踪恢复完整的标量。这项工作表明，微体系结构在线模板攻击在这种情况下也非常强大，可以在不知道泄漏模型的情况下恢复秘密信息。这突出了开发默认安全实现的重要性，而不是按需修复的实现。",
                    "title_zh": "在线模板攻击:再探"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.60-96",
                    "title": "Efficiency through Diversity in Ensemble Models applied to Side-Channel Attacks - A Case Study on Public-Key Algorithms -",
                    "authors": "Gabriel Zaid, Lilian Bossuet, Amaury Habrard, Alexandre Venelli",
                    "abstract": "Deep Learning based Side-Channel Attacks (DL-SCA) are considered as fundamental threats against secure cryptographic implementations. Side-channel attacks aim to recover a secret key using the least number of leakage traces. In DL-SCA, this often translates in having a model with the highest possible accuracy. Increasing an attack’s accuracy is particularly important when an attacker targets public-key cryptographic implementations where the recovery of each secret key bits is directly related to the model’s accuracy. Commonly used in the deep learning field, ensemble models are a well suited method that combine the predictions of multiple models to increase the ensemble accuracy by reducing the correlation between their errors. Linked to this correlation, the diversity is considered as an indicator of the ensemble model performance. In this paper, we propose a new loss, namely Ensembling Loss (EL), that generates an ensemble model which increases the diversity between the members. Based on the mutual information between the ensemble model and its related label, we theoretically demonstrate how the ensemble members interact during the training process. We also study how an attack’s accuracy gain translates to a drastic reduction of the remaining time complexity of a side-channel attacks through multiple scenarios on public-key implementations. Finally, we experimentally evaluate the benefits of our new learning metric on RSA and ECC secure implementations. The Ensembling Loss increases by up to 6.8% the performance of the ensemble model while the remaining brute-force is reduced by up to 222 operations depending on the attack scenario.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8968/8546"
                    },
                    "abstract_zh": "基于深度学习的旁路攻击(DL-SCA)被认为是安全密码实现的基本威胁。旁道攻击旨在使用最少数量的泄漏痕迹来恢复密钥。在DL-SCA中，这通常意味着拥有一个尽可能高精度的模型。当攻击者以公钥加密实现为目标时，提高攻击的准确性尤其重要，在公钥加密实现中，每个密钥位的恢复与模型的准确性直接相关。集成模型通常用于深度学习领域，是一种非常适合的方法，它将多个模型的预测结合起来，通过降低它们的误差之间的相关性来提高集成精度。与这种相关性相关联，多样性被认为是集合模型性能的指标。在本文中，我们提出了一种新的损失，称为集成损失(EL)，它产生一个集成模型，增加成员之间的多样性。基于集成模型及其相关标签之间的交互信息，我们从理论上演示了集成成员在训练过程中如何交互。我们还通过公钥实现的多种场景，研究了攻击精度的提高如何转化为旁路攻击剩余时间复杂度的大幅降低。最后，我们通过实验评估了我们的新学习指标在RSA和ECC安全实施方面的优势。集合损失增加了集合模型性能的6.8%，而剩余的蛮力减少了222次操作，这取决于攻击场景。",
                    "title_zh": "应用于边信道攻击的集成模型中多样性的效率-公开密钥算法的一个案例研究"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.97-124",
                    "title": "Optimizing BIKE for the Intel Haswell and ARM Cortex-M4",
                    "authors": "Ming-Shing Chen, Tung Chou, Markus Krausz",
                    "abstract": "BIKE is a key encapsulation mechanism that entered the third round of the NIST post-quantum cryptography standardization process. This paper presents two constant-time implementations for BIKE, one tailored for the Intel Haswell and one tailored for the ARM Cortex-M4. Our Haswell implementation is much faster than the avx2 implementation written by the BIKE team: for bikel1, the level-1 parameter set, we achieve a 1.39x speedup for decapsulation (which is the slowest operation) and a 1.33x speedup for the sum of all operations. For bikel3, the level-3 parameter set, we achieve a 1.5x speedup for decapsulation and a 1.46x speedup for the sum of all operations. Our M4 implementation is more than two times faster than the non-constant-time implementation portable written by the BIKE team. The speedups are achieved by both algorithm-level and instruction-level optimizations.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8969/8547"
                    },
                    "abstract_zh": "BIKE是一种密钥封装机制，它进入了NIST后量子密码标准化进程的第三轮。本文介绍了BIKE的两种恒定时间实现，一种针对英特尔Haswell，另一种针对ARM Cortex-M4。我们的Haswell实现比BIKE团队编写的avx2实现要快得多:对于bikel1，级别1参数集，我们实现了1.39倍的解封装加速(这是最慢的操作)，以及1.33倍的所有操作的总和加速。对于级别3参数集bikel3，我们实现了1.5倍的解封装加速和1.46倍的所有操作加速。我们的M4实现比BIKE团队编写的非常数时间可移植实现快两倍多。加速是通过算法级和指令级优化实现的。",
                    "title_zh": "针对英特尔Haswell和ARM Cortex-M4优化自行车"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.125-148",
                    "title": "Classic McEliece on the ARM Cortex-M4",
                    "authors": "Ming-Shing Chen, Tung Chou",
                    "abstract": "This paper presents a constant-time implementation of Classic McEliece for ARM Cortex-M4. Specifically, our target platform is stm32f4-Discovery, a development board on which the amount of SRAM is not even large enough to hold the public key of the smallest parameter sets of Classic McEliece. Fortunately, the flash memory is large enough, so we use it to store the public key. For the level-1 parameter sets mceliece348864 and mceliece348864f, our implementation takes 582 199 cycles for encapsulation and 2 706 681 cycles for decapsulation. Compared to the level-1 parameter set of FrodoKEM, our encapsulation time is more than 80 times faster, and our decapsulation time is more than 17 times faster. For the level-3 parameter sets mceliece460896 and mceliece460896f, our implementation takes 1 081 335 cycles for encapsulation and 6 535 186 cycles for decapsulation. In addition, our implementation is also able to carry out key generation for the level-1 parameter sets and decapsulation for level-5 parameter sets on the board.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8970/8548"
                    },
                    "abstract_zh": "本文提出了一种用于ARM Cortex-M4的经典McEliece的常数时间实现。具体来说，我们的目标平台是stm32f4-Discovery，这是一块开发板，其上的SRAM容量甚至不足以容纳经典McEliece的最小参数集的公钥。幸运的是，闪存足够大，所以我们用它来存储公钥。对于1级参数集mceliece348864和mceliece348864f，我们的实现花费582 199个周期来封装，花费2 706 681个周期来解封装。与FrodoKEM的level-1参数集相比，我们的封装时间快了80多倍，解封时间快了17多倍。对于第三级参数集mceliece460896和mceliece460896f，我们的实现需要1 081 335个封装周期和6 535 186个解封装周期。此外，我们的实现还能够在板上执行1级参数集的密钥生成和5级参数集的解封装。",
                    "title_zh": "手臂皮质上的经典图案——M4"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.149-175",
                    "title": "Timing Black-Box Attacks: Crafting Adversarial Examples through Timing Leaks against DNNs on Embedded Devices",
                    "authors": "Tsunato Nakai, Daisuke Suzuki, Takeshi Fujino",
                    "abstract": "Deep neural networks (DNNs) have been applied to various industries. In particular, DNNs on embedded devices have attracted considerable interest because they allow real-time and distributed processing on site. However, adversarial examples (AEs), which add small perturbations to the input data of DNNs to cause misclassification, are serious threats to DNNs. In this paper, a novel black-box attack is proposed to craft AEs based only on processing time, i.e., the side-channel leaks from DNNs on embedded devices. Unlike several existing black-box attacks that utilize output probability, the proposed attack exploits the relationship between the number of activated nodes and processing time without using training data, model architecture, parameters, substitute models, or output probability. The perturbations for AEs are determined by the differential processing time based on the input data of the DNNs in the proposed attack. The experimental results show that the AEs of the proposed attack effectively cause an increase in the number of activated nodes and the misclassification of one of the incorrect labels against the DNNs on a microcontroller unit. Moreover, these results indicate that the attack can evade gradient-masking and confidence reduction countermeasures, which conceal the output probability, to prevent the crafting of AEs against several black-box attacks. Finally, the countermeasures against the attack are implemented and evaluated to clarify that the implementation of an activation function with data-dependent timing leaks is the cause of the proposed attack.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8971/8549"
                    },
                    "abstract_zh": "深度神经网络(DNNs)已经应用于各种行业。特别是，嵌入式设备上的DNNs已经吸引了相当大的兴趣，因为它们允许现场实时和分布式处理。然而，对DNNs的输入数据增加微小扰动而导致错误分类的对立例子(AEs)是对DNNs的严重威胁。本文提出了一种新的黑盒攻击方法，仅基于处理时间，即嵌入式设备上DNNs的边信道泄漏来构造AEs。与几种利用输出概率的现有黑盒攻击不同，所提出的攻击利用了激活节点的数量和处理时间之间的关系，而不使用训练数据、模型架构、参数、替代模型或输出概率。AEs的扰动由基于提议攻击中dnn的输入数据的不同处理时间决定。实验结果表明，所提出的攻击的AEs有效地导致微控制器单元上被激活的节点的数量的增加以及一个不正确标签相对于dnn的错误分类。此外，这些结果表明，攻击可以逃避隐藏输出概率的梯度掩蔽和置信度降低对策，以防止针对几种黑盒攻击的AEs的制作。最后，针对攻击的对策被实施和评估，以阐明具有数据相关定时泄漏的激活函数的实施是提议的攻击的原因。",
                    "title_zh": "计时黑盒攻击:通过计时泄漏针对嵌入式设备上的dnn精心制作对抗实例"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.176-201",
                    "title": "Security and Trust in Open Source Security Tokens",
                    "authors": "Marc Schink, Alexander Wagner, Florian Unterstein, Johann Heyszl",
                    "abstract": "Using passwords for authentication has been proven vulnerable in countless security incidents. Hardware security tokens effectively prevent most password-related security issues and improve security indisputably. However, we would like to highlight that there are new threats from attackers with physical access which need to be discussed. Supply chain adversaries may manipulate devices on a large scale and install backdoors before they even reach end users. In evil maid scenarios, specific devices may even be attacked while already in use. Hence, we thoroughly investigate the security and trustworthiness of seven commercially available open source security tokens, including devices from the two market leaders: SoloKeys and Nitrokey. Unfortunately, we identify and practically verify significant vulnerabilities in all seven examined tokens. Some of them are based on severe, previously undiscovered, vulnerabilities of two major microcontrollers which are used at a large scale in various products. Our findings clearly emphasize the significant threat from supply chain and evil maid scenarios since the attacks are practical and only require moderate attacker efforts. Fortunately, we are able to describe software-based countermeasures as effective improvements to retrofit the examined devices. To improve the security and trustworthiness of future security tokens, we also derive important general design recommendations.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8972/8550"
                    },
                    "abstract_zh": "在无数的安全事故中，使用密码进行身份验证已经被证明是易受攻击的。硬件安全令牌有效地防止了大多数与密码相关的安全问题，并且无可争议地提高了安全性。但是，我们想强调的是，有物理访问权限的攻击者会带来新的威胁，这一点需要讨论。供应链对手可能会大规模操纵设备，甚至在设备到达最终用户之前安装后门。在邪恶女仆场景中，特定设备甚至可能在使用中受到攻击。因此，我们彻底调查了七个商用开源安全令牌的安全性和可信度，包括来自两个市场领导者的设备:SoloKeys和Nitrokey。不幸的是，我们发现并实际验证了所有七个受检查令牌中的重大漏洞。其中一些是基于在各种产品中大规模使用的两个主要微控制器的严重的、以前未发现的漏洞。我们的发现清楚地强调了来自供应链和邪恶女仆场景的重大威胁，因为这些攻击是实际的，只需要攻击者适度的努力。幸运的是，我们能够将基于软件的对策描述为改造被检查设备的有效改进。为了提高未来安全令牌的安全性和可信度，我们还提出了重要的通用设计建议。",
                    "title_zh": "开源安全令牌中的安全和信任"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.202-234",
                    "title": "Breaking Masked Implementations with Many Shares on 32-bit Software Platforms or When the Security Order Does Not Matter",
                    "authors": "Olivier Bronchain, François-Xavier Standaert",
                    "abstract": "We explore the concrete side-channel security provided by state-of-theart higher-order masked software implementations of the AES and the (candidate to the NIST Lightweight Cryptography competition) Clyde, in ARM Cortex-M0 and M3 devices. Rather than looking for possibly reduced security orders (as frequently considered in the literature), we directly target these implementations by assuming their maximum security order and aim at reducing their noise level thanks to multivariate, horizontal and analytical attacks. Our investigations point out that the Cortex-M0 device has so limited physical noise that masking is close to ineffective. The Cortex-M3 shows a better trend but still requires a large number of shares to provide strong security guarantees. Practically, we first exhibit a full 128-bit key recovery in less than 10 traces for a 6-share masked AES implementation running on the Cortex-M0 requiring 232 enumeration power. A similar attack performed against the Cortex-M3 with 5 shares require 1,000 measurements with 244 enumeration power. We then show the positive impact of lightweight block ciphers with limited number of AND gates for side-channel security, and compare our attacks against a masked Clyde with the best reported attacks of the CHES 2020 CTF. We complement these experiments with a careful information theoretic analysis, which allows interpreting our results. We also discuss our conclusions under the umbrella of “backwards security evaluations” recently put forwards by Azouaoui et al. We finally extrapolate the evolution of the proposed attack complexities in the presence of additional countermeasures using the local random probing model proposed at CHES 2020.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8973/8551"
                    },
                    "abstract_zh": "我们探索了在ARM Cortex-M0和M3器件中，AES和(NIST轻量级密码竞赛候选)Clyde的最先进高阶屏蔽软件实现所提供的具体侧信道安全性。我们不是寻找可能降低的安全阶数(如文献中经常考虑的那样)，而是通过假设这些实现的最大安全阶数来直接针对它们，并通过多变量、水平和分析攻击来降低它们的噪声水平。我们的研究指出，皮质-M0设备的物理噪音非常有限，掩蔽几乎无效。M3表现出较好的趋势，但仍需要大量股票来提供强有力的安全保证。实际上，我们首先展示了在不到10个轨迹中完整的128位密钥恢复，用于运行在需要232个枚举功率的Cortex-M0上的6共享屏蔽AES实现。对具有5个份额的皮质-M3执行的类似攻击需要用244个枚举幂进行1000次测量。然后，我们展示了具有有限数量的与门的轻量级分组密码对于边信道安全性的积极影响，并且将我们对假面Clyde的攻击与CHES 2020 CTF的最佳报告攻击进行了比较。我们用仔细的信息理论分析来补充这些实验，这允许解释我们的结果。我们还在Azouaoui等人最近提出的“向后安全评估”的框架下讨论了我们的结论。我们最后使用CHES 2020上提出的局部随机探测模型，推断了在存在额外对策的情况下，所提出的攻击复杂性的演变。",
                    "title_zh": "在32位软件平台上或当安全顺序无关紧要时，打破具有许多共享的屏蔽实现"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.235-274",
                    "title": "Pay Attention to Raw Traces: A Deep Learning Architecture for End-to-End Profiling Attacks",
                    "authors": "Xiangjun Lu, Chi Zhang, Pei Cao, Dawu Gu, Haining Lu",
                    "abstract": "With the renaissance of deep learning, the side-channel community also notices the potential of this technology, which is highly related to the profiling attacks in the side-channel context. Many papers have recently investigated the abilities of deep learning in profiling traces. Some of them also aim at the countermeasures (e.g., masking) simultaneously. Nevertheless, so far, all of these papers work with an (implicit) assumption that the number of time samples in raw traces can be reduced before the profiling, i.e., the position of points of interest (PoIs) can be manually located. This is arguably the most challenging part of a practical black-box analysis targeting an implementation protected by masking. Therefore, we argue that to fully utilize the potential of deep learning and get rid of any manual intervention, the end-to-end profiling directly mapping raw traces to target intermediate values is demanded.In this paper, we propose a neural network architecture that consists of encoders, attention mechanisms and a classifier, to conduct the end-to-end profiling. The networks built by our architecture could directly classify the traces that contain a large number of time samples (i.e., raw traces without manual feature extraction) while whose underlying implementation is protected by masking. We validate our networks on several public datasets, i.e., DPA contest v4 and ASCAD, where over 100,000 time samples are directly used in profiling. To our best knowledge, we are the first that successfully carry out end-to-end profiling attacks. The results on the datasets indicate that our networks could get rid of the tricky manual feature extraction. Moreover, our networks perform even systematically better (w.r.t. the number of traces in attacks) than those trained on the reduced traces. These validations imply our approach is not only a first but also a concrete step towards end-to-end profiling attacks in the side-channel context.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8974/8552"
                    },
                    "abstract_zh": "随着深度学习的复兴，旁道社区也注意到了这项技术的潜力，这项技术与旁道上下文中的侧写攻击高度相关。最近许多论文研究了深度学习在描绘痕迹方面的能力。它们中的一些也同时针对对抗措施(例如，掩蔽)。然而，到目前为止，所有这些论文都是在(隐含的)假设下工作的，即原始轨迹中的时间样本的数量可以在剖析之前减少，即感兴趣点(poi)的位置可以手动定位。这可以说是针对受屏蔽保护的实现的实际黑盒分析中最具挑战性的部分。因此，我们认为，为了充分利用深度学习的潜力并摆脱任何人工干预，需要直接将原始轨迹映射到目标中间值的端到端分析。在本文中，我们提出了一个由编码器、注意机制和分类器组成的神经网络体系结构来进行端到端的剖析。由我们的体系结构构建的网络可以直接对包含大量时间样本的轨迹(即，没有手动特征提取的原始轨迹)进行分类，同时其底层实现受到屏蔽的保护。我们在几个公共数据集上验证了我们的网络，即DPA contest v4和ASCAD，其中超过100，000个时间样本直接用于分析。据我们所知，我们是第一个成功实施端到端分析攻击的公司。数据集上的结果表明，我们的网络可以摆脱棘手的手动特征提取。此外，我们的网络比那些在减少的跟踪上训练的网络表现得更好。这些验证表明，我们的方法不仅是第一步，也是在侧信道环境中实现端到端分析攻击的具体步骤。",
                    "title_zh": "关注原始痕迹:端到端剖析攻击的深度学习架构"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.275-297",
                    "title": "Analysis and Comparison of Table-based Arithmetic to Boolean Masking",
                    "authors": "Michiel Van Beirendonck, Jan-Pieter D'Anvers, Ingrid Verbauwhede",
                    "abstract": "Masking is a popular technique to protect cryptographic implementations against side-channel attacks and comes in several variants including Boolean and arithmetic masking. Some masked implementations require conversion between these two variants, which is increasingly the case for masking of post-quantum encryption and signature schemes. One way to perform Arithmetic to Boolean (A2B) mask conversion is a table-based approach first introduced by Coron and Tchulkine, and later corrected and adapted by Debraize in CHES 2012. In this work, we show both analytically and experimentally that the table-based A2B conversion algorithm proposed by Debraize does not achieve the claimed resistance against differential power analysis due to a non-uniform masking of an intermediate variable. This non-uniformity is hard to find analytically but leads to clear leakage in experimental validation. To address the non-uniform masking issue, we propose two new A2B conversions: one that maintains efficiency at the cost of additional memory and one that trades efficiency for a reduced memory footprint. We give analytical and experimental evidence for their security, and will make their implementations, which are shown to be free from side-channel leakage in 100.000 power traces collected on the ARM Cortex-M4, available online. We conclude that when designing side-channel protection mechanisms, it is of paramount importance to perform both a theoretical analysis and an experimental validation of the method.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8975/8553"
                    },
                    "abstract_zh": "屏蔽是一种保护加密实现免受旁路攻击的流行技术，有几种变体，包括布尔和算术屏蔽。一些屏蔽实现需要这两种变体之间的转换，这越来越多地用于后量子加密和签名方案的屏蔽。执行算术到布尔(A2B)掩码转换的一种方法是基于表格的方法，首先由Coron和Tchulkine提出，后来由Debraize在CHES 2012中进行了修正和调整。在这项工作中，我们通过分析和实验表明，由于中间变量的非均匀掩蔽，由Debraize提出的基于表格的A2B转换算法不能实现所声称的对差分功耗分析的抵抗。这种不均匀性很难通过分析发现，但在实验验证中会导致明显的泄漏。为了解决不一致的屏蔽问题，我们提出了两种新的A2B转换:一种以额外的存储器为代价来保持效率，另一种以降低的存储器占用为代价来换取效率。我们给出了其安全性的分析和实验证据，并将实现它们，在ARM Cortex-M4上收集的100，000条功率轨迹中显示它们没有侧通道泄漏，可在线获得。我们的结论是，当设计侧信道保护机制时，对该方法进行理论分析和实验验证是至关重要的。",
                    "title_zh": "基于表的算法与布尔掩码的分析与比较"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.298-333",
                    "title": "AES-LBBB: AES Mode for Lightweight and BBB-Secure Authenticated Encryption",
                    "authors": "Yusuke Naito, Yu Sasaki, Takeshi Sugawara",
                    "abstract": "In this paper, a new lightweight authenticated encryption scheme AESLBBB is proposed, which was designed to provide backward compatibility with advanced encryption standard (AES) as well as high security and low memory. The primary design goal, backward compatibility, is motivated by the fact that AES accelerators are now very common for devices in the field; we are interested in designing an efficient and highly secure mode of operation that exploits the best of those AES accelerators. The backward compatibility receives little attention in the NIST lightweight cryptography standardization process, in which only 3 out of 32 round-2 candidates are based on AES. Our mode, LBBB, is inspired by the design of ALE in the sense that the internal state size is a minimum 2n bits when using a block cipher of length n bits for the key and data. Unfortunately, there is no security proof of ALE, and forgery attacks have been found on ALE. In LBBB, we introduce an additional feed from block cipher’s output to the key state via a certain permutation λ, which enables us to prove beyond-birthday-bound (BBB) security. We then specify its AES instance, AES-LBBB, and evaluate its performance for (i) software implementation on a microcontroller with an AES coprocessor and (ii) hardware implementation for an application-specific integrated circuit (ASIC) to show that AES-LBBB performs better than the current state-of-the-art Remus-N2 with AES-128.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8976/8554"
                    },
                    "abstract_zh": "该文提出了一种新的轻量级认证加密方案AESLBBB，该方案不仅向后兼容高级加密标准(AES ),而且具有高安全性和低存储空间。主要的设计目标是向后兼容，这是因为AES加速器现在在该领域的设备中非常普遍；我们希望设计一种高效、高度安全的工作模式，充分利用这些AES加速器的优势。在NIST轻量级加密标准化过程中，向后兼容性很少受到关注，在该过程中，32个第二轮候选中只有3个基于AES。我们的LBBB模式受ALE设计的启发，当使用长度为n位的分组密码作为密钥和数据时，内部状态大小最小为2n位。不幸的是，没有ALE的安全证明，并且在ALE上发现了伪造攻击。在LBBB，我们引入了一个从分组密码的输出到密钥状态的额外反馈，通过一个特定的置换λ，这使得我们能够证明超越生日界限(BBB)的安全性。然后，我们指定其AES实例AES-LBBB，并评估其性能，以(I)在具有AES协处理器的微控制器上进行软件实现，以及(ii)在专用集成电路(ASIC)上进行硬件实现，从而表明AES-LBBB的性能优于当前最先进的采用AES-128的Remus-N2。",
                    "title_zh": "AES-LBBB:用于轻量级和BBB-Secure认证加密的AES模式"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.334-359",
                    "title": "Attacking and Defending Masked Polynomial Comparison for Lattice-Based Cryptography",
                    "authors": "Shivam Bhasin, Jan-Pieter D'Anvers, Daniel Heinz, Thomas Pöppelmann, Michiel Van Beirendonck",
                    "abstract": "In this work, we are concerned with the hardening of post-quantum key encapsulation mechanisms (KEM) against side-channel attacks, with a focus on the comparison operation required for the Fujisaki-Okamoto (FO) transform. We identify critical vulnerabilities in two proposals for masked comparison and successfully attack the masked comparison algorithms from TCHES 2018 and TCHES 2020. To do so, we use first-order side-channel attacks and show that the advertised security properties do not hold. Additionally, we break the higher-order secured masked comparison from TCHES 2020 using a collision attack, which does not require side-channel information. To enable implementers to spot such flaws in the implementation or underlying algorithms, we propose a framework that is designed to test the re-encryption step of the FO transform for information leakage. Our framework relies on a specifically parametrized t-test and would have identified the previously mentioned flaws in the masked comparison. Our framework can be used to test both the comparison itself and the full decapsulation implementation.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8977/8555"
                    },
                    "abstract_zh": "在这项工作中，我们关注的是加强后量子密钥封装机制(KEM)对抗侧信道攻击，重点是藤崎琴音-冈本(FO)变换所需的比较操作。我们发现了两个屏蔽比较方案中的关键漏洞，并成功攻击了来自TCHES 2018和TCHES 2020的屏蔽比较算法。为了做到这一点，我们使用一阶旁道攻击，并表明广告的安全属性不成立。此外，我们使用碰撞攻击来破坏来自TCHES 2020的高阶安全屏蔽比较，这不需要边信道信息。为了使实现者能够发现实现或底层算法中的缺陷，我们提出了一个框架，该框架旨在测试FO变换的重新加密步骤以防止信息泄漏。我们的框架依赖于一个特别参数化的t-检验，并在掩蔽比较中识别出前面提到的缺陷。我们的框架可以用来测试比较本身和完整的解封装实现。",
                    "title_zh": "格基密码的攻击和防御掩蔽多项式比较"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.360-389",
                    "title": "Cutting Through the Complexity of Reverse Engineering Embedded Devices",
                    "authors": "Sam L. Thomas, Jan Van den Herrewegen, Georgios Vasilakis, Zitai Chen, Mihai Ordean, Flavio D. Garcia",
                    "abstract": "Performing security analysis of embedded devices is a challenging task. They present many difficulties not usually found when analyzing commodity systems: undocumented peripherals, esoteric instruction sets, and limited tool support. Thus, a significant amount of reverse engineering is almost always required to analyze such devices. In this paper, we present Incision, an architecture and operating-system agnostic reverse engineering framework. Incision tackles the problem of reducing the upfront effort to analyze complex end-user devices. It combines static and dynamic analyses in a feedback loop, enabling information from each to be used in tandem to improve our overall understanding of the firmware analyzed. We use Incision to analyze a variety of devices and firmware. Our evaluation spans firmware based on three RTOSes, an automotive ECU, and a 4G/LTE baseband. We demonstrate that Incision does not introduce significant complexity to the standard reverse engineering process and requires little manual effort to use. Moreover, its analyses produce correct results with high confidence and are robust across different OSes and ISAs.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8978/8556"
                    },
                    "abstract_zh": "对嵌入式设备进行安全分析是一项极具挑战性的任务。它们带来了许多在分析商用系统时通常不会发现的困难:未记录的外围设备、深奥的指令集和有限的工具支持。因此，分析这种器件几乎总是需要大量的逆向工程。在本文中，我们提出了切口，一个架构和操作系统不可知的逆向工程框架。切口解决了减少分析复杂最终用户设备的前期工作的问题。它将静态和动态分析结合在一个反馈环路中，使得来自每一个的信息能够被串联使用，以提高我们对所分析的固件的整体理解。我们使用切口来分析各种设备和固件。我们的评估涵盖基于三个RTOSes、一个汽车ECU和一个4G/LTE基带的固件。我们证明了切口并没有给标准的逆向工程过程带来很大的复杂性，并且只需要很少的手工操作。此外，它的分析产生了具有高可信度的正确结果，并且在不同的操作系统和isa之间都是稳健的。",
                    "title_zh": "突破嵌入式设备逆向工程的复杂性"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.390-417",
                    "title": "Learning Parity with Physical Noise: Imperfections, Reductions and FPGA Prototype",
                    "authors": "Davide Bellizia, Clément Hoffmann, Dina Kamel, Hanlin Liu, Pierrick Méaux, François-Xavier Standaert, Yu Yu",
                    "abstract": "Hard learning problems are important building blocks for the design of various cryptographic functionalities such as authentication protocols and post-quantum public key encryption. The standard implementations of such schemes add some controlled errors to simple (e.g., inner product) computations involving a public challenge and a secret key. Hard physical learning problems formalize the potential gains that could be obtained by leveraging inexact computing to directly generate erroneous samples. While they have good potential for improving the performances and physical security of more conventional samplers when implemented in specialized integrated circuits, it remains unknown whether physical defaults that inevitably occur in their instantiation can lead to security losses, nor whether their implementation can be viable on standard platforms such as FPGAs. We contribute to these questions in the context of the Learning Parity with Physical Noise (LPPN) problem by: (1) exhibiting new (output) data dependencies of the error probabilities that LPPN samples may suffer from; (2) formally showing that LPPN instances with such dependencies are as hard as the standard LPN problem; (3) analyzing an FPGA prototype of LPPN processor that satisfies basic security and performance requirements.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8979/8557"
                    },
                    "abstract_zh": "硬学习问题是设计各种密码功能的重要组成部分，例如认证协议和后量子公钥加密。这种方案的标准实现将一些受控误差添加到涉及公开挑战和秘密密钥的简单(例如，内积)计算中。硬物理学习问题形式化了通过利用不精确计算直接生成错误样本可能获得的潜在收益。虽然当在专用集成电路中实现时，它们具有改善更常规采样器的性能和物理安全性的良好潜力，但是仍然不知道在它们的实例化中不可避免地发生的物理默认是否会导致安全性损失，也不知道它们的实现在诸如FPGAs的标准平台上是否可行。我们在学习物理噪声奇偶校验(LPPN)问题的背景下对这些问题做出了贡献:(1)展示LPPN样本可能遭受的错误概率的新的(输出)数据依赖性；(2)正式证明具有这种依赖关系的LPPN实例与标准LPN问题一样困难；(3)分析了一个满足基本安全和性能要求的LPPN处理器的FPGA原型。",
                    "title_zh": "学习物理噪声的奇偶性:缺陷、减少和FPGA原型"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.418-440",
                    "title": "Breaking CAS-Lock and Its Variants by Exploiting Structural Traces",
                    "authors": "Abhrajit Sengupta, Nimisha Limaye, Ozgur Sinanoglu",
                    "abstract": "Logic locking is a prominent solution to protect against design intellectual property theft. However, there has been a decade-long cat-and-mouse game between defenses and attacks. A turning point in logic locking was the development of miterbased Boolean satisfiability (SAT) attack that steered the research in the direction of developing SAT-resilient schemes. These schemes, however achieved SAT resilience at the cost of low output corruption. Recently, cascaded locking (CAS-Lock) [SXTF20a] was proposed that provides non-trivial output corruption all-the-while maintaining resilience to the SAT attack. Regardless of the theoretical properties, we revisit some of the assumptions made about its implementation, especially about security-unaware synthesis tools, and subsequently expose a set of structural vulnerabilities that can be exploited to break these schemes. We propose our attacks on baseline CAS-Lock as well as mirrored CAS (M-CAS), an improved version of CAS-Lock. We furnish extensive simulation results of our attacks on ISCAS’85 and ITC’99 benchmarks, where we show that CAS-Lock/M-CAS can be broken with ∼94% success rate. Further, we open-source all implementation scripts, locked circuits, and attack scripts for the community. Finally, we discuss the pitfalls of point function-based locking techniques including Anti-SAT [XS18] and Stripped Functionality Logic Locking(SFLL-HD) [YSN+17], which suffer from similar implementation issues.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8981/8558"
                    },
                    "abstract_zh": "逻辑锁定是防止设计知识产权盗窃的重要解决方案。然而，防御和攻击之间已经进行了十年之久的猫捉老鼠的游戏。逻辑锁定的一个转折点是基于极限的布尔可满足性(SAT)攻击的发展，它将研究引向开发SAT弹性方案的方向。然而，这些方案以低输出损坏为代价实现了SAT弹性。最近，级联锁定(CAS-Lock) [SXTF20a]被提出，它始终提供非平凡的输出损坏，同时保持对SAT攻击的弹性。不管理论性质如何，我们重新审视了关于其实现的一些假设，特别是关于不知道安全性的合成工具，并随后揭示了一组可被利用来破坏这些方案的结构性漏洞。我们提出了对基线CAS锁和镜像CAS (M-CAS)的攻击，镜像CAS是CAS锁的改进版本。我们提供了对ISCAS’85和ITC’99基准的攻击的大量仿真结果，其中我们显示CAS-Lock/M-CAS可以以94%的成功率被破解。此外，我们为社区开源所有实现脚本、锁定电路和攻击脚本。最后，我们讨论了基于点函数的锁定技术的缺陷，包括反SAT [XS18]和剥离功能逻辑锁定(SFLL-HD) [YSN+17]，它们也有类似的实现问题。",
                    "title_zh": "利用结构痕迹破解CAS-Lock及其变体"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.441-464",
                    "title": "Denial-of-Service on FPGA-based Cloud Infrastructures - Attack and Defense",
                    "authors": "Tuan La, Khoa Dang Pham, Joseph Powell, Dirk Koch",
                    "abstract": "This paper presents attacks targeting the FPGAs of AWS F1 instances at the electrical level through power-hammering, where excessive dynamic power is used to crash FPGA instances. We demonstrate different power-hammering attacks that pass all AWS security fences implemented on F1 instances, including the FPGA vendor design rule checks. In addition, we fingerprint the FPGA instances to observe the responsiveness of the instances, which indicates a successful denial-of-service attack. Most importantly, we provide an FPGA virus scanner framework, which was improved to support large datacenter FPGAs for preventing such attacks, including virtually all currently demonstrated side-channel attacks. Our experiments showed that an AWS F1 instance crashes immediately by starting an FPGA design demanding 369W. By using FPGA-fingerprinting, we found that crashed instances are unavailable for about one to over 200 hours.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8982/8559"
                    },
                    "abstract_zh": "本文提出了通过功率锤击在电气级别上针对AWS F1实例的FPGA的攻击，其中过度的动态功率被用来使FPGA实例崩溃。我们展示了通过F1实例上实现的所有AWS安全防护的不同功率锤攻击，包括FPGA供应商设计规则检查。此外，我们采集FPGA实例的指纹以观察实例的响应性，这表明拒绝服务攻击成功。最重要的是，我们提供了一个FPGA病毒扫描器框架，该框架经过改进，支持大型数据中心FPGA来防止此类攻击，包括几乎所有当前演示的侧信道攻击。我们的实验表明，AWS F1实例在启动要求369W的FPGA设计时会立即崩溃。通过使用FPGA指纹识别，我们发现崩溃的实例在大约1到200小时内不可用。",
                    "title_zh": "基于FPGA的云基础设施上的拒绝服务攻击与防御"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.465-495",
                    "title": "Information Leakages in Code-based Masking: A Unified Quantification Approach",
                    "authors": "Wei Cheng, Sylvain Guilley, Claude Carlet, Jean-Luc Danger, Sihem Mesnager",
                    "abstract": "This paper presents a unified approach to quantifying the information leakages in the most general code-based masking schemes. Specifically, by utilizing a uniform representation, we highlight first that all code-based masking schemes’ side-channel resistance can be quantified by an all-in-one framework consisting of two easy-tocompute parameters (the dual distance and the number of conditioned codewords) from a coding-theoretic perspective. In particular, we use signal-to-noise ratio (SNR) and mutual information (MI) as two complementary metrics, where a closed-form expression of SNR and an approximation of MI are proposed by connecting both metrics to the two coding-theoretic parameters. Secondly, considering the connection between Reed-Solomon code and SSS (Shamir’s Secret Sharing) scheme, the SSS-based masking is viewed as a particular case of generalized code-based masking. Hence as a straightforward application, we evaluate the impact of public points on the side-channel security of SSS-based masking schemes, namely the polynomial masking, and enhance the SSS-based masking by choosing optimal public points for it. Interestingly, we show that given a specific security order, more shares in SSS-based masking leak more information on secrets in an information-theoretic sense. Finally, our approach provides a systematic method for optimizing the side-channel resistance of every code-based masking. More precisely, this approach enables us to select optimal linear codes (parameters) for the generalized code-based masking by choosing appropriate codes according to the two coding-theoretic parameters. Summing up, we provide a best-practice guideline for the application of code-based masking to protect cryptographic implementations.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8983/8560"
                    },
                    "abstract_zh": "本文提出了一种统一的方法来量化最常见的基于代码的掩蔽方案中的信息泄漏。具体而言，通过利用统一表示，我们首先强调，从编码理论的角度来看，所有基于码的掩蔽方案的边信道电阻都可以通过一个一体化框架来量化，该框架由两个易于计算的参数(对偶距离和条件码字的数量)组成。特别地，我们使用信噪比(SNR)和互信息(MI)作为两个互补的度量，其中通过将这两个度量与两个编码理论参数相联系，提出了SNR的闭合形式表达式和MI的近似。其次，考虑到Reed-Solomon码和SSS (Shamir的秘密共享)方案之间的联系，基于SSS的掩蔽被视为广义码基掩蔽的一个特例。因此，作为一个简单的应用，我们评估了公共点对基于SSS的掩蔽方案(即多项式掩蔽)的边信道安全性的影响，并通过为其选择最佳公共点来增强基于SSS的掩蔽。有趣的是，我们发现给定一个特定的安全顺序，在信息论的意义上，基于SSS的掩蔽中更多的份额泄露了更多的秘密信息。最后，我们的方法提供了一个系统的方法来优化每个基于码的掩蔽的边信道电阻。更准确地说，这种方法使我们能够通过根据两个编码理论参数选择适当的码来为广义的基于码的掩蔽选择最佳的线性码(参数)。总之，我们提供了应用基于代码的屏蔽来保护加密实现的最佳实践指南。",
                    "title_zh": "基于代码的掩蔽中的信息泄漏:一种统一的量化方法"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.496-519",
                    "title": "Let's Take it Offline: Boosting Brute-Force Attacks on iPhone's User Authentication through SCA",
                    "authors": "Oleksiy Lisovets, David Knichel, Thorben Moos, Amir Moradi",
                    "abstract": "In recent years, smartphones have become an increasingly important storage facility for personal sensitive data ranging from photos and credentials up to financial and medical records like credit cards and person’s diseases. Trivially, it is critical to secure this information and only provide access to the genuine and authenticated user. Smartphone vendors have already taken exceptional care to protect user data by the means of various software and hardware security features like code signing, authenticated boot chain, dedicated co-processor and integrated cryptographic engines with hardware fused keys. Despite these obstacles, adversaries have successfully broken through various software protections in the past, leaving only the hardware as the last standing barrier between the attacker and user data. In this work, we build upon existing software vulnerabilities and break through the final barrier by performing the first publicly reported physical Side-Channel Analysis (SCA) attack on an iPhone in order to extract the hardware-fused devicespecific User Identifier (UID) key. This key – once at hand – allows the adversary to perform an offline brute-force attack on the user passcode employing an optimized and scalable implementation of the Key Derivation Function (KDF) on a Graphics Processing Unit (GPU) cluster. Once the passcode is revealed, the adversary has full access to all user data stored on the device and possibly in the cloud.As the software exploit enables acquisition and processing of hundreds of millions oftraces, this work further shows that an attacker being able to query arbitrary many chosen-data encryption/decryption requests is a realistic model, even for compact systems with advanced software protections, and emphasizes the need for assessing resilience against SCA for a very high number of traces.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8984/8561"
                    },
                    "abstract_zh": "近年来，智能手机已经成为越来越重要的个人敏感数据存储设备，从照片和凭证到金融和医疗记录，如信用卡和个人疾病。一般来说，确保这些信息的安全并只向真正的经过身份验证的用户提供访问是非常重要的。智能手机厂商已经非常小心地通过各种软件和硬件安全功能来保护用户数据，如代码签名、认证启动链、专用协处理器和带有硬件融合密钥的集成加密引擎。尽管存在这些障碍，但过去对手已经成功突破了各种软件保护，只剩下硬件作为攻击者和用户数据之间的最后一道屏障。在这项工作中，我们构建了现有的软件漏洞，并通过在iPhone上执行首次公开报告的物理侧信道分析(SCA)攻击来突破最后的障碍，以便提取硬件融合的设备特定用户标识符(UID)密钥。该密钥一旦到手，就允许对手在图形处理单元(GPU)集群上利用密钥推导函数(KDF)的优化和可扩展实现，对用户密码进行离线暴力攻击。一旦密码被泄露，对手就可以完全访问存储在设备上的所有用户数据，也可能访问云中的数据。由于软件漏洞能够获取和处理数以亿计的跟踪，这项工作进一步表明，攻击者能够查询任意多个选择的数据加密/解密请求是一个现实的模型，即使对于具有高级软件保护的紧凑系统也是如此，并强调了针对大量跟踪评估SCA弹性的必要性。",
                    "title_zh": "让我们离线:通过SCA增强对iPhone用户认证的暴力攻击"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.520-551",
                    "title": "Inconsistency of Simulation and Practice in Delay-based Strong PUFs",
                    "authors": "Anita Aghaie, Amir Moradi",
                    "abstract": "The developments in the areas of strong Physical Unclonable Functions (PUFs) predicate an ongoing struggle between designers and attackers. Such a combat motivated the atmosphere of open research, hence enhancing PUF designs in the presence of Machine Learning (ML) attacks. As an example of this controversy, at CHES 2019, a novel delay-based PUF (iPUF) has been introduced and claimed to be resistant against various ML and reliability attacks. At CHES 2020, a new divide-and-conquer modeling attack (splitting iPUF) has been presented showing the vulnerability of even large iPUF variants.Such attacks and analyses are naturally examined purely in the simulation domain, where some metrics like uniformity are assumed to be ideal. This assumption is motivated by a common belief that implementation defects (such as bias) may ease the attacks. In this paper, we highlight the critical role of uniformity in the success of ML attacks, and for the first time present a case where the bias originating from implementation defects hardens certain learning problems in complex PUF architectures. We present the result of our investigations conducted on a cluster of 100 Xilinx Artix 7 FPGAs, showing the incapability of the splitting iPUF attack to model even small iPUF instances when facing a slight non-uniformity. In fact, our findings imply that non-ideal conditions due to implementation defects should also be considered when developing an attack vector on complex PUF architectures like iPUF. On the other hand, we observe a relatively low uniqueness even when following the suggestions made by the iPUF’s original authors with respect to the FPGA implementations, which indeed questions the promised physical unclonability.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8985/8562"
                    },
                    "abstract_zh": "强物理不可克隆功能(puf)领域的发展预示着设计者和攻击者之间的持续斗争。这样的战斗激发了开放研究的氛围，因此在机器学习(ML)攻击面前增强了PUF的设计。作为这种争议的一个例子，在CHES 2019上，推出了一种新型的基于延迟的PUF (iPUF)，并声称可以抵抗各种ML和可靠性攻击。在CHES 2020上，一种新的分而治之的建模攻击(分裂iPUF)已经出现，显示了即使是大型iPUF变体的脆弱性。这种攻击和分析自然纯粹在模拟域中进行检查，在模拟域中，一些度量标准(如一致性)被认为是理想的。这种假设的动机是一种普遍的信念，即实现缺陷(如偏见)可能会减轻攻击。在本文中，我们强调了一致性在ML攻击成功中的关键作用，并首次提出了一个案例，其中源于实现缺陷的偏差加剧了复杂PUF体系结构中的某些学习问题。我们展示了在100个Xilinx Artix 7 FPGAs集群上进行的研究结果，表明分裂iPUF攻击在面临轻微不均匀性时，甚至无法模拟小型iPUF实例。事实上，我们的发现表明，在iPUF这样的复杂PUF体系结构上开发攻击载体时，还应该考虑由于实现缺陷而导致的非理想条件。另一方面，我们观察到相对较低的唯一性，即使遵循iPUF的原始作者关于FPGA实现的建议，这确实质疑了所承诺的物理不可克隆性。",
                    "title_zh": "基于延迟的强puf中模拟与实践的不一致性"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.552-598",
                    "title": "DL-LA: Deep Learning Leakage Assessment A modern roadmap for SCA evaluations",
                    "authors": "Thorben Moos, Felix Wegener, Amir Moradi",
                    "abstract": "In recent years, deep learning has become an attractive ingredient to side-channel analysis (SCA) due to its potential to improve the success probability or enhance the performance of certain frequently executed tasks. One task that is commonly assisted by machine learning techniques is the profiling of a device’s leakage behavior in order to carry out a template attack. At CHES 2019, deep learning has also been applied to non-profiled scenarios for the first time, extending its reach within SCA beyond template attacks. The proposed method, called DDLA, has some tempting advantages over traditional SCA due to merits inherited from (convolutional) neural networks. Most notably, it greatly reduces the need for pre-processing steps< when the SCA traces are misaligned or when the leakage is of a multivariate nature. However, similar to traditional attack scenarios the success of this approach highly depends on the correct choice of a leakage model and the intermediate value to target. In this work we explore, for the first time in literature, whether deep learning can similarly be used as an instrument to advance another crucial (non-profiled) discipline of SCA which is inherently independent of leakage models and targeted intermediates, namely leakage assessment. In fact, given the simple classification-based nature of common leakage assessment techniques, in particular distinguishing two groups fixed-vs-random or fixed-vs-fixed, it comes as a surprise that machine learning has not been brought into this context, yet. Our contribution is the development of the first full leakage assessment methodology based on deep learning. It gives the evaluator the freedom to not worry about location, alignment and statistical order of the leakages and easily covers multivariate and horizontal patterns as well. We test our approach against a number of case studies based on FPGA, ASIC and μC implementations of the PRESENT block cipher, equipped with state-of-the-art SCA countermeasures. Our results clearly show that the proposed methodology and network structures are robust across all case studies and outperform the classical detection approaches (t-test and X2-test) in all considered scenarios.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8986/8563"
                    },
                    "abstract_zh": "近年来，深度学习已经成为边通道分析(SCA)的一个有吸引力的成分，因为它有可能提高成功概率或增强某些频繁执行的任务的性能。通常由机器学习技术辅助的一个任务是描绘设备的泄漏行为，以便执行模板攻击。在CHES 2019上，深度学习还首次应用于非概要分析场景，将其在SCA内的影响力扩展到模板攻击之外。由于继承了(卷积)神经网络的优点，所提出的方法，称为DDLA，相对于传统的SCA具有一些诱人的优势。最值得注意的是，它大大减少了预处理步骤的需求<当SCA走线未对齐或泄漏具有多变量性质时。然而，与传统的攻击场景类似，这种方法的成功高度依赖于泄漏模型和目标中间值的正确选择。在这项工作中，我们首次在文献中探索了深度学习是否可以类似地用作推进SCA的另一个关键(非概要)学科的工具，该学科本质上独立于泄漏模型和目标中间体，即泄漏评估。事实上，鉴于常见泄漏评估技术的简单分类性质，特别是区分固定与随机或固定与固定两组，令人惊讶的是，机器学习尚未被纳入这一背景。我们的贡献是开发了第一个基于深度学习的完整泄漏评估方法。它让评估者可以自由地不担心泄漏的位置、对齐和统计顺序，并且还可以轻松涵盖多变量和水平模式。我们针对大量案例研究测试了我们的方法，这些案例研究基于当前分组密码的FPGA、ASIC和μC实现，配备了最先进的SCA对策。我们的结果清楚地表明，所提出的方法和网络结构在所有案例研究中都是稳健的，并且在所有考虑的情况下都优于经典检测方法(t检验和X2检验)。",
                    "title_zh": "DL-LA:深度学习泄漏评估SCA评估的现代路线图"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.599-640",
                    "title": "Probing Security through Input-Output Separation and Revisited Quasilinear Masking",
                    "authors": "Dahmun Goudarzi, Thomas Prest, Matthieu Rivain, Damien Vergnaud",
                    "abstract": "The probing security model is widely used to formally prove the security of masking schemes. Whenever a masked implementation can be proven secure in this model with a reasonable leakage rate, it is also provably secure in a realistic leakage model known as the noisy leakage model. This paper introduces a new framework for the composition of probing-secure circuits. We introduce the security notion of input-output separation (IOS) for a refresh gadget. From this notion, one can easily compose gadgets satisfying the classical probing security notion –which does not ensure composability on its own– to obtain a region probing secure circuit. Such a circuit is secure against an adversary placing up to t probes in each gadget composing the circuit, which ensures a tight reduction to the more realistic noisy leakage model. After introducing the notion and proving our composition theorem, we compare our approach to the composition approaches obtained with the (Strong) Non-Interference (S/NI) notions as well as the Probe-Isolating Non-Interference (PINI) notion. We further show that any uniform SNI gadget achieves the IOS security notion, while the converse is not true. We further describe a refresh gadget achieving the IOS property for any linear sharing with a quasilinear complexity Θ(n log n) and a O(1/ log n) leakage rate (for an n-size sharing). This refresh gadget is a simplified version of the quasilinear SNI refresh gadget proposed by Battistello, Coron, Prouff, and Zeitoun (ePrint 2016). As an application of our composition framework, we revisit the quasilinear-complexity masking scheme of Goudarzi, Joux and Rivain (Asiacrypt 2018). We improve this scheme by generalizing it to any base field (whereas the original proposal only applies to field with nth powers of unity) and by taking advantage of our composition approach. We further patch a flaw in the original security proof and extend it from the random probing model to the stronger region probing model. Finally, we present some application of this extended quasilinear masking scheme to AES and MiMC and compare the obtained performances.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8987/8564"
                    },
                    "abstract_zh": "探测安全模型被广泛用于形式化证明掩盖方案的安全性。无论何时，只要在这个具有合理泄漏率的模型中可以证明屏蔽实现是安全的，它在称为噪声泄漏模型的现实泄漏模型中也是可证明安全的。本文介绍了一种新的探测安全电路构成框架。我们为刷新小工具引入了输入输出分离(IOS)的安全概念。从这个概念出发，人们可以很容易地组合满足经典探测安全概念的小工具，以获得区域探测安全电路。这种电路是安全的，可以防止对手在组成电路的每个小部件中放置多达t个探针，这确保了更接近实际的噪声泄漏模型。在引入概念和证明我们的合成定理之后，我们将我们的方法与用(强)不干涉(S/NI)概念以及探针隔离不干涉(PINI)概念获得的合成方法进行比较。我们进一步表明，任何统一的SNI小工具实现了IOS安全概念，而反之则不成立。我们进一步描述了一个刷新小工具，它以准线性复杂度θ(n log n)和O(1/ log n)泄漏率(对于n大小的共享)实现了任何线性共享的IOS属性。这个刷新小工具是由Battistello、Coron、Prouff和Zeitoun (ePrint 2016)提出的准线性SNI刷新小工具的简化版本。作为我们的合成框架的应用，我们重温了Goudarzi，Joux和Rivain (Asiacrypt 2018)的准线性复杂度掩蔽方案。我们通过将其推广到任何基域(而原始建议仅适用于具有n次方单位的域)并利用我们的合成方法来改进该方案。我们进一步修补了原安全证明中的一个缺陷，并将其从随机探测模型扩展到更强的区域探测模型。最后，我们介绍了这种扩展的准线性掩蔽方案在AES和MiMC中的一些应用，并比较了所获得的性能。",
                    "title_zh": "通过输入输出分离和重新考虑准线性掩蔽来探测安全性"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.641-676",
                    "title": "Improved Leakage-Resistant Authenticated Encryption based on Hardware AES Coprocessors",
                    "authors": "Olivier Bronchain, Charles Momin, Thomas Peters, François-Xavier Standaert",
                    "abstract": "We revisit Unterstein et al.’s leakage-resilient authenticated encryption scheme from CHES 2020. Its main goal is to enable secure software updates by leveraging unprotected (e.g., AES, SHA256) coprocessors available on low-end microcontrollers. We show that the design of this scheme ignores an important attack vector that can significantly reduce its security claims, and that the evaluation of its leakage-resilient PRF is quite sensitive to minor variations of its measurements, which can easily lead to security overstatements. We then describe and analyze a new mode of operation for which we propose more conservative security parameters and show that it competes with the CHES 2020 one in terms of performances. As an additional bonus, our solution relies only on AES-128 coprocessors, an",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8988/8565"
                    },
                    "abstract_zh": "我们重温Unterstein等人的CHES 2020泄漏弹性认证加密方案。其主要目标是通过利用低端微控制器上可用的无保护(如AES、SHA256)协处理器来实现安全软件更新。我们表明，该方案的设计忽略了一个重要的攻击向量，它可以显著降低其安全性声明，并且其泄漏弹性PRF的评估对其测量的微小变化非常敏感，这很容易导致安全性夸大。然后，我们描述和分析了一种新的操作模式，我们提出了更保守的安全参数，并表明它在性能方面与CHES 2020竞争。另外，我们的解决方案只依赖于AES-128协处理器",
                    "title_zh": "基于硬件AES协处理器的改进防泄漏认证加密"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.677-707",
                    "title": "Reinforcement Learning for Hyperparameter Tuning in Deep Learning-based Side-channel Analysis",
                    "authors": "Jorai Rijsdijk, Lichao Wu, Guilherme Perin, Stjepan Picek",
                    "abstract": "Deep learning represents a powerful set of techniques for profiling sidechannel analysis. The results in the last few years show that neural network architectures like multilayer perceptron and convolutional neural networks give strong attack performance where it is possible to break targets protected with various countermeasures. Considering that deep learning techniques commonly have a plethora of hyperparameters to tune, it is clear that such top attack results can come with a high price in preparing the attack. This is especially problematic as the side-channel community commonly uses random search or grid search techniques to look for the best hyperparameters.In this paper, we propose to use reinforcement learning to tune the convolutional neural network hyperparameters. In our framework, we investigate the Q-Learning paradigm and develop two reward functions that use side-channel metrics. We mount an investigation on three commonly used datasets and two leakage models where the results show that reinforcement learning can find convolutional neural networks exhibiting top performance while having small numbers of trainable parameters. We note that our approach is automated and can be easily adapted to different datasets. Several of our newly developed architectures outperform the current state-of-the-art results. Finally, we make our source code publicly available. \nhttps://github.com/AISyLab/Reinforcement-Learning-for-SCA",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8989/8566"
                    },
                    "abstract_zh": "深度学习代表了一套强大的侧面通道分析技术。过去几年的研究结果表明，像多层感知器和卷积神经网络这样的神经网络架构具有很强的攻击性能，有可能破坏采用各种对策保护的目标。考虑到深度学习技术通常有过多的超参数要调整，很明显，这样的顶级攻击结果在准备攻击时可能会付出很高的代价。这尤其成问题，因为侧信道社区通常使用随机搜索或网格搜索技术来寻找最佳超参数。在本文中，我们建议使用强化学习来调整卷积神经网络超参数。在我们的框架中，我们研究了Q学习范式，并开发了两个使用侧信道度量的奖励函数。我们对三个常用数据集和两个泄漏模型进行了研究，结果表明强化学习可以找到表现出最高性能的卷积神经网络，同时具有少量的可训练参数。我们注意到，我们的方法是自动化的，可以很容易地适应不同的数据集。我们新开发的几个架构超过了当前最先进的结果。最后，我们公开我们的源代码。\nhttps://github.com/AISyLab/Reinforcement-Learning-for-SCA",
                    "title_zh": "基于深度学习的边通道分析中超参数调整的强化学习"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.708-755",
                    "title": "Second-Order SCA Security with almost no Fresh Randomness",
                    "authors": "Aein Rezaei Shahmirzadi, Amir Moradi",
                    "abstract": "Masking schemes are among the most popular countermeasures against Side-Channel Analysis (SCA) attacks. Realization of masked implementations on hardware faces several difficulties including dealing with glitches. Threshold Implementation (TI) is known as the first strategy with provable security in presence of glitches. In addition to the desired security order d, TI defines the minimum number of shares to also depend on the algebraic degree of the target function. This may lead to unaffordable implementation costs for higher orders.For example, at least five shares are required to protect the smallest nonlinear function against second-order attacks. By cuttingsuch a dependency, the successor schemes are able to achieve the same security level by just d + 1 shares, at the cost of high demand for fresh randomness, particularly at higher orders. In this work, we provide a methodology to realize the second-order glitch-extended probing-secure implementation of a group of quadratic functions with three shares and no fresh randomness. This allows us to construct second-order secure implementations of several cryptographic primitives with very limited number of fresh masks, including Keccak, SKINNY, Midori, PRESENT, and PRINCE.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8990/8567"
                    },
                    "abstract_zh": "屏蔽方案是对抗旁道分析(SCA)攻击的最流行的对策之一。在硬件上实现屏蔽实现面临几个困难，包括处理假信号。阈值实现(TI)被认为是第一种在故障情况下具有可证明安全性的策略。除了期望的安全顺序d之外，TI还根据目标函数的代数次数来定义最小份额数。这可能导致更高订单的实施成本无法承受。例如，至少需要五份来保护最小的非线性函数免受二阶攻击。通过切断这种依赖性，后继方案能够仅通过d + 1个份额来实现相同的安全级别，代价是对新的随机性的高需求，特别是在更高阶的情况下。在这项工作中，我们提供了一种方法来实现一组二次函数的二阶毛刺扩展探测安全实现，该函数具有三个部分并且没有新的随机性。这允许我们用非常有限数量的新鲜掩码来构造几个密码原语的二阶安全实现，包括Keccak、SKINNY、美岛莉、PRESENT和PRINCE。",
                    "title_zh": "二阶SCA安全性，几乎没有新的随机性"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.756-779",
                    "title": "SEAL-Embedded: A Homomorphic Encryption Library for the Internet of Things",
                    "authors": "Deepika Natarajan, Wei Dai",
                    "abstract": "The growth of the Internet of Things (IoT) has led to concerns over the lack of security and privacy guarantees afforded by IoT systems. Homomorphic encryption (HE) is a promising privacy-preserving solution to allow devices to securely share data with a cloud backend; however, its high memory consumption and computational overhead have limited its use on resource-constrained embedded devices. To address this problem, we present SEAL-Embedded, the first HE library targeted for embedded devices, featuring the CKKS approximate homomorphic encryption scheme. SEAL-Embedded employs several computational and algorithmic optimizations along with a detailed memory re-use scheme to achieve memory efficient, high performance CKKS encoding and encryption on embedded devices without any sacrifice of security. We additionally provide an “adapter” server module to convert data encrypted by SEAL-Embedded to be compatible with the Microsoft SEAL library for homomorphic encryption, enabling an end-to-end solution for building privacy-preserving applications. For a polynomial ring degree of 4096, using RNS primes of 30 or fewer bits, our library can be configured to use between 64–137 KB of RAM and 1–264 KB of flash data, depending on developer-selected configurations and tradeoffs. Using these parameters, we evaluate SEAL-Embedded on two different IoT platforms with high performance, memory efficient, and balanced configurations of the library for asymmetric and symmetric encryption. With 136 KB of RAM, SEAL-Embedded can perform asymmetric encryption of 2048 single-precision numbers in 77 ms on the Azure Sphere Cortex-A7 and 737 ms on the Nordic nRF52840 Cortex-M4.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8991/8568"
                    },
                    "abstract_zh": "物联网(IoT)的发展引发了人们对物联网系统缺乏安全性和隐私保障的担忧。同态加密(HE)是一种有前途的隐私保护解决方案，允许设备与云后端安全地共享数据；然而，它的高内存消耗和计算开销限制了它在资源受限的嵌入式设备上的使用。为了解决这个问题，我们提出了海豹突击队嵌入式，第一个面向嵌入式设备的he库，具有CKKS近似同态加密方案。海豹突击队嵌入式采用多种计算和算法优化以及详细的内存重用方案，在嵌入式设备上实现内存高效、高性能的CKKS编码和加密，而不牺牲任何安全性。此外，我们还提供了一个“适配器”服务器模块，用于转换海豹突击队嵌入式加密的数据，以兼容微软海豹突击队同态加密库，从而为构建隐私保护应用提供端到端解决方案。对于4096的多项式环度，使用30位或更少位的RNS素数，我们的库可以配置为使用64–137 KB的RAM和1–264 KB的flash数据，具体取决于开发人员选择的配置和权衡。使用这些参数，我们在两个不同的物联网平台上评估了海豹突击队嵌入式，这两个平台具有高性能、高内存效率以及针对非对称和对称加密的库的平衡配置。凭借136 KB的RAM，海豹突击队嵌入式在Azure Sphere Cortex-A7上可以在77毫秒内执行2048个单精度数字的非对称加密，在Nordic nRF52840 Cortex-M4上可以在737毫秒内执行。",
                    "title_zh": "海豹突击队嵌入式:物联网的同态加密库"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i3.780-805",
                    "title": "Countermeasures against Static Power Attacks - Comparing Exhaustive Logic Balancing and Other Protection Schemes in 28 nm CMOS -",
                    "authors": "Thorben Moos, Amir Moradi",
                    "abstract": "In recent years it has been demonstrated convincingly that the standby power of a CMOS chip reveals information about the internally stored and processed data. Thus, for adversaries who seek to extract secrets from cryptographic devices via side-channel analysis, the static power has become an attractive quantity to obtain. Most works have focused on the destructive side of this subject by demonstrating attacks. In this work, we examine potential solutions to protect circuits from silently leaking sensitive information during idle times. We focus on countermeasures that can be implemented using any common digital standard cell library and do not consider solutions that require full-custom or analog design flow. In particular, we evaluate and compare a set of five distinct standard-cell-based hiding countermeasures, including both, randomization and equalization techniques. We then combine the hiding countermeasures with state-of-the-art hardware masking in order to amplify the noise level and achieve a high resistance against attacks. An important part of our contribution is the proposal and evaluation of the first ever standard-cell-based balancing scheme which achieves perfect data-independence on paper, i.e., in absence of intra-die process variations and aging effects. We call our new countermeasure Exhaustive Logic Balancing (ELB). While this scheme, applied to a threshold implementation, provides the highest level of resistance in our experiments, it may not be the most cost effective option due to the significant resource overhead associated. All evaluated countermeasures and combinations thereof are applied to a serialized hardware implementation of the PRESENT block cipher and realized as cryptographic co-processors on a 28nm CMOS ASIC prototype. Our experimental results are obtained through real-silicon measurements of a fabricated die of the ASIC in a temperature-controlled environment using a source measure unit (SMU). We believe that our elaborate comparison serves as a useful guideline for hardware designers to find a proper tradeoff between security and cost for almost any application.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8992/8569"
                    },
                    "abstract_zh": "近年来，已经令人信服地证明了CMOS芯片的待机功率揭示了关于内部存储和处理的数据的信息。因此，对于试图通过旁道分析从密码设备中提取秘密的对手来说，静态功率已经成为一个有吸引力的获取量。大多数作品都通过演示攻击来关注这个主题的破坏性一面。在这项工作中，我们研究了保护电路在空闲时间不泄露敏感信息的潜在解决方案。我们关注可以使用任何通用数字标准单元库实施的对策，不考虑需要完全定制或模拟设计流程的解决方案。特别是，我们评估和比较了一组五个不同的基于标准单元的隐藏对策，包括随机化和均衡技术。然后，我们将隐藏对策与最先进的硬件屏蔽相结合，以放大噪声水平并实现对攻击的高抵抗力。我们贡献的一个重要部分是提出并评估了第一个基于标准单元的平衡方案，该方案在纸面上实现了完美的数据独立性，即没有芯片内工艺变化和老化效应。我们称我们的新对策为详尽的逻辑平衡(ELB)。虽然这种应用于阈值实现的方案在我们的实验中提供了最高级别的阻抗，但是由于相关的大量资源开销，它可能不是最具成本效益的选择。所有被评估的对策及其组合都被应用于本分组密码的串行化硬件实现，并被实现为28nm CMOS ASIC原型上的密码协处理器。我们的实验结果是通过使用源测量单元(SMU)在温度受控的环境中对ASIC的制造管芯进行真实硅测量而获得的。我们相信，我们精心设计的比较对于硬件设计人员来说是一个有用的指南，可以帮助他们在几乎所有应用的安全性和成本之间找到一个合适的平衡点。",
                    "title_zh": "针对静态功耗攻击的对策-比较28纳米CMOS中的穷举逻辑平衡和其他保护方案-"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.1-26",
                    "title": "Novel Key Recovery Attack on Secure ECDSA Implementation by Exploiting Collisions between Unknown Entries",
                    "authors": "Sunghyun Jin, Sangyub Lee, Sung Min Cho, HeeSeok Kim, Seokhie Hong",
                    "abstract": "In this paper, we propose a novel key recovery attack against secure ECDSA signature generation employing regular table-based scalar multiplication. Our attack exploits novel leakage, denoted by collision information, which can be constructed by iteratively determining whether two entries loaded from the table are the same or not through side-channel collision analysis. Without knowing the actual value of the table entries, an adversary can recover the private key of ECDSA by finding the condition for which several nonces are linearly dependent by exploiting only the collision information. We show that this condition can be satisfied practically with a reasonable number of digital signatures and corresponding traces. Furthermore, we also show that all entries in the pre-computation table can be recovered using the recovered private key and a sufficient number of digital signatures based on the collision information. As case studies, we find that fixed-base comb and T_SM scalar multiplication are vulnerable to our attack. Finally, we verify that our attack is a real threat by conducting an experiment with power consumption traces acquired during T_SM scalar multiplication operations on an ARM Cortex-M based microcontroller. We also provide the details for validation process.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9058/8645"
                    },
                    "abstract_zh": "在这篇文章中，我们提出了一种新的密钥恢复攻击，该攻击针对基于正则表的标量乘的安全ECDSA签名生成。我们的攻击利用了新的泄漏，由冲突信息表示，它可以通过边信道冲突分析迭代地确定从表中加载的两个条目是否相同来构建。在不知道表项的实际值的情况下，对手可以通过仅利用冲突信息找到几个随机数线性相关的条件来恢复ECDSA的私钥。我们表明，这一条件实际上可以满足合理数量的数字签名和相应的痕迹。此外，我们还表明，使用恢复的私钥和基于冲突信息的足够数量的数字签名，可以恢复预计算表中的所有条目。作为案例研究，我们发现固定基梳状和T_SM标量乘法容易受到我们的攻击。最后，我们通过在基于ARM Cortex-M的微控制器上进行T_SM标量乘法操作期间获得的功耗跟踪进行实验，验证了我们的攻击是一个真正的威胁。我们还提供了验证过程的细节。",
                    "title_zh": "利用未知条目间的冲突对安全ECDSA实施的新型密钥恢复攻击"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.27-56",
                    "title": "Cross-Device Profiled Side-Channel Attack with Unsupervised Domain Adaptation",
                    "authors": "Pei Cao, Chi Zhang, Xiangjun Lu, Dawu Gu",
                    "abstract": "Deep learning (DL)-based techniques have recently proven to be very successful when applied to profiled side-channel attacks (SCA). In a real-world profiled SCA scenario, attackers gain knowledge about the target device by getting access to a similar device prior to the attack. However, most state-of-the-art literature performs only proof-of-concept attacks, where the traces intended for profiling and attacking are acquired consecutively on the same fully-controlled device. This paper reminds that even a small discrepancy between the profiling and attack traces (regarded as domain discrepancy) can cause a successful single-device attack to completely fail. To address the issue of domain discrepancy, we propose a Cross-Device Profiled Attack (CDPA), which introduces an additional fine-tuning phase after establishing a pretrained model. The fine-tuning phase is designed to adjust the pre-trained network, such that it can learn a hidden representation that is not only discriminative but also domain-invariant. In order to obtain domain-invariance, we adopt a maximum mean discrepancy (MMD) loss as a constraint term of the classic cross-entropy loss function. We show that the MMD loss can be easily calculated and embedded in a standard convolutional neural network. We evaluate our strategy on both publicly available datasets and multiple devices (eight Atmel XMEGA 8-bit microcontrollers and three SAKURA-G evaluation boards). The results demonstrate that CDPA can improve the performance of the classic DL-based SCA by orders of magnitude, which significantly eliminates the impact of domain discrepancy caused by different devices.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9059/8646"
                    },
                    "abstract_zh": "基于深度学习(DL)的技术最近被证明在应用于侧面通道攻击(SCA)时非常成功。在真实的SCA场景中，攻击者通过在攻击前访问类似的设备来获取关于目标设备的信息。然而，大多数最新的文献只执行概念验证攻击，即在同一个完全受控的设备上连续获取用于分析和攻击的跟踪。本文提醒，即使是分析和攻击痕迹之间的微小差异(被视为域差异)也可能导致成功的单设备攻击彻底失败。为了解决域差异的问题，我们提出了一种跨设备概要攻击(CDPA)，它在建立预训练模型后引入了一个额外的微调阶段。微调阶段被设计成调整预训练的网络，使得它可以学习隐藏的表示，该表示不仅是有区别的，而且是域不变的。为了获得域不变性，我们采用最大平均差异(MMD)损失作为经典交叉熵损失函数的约束条件。我们表明，MMD损失可以很容易地计算和嵌入标准的卷积神经网络。我们在公开可用的数据集和多个设备(八个Atmel XMEGA 8位微控制器和三个SAKURA-G评估板)上评估了我们的策略。结果表明，CDPA可以将经典的基于DL的SCA的性能提高几个数量级，这显著消除了由不同设备引起的域差异的影响。",
                    "title_zh": "具有无监督域自适应的跨设备剖析旁道攻击"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.57-87",
                    "title": "Structural Attack (and Repair) of Diffused-Input-Blocked-Output White-Box Cryptography",
                    "authors": "Claude Carlet, Sylvain Guilley, Sihem Mesnager",
                    "abstract": "In some practical enciphering frameworks, operational constraints may require that a secret key be embedded into the cryptographic algorithm. Such implementations are referred to as White-Box Cryptography (WBC). One technique consists of the algorithm’s tabulation specialized for its key, followed by obfuscating the resulting tables. The obfuscation consists of the application of invertible diffusion and confusion layers at the interface between tables so that the analysis of input/output does not provide exploitable information about the concealed key material.Several such protections have been proposed in the past and already cryptanalyzed thanks to a complete WBC scheme analysis. In this article, we study a particular pattern for local protection (which can be leveraged for robust WBC); we formalize it as DIBO (for Diffused-Input-Blocked-Output). This notion has been explored (albeit without having been nicknamed DIBO) in previous works. However, we notice that guidelines to adequately select the invertible diffusion ∅and the blocked bijections B were missing. Therefore, all choices for ∅ and B were assumed as suitable. Actually, we show that most configurations can be attacked, and we even give mathematical proof for the attack. The cryptanalysis tool is the number of zeros in a Walsh-Hadamard spectrum. This “spectral distinguisher” improves on top of the previously known one (Sasdrich, Moradi, Güneysu, at FSE 2016). However, we show that such an attack does not work always (even if it works most of the time).Therefore, on the defense side, we give a straightforward rationale for the WBC implementations to be secure against such spectral attacks: the random diffusion part ∅ shall be selected such that the rank of each restriction to bytes is full. In AES’s case, this seldom happens if ∅ is selected at random as a linear bijection of F322. Thus, specific care shall be taken. Notice that the entropy of the resulting ∅ (suitable for WBC against spectral attacks) is still sufficient to design acceptable WBC schemes.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9060/8647"
                    },
                    "abstract_zh": "在一些实际的加密框架中，操作约束可能要求将密钥嵌入到加密算法中。这种实现被称为白盒密码术(WBC)。一种技术包括算法的专门针对其密钥的列表，然后对结果表进行模糊处理。混淆包括在表之间的界面处应用可逆扩散和混淆层，使得输入/输出的分析不提供关于隐藏的密钥材料的可利用信息。由于完整的WBC方案分析，过去已经提出了几个这样的保护，并且已经进行了密码分析。在本文中，我们研究了本地保护的一种特殊模式(它可以用于健壮的WBC)；我们将其形式化为DIBO(代表扩散输入阻塞输出)。这个概念在以前的作品中已经被探索过了(尽管没有被昵称为DIBO)。然而，我们注意到指导方针，以充分选择可逆扩散∅and块双射b失踪。因此，∅和b的所有选择都被认为是合适的。实际上，我们表明大多数配置都可以被攻击，我们甚至给出了攻击的数学证明。密码分析工具是沃尔什-哈达玛频谱中零的数量。这种“光谱区分器”在先前已知的基础上有所改进(萨斯德里奇、莫拉迪、居内苏，2016年FSE)。然而，我们证明了这种攻击并不总是有效的(即使它在大多数时候是有效的)。因此，在防御方面，我们给出了WBC实现对这种频谱攻击是安全的直接理由:随机扩散部分∅应该被选择为使得每个字节限制的秩是满的。在AES的情况下，如果随机选择∅作为F322的线性双射，这种情况很少发生。因此，应特别小心。注意，所得∅的熵(适用于抗频谱攻击的WBC)仍然足以设计可接受的WBC方案。",
                    "title_zh": "扩散输入阻塞输出白盒密码的结构攻击(和修复)"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.88-113",
                    "title": "Chosen Ciphertext k-Trace Attacks on Masked CCA2 Secure Kyber",
                    "authors": "Mike Hamburg, Julius Hermelink, Robert Primas, Simona Samardjiska, Thomas Schamberger, Silvan Streit, Emanuele Strieder, Christine van Vredendaal",
                    "abstract": "Single-trace attacks are a considerable threat to implementations of classic public-key schemes, and their implications on newer lattice-based schemes are still not well understood. Two recent works have presented successful single-trace attacks targeting the Number Theoretic Transform (NTT), which is at the heart of many lattice-based schemes. However, these attacks either require a quite powerful side-channel adversary or are restricted to specific scenarios such as the encryption of ephemeral secrets. It is still an open question if such attacks can be performed by simpler adversaries while targeting more common public-key scenarios. In this paper, we answer this question positively. First, we present a method for crafting ring/module-LWE ciphertexts that result in sparse polynomials at the input of inverse NTT computations, independent of the used private key. We then demonstrate how this sparseness can be incorporated into a side-channel attack, thereby significantly improving noise resistance of the attack compared to previous works. The effectiveness of our attack is shown on the use-case of CCA2 secure Kyber k-module-LWE, where k ∈ {2, 3, 4}. Our k-trace attack on the long-term secret can handle noise up to a σ ≤ 1.2 in the noisy Hamming weight leakage model, also for masked implementations. A 2k-trace variant for Kyber1024 even allows noise σ ≤ 2.2 also in the masked case, with more traces allowing us to recover keys up to σ ≤ 2.7. Single-trace attack variants have a noise tolerance depending on the Kyber parameter set, ranging from σ ≤ 0.5 to σ ≤ 0.7. As a comparison, similar previous attacks in the masked setting were only successful with σ ≤ 0.5.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9061/8648"
                    },
                    "abstract_zh": "单迹攻击对经典公钥方案的实现是一个相当大的威胁，并且它们对较新的基于格的方案的影响仍然没有被很好地理解。两个最近的工作已经提出了针对数论变换(NTT)的成功的单迹攻击，数论变换是许多基于格的方案的核心。然而，这些攻击要么需要一个非常强大的侧信道对手，要么被限制在特定的场景中，例如短暂秘密的加密。这种攻击是否可以由更简单的对手来执行，同时针对更常见的公钥场景，这仍然是一个悬而未决的问题。在本文中，我们正面回答了这个问题。首先，我们提出了一种制作环/模LWE密文的方法，该密文在逆NTT计算的输入端产生稀疏多项式，与所使用的私钥无关。然后，我们演示了如何将这种稀疏性结合到边信道攻击中，从而与以前的工作相比，显著提高了攻击的抗噪声能力。我们的攻击的有效性在CCA2安全Kyber k-module-LWE的用例上显示，其中k ∈ {2，3，4}。我们对长期秘密的k-trace攻击可以在噪声汉明重量泄漏模型中处理高达σ ≤ 1.2的噪声，对于掩蔽实现也是如此。Kyber1024的2k走线变体甚至允许噪声σ ≤ 2.2，在屏蔽情况下也是如此，更多走线允许我们恢复高达σ ≤ 2.7的键。单迹攻击变体的噪声容差取决于Kyber参数集，范围从σ ≤ 0.5到σ ≤ 0.7。作为对比，之前在掩蔽设置下的类似攻击只有σ ≤ 0.5时才成功。",
                    "title_zh": "对掩码CCA2安全密钥的选择密文k-Trace攻击"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.114-148",
                    "title": "Over 100x Faster Bootstrapping in Fully Homomorphic Encryption through Memory-centric Optimization with GPUs",
                    "authors": "Wonkyung Jung, Sangpyo Kim, Jung Ho Ahn, Jung Hee Cheon, Younho Lee",
                    "abstract": "Fully Homomorphic encryption (FHE) has been gaining in popularity as an emerging means of enabling an unlimited number of operations in an encrypted message without decryption. A major drawback of FHE is its high computational cost. Specifically, a bootstrapping step that refreshes the noise accumulated through consequent FHE operations on the ciphertext can even take minutes of time. This significantly limits the practical use of FHE in numerous real applications.By exploiting the massive parallelism available in FHE, we demonstrate the first instance of the implementation of a GPU for bootstrapping CKKS, one of the most promising FHE schemes supporting the arithmetic of approximate numbers. Through analyzing CKKS operations, we discover that the major performance bottleneck is their high main-memory bandwidth requirement, which is exacerbated by leveraging existing optimizations targeted to reduce the required computation. These observations motivate us to utilize memory-centric optimizations such as kernel fusion and reordering primary functions extensively.Our GPU implementation shows a 7.02× speedup for a single CKKS multiplication compared to the state-of-the-art GPU implementation and an amortized bootstrapping time of 0.423us per bit, which corresponds to a speedup of 257× over a single-threaded CPU implementation. By applying this to logistic regression model training, we achieved a 40.0× speedup compared to the previous 8-thread CPU implementation with the same data.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9062/8649"
                    },
                    "abstract_zh": "全同态加密(FHE)作为一种新兴的方法越来越受欢迎，这种方法能够在不解密的情况下对加密消息进行无限次数的操作。FHE的一个主要缺点是计算成本高。具体来说，刷新通过对密文进行后续FHE运算而累积的噪声的引导步骤甚至可能需要几分钟的时间。这极大地限制了FHE在许多实际应用中的实际使用。通过利用FHE中可用的大规模并行性，我们展示了用于引导CKKS的GPU实现的第一个实例，这是支持约数算术的最有前途的FHE方案之一。通过分析CKKS操作，我们发现主要的性能瓶颈是它们的高主存带宽需求，这通过利用旨在减少所需计算的现有优化而加剧。这些观察促使我们广泛地利用以内存为中心的优化，比如内核融合和主要函数的重新排序。我们的GPU实现显示，与最先进的GPU实现相比，单次CKKS乘法的加速比为7.02倍，摊销自举时间为每位0.423us，这相当于单线程CPU实现的加速比为257倍。通过将其应用于逻辑回归模型训练，我们在相同数据的情况下，与之前的8线程CPU实施相比，实现了40.0倍的加速。",
                    "title_zh": "通过以内存为中心的GPU优化，全同态加密的引导速度提高了100多倍"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.149-172",
                    "title": "My other car is your car: compromising the Tesla Model X keyless entry system",
                    "authors": "Lennert Wouters, Benedikt Gierlichs, Bart Preneel",
                    "abstract": "This paper documents a practical security evaluation of the Tesla Model X keyless entry system. In contrast to other works, the keyless entry system analysed in this paper employs secure symmetric-key and public-key cryptographic primitives implemented by a Common Criteria certified Secure Element. We document the internal workings of this system, covering the key fob, the body control module and the pairing protocol. Additionally, we detail our reverse engineering techniques and document several security issues. The identified issues in the key fob firmware update mechanism and the key fob pairing protocol allow us to bypass all of the cryptographic security measures put in place. To demonstrate the practical impact of our research we develop a fully remote Proof-of-Concept attack that allows to gain access to the vehicle’s interior in a matter of minutes and pair a modified key fob, allowing to drive off. Our attack is not a relay attack, as our new key fob allows us to start the car anytime anywhere. Finally, we provide an analysis of the update performed by Tesla to mitigate our findings. Our work highlights how the increased complexity and connectivity of vehicular systems can result in a larger and easier to exploit attack surface.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9063/8650"
                    },
                    "abstract_zh": "本文记录了特斯拉Model X无钥匙进入系统的实际安全性评估。与其他作品相比，本文分析的无钥匙进入系统采用了由通用标准认证的安全元件实现的安全对称密钥和公钥密码原语。我们记录了该系统的内部工作原理，包括密钥卡、车身控制模块和配对协议。此外，我们详细说明了我们的逆向工程技术，并记录了几个安全问题。在密钥卡固件更新机制和密钥卡配对协议中发现的问题允许我们绕过所有的加密安全措施。为了展示我们的研究的实际影响，我们开发了一个完全远程的概念验证攻击，允许在几分钟内进入车辆内部，并配对一个经过修改的密钥卡，允许开车离开。我们的攻击不是中继攻击，因为我们的新密钥卡允许我们随时随地启动汽车。最后，我们提供了对Tesla执行的更新的分析，以减轻我们的发现。我们的工作强调了车辆系统日益增加的复杂性和连通性如何导致更大和更容易利用的攻击面。",
                    "title_zh": "我的另一辆车是你的车:损害特斯拉Model X无钥匙进入系统"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.173-214",
                    "title": "Masking Kyber: First- and Higher-Order Implementations",
                    "authors": "Joppe W. Bos, Marc Gourjon, Joost Renes, Tobias Schneider, Christine van Vredendaal",
                    "abstract": "In the final phase of the post-quantum cryptography standardization effort, the focus has been extended to include the side-channel resistance of the candidates. While some schemes have been already extensively analyzed in this regard, there is no such study yet of the finalist Kyber.In this work, we demonstrate the first completely masked implementation of Kyber which is protected against first- and higher-order attacks. To the best of our knowledge, this results in the first higher-order masked implementation of any post-quantum secure key encapsulation mechanism algorithm. This is realized by introducing two new techniques. First, we propose a higher-order algorithm for the one-bit compression operation. This is based on a masked bit-sliced binary-search that can be applied to prime moduli. Second, we propose a technique which enables one to compare uncompressed masked polynomials with compressed public polynomials. This avoids the costly masking of the ciphertext compression while being able to be instantiated at arbitrary orders.We show performance results for first-, second- and third-order protected implementations on the Arm Cortex-M0+ and Cortex-M4F. Notably, our implementation of first-order masked Kyber decapsulation requires 3.1 million cycles on the Cortex-M4F. This is a factor 3.5 overhead compared to the unprotected optimized implementationin pqm4. We experimentally show that the first-order implementation of our new modules on the Cortex-M0+ is hardened against attacks using 100 000 traces and mechanically verify the security in a fine-grained leakage model using the verification tool scVerif.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9064/8651"
                    },
                    "abstract_zh": "在后量子密码标准化工作的最后阶段，重点已经扩展到包括候选的侧信道电阻。虽然在这方面已经对一些方案进行了广泛的分析，但是还没有对决赛选手Kyber进行这样的研究。在这项工作中，我们演示了第一个完全屏蔽的Kyber实现，它可以防止一阶和高阶攻击。据我们所知，这导致了任何后量子安全密钥封装机制算法的第一个高阶屏蔽实现。这是通过引入两种新技术实现的。首先，我们提出了一个高阶算法的一位压缩操作。这是基于可以应用于质数模的屏蔽位片二分搜索。第二，我们提出了一种技术，使人们能够比较未压缩的屏蔽多项式和压缩的公共多项式。这避免了密文压缩的高成本屏蔽，同时能够以任意顺序实例化。我们展示了在Arm Cortex-M0+和Cortex-M4F上实现一阶、二阶和三阶保护的性能结果。值得注意的是，我们在Cortex-M4F上实施一阶屏蔽Kyber解封装需要310万个周期。与pqm4中无保护的优化实现相比，这是3.5倍的开销。我们通过实验表明，我们的新模块在Cortex-M0+上的一阶实现可以抵御使用100 000条轨迹的攻击，并使用验证工具scVerif在细粒度泄漏模型中机械地验证安全性。",
                    "title_zh": "屏蔽Kyber:一阶和高阶实现"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.215-238",
                    "title": "ROTed: Random Oblivious Transfer for embedded devices",
                    "authors": "Pedro Branco, Luís Fiolhais, Manuel Goulão, Paulo Martins, Paulo Mateus, Leonel Sousa",
                    "abstract": "Oblivious Transfer (OT) is a fundamental primitive in cryptography, supporting protocols such as Multi-Party Computation and Private Set Intersection (PSI), that are used in applications like contact discovery, remote diagnosis and contact tracing. Due to its fundamental nature, it is utterly important that its execution is secure even if arbitrarily composed with other instances of the same, or other protocols. This property can be guaranteed by proving its security under the Universal Composability model. Herein, a 3-round Random Oblivious Transfer (ROT) protocol is proposed, which achieves high computational efficiency, in the Random Oracle Model. The security of the protocol is based on the Ring Learning With Errors assumption (for which no quantum solver is known). ROT is the basis for OT extensions and, thus, achieves wide applicability, without the overhead of compiling ROTs from OTs. Finally, the protocol is implemented in a server-class Intel processor and four application-class ARM processors, all with different architectures. The usage of vector instructions provides on average a 40% speedup. The implementation shows that our proposal is at least one order of magnitude faster than the state-of-the-art, and is suitable for a wide range of applications in embedded systems, IoT, desktop, and servers. From a memory footprint perspective, there is a small increase (16%) when compared to the state-of-the-art. This increase is marginal and should not prevent the usage of the proposed protocol in a multitude of devices. In sum, the proposal achieves up to 37k ROTs/s in an Intel server-class processor and up to 5k ROTs/s in an ARM application-class processor. A PSI application, using the proposed ROT, is up to 6.6 times faster than related art.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9065/8655"
                    },
                    "abstract_zh": "不经意传输(OT)是密码学中的一个基本原语，支持多方计算和私有集合相交(PSI)等协议，这些协议用于联系发现、远程诊断和联系追踪等应用中。由于它的基本性质，它的执行是安全的，这是非常重要的，即使与相同的其他实例或其他协议任意组合也是如此。这一性质可以通过在通用可组合性模型下证明其安全性来保证。在随机预言模型中，提出了一种3轮随机不经意传输(ROT)协议，该协议具有较高的计算效率。该协议的安全性是基于带错误的环学习假设(对此没有量子解算器是已知的)。r OT是OT扩展的基础，因此获得了广泛的适用性，而没有从OT编译ROT的开销。最后，该协议在一个服务器级Intel处理器和四个应用级ARM处理器上实现，所有处理器都具有不同的架构。向量指令的使用平均提供了40%的加速。实施表明，我们的建议比最先进的技术至少快一个数量级，适合嵌入式系统、物联网、桌面和服务器中的广泛应用。从内存占用的角度来看，与最先进的技术相比，有一个小的增加(16%)，这种增加是微不足道的，不应妨碍所提出的协议在众多设备中的使用。总之，该提案在英特尔服务器级处理器中实现了高达37k的rot/s，在ARM应用级处理器中实现了高达5k的rot/s。使用所提出的ROT的PSI应用比相关技术快6.6倍",
                    "title_zh": "ROTed:用于嵌入式设备的随机不经意传输"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.239-282",
                    "title": "Side-Channel Protections for Picnic Signatures",
                    "authors": "Diego F. Aranha, Sebastian Berndt, Thomas Eisenbarth, Okan Seker, Akira Takahashi, Luca Wilke, Greg Zaverucha",
                    "abstract": "We study masking countermeasures for side-channel attacks against signature schemes constructed from the MPC-in-the-head paradigm, specifically when the MPC protocol uses preprocessing. This class of signature schemes includes Picnic, an alternate candidate in the third round of the NIST post-quantum standardization project. The only previously known approach to masking MPC-in-the-head signatures suffers from interoperability issues and increased signature sizes. Further, we present a new attack to demonstrate that known countermeasures are not sufficient when the MPC protocol uses a preprocessing phase, as in Picnic3.We overcome these challenges by showing how to mask the underlying zero-knowledge proof system due to Katz–Kolesnikov–Wang (CCS 2018) for any masking order, and by formally proving that our approach meets the standard security notions of non-interference for masking countermeasures. As a case study, we apply our masking technique to Picnic. We then implement different masked versions of Picnic signing providing first order protection for the ARM Cortex M4 platform, and quantify the overhead of these different masking approaches. We carefully analyze the side-channel risk of hashing operations, and give optimizations that reduce the CPU cost of protecting hashing in Picnic by a factor of five. The performance penalties of the masking countermeasures ranged from 1.8 to 5.5, depending on the degree of masking applied to hash function invocations.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9066/8667"
                    },
                    "abstract_zh": "我们研究了针对从头部MPC范例构造的签名方案的旁道攻击的掩蔽对策，特别是当MPC协议使用预处理时。这类签名方案包括野餐，在NIST后量子标准化项目的第三轮候补候选人。唯一已知的屏蔽头部MPC签名的方法受到互操作性问题和签名大小增加的困扰。此外，我们提出了一个新的攻击，以证明当MPC协议使用预处理阶段时，已知的对策是不够的，如在野餐3。我们通过展示如何针对任何屏蔽命令屏蔽Katz王(CCS 2018)的底层零知识证明系统，以及通过正式证明我们的方法符合屏蔽对策不干扰的标准安全概念，来克服这些挑战。作为案例研究，我们将掩蔽技术应用于野餐。然后，我们实现了野餐签名的不同屏蔽版本，为ARM Cortex M4平台提供一阶保护，并量化了这些不同屏蔽方法的开销。我们仔细分析了哈希操作的旁路风险，并给出了优化，将保护Picnic中哈希的CPU成本降低了五分之一。屏蔽对策的性能损失从1.8到5.5不等，具体取决于应用于哈希函数调用的屏蔽程度。",
                    "title_zh": "野餐签名的旁道保护"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.283-325",
                    "title": "An Instruction Set Extension to Support Software-Based Masking",
                    "authors": "Si Gao, Johann Großschädl, Ben Marshall, Dan Page, Thinh Hung Pham, Francesco Regazzoni",
                    "abstract": "In both hardware and software, masking can represent an effective means of hardening an implementation against side-channel attack vectors such as Differential Power Analysis (DPA). Focusing on software, however, the use of masking can present various challenges: specifically, it often 1) requires significant effort to translate any theoretical security properties into practice, and, even then, 2) imposes a significant overhead in terms of efficiency. To address both challenges, this paper explores the use of an Instruction Set Extension (ISE) to support masking in software-based implementations of a range of (symmetric) cryptographic kernels including AES: we design, implement, and evaluate such an ISE, using RISC-V as the base ISA. Our ISE-supported first-order masked implementation of AES, for example, is an order of magnitude more efficient than a software-only alternative with respect to both execution latency and memory footprint; this renders it comparable to an unmasked implementation using the same metrics, but also first-order secure.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9067/8656"
                    },
                    "abstract_zh": "无论是在硬件还是软件中，屏蔽都是一种有效的手段，可以针对差分功耗分析(DPA)等侧信道攻击手段强化实施。然而，集中在软件上，屏蔽的使用会带来各种挑战:具体来说，它通常1)需要大量的工作来将任何理论上的安全属性转化为实践，并且即使这样，2)在效率方面强加了大量的开销。为了应对这两个挑战，本文探讨了在一系列(对称)加密内核(包括AES)的软件实现中使用指令集扩展(ISE)来支持屏蔽:我们使用RISC-V作为基本ISA来设计、实现和评估这样的ISE。例如，我们支持ISE的AES一阶屏蔽实现在执行延迟和内存占用方面比纯软件替代方案高效一个数量级；这使得它可与使用相同度量的无屏蔽实现相比，而且是一阶安全的。",
                    "title_zh": "支持基于软件的屏蔽的指令集扩展"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.326-350",
                    "title": "Revealing the Weakness of Addition Chain Based Masked SBox Implementations",
                    "authors": "Jingdian Ming, Huizhong Li, Yongbin Zhou, Wei Cheng, Zehua Qiao",
                    "abstract": "Addition chain is a well-known approach for implementing higher-order masked SBoxes. However, this approach induces more computations of intermediate monomials over F2n, which in turn leak more information related to the sensitive variables and may decrease its side-channel resistance consequently. In this paper, we introduce a new notion named polygon degree to measure the resistance of monomial computations. With the help of this notion, we select several typical addition chain implementations with the strongest or the weakest resistance. In practical experiments based on an ARM Cortex-M4 architecture, we collect power and electromagnetic traces in consideration of different noise levels. The results show that the resistance of the weakest masked SBox implementation is close to that of an unprotected implementation, while the strongest one can also be broken with fewer than 1,500 traces due to extra leakages. Moreover, we study the resistance of addition chain implementations against profiled attacks. We find that some monomials with smaller output size leak more information than the SBox output. The work by Duc et al. at JOC 2019 showed that for a balanced function, the smaller the output size is, the less information is leaked. Thus, our attacks demonstrate that this property of balanced functions does not apply to unbalanced functions.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9068/8653"
                    },
                    "abstract_zh": "加法链是一种众所周知的实现高阶屏蔽盒的方法。然而，这种方法在F2n上引入了更多的中间单项式计算，从而泄漏了更多与敏感变量相关的信息，并可能因此降低其侧信道电阻。本文引入一个新的概念&多边形度来度量单项计算的阻力。借助这一概念，我们选择了几种典型的加法链实现，它们具有最强或最弱的电阻。在基于ARM Cortex-M4架构的实际实验中，我们在考虑不同噪声水平的情况下收集功率和电磁轨迹。结果表明，最弱的屏蔽SBox实施方案的电阻接近无保护实施方案的电阻，而最强的实施方案也可能由于额外的泄漏而在不到1，500条走线的情况下被破坏。此外，我们研究了加法链实现对剖析攻击的抵抗性。我们发现一些输出尺寸较小的单项式比SBox输出泄漏更多的信息。Duc等人在JOC 2019年的工作表明，对于平衡的函数，输出大小越小，泄露的信息就越少。因此，我们的攻击证明了平衡函数的这一性质不适用于不平衡函数。",
                    "title_zh": "揭示了基于加法链的屏蔽SBox实现的弱点"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.351-387",
                    "title": "CTIDH: faster constant-time CSIDH",
                    "authors": "Gustavo Banegas, Daniel J. Bernstein, Fabio Campos, Tung Chou, Tanja Lange, Michael Meyer, Benjamin Smith, Jana Sotáková",
                    "abstract": "This paper introduces a new key space for CSIDH and a new algorithm for constant-time evaluation of the CSIDH group action. The key space is not useful with previous algorithms, and the algorithm is not useful with previous key spaces, but combining the new key space with the new algorithm produces speed records for constant-time CSIDH. For example, for CSIDH-512 with a 256-bit key space, the best previous constant-time results used 789000 multiplications and more than 200 million Skylake cycles; this paper uses 438006 multiplications and 125.53 million cycles.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9069/8657"
                    },
                    "abstract_zh": "本文为CSIDH引入了一个新的密钥空间，并提出了一个新的CSIDH群作用常数时间估计算法。密钥空间对于先前的算法是无用的，并且该算法对于先前的密钥空间也是无用的，但是结合新的密钥空间和新的算法产生了恒定时间CSIDH的速度记录。例如，对于具有256位密钥空间的CSIDH-512，以前最好的常数时间结果使用789000次乘法和超过2亿个Skylake周期；本文使用了438006次乘法和1.2553亿个周期。",
                    "title_zh": "CTIDH:更快的常数时间CSIDH"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.388-411",
                    "title": "Low-Latency Keccak at any Arbitrary Order",
                    "authors": "Sara Zarei, Aein Rezaei Shahmirzadi, Hadi Soleimany, Raziyeh Salarifard, Amir Moradi",
                    "abstract": "Correct application of masking on hardware implementation of cryptographic primitives necessitates the instantiation of registers in order to achieve the non-completeness (commonly said to stop the propagation of glitches). This sometimes leads to a high latency overhead, making the implementation not necessarily suitable for the underlying application. As a concrete example, this holds for Keccak. Application of d + 1 Domain Oriented Masking (DOM) on a round-based implementation of Keccak leads to the introduction of two register stages per round, i.e., two times higher latency. On the other hand, Rhythmic-Keccak, introduced in CHES 2018, unrolls two rounds to half the latency compared to an unprotected ordinary round-based implementation. To that end, td + 1 masking is used which requires a notable area, and – apart from the difficulty to construct – its extension to higher orders seems beyond the bounds of feasibility.In this paper, we focus on d + 1 masking and introduce a methodology which enables us to stay with the latency of an unprotected round-based implementation, i.e., one register stage per round. While being secure under glitch-extended probing model, we provide a general design where the desired security order can be easily adjusted without any effect on the above-given latency. Compared to the Rhythmic-Keccak, the synthesis results show that our first-order design is able to accomplish the entire operations of Keccak-f[200] in the same period of time while decreasing the area by 74.5%. Notably, our implementations achieve around 30% less delay compared to the corresponding original DOM-Keccak designs.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9070/8654"
                    },
                    "abstract_zh": "在密码原语的硬件实现上正确应用屏蔽需要寄存器的实例化，以便实现不完整性(通常称为停止假信号的传播)。这有时会导致高延迟开销，使实现不一定适合底层应用程序。作为一个具体的例子，这适用于凯克克。在基于循环的Keccak实现上应用d + 1面向域的屏蔽(DOM)导致每循环引入两个寄存器级，即两倍高的等待时间。另一方面，CHES 2018中引入的rhythm-Keccak与无保护的普通基于轮的实现相比，展开两轮，延迟减半。为此，使用td + 1掩蔽，这需要一个显著的面积，并且——除了难以构建之外——将其扩展到更高阶似乎超出了可行性的界限。在本文中，我们将重点放在d + 1屏蔽上，并介绍一种方法，该方法使我们能够保持基于无保护循环的实现的延迟，即每循环一个寄存器级。虽然在毛刺扩展探测模式下是安全的，但我们提供了一种通用设计，其中可以容易地调整所需的安全顺序，而不会对上述给定的延迟产生任何影响。与rhythm-Keccak相比，综合结果表明我们的一阶设计能够在相同的时间内完成Keccak-f[200]的全部运算，而面积减少了74.5%。值得注意的是，与相应的原始DOM-Keccak设计相比，我们的实现减少了大约30%的延迟。",
                    "title_zh": "任意顺序的低延迟Keccak"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.412-446",
                    "title": "LifeLine for FPGA Protection: Obfuscated Cryptography for Real-World Security",
                    "authors": "Florian Stolz, Nils Albartus, Julian Speith, Simon Klix, Clemens Nasenberg, Aiden Gula, Marc Fyrbiak, Christof Paar, Tim Güneysu, Russell Tessier",
                    "abstract": "Over the last decade attacks have repetitively demonstrated that bitstream protection for SRAM-based FPGAs is a persistent problem without a satisfying solution in practice. Hence, real-world hardware designs are prone to intellectual property infringement and malicious manipulation as they are not adequately protected against reverse-engineering.In this work, we first review state-of-the-art solutions from industry and academia and demonstrate their ineffectiveness with respect to reverse-engineering and design manipulation. We then describe the design and implementation of novel hardware obfuscation primitives based on the intrinsic structure of FPGAs. Based on our primitives, we design and implement LifeLine, a hardware design protection mechanism for FPGAs using hardware/software co-obfuscated cryptography. We show that LifeLine offers effective protection for a real-world adversary model, requires minimal integration effort for hardware designers, and retrofits to already deployed (and so far vulnerable) systems.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9071/8658"
                    },
                    "abstract_zh": "在过去的十年中，攻击已经反复证明了对基于SRAM的FPGAs的比特流保护是一个持久的问题，在实践中没有令人满意的解决方案。因此，现实世界的硬件设计很容易受到知识产权侵犯和恶意操纵，因为它们没有受到充分的保护来防止逆向工程。在这项工作中，我们首先回顾了来自工业界和学术界的最新解决方案，并展示了它们在逆向工程和设计操纵方面的无效性。然后，我们描述了基于FPGAs内在结构的新型硬件混淆原语的设计和实现。基于我们的原语，我们设计并实现了LifeLine，一种使用软硬件协同混淆加密技术的FPGAs硬件设计保护机制。我们展示了LifeLine为真实世界的对手模型提供了有效的保护，只需要硬件设计人员最少的集成工作，并对已经部署的(到目前为止易受攻击的)系统进行改造。",
                    "title_zh": "FPGA保护的生命线:现实世界安全的混淆加密"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.447-473",
                    "title": "FIVER - Robust Verification of Countermeasures against Fault Injections",
                    "authors": "Jan Richter-Brockmann, Aein Rezaei Shahmirzadi, Pascal Sasdrich, Amir Moradi, Tim Güneysu",
                    "abstract": "Fault Injection Analysis is seen as a powerful attack against implementations of cryptographic algorithms. Over the last two decades, researchers proposed a plethora of countermeasures to secure such implementations. However, the design process and implementation are still error-prone, complex, and manual tasks which require long-standing experience in hardware design and physical security. Moreover, the validation of the claimed security is often only done by empirical testing in a very late stage of the design process. To prevent such empirical testing strategies, approaches based on formal verification are applied instead providing the designer early feedback.In this work, we present a fault verification framework to validate the security of countermeasures against fault-injection attacks designed for ICs. The verification framework works on netlist-level, parses the given digital circuit into a model based on Binary Decision Diagrams, and performs symbolic fault injections. This verification approach constitutes a novel strategy to evaluate protected hardware designs against fault injections offering new opportunities as performing full analyses under a given fault models.Eventually, we apply the proposed verification framework to real-world implementations of well-established countermeasures against fault-injection attacks. Here, we consider protected designs of the lightweight ciphers CRAFT and LED-64 as well as AES. Due to several optimization strategies, our tool is able to perform more than 90 million fault injections in a single-round CRAFT design and evaluate the security in under 50 min while the symbolic simulation approach considers all 2128 primary inputs.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9072/8659"
                    },
                    "abstract_zh": "故障注入分析被视为对加密算法实现的一种强有力的攻击。在过去的二十年中，研究人员提出了大量的对策来确保这种实现。但是，设计流程和实施仍然是容易出错、复杂的手动任务，需要在硬件设计和物理安全方面有长期的经验。此外，所声称的安全性的验证通常仅在设计过程的非常晚的阶段通过经验测试来完成。为了防止这种经验测试策略，应用基于形式验证的方法，而不是向设计者提供早期反馈。在这篇论文中，我们提出了一个错误验证架构来验证针对积体电路所设计的错误注入攻击对策的安全性。该验证框架在网表级上工作，将给定的数字电路解析成基于二元决策图的模型，并执行符号故障注入。这种验证方法构成了一种评估受保护硬件设计对抗故障注入的新策略，提供了在给定故障模型下执行全面分析的新机会。最后，我们将提出的验证框架应用于针对故障注入攻击的成熟对策的真实世界实现。这里，我们考虑轻量级密码工艺和LED-64以及AES的受保护设计。由于多种优化策略，我们的工具能够在单轮工艺设计中执行超过9000万次故障注入，并在不到50分钟的时间内评估安全性，而符号模拟方法考虑了所有2128个主要输入。",
                    "title_zh": "针对故障注入的对策的稳健验证"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.474-509",
                    "title": "Scabbard: a suite of efficient learning with rounding key-encapsulation mechanisms",
                    "authors": "Jose Maria Bermudo Mera, Angshuman Karmakar, Suparna Kundu, Ingrid Verbauwhede",
                    "abstract": "In this paper, we introduce Scabbard, a suite of post-quantum keyencapsulation mechanisms. Our suite contains three different schemes Florete, Espada, and Sable based on the hardness of module- or ring-learning with rounding problem. In this work, we first show how the latest advancements on lattice-based cryptographycan be utilized to create new better schemes and even improve the state-of-the-art on post-quantum cryptography. We put particular focus on designing schemes that can optimally exploit the parallelism offered by certain hardware platforms and are also suitable for resource constrained devices. We show that this can be achieved without compromising the security of the schemes or penalizing their performance on other platforms.To substantiate our claims, we provide optimized implementations of our three new schemes on a wide range of platforms including general-purpose Intel processors using both portable C and vectorized instructions, embedded platforms such as Cortex-M4 microcontrollers, and hardware platforms such as FPGAs. We show that on each platform, our schemes can outperform the state-of-the-art in speed, memory footprint, or area requirements.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9073/8660"
                    },
                    "abstract_zh": "在这篇文章中，我们介绍了鞘，一套后量子密钥封装机制。我们的套件包含三种不同的方案Florete、Espada和Sable，它们基于具有舍入问题的模或环学习的难度。在这项工作中，我们首先展示了如何利用基于格的密码学的最新进展来创建新的更好的方案，甚至改进后量子密码术的最新水平。我们特别关注设计能够最佳地利用由某些硬件平台提供的并行性并且也适用于资源受限设备的方案。我们证明了这是可以实现的，而不会损害方案的安全性或损害它们在其他平台上的性能。为了证实我们的主张，我们在广泛的平台上提供了三种新方案的优化实施，包括使用可移植C语言和矢量化指令的通用英特尔处理器、Cortex-M4微控制器等嵌入式平台以及FPGAs等硬件平台。我们表明，在每个平台上，我们的方案在速度、内存占用或面积需求方面都优于最先进的方案。",
                    "title_zh": "鞘:一套有效的学习与舍入密钥封装机制"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.510-545",
                    "title": "The SPEEDY Family of Block Ciphers Engineering an Ultra Low-Latency Cipher from Gate Level for Secure Processor Architectures",
                    "authors": "Gregor Leander, Thorben Moos, Amir Moradi, Shahram Rasoolzadeh",
                    "abstract": "We introduce SPEEDY, a family of ultra low-latency block ciphers. We mix engineering expertise into each step of the cipher’s design process in order to create a secure encryption primitive with an extremely low latency in CMOS hardware. The centerpiece of our constructions is a high-speed 6-bit substitution box whose coordinate functions are realized as two-level NAND trees. In contrast to other low-latency block ciphers such as PRINCE, PRINCEv2, MANTIS and QARMA, we neither constrain ourselves by demanding decryption at low overhead, nor by requiring a super low area or energy. This freedom together with our gate- and transistor-level considerations allows us to create an ultra low-latency cipher which outperforms all known solutions in single-cycle encryption speed. Our main result, SPEEDY-6-192, is a 6-round 192-bit block and 192-bit key cipher which can be executed faster in hardware than any other known encryption primitive (including Gimli in Even-Mansour scheme and the Orthros pseudorandom function) and offers 128-bit security. One round more, i.e., SPEEDY-7-192, provides full 192-bit security. SPEEDY primarily targets hardware security solutions embedded in high-end CPUs, where area and energy restrictions are secondary while high performance is the number one priority.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9074/8661"
                    },
                    "abstract_zh": "我们介绍了SPEEDY，这是一个超低延迟分组密码家族。我们将工程专业知识融入密码设计流程的每一步，以便在CMOS硬件中创建一个具有极低延迟的安全加密原语。我们构造的核心是一个高速6位替换盒，其坐标函数实现为两级NAND树。与PRINCE、PRINCEv2、MANTIS和QARMA等其他低延迟分组密码相比，我们既没有通过要求低开销的解密来约束自己，也没有要求超低的面积或能量。这种自由加上我们的门级和晶体管级考虑，使我们能够创建一种超低延迟密码，其单周期加密速度超过所有已知的解决方案。我们的主要成果SPEEDY-6-192是一个6轮192位分组和192位密钥密码，它在硬件中的执行速度比任何其他已知的加密原语(包括Even-Mansour方案中的吉姆利和Orthros伪随机函数)都快，并提供128位安全性。再多一轮，即SPEEDY-7-192，提供全192位安全。SPEEDY的主要目标是嵌入高端CPU的硬件安全解决方案，其中面积和能源限制是次要的，而高性能是首要的。",
                    "title_zh": "快速分组密码家族从门级为安全处理器架构设计超低延迟密码"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.546-586",
                    "title": "Higher-Order Lookup Table Masking in Essentially Constant Memory",
                    "authors": "Annapurna Valiveti, Srinivas Vivek",
                    "abstract": "Masking using randomised lookup tables is a popular countermeasure for side-channel attacks, particularly at small masking orders. An advantage of this class of countermeasures for masking S-boxes compared to ISW-based masking is that it supports pre-processing and thus significantly reducing the amount of computation to be done after the unmasked inputs are available. Indeed, the “online” computation can be as fast as just a table lookup. But the size of the randomised lookup table increases linearly with the masking order, and hence the RAM memory required to store pre-processed tables becomes infeasible for higher masking orders. Hence demonstrating the feasibility of full pre-processing of higher-order lookup table-based masking schemes on resource-constrained devices has remained an open problem. \nIn this work, we solve the above problem by implementing a higher-order lookup table-based scheme using an amount of RAM memory that is essentially independent of the masking order. More concretely, we reduce the amount of RAM memory needed for the table-based scheme of Coron et al. (TCHES 2018) approximately by a factor equal to the number of shares. Our technique is based upon the use of pseudorandom number generator (PRG) to minimise the randomness complexity of ISW-based masking schemes proposed by Ishai et al. (ICALP 2013) and Coron et al. (Eurocrypt 2020). Hence we show that for lookup table-based masking schemes, the use of a PRG not only reduces the randomness complexity (now logarithmic in the size of the S-box) but also the memory complexity, and without any significant increase in the overall running time. We have implemented in software the higher-order table-based masking scheme of Coron et al. (TCHES 2018) at tenth order with full pre-processing of a single execution of all the AES S-boxes on a ARM Cortex-M4 device that has 256 KB RAM memory. Our technique requires only 41.2 KB of RAM memory, whereas the original scheme would have needed 440 KB. Moreover, our 8-bit implementation results demonstrate that the online execution time of our variant is about 1.5 times faster compared to the 8-bit bitsliced masked implementation of AES-128.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9075/8662"
                    },
                    "abstract_zh": "使用随机查找表进行屏蔽是对抗边信道攻击的一种流行方法，尤其是在小屏蔽阶数的情况下。与基于ISW的屏蔽相比，这类用于屏蔽S盒的对策的优点在于，它支持预处理，从而显著减少了在非屏蔽输入可用之后要进行的计算量。事实上,“在线”计算可以像查表一样快。但是随机化查找表的大小随着屏蔽阶数线性增加，因此存储预处理表所需的RAM存储器对于更高的屏蔽阶数变得不可行。因此，在资源受限的设备上证明基于高阶查找表的屏蔽方案的完全预处理的可行性仍然是一个公开的问题。\n在这项工作中，我们通过实施基于高阶查找表的方案来解决上述问题，该方案使用的RAM存储量基本上与屏蔽顺序无关。更具体地说，我们将Coron等人(TCHES 2018)的基于表的方案所需的RAM内存量减少了大约一个等于份额数的因子。我们的技术基于伪随机数发生器(PRG)的使用，以最小化Ishai等人(ICALP 2013)和Coron等人(Eurocrypt 2020)提出的基于ISW的掩蔽方案的随机性复杂性。因此，我们表明，对于基于查找表的屏蔽方案，PRG的使用不仅降低了随机性复杂度(现在S盒的大小为对数),而且降低了存储复杂度，并且没有显著增加总运行时间。我们已经在软件中实现了Coron等人(TCHES 2018)的高阶基于表的屏蔽方案，在一个具有256 KB RAM存储器的ARM Cortex-M4器件上对所有AES S盒的单次执行进行了完整的预处理。我们的技术只需要41.2 KB的RAM内存，而原始方案需要440 KB。此外，我们的8位实现结果表明，与AES-128的8位位片屏蔽实现相比，我们的变体的在线执行时间大约快1.5倍。",
                    "title_zh": "基本恒定存储器中的高阶查找表屏蔽"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.587-617",
                    "title": "Yoroi: Updatable Whitebox Cryptography",
                    "authors": "Yuji Koike, Takanori Isobe",
                    "abstract": "Whitebox cryptography aims to provide security in the whitebox setting where the adversary has unlimited access to the implementation and its environment. In order to ensure security in the whitebox setting, it should prevent key extraction attacks and code-lifting attacks, in which the adversary steals the original cryptographic implementation instead of the key, and utilizes it as a big key. Although recent published ciphers such as SPACE, SPNbox, and Whiteblock successfully achieve security against the key extraction attacks, they only provide mitigation of codelifting attack by the so-called space hardness and incompressibility properties of the underlying tables as the space-hard/incompressible table might be eventually stolen by continuous leakage. The complete prevention of such attacks may need to periodically update the secret key. However, that entails high costs and might introduce an additional vulnerability into the system due to the necessity for the reencryption of all data by the updated key. In this paper, we introduce a new property, denominated longevity, for whitebox cryptography. This property enhances security against code-lifting attacks with continuous leakage by updating incompressible tables instead of the secret key. We propose a family of new whitebox-secure block ciphers Yoroi that has the longevity property in addition to the space hardness. By updating its implementation periodically, Yoroi provides constant security against code-lifting attacks without key updating. Moreover, the performance of Yoroi is competitive with existing ciphers implementations in the blackbox and whitebox context.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9076/8663"
                    },
                    "abstract_zh": "白盒加密旨在白盒设置中提供安全性，在白盒设置中，对手可以无限制地访问实现及其环境。为了确保白盒设置中的安全性，它应该防止密钥提取攻击和代码提升攻击，在这些攻击中，对手窃取原始加密实现而不是密钥，并将其用作大密钥。尽管最近发布的密码(如SPACE、SPNbox和Whiteblock)成功地实现了针对密钥提取攻击的安全性，但是它们仅通过底层表的所谓空间硬度和不可压缩性属性来提供代码提升攻击的缓解，因为空间硬度/不可压缩表可能最终被连续泄漏窃取。完全防止这种攻击可能需要定期更新密钥。然而，这需要很高的成本，并且由于需要用更新的密钥重新加密所有数据，可能会给系统带来额外的漏洞。在本文中，我们为白盒密码系统引入了一个新的属性，命名为寿命。该属性通过更新不可压缩的表而不是密钥，增强了针对具有连续泄漏的代码提升攻击的安全性。我们提出了一族新的白盒安全分组密码Yoroi，它除了具有空间硬度外，还具有长寿特性。通过定期更新它的实现，Yoroi在不更新密钥的情况下提供了针对代码提升攻击的持续安全性。此外，在黑盒和白盒环境中，Yoroi的性能可以与现有的密码实现相媲美。",
                    "title_zh": "Yoroi:可更新的白盒加密技术"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.618-649",
                    "title": "Batching CSIDH Group Actions using AVX-512",
                    "authors": "Hao Cheng, Georgios Fotiadis, Johann Großschädl, Peter Y. A. Ryan, Peter B. Rønne",
                    "abstract": "Commutative Supersingular Isogeny Diffie-Hellman (or CSIDH for short) is a recently-proposed post-quantum key establishment scheme that belongs to the family of isogeny-based cryptosystems. The CSIDH protocol is based on the action of an ideal class group on a set of supersingular elliptic curves and comes with some very attractive features, e.g. the ability to serve as a “drop-in” replacement for the standard elliptic curve Diffie-Hellman protocol. Unfortunately, the execution time of CSIDH is prohibitively high for many real-world applications, mainly due to the enormous computational cost of the underlying group action. Consequently, there is a strong demand for optimizations that increase the efficiency of the class group action evaluation, which is not only important for CSIDH, but also for related cryptosystems like the signature schemes CSI-FiSh and SeaSign. In this paper, we explore how the AVX-512 vector extensions (incl. AVX-512F and AVX-512IFMA) can be utilized to optimize constant-time evaluation of the CSIDH-512 class group action with the goal of, respectively, maximizing throughput and minimizing latency. We introduce different approaches for batching group actions and computing them in SIMD fashion on modern Intel processors. In particular, we present a hybrid batching technique that, when combined with optimized (8 × 1)-way prime-field arithmetic, increases the throughput by a factor of 3.64 compared to a state-of-the-art (non-vectorized) x64 implementation. On the other hand, vectorization in a 2-way fashion aimed to reduce latency makes our AVX-512 implementation of the group action evaluation about 1.54 times faster than the state-of-the-art. To the best of our knowledge, this paper is the first to demonstrate the high potential of using vector instructions to increase the throughput (resp. decrease the latency) of constant-time CSIDH.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9077/8664"
                    },
                    "abstract_zh": "交换超奇异同源Diffie-Hellman(简称CSIDH)是最近提出的后量子密钥建立方案，属于基于同源的密码系统家族。CSIDH协议基于一组超奇异椭圆曲线上的理想类群的作用，并具有一些非常有吸引力的特征，例如，作为标准椭圆曲线Diffie-Hellman协议的“插入”替代的能力。不幸的是，CSIDH的执行时间对于许多现实世界的应用程序来说是非常高的，主要是由于底层群体行动的巨大计算成本。因此，对提高类组动作评估效率的优化有着强烈的需求，这不仅对CSIDH很重要，而且对相关的密码系统如签名方案CSI-FiSh和SeaSign也很重要。在本文中，我们探讨了如何利用AVX-512矢量扩展(包括AVX-512F和AVX-512IFMA)来优化CSIDH-512类组操作的常数时间评估，目标分别是最大化吞吐量和最小化延迟。我们介绍了在现代英特尔处理器上以SIMD方式批处理和计算群体行为的不同方法。特别是，我们提出了一种混合批处理技术，当与优化的(8 × 1)路素域算法相结合时，与最先进的(非矢量化)x64实现相比，吞吐量增加了3.64倍。另一方面，旨在减少延迟的双向矢量化，使我们的AVX-512群组动作评估实现比最先进的技术快了约1.54倍。据我们所知，本文首次展示了使用矢量指令增加吞吐量的巨大潜力。减少等待时间)。",
                    "title_zh": "使用AVX-512批处理CSIDH组操作"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.650-675",
                    "title": "Rainbow on Cortex-M4",
                    "authors": "Tung Chou, Matthias J. Kannwischer, Bo-Yin Yang",
                    "abstract": "We present the first Cortex-M4 implementation of the NISTPQC signature finalist Rainbow. We target the Giant Gecko EFM32GG11B which comes with 512 kB of RAM which can easily accommodate the keys of RainbowI.We present fast constant-time bitsliced F16 multiplication allowing multiplication of 32 field elements in 32 clock cycles. Additionally, we introduce a new way of computing the public map P in the verification procedure allowing vastly faster signature verification.Both the signing and verification procedures of our implementation are by far the fastest among the NISTPQC signature finalists. Signing of rainbowIclassic requires roughly 957 000 clock cycles which is 4× faster than the state of the art Dilithium2 implementation and 45× faster than Falcon-512. Verification needs about 239 000 cycles which is 5× and 2× faster respectively. The cost of signing can be further decreased by 20% when storing the secret key in a bitsliced representation.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9078/8665"
                    },
                    "abstract_zh": "我们展示了NISTPQC签名决赛选手Rainbow的首个Cortex-M4实现。我们的目标是巨型壁虎EFM32GG11B，它带有512 kB的RAM，可以轻松容纳RainbowI的键。我们提出快速常数时间位片F16乘法，允许在32个时钟周期内乘法32个域元素。此外，我们在验证过程中引入了一种新的计算公共地图P的方法，大大加快了签名验证的速度。我们实施的签名和验证程序是NISTPQC签名决赛中最快的。rainbowIclassic的签名需要大约957 000个时钟周期，比最新的Dilithium2实现快4倍，比Falcon-512快45倍。验证需要大约239 000个周期，分别快了5倍和2倍。当以位片表示存储密钥时，签名的成本可以进一步降低20%。",
                    "title_zh": "皮质上的彩虹-M4"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2021.i4.676-707",
                    "title": "A Side-Channel Attack on a Masked IND-CCA Secure Saber KEM Implementation",
                    "authors": "Kalle Ngo, Elena Dubrova, Qian Guo, Thomas Johansson",
                    "abstract": "In this paper, we present a side-channel attack on a first-order masked implementation of IND-CCA secure Saber KEM. We show how to recover both the session key and the long-term secret key from 24 traces using a deep neural network created at the profiling stage. The proposed message recovery approach learns a higher-order model directly, without explicitly extracting random masks at each execution. This eliminates the need for a fully controllable profiling device which is required in previous attacks on masked implementations of LWE/LWR-based PKEs/KEMs. We also present a new secret key recovery approach based on maps from error-correcting codes that can compensate for some errors in the recovered message. In addition, we discovered a previously unknown leakage point in the primitive for masked logical shifting on arithmetic shares.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9079/8666"
                    },
                    "abstract_zh": "在这篇论文中，我们提出了一种对IND-CCA安全Saber KEM的一阶掩码实现的旁道攻击。我们展示了如何使用在分析阶段创建的深度神经网络从24个跟踪中恢复会话密钥和长期秘密密钥。所提出的消息恢复方法直接学习高阶模型，而无需在每次执行时显式提取随机掩码。这消除了对完全可控的剖析设备的需要，而这在以前对基于LWE/LWR的PKEs/KEMs的隐蔽实现的攻击中是需要的。我们还提出了一种新的基于纠错码映射的密钥恢复方法，该方法可以补偿恢复消息中的一些错误。此外，我们在算术份额上的屏蔽逻辑移位原语中发现了一个以前未知的泄漏点。",
                    "title_zh": "对隐蔽的IND-CCA安全Saber KEM实现的旁道攻击"
                }
            ]
        }
    ],
    "2022": [
        {
            "dblp_url": "https://dblp.uni-trier.de/db/journals/tches/tches2022.html",
            "journals_title": "IACR Transactions on Cryptographic Hardware and Embedded Systems, Volume 2022",
            "papers": [
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.1-27",
                    "title": "Quantum Period Finding against Symmetric Primitives in Practice",
                    "authors": "Xavier Bonnetain, Samuel Jaques",
                    "abstract": "We present the first complete descriptions of quantum circuits for the offline Simon’s algorithm, and estimate their cost to attack the MAC Chaskey, the block cipher PRINCE and the NIST lightweight finalist AEAD scheme Elephant. These attacks require a reasonable amount of qubits, comparable to the number of qubits required to break RSA-2048. They are faster than other collision algorithms, and the attacks against PRINCE and Chaskey are the most efficient known to date. As Elephant has a key smaller than its state size, the algorithm is less efficient and its cost ends up very close to or above the cost of exhaustive search.We also propose an optimized quantum circuit for boolean linear algebra as well as complete reversible implementations of PRINCE, Chaskey, spongent and Keccak which are of independent interest for quantum cryptanalysis. We stress that our attacks could be applied in the future against today’s communications, and recommend caution when choosing symmetric constructions for cases where long-term security is expected.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9288/8854"
                    },
                    "abstract_zh": "我们首次完整描述了离线西蒙算法的量子电路，并估计了它们攻击MAC Chaskey、分组密码PRINCE和NIST轻量级决赛选手AEAD scheme Elephant的成本。这些攻击需要合理数量的量子位，与破解RSA-2048所需的量子位数量相当。它们比其他碰撞算法更快，对PRINCE和Chaskey的攻击是迄今为止已知的最高效的。由于Elephant的关键字小于其状态大小，因此该算法的效率较低，其成本最终非常接近或高于穷举搜索的成本。我们还提出了一个优化的布尔线性代数量子电路，以及PRINCE，Chaskey，spongent和Keccak的完全可逆实现，这些实现对量子密码分析是独立的。我们强调，我们的攻击可能会在未来应用于今天的通信，并建议在选择对称结构时要谨慎，因为这种结构具有长期安全性。",
                    "title_zh": "在实践中寻找对称基元的量子周期"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.28-68",
                    "title": "Bypassing Isolated Execution on RISC-V using Side-Channel-Assisted Fault-Injection and Its Countermeasure",
                    "authors": "Shoei Nashimoto, Daisuke Suzuki, Rei Ueno, Naofumi Homma",
                    "abstract": "RISC-V is equipped with physical memory protection (PMP) to prevent malicious software from accessing protected memory regions. PMP provides a trusted execution environment (TEE) that isolates secure and insecure applications. In this study, we propose a side-channel-assisted fault-injection attack to bypass isolation based on PMP. The proposed attack scheme involves extracting successful glitch parameters for fault injection from side-channel information under crossdevice conditions. A proof-of-concept TEE compatible with PMP in RISC-V was implemented, and the feasibility and effectiveness of the proposed attack scheme was validated through experiments in TEEs. The results indicate that an attacker can bypass the isolation of the TEE and read data from the protected memory region In addition, we experimentally demonstrate that the proposed attack applies to a real-world TEE, Keystone. Furthermore, we propose a software-based countermeasure that prevents the proposed attack.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9289/8855"
                    },
                    "abstract_zh": "RISC-V配备了物理内存保护(PMP ),以防止恶意软件访问受保护的内存区域。PMP提供了一个可信执行环境(TEE)来隔离安全和不安全的应用程序。在本研究中，我们提出了一种基于PMP的旁路隔离的旁路辅助故障注入攻击。所提出的攻击方案包括在跨器件条件下从侧信道信息中提取用于故障注入的成功毛刺参数。实现了一个兼容RISC-V中PMP的概念验证TEE，并通过TEE中的实验验证了该攻击方案的可行性和有效性。结果表明，攻击者可以绕过TEE的隔离，从受保护的内存区域读取数据。此外，我们通过实验证明，所提出的攻击适用于真实世界的TEE，Keystone。此外，我们提出了一个基于软件的对策，以防止拟议的攻击。",
                    "title_zh": "利用侧通道辅助故障注入绕过RISC-V上的隔离执行及其对策"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.69-93",
                    "title": "Can't Touch This: Inertial HSMs Thwart Advanced Physical Attacks",
                    "authors": "Jan Sebastian Götte, Björn Scheuermann",
                    "abstract": "In this paper, we introduce a novel countermeasure against physical attacks: Inertial Hardware Security Modules (IHSMs). Conventional systems have in common that their security requires the crafting of fine sensor structures that respond to minute manipulations of the monitored security boundary or volume. Our approach is novel in that we reduce the sensitivity requirement of security meshes and other sensors and increase the complexity of any manipulations by rotating the security mesh or sensor at high speed—thereby presenting a moving target to an attacker. Attempts to stop the rotation are easily monitored with commercial MEMS accelerometers and gyroscopes. Our approach leads to an HSM that can easily be built from off-the-shelf parts by any university electronics lab, yet offers a level of security that is comparable to commercial HSMs. We have built a proof-of-concept hardware prototype that demonstrates solutions to the concept’s main engineering challenges. As part of this proof-of-concept, we have found that a system using a coarse security mesh made from commercial printed circuit boards and an automotive high-g-force accelerometer already provides a useful level of security.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9290/8856"
                    },
                    "abstract_zh": "本文介绍了一种新的对抗物理攻击的方法:惯性硬件安全模块。传统系统的共同之处在于，它们的安全性要求制作精细的传感器结构，以响应被监控的安全边界或体积的微小操作。我们的方法很新颖，因为我们降低了安全网和其他传感器的灵敏度要求，并通过高速旋转安全网或传感器增加了任何操作的复杂性，从而为攻击者提供了移动目标。利用商用MEMS加速度计和陀螺仪可以轻松监控停止旋转的尝试。我们的方法使HSM可以由任何大学电子实验室的现成零件轻松构建，同时提供与商业HSM相当的安全性。我们已经构建了一个概念验证硬件原型，展示了该概念的主要工程挑战的解决方案。作为概念验证的一部分，我们发现使用由商用印刷电路板制成的粗糙安全网和汽车高g力加速度计的系统已经提供了有用的安全级别。",
                    "title_zh": "不能碰这个:惯性HSM挫败高级物理攻击"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.94-126",
                    "title": "CFNTT: Scalable Radix-2/4 NTT Multiplication Architecture with an Efficient Conflict-free Memory Mapping Scheme",
                    "authors": "Xiangren Chen, Bohan Yang, Shouyi Yin, Shaojun Wei, Leibo Liu",
                    "abstract": "Number theoretic transform (NTT) is widely utilized to speed up polynomial multiplication, which is the critical computation bottleneck in a lot of cryptographic algorithms like lattice-based post-quantum cryptography (PQC) and homomorphic encryption (HE). One of the tendency for NTT hardware architecture is to support diverse security parameters and meet resource constraints on different computing platforms. Thus flexibility and Area-Time Product (ATP) become two crucial metrics in NTT hardware design. The flexibility of NTT in terms of different vector sizes and moduli can be obtained directly. Whereas the varying strides in memory access of in-place NTT render the design for different radix and number of parallel butterfly units a tough problem. This paper proposes an efficient conflict-free memory mapping scheme that supports the configuration for both multiple parallel butterfly units and arbitrary radix of NTT. Compared to other approaches, this scheme owns broader applicability and facilitates the parallelization of non-radix-2 NTT hardware design. Based on this scheme, we propose a scalable radix-2 and radix-4 NTT multiplication architecture by algorithm-hardware co-design. A dedicated schedule method is leveraged to reduce the number of modular additions/subtractions and modular multiplications in radix-4 butterfly unit by 20% and 33%, respectively. To avoid the bit-reversed cost and save memory footprint in arbitrary radix NTT/INTT, we put forward a general method by rearranging the loop structure and reusing the twiddle factors. The hardware-level optimization is achieved by excavating the symmetric operators in radix-4 butterfly unit, which saves almost 50% hardware resources compared to a straightforward implementation. Through experimental results and theoretical analysis, we point out that the radix-4 NTT with the same number of parallel butterfly units outperforms the radix-2 NTT in terms of area-time performance in the interleaved memory system. This advantage is enlarged when increasing the number of parallel butterfly units. For example, when processing 1024 14-bit points NTT with 8 parallel butterfly units, the ATP of LUT/FF/DSP/BRAM n radix-4 NTT core is approximately 2.2 × /1.2 × /1.1 × /1.9 × less than that of the radix-2 NTT core on a similar FPGA platform.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9291/8857"
                    },
                    "abstract_zh": "数论变换(NTT)被广泛用于加速多项式乘法，多项式乘法是许多密码算法(如基于格的后量子密码(PQC)和同态加密(he))的关键计算瓶颈。NTT硬件体系结构的发展趋势之一是支持不同的安全参数并满足不同计算平台上的资源约束。因此，灵活性和面积-时间乘积(ATP)成为NTT硬件设计中的两个关键指标。可以直接得到NTT在不同矢量大小和模量方面的灵活性。而在位NTT的存储器访问中的不同步幅使得不同基数和并行蝶形单元数量的设计成为棘手的问题。提出了一种高效的无冲突内存映射方案，支持多并行蝶形运算单元和任意NTT基数的配置。与其他方法相比，该方案具有更广泛的适用性，有利于非基2 NTT硬件设计的并行化。基于该方案，我们通过算法-硬件协同设计，提出了一种可扩展的基2和基4 NTT乘法结构。一种专用的调度方法被用来将基4蝶形单元中的模加/模减和模乘的数量分别减少20%和33%。为了避免任意基NTT/INTT中的位反转开销和节省内存，我们提出了一种通过重新安排循环结构和重用旋转因子的通用方法。硬件级优化通过挖掘radix-4蝶形运算单元中的对称算子来实现，与直接实现相比节省了近50%的硬件资源。通过实验结果和理论分析，我们指出在交错存储系统中，具有相同并行蝶形单元数的基-4 NTT在面积-时间性能方面优于基-2 NTT。当增加平行蝶形单元的数量时，这种优势被放大。例如，当用8个并行蝶形单元处理1024个14位点NTT时，LUT/FF/DSP/BRAM n基-4 NTT核的ATP比类似FPGA平台上的基-2 NTT核大约少2.2 × /1.2 × /1.1 × /1.9 ×倍。",
                    "title_zh": "CFNTT:具有高效无冲突内存映射方案的可扩展基2/4 NTT乘法架构"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.127-151",
                    "title": "Multi-moduli NTTs for Saber on Cortex-M3 and Cortex-M4",
                    "authors": "Amin Abdulrahman, Jiun-Peng Chen, Yu-Jia Chen, Vincent Hwang, Matthias J. Kannwischer, Bo-Yin Yang",
                    "abstract": "The U.S. National Institute of Standards and Technology (NIST) has designated ARM microcontrollers as an important benchmarking platform for its Post-Quantum Cryptography standardization process (NISTPQC). In view of this, we explore the design space of the NISTPQC finalist Saber on the Cortex-M4 and its close relation, the Cortex-M3. In the process, we investigate various optimization strategies and memory-time tradeoffs for number-theoretic transforms (NTTs).Recent work by [Chung et al., TCHES 2021 (2)] has shown that NTT multiplication is superior compared to Toom–Cook multiplication for unprotected Saber implementations on the Cortex-M4 in terms of speed. However, it remains unclear if NTT multiplication can outperform Toom–Cook in masked implementations of Saber. Additionally, it is an open question if Saber with NTTs can outperform Toom–Cook in terms of stack usage. We answer both questions in the affirmative. Additionally, we present a Cortex-M3 implementation of Saber using NTTs outperforming an existing Toom–Cook implementation. Our stack-optimized unprotected M4 implementation uses around the same amount of stack as the most stack-optimized Toom–Cook implementation while being 33%-41% faster. Our speed-optimized masked M4 implementation is 16% faster than the fastest masked implementation using Toom–Cook. For the Cortex-M3, we outperform existing implementations by 29%-35% in speed. We conclude that for both stack- and speed-optimization purposes, one should base polynomial multiplications in Saber on the NTT rather than Toom–Cook for the Cortex-M4 and Cortex-M3. In particular, in many cases, multi-moduli NTTs perform best.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9292/8858"
                    },
                    "abstract_zh": "美国国家标准与技术研究所(NIST)已将ARM微控制器指定为其后量子密码标准化流程(NISTPQC)的重要基准平台。有鉴于此，我们探索了NISTPQC决赛选手Saber在Cortex-M4及其近亲Cortex-M3的设计空间。在这个过程中，我们研究了数论变换(ntt)的各种优化策略和内存-时间权衡。[Chung等人，TCHES 2021 (2)]最近的工作表明，就速度而言，对于在皮层-M4上的无保护Saber实现，NTT乘法优于图姆-库克乘法。然而，目前还不清楚NTT乘法在Saber的屏蔽实现中是否能胜过Toom–Cook。此外，在堆栈使用方面，带有NTTs的Saber是否能胜过Toom-Cook还是一个未知数。我们对这两个问题的回答都是肯定的。此外，我们提出了一个使用NTTs的Saber的皮层-M3实现，其性能优于现有的Toom-Cook实现。我们经过堆栈优化的无保护M4实施使用的堆栈量与经过堆栈优化的Toom-Cook实施大致相同，但速度却提高了33%-41%。我们的速度优化屏蔽M4实现比使用Toom–Cook的最快屏蔽实现快16%。对于Cortex-M3，我们在速度上超过现有实现29%-35%。我们的结论是，出于堆栈和速度优化的目的，应该将Saber中的多项式乘法基于NTT，而不是针对Cortex-M4和Cortex-M3的Toom-Cook。特别是，在许多情况下，多模ntt表现最佳。",
                    "title_zh": "用于M3皮层和M4皮层Saber的多模数ntt"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.152-174",
                    "title": "A Constant-time AVX2 Implementation of a Variant of ROLLO",
                    "authors": "Tung Chou, Jin-Han Liou",
                    "abstract": "This paper introduces a key encapsulation mechanism ROLLO+ and presents a constant-time AVX2 implementation of it. ROLLO+ is a variant of ROLLO-I targeting IND-CPA security. The main difference between ROLLO+ and ROLLO-I is that the decoding algorithm of ROLLO+ is adapted from the decoding algorithm of ROLLO-I. Our implementation of ROLLO+-I-128, one of the level-1 parameter sets of ROLLO+, takes 851823 Skylake cycles for key generation, 30361 Skylake cycles for encapsulation, and 673666 Skylake cycles for decapsulation. Compared to the state-of-the-art implementation of ROLLO-I-128 by Aguilar-Melchor et al., which is claimed to be constant-time but actually is not, our implementation achieves a 12.9x speedup for key generation, a 10.6x speedup for encapsulation, and a 14.5x speedup for decapsulation. Compared to the state-of-the-art implementation of the level-1 parameter set of BIKE by Chen, Chou, and Krausz, our key generation time is 1.4x as slow, but our encapsulation time is 3.8x as fast, and our decapsulation time is 2.4x as fast.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9293/8859"
                    },
                    "abstract_zh": "本文介绍了一种关键的封装机制ROLLO+,并给出了它的常数时间AVX2实现。ROLLO+是ROLLO-I的变种，目标是IND-CPA安全。ROLLO+和ROLLO-I的主要区别在于，ROLLO+的解码算法改编自ROLLO-I的解码算法。ROLLO+-I-128是ROLLO+的一级参数集之一，我们的实现需要851823个Skylake周期来生成密钥，30361个Skylake周期来封装，673666个Skylake周期来解封装。与Aguilar-Melchor等人的ROLLO-I-128的最新实现相比，我们的实现在密钥生成方面实现了12.9倍的加速，在封装方面实现了10.6倍的加速，在解封装方面实现了14.5倍的加速。与Chen、Chou和Krausz的BIKE的1级参数集的最新实现相比，我们的密钥生成时间慢1.4倍，但封装时间快3.8倍，解封时间快2.4倍。",
                    "title_zh": "ROLLO变体的恒定时间AVX2实现"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.175-220",
                    "title": "MIRACLE: MIcRo-ArChitectural Leakage Evaluation A study of micro-architectural power leakage across many devices",
                    "authors": "Ben Marshall, Dan Page, James Webb",
                    "abstract": "",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "title_zh": "奇迹:微架构漏电评估一项针对多种设备的微架构漏电研究",
                    "abstract_zh": ""
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.221-244",
                    "title": "Neon NTT: Faster Dilithium, Kyber, and Saber on Cortex-A72 and Apple M1",
                    "authors": "Hanno Becker, Vincent Hwang, Matthias J. Kannwischer, Bo-Yin Yang, Shang-Yi Yang",
                    "abstract": "We present new speed records on the Armv8-A architecture for the latticebased schemes Dilithium, Kyber, and Saber. The core novelty in this paper is the combination of Montgomery multiplication and Barrett reduction resulting in “Barrett multiplication” which allows particularly efficient modular one-known-factor multiplication using the Armv8-A Neon vector instructions. These novel techniques combined with fast two-unknown-factor Montgomery multiplication, Barrett reduction sequences, and interleaved multi-stage butterflies result in significantly faster code. We also introduce “asymmetric multiplication” which is an improved technique for caching the results of the incomplete NTT, used e.g. for matrix-to-vector polynomial multiplication. Our implementations target the Arm Cortex-A72 CPU, on which our speed is 1.7× that of the state-of-the-art matrix-to-vector polynomial multiplication in kyber768 [Nguyen–Gaj 2021]. For Saber, NTTs are far superior to Toom–Cook multiplication on the Armv8-A architecture, outrunning the matrix-to-vector polynomial multiplication by 2.0×. On the Apple M1, our matrix-vector products run 2.1× and 1.9× faster for Kyber and Saber respectively.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9295/8861"
                    },
                    "abstract_zh": "我们在Armv8-A架构上为基于网格的方案Dilithium、Kyber和Saber提供了新的速度记录。本文的核心创新点是将蒙哥马利乘法和巴雷特归约相结合，产生了“巴雷特乘法”，它允许使用Armv8-A Neon矢量指令实现特别高效的单因子模乘法。这些新技术与快速双未知因子蒙哥马利乘法、Barrett归约序列和交错多级蝶形运算相结合，可显著提高代码速度。我们还介绍了“非对称乘法”，这是一种用于缓存不完全NTT结果的改进技术，例如用于矩阵到向量的多项式乘法。我们的实现以Arm Cortex-A72 CPU为目标，在该处理器上，我们的速度是kyber768中最先进的矩阵到向量多项式乘法的1.7倍[Nguyen–Gaj 2021]。对于Saber，ntt远优于Armv8-A架构上的Toom–Cook乘法，比矩阵至矢量多项式乘法快2.0倍。在苹果M1上，我们的矩阵向量产品在Kyber和Saber上的运行速度分别提高了2.1倍和1.9倍。",
                    "title_zh": "霓虹NTT:Cortex-A72和苹果M1上更快的Dilithium、Kyber和Saber"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.245-269",
                    "title": "Efficient Implementations of Rainbow and UOV using AVX2",
                    "authors": "Kyung-Ah Shim, Sangyub Lee, Namhun Koo",
                    "abstract": "A signature scheme based on multivariate quadratic equations, Rainbow, was selected as one of digital signature finalists for NIST Post-Quantum Cryptography Standardization Round 3. In this paper, we provide efficient implementations of Rainbow and UOV using the AVX2 instruction set. These efficient implementations include several optimizations for signing to accelerate solving linear systems and the Vinegar value substitution. We propose a new block matrix inversion (BMI) method using the Lower-Diagonal-Upper decomposition of blocks matrices based on the Schur complement that accelerates solving linear systems. Compared to UOV implemented with Gaussian elimination, our implementations with the BMI result in speedups of 12.36%, 24.3%, and 34% for signing at security categories I, III, and V, respectively. Compared to Rainbow implemented with Gaussian elimination, our implementations with the BMI result in speedups of 16.13% and 20.73% at the security categories III and V, respectively. We show that precomputation for the Vinegar value substitution and solving linear systems dramatically improve their signing. UOV with precomputation is 16.9 times, 35.5 times, and 62.8 times faster than UOV without precomputation at the three security categories, respectively. Rainbow with precomputation is 2.1 times, 2.2 times, and 2.8 times faster than Rainbow without precomputation at the three security categories, respectively. We then investigate resilience against leakage or reuse of the precomputed values in UOV and Rainbow to use the precomputation securely: leakage or reuse of the precomputed values leads to their full secret key recoveries in polynomial-time.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9296/8862"
                    },
                    "abstract_zh": "基于多元二次方程的签名方案Rainbow被选为NIST后量子密码标准化第三轮的数字签名决赛方案之一。在本文中，我们使用AVX2指令集提供了彩虹和UOV的高效实现。这些高效的实现包括对签名的一些优化，以加速求解线性系统和醋值替换。我们提出了一种新的分块矩阵求逆(身体质量指数)方法，该方法利用基于Schur补的分块矩阵的下对角上分解来加速求解线性系统。与使用高斯消去法实现的UOV相比，我们使用身体质量指数实现的安全性类别为I、III和V的签名速度分别提高了12.36%、24.3%和34%。与使用高斯消去法实现的Rainbow相比，我们使用身体质量指数的实现在安全类别III和V下分别获得了16.13%和20.73%的加速。我们表明醋值替换的预计算和求解线性系统极大地改善了它们的符号。在三种安全类别下，有预计算的UOV比没有预计算的UOV分别快16.9倍、35.5倍和62.8倍。在三种安全类别下，带预计算的Rainbow比不带预计算的Rainbow分别快2.1倍、2.2倍和2.8倍。然后，我们研究了UOV和彩虹中预计算值的泄漏或重用的弹性，以安全地使用预计算:预计算值的泄漏或重用导致它们在多项式时间内的完全密钥恢复。",
                    "title_zh": "使用AVX2高效实现彩虹和UOV"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.270-295",
                    "title": "A Compact and High-Performance Hardware Architecture for CRYSTALS-Dilithium",
                    "authors": "Cankun Zhao, Neng Zhang, Hanning Wang, Bohan Yang, Wenping Zhu, Zhengdong Li, Min Zhu, Shouyi Yin, Shaojun Wei, Leibo Liu",
                    "abstract": "The lattice-based CRYSTALS-Dilithium scheme is one of the three thirdround digital signature finalists in the National Institute of Standards and Technology Post-Quantum Cryptography Standardization Process. Due to the complex calculations and highly individualized functions in Dilithium, its hardware implementations face the problems of large area requirements and low efficiency. This paper proposes several optimization methods to achieve a compact and high-performance hardware architecture for round 3 Dilithium. Specifically, a segmented pipelined processing method is proposed to reduce both the storage requirements and the processing time. Moreover, several optimized modules are designed to improve the efficiency of the proposed architecture, including a pipelined number theoretic transform module, a SampleInBall module, a Decompose module, and three modular reduction modules. Compared with state-of-the-art designs for Dilithium on similar platforms, our implementation requires 1.4×/1.4×/3.0×/4.5× fewer LUTs/FFs/BRAMs/DSPs, respectively, and 4.4×/1.7×/1.4× less time for key generation, signature generation, and signature verification, respectively, for NIST security level 5.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9297/8863"
                    },
                    "abstract_zh": "基于晶格的CRYSTALS-Dilithium方案是美国国家标准与技术研究所后量子密码标准化过程中的三个第三类数字签名决赛之一。由于Dilithium中复杂的计算和高度个性化的功能，其硬件实现面临着大面积需求和低效率的问题。本文提出了几种优化方法来实现第三轮双锂的紧凑和高性能的硬件架构。具体而言，提出了一种分段流水线处理方法，以减少存储需求和处理时间。此外，设计了几个优化模块来提高该结构的效率，包括流水线数论变换模块、采样球模块、分解模块和三个模约简模块。与类似平台上的最新Dilithium设计相比，我们的实施所需的lut/FFs/BRAMs/DSP分别减少1.4倍/1.4倍/3.0倍/4.5倍，NIST安全级别5的密钥生成、签名生成和签名验证时间分别减少4.4倍/1.7倍/1.4倍。",
                    "title_zh": "一种紧凑的高性能晶体硬件结构——双锂"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.296-322",
                    "title": "Curse of Re-encryption: A Generic Power/EM Analysis on Post-Quantum KEMs",
                    "authors": "Rei Ueno, Keita Xagawa, Yutaro Tanaka, Akira Ito, Junko Takahashi, Naofumi Homma",
                    "abstract": "This paper presents a side-channel analysis (SCA) on key encapsulation mechanism (KEM) based on the Fujisaki–Okamoto (FO) transformation and its variants. The FO transformation has been widely used in actively securing KEMs from passively secure public key encryption (PKE), as it is employed in most of NIST post-quantum cryptography (PQC) candidates for KEM. The proposed attack exploits side-channel leakage during execution of a pseudorandom function (PRF) or pseudorandom number generator (PRG) in the re-encryption of KEM decapsulation as a plaintext-checking oracle that tells whether the PKE decryption result is equivalent to the reference plaintext. The generality and practicality of the plaintext-checking oracle allow the proposed attack to attain a full-key recovery of various KEMs when an active attack on the underlying PKE is known. This paper demonstrates that the proposed attack can be applied to most NIST PQC third-round KEM candidates, namely, Kyber, Saber, FrodoKEM, NTRU, NTRU Prime, HQC, BIKE, and SIKE (for BIKE, the proposed attack achieves a partial key recovery). The applicability to Classic McEliece is unclear because there is no known active attack on this cryptosystem. This paper also presents a side-channel distinguisher design based on deep learning (DL) for mounting the proposed attack on practical implementation without the use of a profiling device. The feasibility of the proposed attack is evaluated through experimental attacks on various PRF implementations (a SHAKE software, an AES software, an AES hardware, a bit-sliced masked AES software, and a masked AES hardware based on threshold implementation). Although it is difficult to implement the oracle using the leakage from the TI-based masked hardware, the success of the proposed attack against these implementations (even except for the masked hardware), which include masked software, confirms its practicality.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9298/8864"
                    },
                    "abstract_zh": "提出了一种基于藤崎琴音-冈本变换及其变体的密钥封装机制(KEM)的边信道分析方法。FO变换已被广泛用于主动保护KEMs免受被动安全公钥加密(PKE)的攻击，因为它被用于KEM的大多数NIST后量子密码术(PQC)候选方案中。所提出的攻击利用了在KEM解封装的重新加密中执行伪随机函数(PRF)或伪随机数发生器(PRG)期间的副信道泄漏，作为告知PKE解密结果是否等同于参考明文的明文检查预言。明文检查预言的通用性和实用性允许所提出的攻击在已知对底层PKE的主动攻击时获得各种kem的全密钥恢复。本文证明了所提出的攻击可以应用于大多数NIST PQC第三轮KEM候选人，即，凯伯、萨伯、弗罗多肯、NTRU、NTRU总理、HQC、比克和赛克(对于比克，所提出的攻击实现了部分密钥恢复)。对经典McEliece的适用性还不清楚，因为没有已知的对该密码系统的主动攻击。本文还提出了一种基于深度学习(DL)的旁路鉴别器设计，用于在不使用剖析设备的情况下在实际实现中安装所提出的攻击。通过对各种PRF实现(SHAKE软件、AES软件、AES硬件、位片屏蔽AES软件和基于阈值实现的屏蔽AES硬件)的实验攻击来评估所提出的攻击的可行性。尽管很难使用来自基于TI的屏蔽硬件的泄漏来实现oracle，但是针对包括屏蔽软件的这些实现(甚至屏蔽硬件除外)的攻击的成功证实了它的实用性。",
                    "title_zh": "重新加密的诅咒:后量子KEMs的一般功耗/电磁分析"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.323-344",
                    "title": "Generic Hardware Private Circuits Towards Automated Generation of Composable Secure Gadgets",
                    "authors": "David Knichel, Pascal Sasdrich, Amir Moradi",
                    "abstract": "With an increasing number of mobile devices and their high accessibility, protecting the implementation of cryptographic functions in the presence of physical adversaries has become more relevant than ever. Over the last decade, a lion’s share of research in this area has been dedicated to developing countermeasures at an algorithmic level. Here, masking has proven to be a promising approach due to the possibility of formally proving the implementation’s security solely based on its algorithmic description by elegantly modeling the circuit behavior. Theoretically verifying the security of masked circuits becomes more and more challenging with increasing circuit complexity. This motivated the introduction of security notions that enable masking of single gates while still guaranteeing the security when the masked gates are composed. Systematic approaches to generate these masked gates – commonly referred to as gadgets – were restricted to very simple gates like 2-input AND gates. Simply substituting such small gates by a secure gadget usually leads to a large overhead in terms of fresh randomness and additional latency (register stages) being introduced to the design.In this work, we address these problems by presenting a generic framework to construct trivially composable and secure hardware gadgets for arbitrary vectorial Boolean functions, enabling the transformation of much larger sub-circuits into gadgets. In particular, we present a design methodology to generate first-order secure masked gadgets which is well-suited for integration into existing Electronic Design Automation (EDA) tools for automated hardware masking as only the Boolean function expression is required. Furthermore, we practically verify our findings by conducting several case studies and show that our methodology outperforms various other masking schemes in terms of introduced latency or fresh randomness – especially for large circuits.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9299/8865"
                    },
                    "abstract_zh": "随着越来越多的移动设备及其高度可访问性，在物理对手存在的情况下保护加密功能的实现变得比以往任何时候都更加重要。在过去的十年里，该领域的大部分研究致力于在算法层面上开发对策。在这里，屏蔽已被证明是一种有前途的方法，因为它有可能通过对电路行为进行优雅的建模，仅基于其算法描述来正式证明实现的安全性。随着电路复杂度的增加，理论上验证屏蔽电路的安全性变得越来越具有挑战性。这推动了安全概念的引入，安全概念允许屏蔽单个门，同时在组成屏蔽门时仍然保证安全性。产生这些屏蔽门(通常称为小工具)的系统方法仅限于非常简单的门，如2输入与门。简单地用一个安全的小工具代替这样的小门，通常会导致在新的随机性和额外的延迟(寄存器级)方面的巨大开销被引入到设计中。在这项工作中，我们通过提出一个通用框架来解决这些问题，为任意向量布尔函数构造可平凡组合且安全的硬件小工具，使得大得多的子电路能够转换成小工具。特别地，我们提出了一种生成一阶安全屏蔽小工具的设计方法，该方法非常适合于集成到现有的电子设计自动化(EDA)工具中用于自动化硬件屏蔽，因为只需要布尔函数表达式。此外，我们通过进行几个案例研究来实际验证我们的发现，并表明我们的方法在引入的延迟或新的随机性方面优于其他各种掩蔽方案——尤其是对于大型电路。",
                    "title_zh": "面向自动生成可组合安全小工具的通用硬件专用电路"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.345-366",
                    "title": "Semi-Automatic Locating of Cryptographic Operations in Side-Channel Traces",
                    "authors": "Jens Trautmann, Arthur Beckers, Lennert Wouters, Stefan Wildermann, Ingrid Verbauwhede, Jürgen Teich",
                    "abstract": "Locating a cryptographic operation in a side-channel trace, i.e. finding out where it is in the time domain, without having a template, can be a tedious task even for unprotected implementations. The sheer amount of data can be overwhelming. In a simple call to OpenSSL for AES-128 ECB encryption of a single data block, only 0.00028% of the trace relate to the actual AES-128 encryption. The rest is overhead. We introduce the (to our best knowledge) first method to locate a cryptographic operation in a side-channel trace in a largely automated fashion. The method exploits meta information about the cryptographic operation and requires an estimate of its implementation’s execution time.The method lends itself to parallelization and our implementation in a tool greatly benefits from GPU acceleration. The tool can be used offline for trace segmentation and for generating a template which can then be used online in real-time waveformmatching based triggering systems for trace acquisition or fault injection. We evaluate it in six scenarios involving hardware and software implementations of different cryptographic operations executed on diverse platforms. Two of these scenarios cover realistic protocol level use-cases and demonstrate the real-world applicability of our tool in scenarios where classical leakage-detection techniques would not work. The results highlight the usefulness of the tool because it reliably and efficiently automates the task and therefore frees up time of the analyst.The method does not work on traces of implementations protected by effective time randomization countermeasures, e.g. random delays and unstable clock frequency, but is not affected by masking, shuffling and similar countermeasures.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9300/8866"
                    },
                    "abstract_zh": "在侧信道轨迹中定位加密操作，即在没有模板的情况下找出它在时域中的位置，即使对于未受保护的实现来说也是一项乏味的任务。庞大的数据量可能会让人不知所措。在针对单个数据块的AES-128 ECB加密对OpenSSL的简单调用中，只有0.00028%的跟踪与实际的AES-128加密相关。剩下的就是开销了。我们引入(据我们所知)第一种方法，以高度自动化的方式在侧信道跟踪中定位加密操作。该方法利用有关加密操作的元信息，并需要估计其实现的执行时间。该方法有助于并行化，并且我们在工具中的实现极大地受益于GPU加速。该工具可以离线用于轨迹分段和生成模板，然后可以在基于实时波形匹配的触发系统中在线用于轨迹采集或故障注入。我们在六个场景中对其进行了评估，这些场景涉及在不同平台上执行的不同加密操作的硬件和软件实现。其中两个场景涵盖了实际的协议级用例，并展示了我们的工具在经典泄漏检测技术不起作用的场景中的实际适用性。结果突出了该工具的有用性，因为它可靠而有效地自动化了任务，从而节省了分析师的时间。该方法对受有效的时间随机化对策(例如，随机延迟和不稳定的时钟频率)保护的实现的痕迹不起作用，但是不受掩蔽、混洗和类似对策的影响。",
                    "title_zh": "侧信道痕迹中密码操作的半自动定位"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.367-390",
                    "title": "Practical Multiple Persistent Faults Analysis",
                    "authors": "Hadi Soleimany, Nasour Bagheri, Hosein Hadipour, Prasanna Ravi, Shivam Bhasin, Sara Mansouri",
                    "abstract": "We focus on the multiple persistent faults analysis in this paper to fill existing gaps in its application in a variety of scenarios. Our major contributions are twofold. First, we propose a novel technique to apply persistent fault apply in the multiple persistent faults setting that decreases the number of survived keys and the required data. We demonstrate that by utilizing 1509 and 1448 ciphertexts, the number of survived keys after performing persistent fault analysis on AES in the presence of eight and sixteen faults can be reduced to only 29 candidates, whereas the best known attacks need 2008 and 1643 ciphertexts, respectively, with a time complexity of 250. Second, we develop generalized frameworks for retrieving the key in the ciphertext-only model. Our methods for both performing persistent fault attacks and key-recovery processes are highly flexible and provide a general trade-off between the number of required ciphertexts and the time complexity. To break AES with 16 persistent faults in the Sbox, our experiments show that the number of required ciphertexts can be decreased to 477 while the attack is still practical with respect to the time complexity. To confirm the accuracy of our methods, we performed several simulations as well as experimental validations on the ARM Cortex-M4 microcontroller with electromagnetic fault injection on AES and LED, which are two well-known block ciphers to validate the types of faults and the distribution of the number of faults in practice.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9301/8867"
                    },
                    "abstract_zh": "在本文中，我们将重点放在多重持久性故障分析上，以填补其在各种场景中应用的现有空白。我们的主要贡献是双重的。首先，我们提出了一种新的技术来应用持久故障应用于多个持久故障设置，这减少了幸存密钥的数量和所需的数据。我们证明，通过利用1509和1448个密文，在存在8个和16个故障的情况下对AES执行持续故障分析后，幸存密钥的数量可以减少到只有29个候选，而最著名的攻击分别需要2008和1643个密文，时间复杂度为250。其次，我们开发了在纯密文模型中检索密钥的通用框架。我们用于执行持续故障攻击和密钥恢复过程的方法是高度灵活的，并且在所需密文的数量和时间复杂度之间提供了一般的折衷。我们的实验表明，为了破解Sbox中具有16个持续错误的AES，所需的密文数量可以减少到477，而攻击在时间复杂度方面仍然是可行的。为了确认我们的方法的准确性，我们在ARM Cortex-M4微控制器上进行了几次仿真和实验验证，并在AES和LED上进行电磁故障注入，AES和LED是两种著名的分组密码，用于在实践中验证故障类型和故障数量的分布。",
                    "title_zh": "实用多重持续故障分析"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.391-413",
                    "title": "Guessing Bits: Improved Lattice Attacks on (EC)DSA with Nonce Leakage",
                    "authors": "Chao Sun, Thomas Espitau, Mehdi Tibouchi, Masayuki Abe",
                    "abstract": "The lattice reduction attack on (EC)DSA (and other Schnorr-like signature schemes) with partially known nonces, originally due to Howgrave-Graham and Smart, has been at the core of many concrete cryptanalytic works, side-channel based or otherwise, in the past 20 years. The attack itself has seen limited development, however: improved analyses have been carried out, and the use of stronger lattice reduction algorithms has pushed the range of practically vulnerable parameters further, but the lattice construction based on the signatures and known nonce bits remain the same.In this paper, we propose a new idea to improve the attack based on the same data in exchange for additional computation: carry out an exhaustive search on some bits of the secret key. This turns the problem from a single bounded distance decoding (BDD) instance in a certain lattice to multiple BDD instances in a fixed lattice of larger volume but with the same bound (making the BDD problem substantially easier). Furthermore, the fact that the lattice is fixed lets us use batch/preprocessing variants of BDD solvers that are far more efficient than repeated lattice reductions on non-preprocessed lattices of the same size. As a result, our analysis suggests that our technique is competitive or outperforms the state of the art for parameter ranges corresponding to the limit of what is achievable using lattice attacks so far (around 2-bit leakage on 160-bit groups, or 3-bit leakage on 256-bit groups).We also show that variants of this idea can also be applied to bits of the nonces (leading to a similar improvement) or to filtering signature data (leading to a data-time trade-off for the lattice attack). Finally, we use our technique to obtain an improved exploitation of the TPM–FAIL dataset similar to what was achieved in the Minerva attack.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9302/8868"
                    },
                    "abstract_zh": "在过去的20年中，对具有部分已知随机数的(EC)DSA(以及其他类似Schnorr的签名方案)的格归约攻击(最初是由Howgrave-Graham和Smart提出的)已经成为许多具体密码分析工作的核心，无论是基于侧信道的还是其他的。然而，攻击本身的发展有限:已经进行了改进的分析，并且使用了更强的格归约算法，进一步扩大了实际上易受攻击的参数的范围，但是基于签名和已知随机数位的格构造保持不变。在本文中，我们提出了一种新的思想来改进基于相同数据的攻击，以换取额外的计算:对密钥的一些比特进行穷举搜索。这将问题从某个网格中的单个有界距离解码(BDD)实例转变为更大体积但具有相同边界的固定网格中的多个BDD实例(使得BDD问题实质上更容易)。此外，网格是固定的这一事实使我们可以使用BDD解算器的批处理/预处理变体，这比在相同大小的非预处理网格上重复进行网格缩减要有效得多。结果，我们的分析表明，对于与迄今为止使用格攻击所能达到的极限相对应的参数范围(在160位组上大约2位泄漏，或者在256位组上大约3位泄漏)，我们的技术是有竞争力的或者优于现有技术的状态。我们还表明，这种思想的变体也可以应用于随机数的比特(导致类似的改进)或过滤签名数据(导致格攻击的数据时间折衷)。最后，我们使用我们的技术来获得TPM–FAIL数据集的改进利用，类似于在Minerva攻击中所实现的。",
                    "title_zh": "猜测比特:改进的具有随机数泄漏的(EC)DSA格攻击"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.414-460",
                    "title": "Masked Accelerators and Instruction Set Extensions for Post-Quantum Cryptography",
                    "authors": "Tim Fritzmann, Michiel Van Beirendonck, Debapriya Basu Roy, Patrick Karl, Thomas Schamberger, Ingrid Verbauwhede, Georg Sigl",
                    "abstract": "Side-channel attacks can break mathematically secure cryptographic systems leading to a major concern in applied cryptography. While the cryptanalysis and security evaluation of Post-Quantum Cryptography (PQC) have already received an increasing research effort, a cost analysis of efficient side-channel countermeasures is still lacking. In this work, we propose a masked HW/SW codesign of the NIST PQC finalists Kyber and Saber, suitable for their different characteristics. Among others, we present a novel masked ciphertext compression algorithm for non-power-of-two moduli. To accelerate linear performance bottlenecks, we developed a generic Number Theoretic Transform (NTT) multiplier, which, in contrast to previously published accelerators, is also efficient and suitable for schemes not based on NTT. For the critical non-linear operations, masked HW accelerators were developed, allowing a secure execution using RISC-V instruction set extensions. With the proposed design, we achieved a cycle count of K:214k/E:298k/D:313k for Kyber and K:233k/E:312k/D:351k for Saber with NIST Level III parameter sets. For the same parameter sets, the masking overhead for the first-order secure decapsulation operation including randomness generation is a factor of 4.48 for Kyber (D:1403k)and 2.60 for Saber (D:915k).",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9303/8869"
                    },
                    "abstract_zh": "旁路攻击可以破坏数学上安全的密码系统，导致应用密码学中的一个主要问题。虽然后量子密码学(PQC)的密码分析和安全性评估已经得到了越来越多的研究，但仍然缺乏有效的边信道对策的成本分析。在这项工作中，我们提出了一个NIST PQC决赛选手Kyber和Saber的屏蔽硬件/软件协同设计，适合他们的不同特点。其中，我们提出了一个新颖的非二次幂模的密文压缩算法。为了加速线性性能瓶颈，我们开发了一种通用数论变换(NTT)乘法器，与以前发布的加速器相比，它也是高效的，并且适合于不基于NTT的方案。对于关键的非线性操作，开发了屏蔽硬件加速器，允许使用RISC-V指令集扩展进行安全执行。利用所提出的设计，我们利用NIST III级参数集实现了Kyber的K:214k/E:298k/D:313k和Saber的K:233k/E:312k/D:351k的循环计数。对于相同的参数集，对于Kyber (D:1403k)和Saber (D:915k ),包括随机性生成的一阶安全解封装操作的屏蔽开销是4.48倍。",
                    "title_zh": "后量子密码的屏蔽加速器和指令集扩展"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.461-481",
                    "title": "A Finer-Grain Analysis of the Leakage (Non) Resilience of OCB",
                    "authors": "Francesco Berti, Shivam Bhasin, Jakub Breier, Xiaolu Hou, Romain Poussier, François-Xavier Standaert, Balazs Udvarhelyi",
                    "abstract": "OCB3 is one of the winners of the CAESAR competition and is among the most popular authenticated encryption schemes. In this paper, we put forward a fine-grain study of its security against side-channel attacks. We start from trivial key recoveries in settings where the mode can be attacked with standard Differential Power Analysis (DPA) against some block cipher calls in its execution (namely, initialization, processing of associated data or last incomplete block and decryption). These attacks imply that at least these parts must be strongly protected thanks to countermeasures like masking. We next show that if these block cipher calls of the mode are protected, practical attacks on the remaining block cipher calls remain possible. A first option is to mount a DPA with unknown inputs. A more efficient option is to mount a DPA that exploits horizontal relations between consecutive input whitening values. It allows trading a significantly reduced data complexity for a higher key guessing complexity and turns out to be the best attack vector in practical experiments performed against an implementation of OCB3 in an ARM Cortex-M0. Eventually, we consider an implementation where all the block cipher calls are protected. We first show that exploiting the leakage of the whitening values requires mounting a Simple Power Analysis (SPA) against linear operations. We then show that despite being more challenging than when applied to non-linear operations, such an SPA remains feasible against 8-bit implementations, leaving its generalization to larger implementations as an interesting open problem. We last describe how recovering the whitening values can lead to strong attacks against the confidentiality and integrity of OCB3. Thanks to this comprehensive analysis, we draw concrete requirements for side-channel resistant implementations of OCB3.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9304/8870"
                    },
                    "abstract_zh": "OCB3是CAESAR竞赛的获胜者之一，也是最流行的认证加密方案之一。本文对其抗旁路攻击的安全性进行了细粒度的研究。我们从设置中琐碎的密钥恢复开始，在这些设置中，可以利用标准差分功耗分析(DPA)针对其执行中的一些分组密码调用(即，初始化、相关数据的处理或最后不完整的分组和解密)来攻击该模式。这些攻击意味着至少这些部分必须通过屏蔽等对策得到有力保护。我们接下来表明，如果这些模式的分组密码调用被保护，对剩余分组密码调用的实际攻击仍然是可能的。第一种选择是安装输入未知的DPA。更有效的选择是安装DPA，该DPA利用连续输入白化值之间的水平关系。它允许以显著降低的数据复杂性换取更高的密钥猜测复杂性，并在针对ARM Cortex-M0中的OCB3实现进行的实际实验中证明是最佳的攻击载体。最后，我们考虑一种实现，其中所有分组密码调用都受到保护。我们首先表明，利用白化值的泄漏需要针对线性运算进行简单的功率分析(SPA)。然后，我们表明，尽管比应用于非线性操作时更具挑战性，但这样的SPA对于8位实现仍然是可行的，将其推广到更大的实现是一个有趣的开放问题。我们最后描述恢复白化值如何导致对OCB3的机密性和完整性的强攻击。由于这一全面的分析，我们得出了OCB3抗侧信道实施的具体要求。",
                    "title_zh": "OCB泄漏(非)弹性的更精细分析"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.482-505",
                    "title": "Polynomial multiplication on embedded vector architectures",
                    "authors": "Hanno Becker, Jose Maria Bermudo Mera, Angshuman Karmakar, Joseph Yiu, Ingrid Verbauwhede",
                    "abstract": "High-degree, low-precision polynomial arithmetic is a fundamental computational primitive underlying structured lattice based cryptography. Its algorithmic properties and suitability for implementation on different compute platforms is an active area of research, and this article contributes to this line of work: Firstly, we present memory-efficiency and performance improvements for the Toom-Cook/Karatsuba polynomial multiplication strategy. Secondly, we provide implementations of those improvements on Arm® Cortex®-M4 CPU, as well as the newer Cortex-M55 processor, the first M-profile core implementing the M-profile Vector Extension (MVE), also known as Arm® Helium™ technology. We also implement the Number Theoretic Transform (NTT) on the Cortex-M55 processor. We show that despite being singleissue, in-order and offering only 8 vector registers compared to 32 on A-profile SIMD architectures like Arm® Neon™ technology and the Scalable Vector Extension (SVE), by careful register management and instruction scheduling, we can obtain a 3× to 5× performance improvement over already highly optimized implementations on Cortex-M4, while maintaining a low area and energy profile necessary for use in embedded market. Finally, as a real-world application we integrate our multiplication techniques to post-quantum key-encapsulation mechanism Saber",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9305/8871"
                    },
                    "abstract_zh": "高次、低精度多项式算术是基于结构化格的密码学的基本计算原语。它的算法特性和在不同计算平台上实现的适用性是一个活跃的研究领域，本文致力于这方面的工作:首先，我们提出了Toom-Cook/Karatsuba多项式乘法策略的内存效率和性能改进。其次，我们提供了这些改进在Arm Cortex -M4 CPU以及更新的Cortex-M55处理器上的实现，这是第一个实现M-profile矢量扩展(MVE)的M-profile内核，也称为Arm Helium技术。我们还在Cortex-M55处理器上实现了数论变换(NTT)。我们发现，尽管是单问题、按顺序且仅提供8个向量寄存器，相比之下，在Arm Neon技术和可扩展向量扩展(SVE)等A-profile SIMD架构上有32个向量寄存器，但通过仔细的寄存器管理和指令调度，我们可以在Cortex-M4上获得3到5倍的性能提升，同时保持嵌入式市场所需的低面积和低能耗。最后，作为现实世界的应用，我们将乘法技术集成到后量子密钥封装机制Saber中",
                    "title_zh": "嵌入式向量架构上的多项式乘法"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.506-556",
                    "title": "ModuloNET: Neural Networks Meet Modular Arithmetic for Efficient Hardware Masking",
                    "authors": "Anuj Dubey, Afzal Ahmad, Muhammad Adeel Pasha, Rosario Cammarota, Aydin Aysu",
                    "abstract": "Intellectual Property (IP) thefts of trained machine learning (ML) models through side-channel attacks on inference engines are becoming a major threat. Indeed, several recent works have shown reverse engineering of the model internals using such attacks, but the research on building defenses is largely unexplored. There is a critical need to efficiently and securely transform those defenses from cryptography such as masking to ML frameworks. Existing works, however, revealed that a straightforward adaptation of such defenses either provides partial security or leads to high area overheads. To address those limitations, this work proposes a fundamentally new direction to construct neural networks that are inherently more compatible with masking. The key idea is to use modular arithmetic in neural networks and then efficiently realize masking, in either Boolean or arithmetic fashion, depending on the type of neural network layers. We demonstrate our approach on the edge-computing friendly binarized neural networks (BNN) and show how to modify the training and inference of such a network to work with modular arithmetic without sacrificing accuracy. We then design novel masking gadgets using Domain-Oriented Masking (DOM) to efficiently mask the unique operations of ML such as the activation function and the output layer classification, and we prove their security in the glitch-extended probing model. Finally, we implement fully masked neural networks on an FPGA, quantify that they can achieve a similar latency while reducing the FF and LUT costs over the state-of-the-art protected implementations by 34.2% and 42.6%, respectively, and demonstrate their first-order side-channel security with up to 1M traces.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9306/8872"
                    },
                    "abstract_zh": "通过对推理机的旁门左道攻击来窃取训练有素的机器学习(ML)模型的知识产权(IP)正成为一个主要威胁。事实上，最近的几项工作已经展示了使用这种攻击对模型内部进行逆向工程，但是关于构建防御的研究基本上还没有被探索。迫切需要高效、安全地将这些防御措施从密码学(如屏蔽)转变为ML框架。然而，现有的工作表明，这种防御的直接适应要么提供部分安全性，要么导致高面积开销。为了解决这些限制，这项工作提出了一个全新的方向来构建神经网络，本质上更符合掩蔽。关键思想是在神经网络中使用模运算，然后根据神经网络层的类型，以布尔或算术方式有效地实现屏蔽。我们在边缘计算友好的二进制神经网络(BNN)上演示了我们的方法，并展示了如何修改这种网络的训练和推理，以便在不牺牲准确性的情况下与模运算一起工作。然后，我们使用面向域的屏蔽(DOM)来设计新的屏蔽工具，以有效地屏蔽ML的独特操作，如激活函数和输出层分类，并且我们在故障扩展探测模型中证明了它们的安全性。最后，我们在FPGA上实现了完全屏蔽的神经网络，量化了它们可以实现类似的延迟，同时将FF和LUT成本分别降低34.2%和42.6%，并展示了它们的一阶侧通道安全性，走线长达1M。",
                    "title_zh": "ModuloNET:神经网络满足有效硬件屏蔽的模运算"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.557-588",
                    "title": "Racing BIKE: Improved Polynomial Multiplication and Inversion in Hardware",
                    "authors": "Jan Richter-Brockmann, Ming-Shing Chen, Santosh Ghosh, Tim Güneysu",
                    "abstract": "BIKE is a Key Encapsulation Mechanism selected as an alternate candidate in NIST’s PQC standardization process, in which performance plays a significant role in the third round. This paper presents FPGA implementations of BIKE with the best area-time performance reported in literature. We optimize two key arithmetic operations, which are the sparse polynomial multiplication and the polynomial inversion. Our sparse multiplier achieves time-constancy for sparse polynomials of indefinite Hamming weight used in BIKE’s encapsulation. The polynomial inversion is based on the extended Euclidean algorithm, which is unprecedented in current BIKE implementations. Our optimized design results in a 5.5 times faster key generation compared to previous implementations based on Fermat’s little theorem.Besides the arithmetic optimizations, we present a united hardware design of BIKE with shared resources and shared sub-modules among KEM functionalities. On Xilinx Artix-7 FPGAs, our light-weight implementation consumes only 3 777 slices and performs a key generation, encapsulation, and decapsulation in 3 797 μs, 443 μs, and 6 896 μs, respectively. Our high-speed design requires 7 332 slices and performs the three KEM operations in 1 672 μs, 132 μs, and 1 892 μs, respectively.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9307/8873"
                    },
                    "abstract_zh": "BIKE是一种关键的封装机制，在NIST PQC标准化过程中被选为备选方案，性能在第三轮中起着重要作用。本文介绍了具有文献报道的最佳面积时间性能的自行车的FPGA实现。我们优化了两个关键的算术运算，即稀疏多项式乘法和多项式求逆。我们的稀疏乘法器实现了BIKE封装中使用的不定汉明重量的稀疏多项式的时间恒定性。多项式反演基于扩展的欧几里德算法，这在当前的自行车实现中是前所未有的。与之前基于费马小定理的实现相比，我们的优化设计使密钥生成速度提高了5.5倍。除了算法优化，我们还提出了一个共享资源和共享KEM功能子模块的自行车统一硬件设计。在Xilinx Artix-7 FPGA上，我们的轻量级实现仅消耗3 777个片，并且分别在3 797 μs、443 μs和6 896 μs内执行密钥生成、封装和解封装。我们的高速设计需要7 332个切片，并分别在1 672 μs、132 μs和1 892 μs内执行三次KEM运算。",
                    "title_zh": "赛车:硬件中改进的多项式乘法和求逆"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.589-629",
                    "title": "Automated Generation of Masked Hardware",
                    "authors": "David Knichel, Amir Moradi, Nicolai Müller, Pascal Sasdrich",
                    "abstract": "Masking has been recognized as a sound and secure countermeasure for cryptographic implementations, protecting against physical side-channel attacks. Even though many different masking schemes have been presented over time, design and implementation of protected cryptographic Integrated Circuits (ICs) remains a challenging task. More specifically, correct and efficient implementation usually requires manual interactions accompanied by longstanding experience in hardware design and physical security. To this end, design and implementation of masked hardware often proves to be an error-prone task for engineers and practitioners. As a result, our novel tool for automated generation of masked hardware (AGEMA) allows even inexperienced engineers and hardware designers to create secure and efficient masked cryptograhic circuits originating from an unprotected design. More precisely, exploiting the concepts of Probe-Isolating Non-Interference (PINI) for secure composition of masked circuits, our tool provides various processing techniques to transform an unprotected design into a secure one, eventually accelerating and safeguarding the process of masking cryptographic hardware. Ultimately, we evaluate our tool in several case studies, emphasizing different trade-offs for the transformation techniques with respect to common performance metrics, such as latency, area, andrandomness.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9308/8874"
                    },
                    "abstract_zh": "屏蔽被认为是加密实现的一种可靠而安全的对策，可以防止物理副信道攻击。尽管随着时间的推移出现了许多不同的屏蔽方案，但受保护的密码集成电路(ic)的设计和实现仍然是一项具有挑战性的任务。更具体地说，正确有效的实施通常需要手动交互，并伴有硬件设计和物理安全方面的长期经验。为此，对于工程师和从业者来说，屏蔽硬件的设计和实现经常被证明是容易出错的任务。因此，我们的用于自动生成屏蔽硬件的新型工具(AGEMA)甚至允许没有经验的工程师和硬件设计者创建源自未受保护设计的安全有效的屏蔽密码电路。更准确地说，我们的工具利用探针隔离无干扰(PINI)的概念来实现屏蔽电路的安全组合，提供各种处理技术来将不受保护的设计转换为安全的设计，最终加速并保护屏蔽加密硬件的过程。最后，我们在几个案例研究中评估了我们的工具，强调了转换技术相对于常见性能指标(如延迟、面积和随机性)的不同权衡。",
                    "title_zh": "屏蔽硬件的自动生成"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.630-656",
                    "title": "Composite Enclaves: Towards Disaggregated Trusted Execution",
                    "authors": "Moritz Schneider, Aritra Dhar, Ivan Puddu, Kari Kostiainen, Srdjan Capkun",
                    "abstract": "The ever-rising computation demand is forcing the move from the CPU to heterogeneous specialized hardware, which is readily available across modern datacenters through disaggregated infrastructure. On the other hand, trusted execution environments (TEEs), one of the most promising recent developments in hardware security, can only protect code confined in the CPU, limiting TEEs’ potential and applicability to a handful of applications. We observe that the TEEs’ hardware trusted computing base (TCB) is fixed at design time, which in practice leads to using untrusted software to employ peripherals in TEEs. Based on this observation, we propose composite enclaves with a configurable hardware and software TCB, allowing enclaves access to multiple computing and IO resources. Finally, we present two case studies of composite enclaves: i) an FPGA platform based on RISC-V Keystone connected to emulated peripherals and sensors, and ii) a large-scale accelerator. These case studies showcase a flexible but small TCB (2.5 KLoC for IO peripherals and drivers), with a low-performance overhead (only around 220 additional cycles for a context switch), thus demonstrating the feasibility of our approach and showing that it can work with a wide range of specialized hardware.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9309/8875"
                    },
                    "abstract_zh": "不断增长的计算需求正迫使从CPU转移到异构的专用硬件，这些硬件可通过分散的基础设施在现代数据中心中轻松获得。另一方面，可信执行环境(TEEs)是硬件安全领域最有前途的最新发展之一，它只能保护CPU中的代码，从而限制了TEEs在少数应用程序中的潜力和适用性。我们观察到，tee的硬件可信计算基础(TCB)在设计时是固定的，这实际上导致使用不可信的软件来使用tee中的外围设备。基于这一观察，我们提出了具有可配置硬件和软件TCB的复合enclave，允许enclave访问多个计算和IO资源。最后，我们介绍了两个复合飞地的案例研究:I)基于RISC-V Keystone的FPGA平台，连接到仿真外设和传感器，以及ii)大规模加速器。这些案例研究展示了一个灵活但小巧的TCB(IO外设和驱动程序为2.5 KLoC)，具有低性能开销(上下文切换仅需要大约220个额外周期)，从而证明了我们方法的可行性，并表明它可以与各种专用硬件一起工作。",
                    "title_zh": "复合飞地:走向分解的可信执行"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.657-678",
                    "title": "VITI: A Tiny Self-Calibrating Sensor for Power-Variation Measurement in FPGAs",
                    "authors": "Brian Udugama, Darshana Jayasinghe, Hassaan Saadat, Aleksandar Ignjatovic, Sri Parameswaran",
                    "abstract": "On-chip sensors, built using reconfigurable logic resources in field programmable gate arrays (FPGAs), have been shown to sense variations in signalpropagation delay, supply voltage and power consumption. These sensors have been successfully used to deploy security attacks called Remote Power Analysis (RPA) Attacks on FPGAs. The sensors proposed thus far consume significant logic resources and some of them could be used to deploy power viruses. In this paper, a sensor (named VITI) occupying a far smaller footprint than existing sensors is presented. VITI is a self-calibrating on-chip sensor design, constructed using adjustable delay elements, flip-flops and LUT elements instead of combinational loops, bulky carry chains or latches. Self-calibration enables VITI the autonomous adaptation to differing situations (such as increased power consumption, temperature changes or placement of the sensor in faraway locations from the circuit under attack). The efficacy of VITI for power consumption measurement was evaluated using Remote Power Analysis (RPA) attacks and results demonstrate recovery of a full 128-bit Advanced Encryption Standard (AES) key with only 20,000 power traces. Experiments demonstrate that VITI consumes 1/4th and 1/16th of the area compared to state-of-the-art sensors such as time to digital converters and ring oscillators for similar effectiveness.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9311/8876"
                    },
                    "abstract_zh": "使用现场可编程门阵列(FPGAs)中的可重构逻辑资源构建的片上传感器已被证明能够感测信号传播延迟、电源电压和功耗的变化。这些传感器已被成功用于部署对FPGAs的安全攻击，称为远程功耗分析(RPA)攻击。到目前为止，所提出的传感器消耗了大量的逻辑资源，并且其中一些可能被用于部署power病毒。本文介绍了一种比现有传感器占用空间小得多的传感器(名为VITI)。VITI是一种自校准片上传感器设计，使用可调延迟元件、触发器和LUT元件而不是组合环路、庞大的进位链或锁存器来构建。自校准使VITI能够自主适应不同情况(如功耗增加、温度变化或传感器放置在远离受攻击电路的位置)。使用远程功耗分析(RPA)攻击评估了VITI在功耗测量方面的功效，结果表明，仅使用20，000条功耗轨迹即可恢复完整的128位高级加密标准(AES)密钥。实验表明，与时间数字转换器和环形振荡器等最先进的传感器相比，VITI消耗的面积分别为1/4和1/16。",
                    "title_zh": "VITI:一种用于FPGAs功率变化测量的微型自校准传感器"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.679-721",
                    "title": "Cryptanalysis of Efficient Masked Ciphers: Applications to Low Latency",
                    "authors": "Tim Beyne, Siemen Dhooghe, Amir Moradi, Aein Rezaei Shahmirzadi",
                    "abstract": "This work introduces second-order masked implementation of LED, Midori, Skinny, and Prince ciphers which do not require fresh masks to be updated at every clock cycle. The main idea lies on a combination of the constructions given by Shahmirzadi and Moradi at CHES 2021, and the theory presented by Beyne et al. at Asiacrypt 2020. The presented masked designs only use a minimal number of shares, i.e., three to achieve second-order security, and we make use of a trick to pair a couple of S-boxes to reduce their latency. The theoretical security analyses of our constructions are based on the linear-cryptanalytic properties of the underlying masked primitive as well as SILVER, the leakage verification tool presented at Asiacrypt 2020. To improve this cryptanalytic analysis, we use the noisy probing model which allows for the inclusion of noise in the framework of Beyne et al. We further provide FPGA-based experimental security analysis confirming second-order protection of our masked implementations.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9312/8877"
                    },
                    "abstract_zh": "本文介绍了LED、美岛莉、Skinny和Prince密码的二阶掩码实现，它不需要在每个时钟周期更新新的掩码。主要思想是基于Shahmirzadi和Moradi在CHES 2021上给出的构造和Beyne等人在Asiacrypt 2020上提出的理论的组合。所提出的屏蔽设计仅使用最小数量的份额，即三个份额来实现二阶安全性，并且我们利用一个技巧来配对一对S盒以减少它们的延迟。我们的结构的理论安全性分析是基于底层屏蔽原语以及在Asiacrypt 2020上展示的泄漏验证工具SILVER的线性密码分析属性。为了改进这种密码分析，我们使用了噪声探测模型，该模型允许在Beyne等人的框架中包含噪声。我们还提供了基于FPGA的实验安全性分析，证实了我们的屏蔽实现的二级保护。",
                    "title_zh": "高效屏蔽密码的密码分析:低延迟的应用"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i1.722-761",
                    "title": "Will You Cross the Threshold for Me? Generic Side-Channel Assisted Chosen-Ciphertext Attacks on NTRU-based KEMs",
                    "authors": "Prasanna Ravi, Martianus Frederic Ezerman, Shivam Bhasin, Anupam Chattopadhyay, Sujoy Sinha Roy",
                    "abstract": "In this work, we propose generic and novel side-channel assisted chosenciphertext attacks on NTRU-based key encapsulation mechanisms (KEMs). These KEMs are IND-CCA secure, that is, they are secure in the chosen-ciphertext model. Our attacks involve the construction of malformed ciphertexts. When decapsulated by the target device, these ciphertexts ensure that a targeted intermediate variable becomes very closely related to the secret key. An attacker, who can obtain information about the secret-dependent variable through side-channels, can subsequently recover the full secret key. We propose several novel CCAs which can be carried through by using side-channel leakage from the decapsulation procedure. The attacks instantiate three different types of oracles, namely a plaintext-checking oracle, a decryptionfailure oracle, and a full-decryption oracle, and are applicable to two NTRU-based schemes, which are NTRU and NTRU Prime. The two schemes are candidates in the ongoing NIST standardization process for post-quantum cryptography. We perform experimental validation of the attacks on optimized and unprotected implementations of NTRU-based schemes, taken from the open-source pqm4 library, using the EM-based side-channel on the 32-bit ARM Cortex-M4 microcontroller. All of our proposed attacks are capable of recovering the full secret key in only a few thousand chosen ciphertext queries on all parameter sets of NTRU and NTRU Prime. Our attacks, therefore, stress on the need for concrete side-channel protection strategies for NTRUbased KEMs.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9313/8878"
                    },
                    "abstract_zh": "在这篇论文中，我们针对基于NTRU的密钥封装机制(KEMs)提出了一般的和新颖的边信道辅助选择密文攻击。这些KEMs是IND-CCA安全的，也就是说，它们在选择密文模型中是安全的。我们的攻击包括构建畸形的密文。当被目标设备解封装时，这些密文确保目标中间变量变得与秘密密钥非常密切相关。攻击者可以通过侧信道获得关于秘密相关变量的信息，随后可以恢复完整的秘密密钥。我们提出了几个新的CCA，它们可以通过解封装过程中的旁道泄漏来实现。这些攻击实例化了三种不同类型的预言机，即明文检查预言机、解密失败预言机和完全解密预言机，并且适用于两种基于NTRU的方案，即NTRU和NTRU素数。这两个方案是正在进行的后量子密码术的NIST标准化过程中的候选方案。我们使用32位ARM Cortex-M4微控制器上基于EM的侧信道，对基于NTRU的方案的优化和无保护实现进行了攻击实验验证，这些方案取自开源pqm4库。我们提出的所有攻击都能够在对NTRU和NTRU素数的所有参数集的几千个选择的密文查询中恢复完整的密钥。因此，我们的攻击强调需要针对受干扰的kem的具体侧信道保护策略。",
                    "title_zh": "你愿意为我跨过门槛吗？基于NTRU的KEMs的一般边信道辅助选择密文攻击"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i2.1-40",
                    "title": "High-order Table-based Conversion Algorithms and Masking Lattice-based Encryption",
                    "authors": "Jean-Sébastien Coron, François Gérard, Simon Montoya, Rina Zeitoun",
                    "abstract": "Masking is the main countermeasure against side-channel attacks on embedded devices. For cryptographic algorithms that combine Boolean and arithmetic masking, one must therefore convert between the two types of masking, without leaking additional information to the attacker. In this paper we describe a new high-order conversion algorithm between Boolean and arithmetic masking, based on table recomputation, and provably secure in the ISW probing model. We show that our technique is particularly efficient for masking structured LWE encryption schemes such as Kyber and Saber. In particular, for Kyber IND-CPA decryption, we obtain an order of magnitude improvement compared to existing techniques.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9479/9020"
                    },
                    "abstract_zh": "屏蔽是针对嵌入式设备上的侧信道攻击的主要对策。对于结合了布尔和算术屏蔽的密码算法，必须在两种类型的屏蔽之间转换，而不会向攻击者泄露额外的信息。本文描述了一种新的基于表重计算的布尔和算术掩码之间的高阶转换算法，该算法在ISW探测模型中是可证明安全的。我们表明，我们的技术是特别有效的掩蔽结构化LWE加密方案，如Kyber和Saber。特别地，对于Kyber IND-CPA解密，与现有技术相比，我们获得了一个数量级的改进。",
                    "title_zh": "基于高阶表的转换算法和基于掩蔽格的加密"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i2.41-68",
                    "title": "Highly Vectorized SIKE for AVX-512",
                    "authors": "Hao Cheng, Georgios Fotiadis, Johann Großschädl, Peter Y. A. Ryan",
                    "abstract": "It is generally accepted that a large-scale quantum computer would be capable to break any public-key cryptosystem used today, thereby posing a serious threat to the security of the Internet’s public-key infrastructure. The US National Institute of Standards and Technology (NIST) addresses this threat with an open process for the standardization of quantum-safe key establishment and signature schemes, which is now in the final phase of the evaluation of candidates. SIKE (an abbreviation of Supersingular Isogeny Key Encapsulation) is one of the alternate candidates under evaluation and distinguishes itself from other candidates due to relatively short key lengths and relatively high computing costs. In this paper, we analyze how the latest generation of Intel’s Advanced Vector Extensions (AVX), in particular AVX-512IFMA, can be used to minimize the latency (resp. maximize the hroughput) of the SIKE key encapsulation mechanism when executed on Ice Lake CPUs based on the Sunny Cove microarchitecture. We present various techniques to parallelize and speed up the base/extension field arithmetic, point arithmetic, and isogeny computations performed by SIKE. All these parallel processing techniques are combined in AvxSike, a highly optimized implementation of SIKE using Intel AVX-512IFMA instructions. Our experiments indicate that AvxSike instantiated with the SIKEp503 parameter set is approximately 1.5 times faster than the to-date best AVX-512IFMA-based SIKE software from the literature. When executed on an Intel Core i3-1005G1 CPU, AvxSike outperforms the x64 assembly implementation of SIKE contained in Microsoft’s SIDHv3.4 library by a factor of about 2.5 for key generation and decapsulation, while the encapsulation is even 3.2 times faster.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9480/9021"
                    },
                    "abstract_zh": "人们普遍认为，一台大规模量子计算机将能够破解今天使用的任何公钥密码系统，从而对互联网公钥基础设施的安全构成严重威胁。美国国家标准和技术研究所(NIST)通过量子安全密钥建立和签名方案标准化的开放流程解决了这一威胁，该流程目前处于候选人评估的最后阶段。SIKE(super singular Isogeny Key Encapsulation的缩写)是正在评估的备选候选方案之一，由于相对较短的密钥长度和相对较高的计算成本，它将自己与其他候选方案区分开来。在本文中，我们分析了如何使用最新一代的英特尔高级矢量扩展(AVX)，尤其是AVX-512IFMA来最大限度地降低延迟(分别为。在基于Sunny Cove微体系结构的Ice Lake CPUs上执行时，最大化SIKE密钥封装机制的吞吐量。我们提出了各种技术来并行化和加速由SIKE执行的基/扩展域算术、点算术和同源计算。所有这些并行处理技术都结合在AvxSike中，avx Sike是一种使用英特尔AVX-512IFMA指令的高度优化的SIKE实现。我们的实验表明，用Sikep503参数集实例化的AvxSike比目前文献中最好的基于AVX-512 fma的SIKE软件快大约1.5倍。当在英特尔酷睿i3-1005G1 CPU上执行时，AvxSike在密钥生成和解封装方面比微软SIDHv3.4库中包含的Sike的x64汇编实现快2.5倍，而封装速度甚至快3.2倍。",
                    "title_zh": "AVX-512的高度矢量化SIKE"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i2.69-91",
                    "title": "Redundancy AES Masking Basis for Attack Mitigation (RAMBAM)",
                    "authors": "Yaacov Belenky, Vadim Bugaenko, Leonid Azriel, Hennadii Chernyshchyk, Ira Dushar, Oleg Karavaev, Oleh Maksimenko, Yulia Ruda, Valery Teper, Yury Kreimer",
                    "abstract": "In this work, we present RAMBAM, a novel concept of designing countermeasures against side-channel attacks and the Statistical Ineffective Fault Attack (specifically SIFA-1) on AES that employs redundant representations of finite field elements. From this concept, we derive a family of protected hardware implementations of AES. A fundamental property of RAMBAM is a security parameter d that along with other attributes of the scheme allows for making trade-offs between gate count, maximal frequency, performance, level of robustness to the first and higher-order side-channel attacks, and protection against SIFA-1. We present an analytical model that explains how the scheme reduces the leakage and how the design choices affect it. Furthermore, we demonstrate experimentally how different design choices achieve the required goals. In particular, the compact version exhibits a gate count as low as 12.075 kGE, while maintaining adequate protection. The performance-oriented version provides latency as low as one round per cycle, thus combining protection against SCA and SIFA-1 with high performance which is one of the original design goals of AES. Finally, we assess the leakage of the scheme for the first and the second (bivariate) orders using TVLA methodology on an FPGA implementation and observe resilience to at least 348M traces with 16 Sboxes.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9481/9022"
                    },
                    "abstract_zh": "在这项工作中，我们提出了RAMBAM，一种设计对抗边信道攻击和AES上采用有限域元素冗余表示的统计无效故障攻击(特别是SIFA-1)的新概念。从这个概念出发，我们推出了一系列受保护的AES硬件实现。RAMBAM的一个基本属性是安全参数d，它与该方案的其他属性一起允许在门数、最大频率、性能、对一阶和高阶边信道攻击的鲁棒性水平以及对SIFA-1的防护之间进行权衡。我们提出了一个分析模型，解释了该方案如何减少泄漏以及设计选择如何影响它。此外，我们通过实验证明了不同的设计选择如何实现所需的目标。特别是，紧凑型版本的门数低至12.075 kGE，同时保持足够的保护。面向性能的版本提供低至每周期一轮的延迟，从而将针对SCA和SIFA-1的保护与高性能相结合，这是AES的原始设计目标之一。最后，我们在FPGA实现上使用TVLA方法评估了一阶和二阶(二元)方案的泄漏，并观察了对16个Sboxes的至少348M走线的弹性。",
                    "title_zh": "缓解攻击的冗余AES掩蔽基础(RAMBAM)"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i2.92-114",
                    "title": "Towards a Formal Treatment of Logic Locking",
                    "authors": "Peter A. Beerel, Marios Georgiou, Ben Hamlin, Alex J. Malozemoff, Pierluigi Nuzzo",
                    "abstract": "Logic locking aims to protect the intellectual property of a circuit from a fabricator by modifying the original logic of the circuit into a new “locked” circuit such that an entity without the key should not be able to learn anything about the original circuit. While logic locking provides a promising solution to outsourcing the fabrication of chips, unfortunately, several of the proposed logic locking systems have been broken. The lack of established secure techniques stems in part from the absence of a rigorous treatment toward a notion of security for logic locking, and the disconnection between practice and formalisms. We seek to address this gap by introducing formal definitions to capture the desired security of logic locking schemes. In doing so, we investigate prior definitional efforts in this space, and show that these notions either incorrectly model the desired security goals or fail to capture a natural “compositional” property that would be desirable in a logic locking system. Finally we move to constructions. First, we show that universal circuits satisfy our security notions. Second, we show that, in order to do better than universal circuits, cryptographic assumptions are necessary.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9482/9023"
                    },
                    "abstract_zh": "逻辑锁定的目的是通过将电路的原始逻辑修改成新的“锁定”电路来保护电路的知识产权不受制作者的侵犯，使得没有密钥的实体不能了解原始电路的任何信息。虽然逻辑锁定为外包芯片制造提供了一个有希望的解决方案，但不幸的是，几个提出的逻辑锁定系统已经被破坏。缺乏成熟的安全技术部分源于缺乏对逻辑锁定的安全概念的严格处理，以及实践和形式之间的脱节。我们试图通过引入正式定义来捕捉逻辑锁定方案的期望安全性，从而解决这个问题。在这样做的过程中，我们研究了这个领域中以前的定义工作，并表明这些概念要么不正确地模拟了所需的安全目标，要么未能捕获逻辑锁定系统中所需的自然“组合”属性。最后，我们转向建筑。首先，我们证明通用电路满足我们的安全概念。其次，我们表明，为了比通用电路做得更好，密码假设是必要的。",
                    "title_zh": "逻辑锁定的形式化处理"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i2.115-139",
                    "title": "Higher-Order Masked Ciphertext Comparison for Lattice-Based Cryptography",
                    "authors": "Jan-Pieter D'Anvers, Daniel Heinz, Peter Pessl, Michiel Van Beirendonck, Ingrid Verbauwhede",
                    "abstract": "Checking the equality of two arrays is a crucial building block of the Fujisaki-Okamoto transformation, and as such it is used in several post-quantum key encapsulation mechanisms including Kyber and Saber. While this comparison operation is easy to perform in a black box setting, it is hard to efficiently protect against side-channel attacks. For instance, the hash-based method by Oder et al. is limited to first-order masking, a higher-order method by Bache et al. was shown to be flawed, and a very recent higher-order technique by Bos et al. suffers in runtime. In this paper, we first demonstrate that the hash-based approach, and likely many similar first-order techniques, succumb to a relatively simple side-channel collision attack. We can successfully recover a Kyber512 key using just 6000 traces. While this does not break the security claims, it does show the need for efficient higher-order methods. We then present a new higher-order masked comparison algorithm based on the (insecure) higher-order method of Bache et al. Our new method is 4.2x, resp. 7.5x, faster than the method of Bos et al. for a 2nd, resp. 3rd, -order masking on the ARM Cortex-M4, and unlike the method of Bache et al., the new technique takes ciphertext compression into account. We prove correctness, security, and masking security in detail and provide performance numbers for 2nd and 3rd-order implementations. Finally, we verify our the side-channel security of our implementation using the test vector leakage assessment (TVLA) methodology.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9483/9024"
                    },
                    "abstract_zh": "检查两个数组的相等性是藤崎琴音-冈本变换的关键组成部分，因此它被用于几个后量子密钥封装机制，包括Kyber和Saber。虽然这种比较操作在黑盒设置中很容易执行，但是很难有效地防止旁道攻击。例如，Oder等人的基于散列的方法限于一阶掩蔽，Bache等人的高阶方法被证明是有缺陷的，Bos等人的最近的高阶技术在运行时受到影响。在本文中，我们首先证明了基于哈希的方法，以及许多类似的一阶技术，屈服于相对简单的旁路碰撞攻击。我们仅使用6000次跟踪就可以成功恢复Kyber512密钥。虽然这不会破坏安全性声明，但它确实表明了对高效高阶方法的需求。然后，我们基于Bache等人的(不安全的)高阶方法提出了一种新的高阶屏蔽比较算法。比Bos等人的方法快7.5倍。ARM皮层上的三阶掩蔽-M4，与Bache等人的方法不同，新技术考虑了密文压缩。我们详细证明了正确性、安全性和屏蔽安全性，并提供了二阶和三阶实现的性能数据。最后，我们使用测试向量泄漏评估(TVLA)方法验证了我们实现的边信道安全性。",
                    "title_zh": "格基密码的高阶掩码密文比较"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i2.140-165",
                    "title": "Bitslice Masking and Improved Shuffling: How and When to Mix Them in Software?",
                    "authors": "Melissa Azouaoui, Olivier Bronchain, Vincent Grosso, Kostas Papagiannopoulos, François-Xavier Standaert",
                    "abstract": "We revisit the popular adage that side-channel countermeasures must be combined to be efficient, and study its application to bitslice masking and shuffling. Our main contributions are twofold. First, we improve this combination: by shuffling the shares of a masked implementation rather than its tuples, we can amplify the impact of the shuffling exponentially in the number of shares, while this impact was independent of the masking security order in previous works. Second, we evaluate the masking and shuffling combination’s performance vs. security tradeoff under sufficient noise conditions: we show that the best approach is to mask first (i.e., fill the registers with as many shares as possible) and shuffle the independent operations that remain. We conclude that with moderate but sufficient noise, the “bitslice masking + shuffling” combination of countermeasures is practically relevant, and its interest increases when randomness is expensive and many independent operations are available for shuffling. When these conditions are not met, masking only is the best option. As additional side results, we improve the best known attack against the shuffling countermeasure from ASIACRYPT 2012. We also recall that algorithmic countermeasures like masking and shuffling, and therefore their combination, cannot be implemented securely without a minimum level of physical noise.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9484/9025"
                    },
                    "abstract_zh": "我们重温一句流行的格言，即侧信道对策必须结合起来才能有效，并研究其到位片屏蔽和洗牌的应用。我们的主要贡献是双重的。首先，我们改进这种组合:通过对屏蔽实现的份额而不是其元组进行洗牌，我们可以在份额数量上指数地放大洗牌的影响，而这种影响与先前工作中的屏蔽安全顺序无关。其次，我们评估了屏蔽和混洗组合在足够噪声条件下的性能与安全性权衡:我们表明，最佳方法是首先屏蔽(即，用尽可能多的份额填充寄存器)并混洗剩余的独立操作。我们的结论是，在适度但足够的噪声下，对策的“位片屏蔽+洗牌”组合实际上是相关的，并且当随机性代价高并且许多独立操作可用于洗牌时，其兴趣增加。当不满足这些条件时，仅屏蔽是最佳选择。作为额外的附带结果，我们改进了ASIACRYPT 2012中最著名的针对洗牌对策的攻击。我们还记得，如果没有最低水平的物理噪声，屏蔽和洗牌等算法对策以及它们的组合就无法安全实施。",
                    "title_zh": "位片屏蔽和改进的混排:如何以及何时在软件中混合它们？"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i2.166-191",
                    "title": "Side Channel Attack On Stream Ciphers: A Three-Step Approach To State/Key Recovery",
                    "authors": "Satyam Kumar, Vishnu Asutosh Dasu, Anubhab Baksi, Santanu Sarkar, Dirmanto Jap, Jakub Breier, Shivam Bhasin",
                    "abstract": "Side Channel Attack (SCA) exploits the physical information leakage (such as electromagnetic emanation) from a device that performs some cryptographic operation and poses a serious threat in the present IoT era. In the last couple of decades, there have been a large body of research works dedicated to streamlining/improving the attacks or suggesting novel countermeasures to thwart those attacks. However, a closer inspection reveals that a vast majority of published works in the context of symmetric key cryptography is dedicated to block ciphers (or similar designs). This leaves the problem for the stream ciphers wide open. There are few works here and there, but a generic and systematic framework appears to be missing from the literature. Motivating by this observation, we explore the problem of SCA on stream ciphers with extensive details. Loosely speaking, our work picks up from the recent TCHES’21 paper by Sim, Bhasin and Jap. We present a framework by extending the efficiency of their analysis, bringing it into more practical terms.In a nutshell, we develop an automated framework that works as a generic tool to perform SCA on any stream cipher or a similar structure. It combines multiple automated tools (such as, machine learning, mixed integer linear programming, satisfiability modulo theory) under one umbrella, and acts as an end-to-end solution (taking side channel traces and returning the secret key). Our framework efficiently handles noisy data and works even after the cipher reaches its pseudo-random state. We demonstrate its efficacy by taking electromagnetic traces from a 32-bit software platform and performing SCA on a high-profile stream cipher, TRIVIUM, which is also an ISO standard. We show pragmatic key recovery on TRIVIUM during its initialization and also after the cipher reaches its pseudo-random state (i.e., producing key-stream).",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9485/9029"
                    },
                    "abstract_zh": "侧信道攻击(SCA)利用执行一些加密操作的设备的物理信息泄漏(如电磁辐射),在当前的物联网时代构成严重威胁。在过去的几十年中，有大量的研究工作致力于简化/改进攻击或提出新的对策来挫败这些攻击。然而，仔细研究发现，在对称密钥密码术的背景下，绝大多数出版的作品都致力于分组密码(或类似的设计)。这给流密码留下了很大的问题。这里或那里的作品很少，但文献中似乎缺少一个通用的系统框架。受此启发，我们深入细致地研究了流密码的SCA问题。不严格地说，我们的工作是从Sim，Bhasin和Jap最近的TCHES 21论文中选取的。我们提出了一个框架，通过扩展他们的分析效率，使其更实用。简而言之，我们开发了一个自动化框架，作为通用工具在任何流密码或类似结构上执行SCA。它将多个自动化工具(例如，机器学习、混合整数线性规划、可满足性模理论)组合在一个保护伞下，并充当端到端解决方案(获取侧信道跟踪并返回密钥)。我们的框架有效地处理噪声数据，即使在密码达到伪随机状态后也能工作。我们通过从32位软件平台获取电磁轨迹并在高规格的流密码TRIVIUM(也是ISO标准)上执行SCA来展示其有效性。我们在TRIVIUM上展示了在初始化期间以及在密码达到其伪随机状态(即产生密钥流)之后的实用密钥恢复。",
                    "title_zh": "流密码的旁路攻击:状态/密钥恢复的三步方法"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i2.192-239",
                    "title": "ABE Squared: Accurately Benchmarking Efficiency of Attribute-Based Encryption",
                    "authors": "Antonio de la Piedra, Marloes Venema, Greg Alpár",
                    "abstract": "Measuring efficiency is difficult. In the last decades, several works have contributed in the quest to successfully determine and compare the efficiency of pairing-based attribute-based encryption (ABE) schemes. However, many of these works are limited: they use little to no optimizations, or use underlying pairingfriendly elliptic curves that do not provide sufficient security anymore. Hence, using these works to benchmark ABE schemes does not yield accurate results. Furthermore, most ABE design papers focus on the efficiency of one important aspect. For instance, a new scheme may aim to have a fast decryption algorithm. Upon realizing this goal, the designer compares the new scheme with existing ones, demonstrating its dominance in this particular aspect. Although this approach is intuitive and might seem fair, the way in which this comparison is done might be biased. For instance, the schemes that are compared with the new scheme may be optimized with respect to another aspect, and appear in the comparison consequently inferior.In this work, we present a framework for accurately benchmarking efficiency of ABE: ABE Squared. In particular, we focus on uncovering the multiple layers of optimization that are relevant to the implementation of ABE schemes. Moreover, we focus on making any comparison fairer by considering the influence of the potential design goals on any optimizations. On the lowest layer, we consider the available optimized arithmetic provided by state-of-the-art cryptographic libraries. On the higher layers, we consider the choice of elliptic curve, the order of the computations, and importantly, the instantiation of the scheme on the chosen curves. Additionally, we show that especially the higher-level optimizations are dependent on the goal of the designer, e.g. optimization of the decryption algorithm. To compare schemes more transparently, we develop this framework, in which ABE schemes can be justifiably optimized and compared by taking into account the possible goals of a designer. To meet these goals, we also introduce manual, heuristic type-conversion techniques where existing techniques fall short. Finally, to illustrate the effectiveness of ABE Squared, we implement several schemes and provide all relevant benchmarks. These show that the design goal influences the optimization approaches, which in turn influence the overall efficiency of the implementations. Importantly, these demonstrate that the schemes also compare differently than existing works previously suggested.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9486/9032"
                    },
                    "abstract_zh": "衡量效率是困难的。在过去的几十年里，一些工作致力于成功地确定和比较基于配对的基于属性的加密(ABE)方案的效率。然而，这些工作中有许多是有限的:它们很少甚至没有使用优化，或者使用不再提供足够安全性的基础配对友好椭圆曲线。因此，使用这些工作来测试ABE方案不会产生准确的结果。此外，大多数ABE设计论文关注一个重要方面的效率。例如，一个新的方案可能旨在拥有一个快速解密算法。实现这一目标后，设计师将新方案与现有方案进行比较，展示其在这一特定方面的优势。尽管这种方法很直观，看起来也很公平，但是这种比较的方式可能会有偏差。例如，与新方案相比较的方案可能在另一方面被优化，因此在比较中显得较差。在这项工作中，我们提出了一个框架，以准确基准效率的安倍:安倍平方。特别地，我们关注于揭示与ABE方案的实现相关的多层优化。此外，我们通过考虑潜在设计目标对任何优化的影响，致力于使任何比较更加公平。在最低层，我们考虑由最先进的密码库提供的可用优化算法。在较高层，我们考虑椭圆曲线的选择、计算的顺序，以及重要的是，在所选曲线上方案的实例化。此外，我们表明，尤其是更高级别的优化取决于设计者的目标，例如解密算法的优化。为了更透明地比较方案，我们开发了这个框架，在这个框架中，通过考虑设计者的可能目标，可以合理地优化和比较ABE方案。为了达到这些目标，我们还在现有技术不足的地方引入了手动的、启发式的类型转换技术。最后，为了说明ABE Squared的有效性，我们实现了几个方案并提供了所有相关的基准。这表明设计目标会影响优化方法，而优化方法又会影响实现的整体效率。重要的是，这些表明，这些方案也不同于现有的工作之前提出的比较。",
                    "title_zh": "ABE Squared:精确基准测试基于属性的加密的效率"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i2.240-265",
                    "title": "BAT: Small and Fast KEM over NTRU Lattices",
                    "authors": "Pierre-Alain Fouque, Paul Kirchner, Thomas Pornin, Yang Yu",
                    "abstract": "We present BAT – an IND-CCA secure key encapsulation mechanism (KEM) that is based on NTRU but follows an encryption/decryption paradigm distinct from classical NTRU KEMs. It demonstrates a new approach of decrypting NTRU ciphertext since its introduction 25 years ago. Instead of introducing an artificial masking parameter p to decrypt the ciphertext, we use 2 linear equations in 2 unknowns to recover the message and the error. The encryption process is therefore close to the GGH scheme. However, since the secret key is now a short basis (not a vector), we need to modify the decryption algorithm and we present a new NTRU decoder. Thanks to the improved decoder, our scheme works with a smaller modulus and yields shorter ciphertexts, smaller than RSA-4096 for 128-bit classical security with comparable public-key size and much faster than RSA or even ECC. Meanwhile, the encryption and decryption are still simple and fast in spite of the complicated key generation. Overall, our KEM has more compact parameters than all current lattice-based schemes and a practical efficiency. Moreover, due to the similar key pair structure, BAT can be of special interest in some applications using Falcon signature that is also the most compact signature in the round 3 of the NIST post-quantum cryptography standardization. However, different from Falcon, our KEM does not rely on floating-point arithmetic and can be fully implemented over the integers.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "我们提出了BAT——一种IND-CCA安全密钥封装机制(KEM ),它基于NTRU，但遵循不同于经典NTRU KEMs的加密/解密范式。它展示了一种新的方法来解密NTRU密文，因为它在25年前推出。代替引入人工屏蔽参数p来解密密文，我们使用2个未知数中的2个线性方程来恢复消息和错误。因此，加密过程接近于GGH方案。然而，由于密钥现在是短基(不是向量)，我们需要修改解密算法，我们提出了一个新的NTRU解码器。由于改进的解码器，我们的方案以更小的模数工作，并产生更短的密文，比RSA-4096更小，用于128位经典安全，具有可比的公钥大小，并且比RSA甚至ECC快得多。同时，尽管密钥生成复杂，加密和解密仍然简单快速。总的来说，我们的KEM比目前所有基于格的方案具有更紧凑的参数和实际的效率。此外，由于相似的密钥对结构，BAT在一些使用Falcon签名的应用中可能具有特殊的意义，Falcon签名也是NIST后量子密码标准化第三轮中最紧凑的签名。然而，与Falcon不同，我们的KEM不依赖浮点运算，可以完全在整数上实现。",
                    "title_zh": "蝙蝠:NTRU格上的小而快的KEM"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i2.266-288",
                    "title": "Transitional Leakage in Theory and Practice Unveiling Security Flaws in Masked Circuits",
                    "authors": "Nicolai Müller, David Knichel, Pascal Sasdrich, Amir Moradi",
                    "abstract": "Accelerated by the increased interconnection of highly accessible devices, the demand for effective and efficient protection of hardware designs against Side-Channel Analysis (SCA) is ever rising, causing its topical relevance to remain immense in both, academia and industry. Among a wide range of proposed countermeasures against SCA, masking is a highly promising candidate due to its sound foundations and well-understood security requirements. In addition, formal adversary models have been introduced, aiming to accurately capture real-world attack scenarios while remaining sufficiently simple to efficiently reason about the SCA resilience of designs. Here, the d-probing model is the most prominent and well-studied adversary model. Its extension, introduced as the robust d-probing model, covers physical defaults occurring in hardware implementations, particularly focusing on combinational recombinations (glitches), memory recombinations (transitions), and routing recombinations (coupling).With increasing complexity of modern cryptographic designs and logic circuits, formal security verification becomes ever more cumbersome. This started to spark innovative research on automated verification frameworks. Unfortunately, these verification frameworks mostly focus on security verification of hardware circuits in the presence of glitches, but remain limited in identification and verification of transitional leakage. To this end, we extend SILVER, a recently proposed tool for formal security verification of masked logic circuits, to also detect and verify information leakage resulting from combinations of glitches and transitions. Based on extensive case studies, we further confirm the accuracy and practical relevance of our methodology when assessing and verifying information leakage in hardware implementations.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9488/9036"
                    },
                    "abstract_zh": "随着高度可访问设备互连的增加，针对侧信道分析(SCA)对硬件设计进行有效保护的需求不断增加，这使得其在学术界和工业界都具有巨大的现实意义。在针对SCA提出的各种对策中，屏蔽是一个非常有前途的候选方案，因为它具有良好的基础和充分理解的安全需求。此外，还引入了正式的对手模型，旨在准确捕捉真实世界的攻击场景，同时保持足够简单，以有效地推理设计的SCA弹性。在这里，d-probing模型是最突出和研究最充分的对手模型。它的扩展是作为健壮的d-探测模型引入的，涵盖了硬件实现中出现的物理缺省，特别关注组合重组(故障)、存储器重组(转换)和路由重组(耦合)。随着现代密码设计和逻辑电路越来越复杂，形式安全验证变得越来越麻烦。这开始激发对自动化验证框架的创新研究。不幸的是，这些验证框架主要集中在存在毛刺的硬件电路的安全性验证上，但是在过渡泄漏的识别和验证上仍然是有限的。为此，我们扩展了最近提出的用于屏蔽逻辑电路的正式安全验证的工具SILVER，以检测和验证由毛刺和转换的组合导致的信息泄漏。基于广泛的案例研究，我们进一步证实了我们的方法在评估和验证硬件实施中的信息泄漏时的准确性和实际相关性。",
                    "title_zh": "理论和实践中的过渡泄漏揭示了屏蔽电路中的安全缺陷"
                },
                {
                    "url": "https://tches.iacr.org/index.php/TCHES/article/view/9489",
                    "title": "Free Fault Leakages for Deep Exploitation: Algebraic Persistent Fault Analysis on Lightweight Block Ciphers",
                    "authors": "Fan Zhang, Tianxiang Feng, Zhiqi Li, Kui Ren, Xinjie Zhao",
                    "abstract": ". Persistent Fault Analysis (PFA) is a new fault analysis method for block ciphers proposed in CHES 2018, which utilizes those faults that persist in encryptions. However, one fact that has not been raised enough attention is that: while the fault itself does persist in the entire encryption, the corresponding statistical analysis merely leverages fault leakages in the last one or two rounds, which ignores the valuable leakages in deeper rounds. In this paper, we propose Algebraic Persistent Fault Analysis (APFA), which introduces algebraic analysis to facilitate PFA. APFA tries to make full usage of the free fault leakages in the deeper rounds without incurring additional fault injections. The core idea of APFA is to build similar algebraic constraints for the output of substitution layers and apply the constraints to as many rounds as possible. APFA has many advantages compared to PFA. First, APFA can bypass the manual deductions of round key dependencies along the fault propagation path and transfer the burdens to the computing power of machine solvers such as Crypto-MiniSAT. Second, thanks to the free leakages in the deeper round, APFA requires a much less number of ciphertexts than previous PFA methods, especially for those lightweight block ciphers such as PRESENT, LED, SKINNY, etc. Only 10 faulty ciphertexts are required to recover the master key of SKINNY-64-64, which is about 155 times of reduction as compared to the state-of-the-art result. Third, APFA can be applied to the block ciphers that cannot be analyzed by PFA due to the key size, such as PRESENT-128. Most importantly, APFA replaces statistical analysis with algebraic analysis, which opens a new direction for persistent-fault related researches.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "。持续故障分析(PFA)是CHES 2018中提出的一种新的分组密码故障分析方法，它利用了那些在加密中持续存在的故障。然而，一个尚未引起足够重视的事实是:虽然错误本身确实在整个加密过程中持续存在，但相应的统计分析仅利用了最近一两轮中的错误泄漏，这忽略了更深轮中有价值的泄漏。在本文中，我们提出了代数持久故障分析(APFA ),它引入了代数分析来促进PFA。APFA试图在更深的回合中充分利用自由故障泄漏，而不招致额外的故障注入。APFA的核心思想是为替代层的输出建立相似的代数约束，并将约束应用于尽可能多的回合。与PFA相比，APFA有很多优势。首先，APFA可以绕过沿故障传播路径的轮密钥依赖性的手动推断，并将负担转移到机器解算器(如Crypto-MiniSAT)的计算能力。第二，由于更深一轮的免费泄漏，APFA需要的密文数量比以前的PFA方法少得多，特别是对于那些轻量级分组密码，如PRESENT、LED、SKINNY等。仅需要10个错误的密文来恢复SKINNY-64-64的主密钥，这与现有技术的结果相比减少了大约155倍。第三，APFA可以应用于由于密钥大小而不能被PFA分析的分组密码，例如PRESENT-128。最重要的是，APFA用代数分析代替了统计分析，为持续故障相关的研究开辟了新的方向。",
                    "title_zh": "深度开发的自由故障泄漏:轻量级分组密码的代数持久故障分析"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i3.1-25",
                    "title": "A Security Model for Randomization-based Protected Caches",
                    "authors": "Jordi Ribes-González, Oriol Farràs, Carles Hernández, Vatistas Kostalabros, Miquel Moretó",
                    "abstract": ". Cache side-channel attacks allow adversaries to learn sensitive information about co-running processes by using only access latency measures and cache contention. This vulnerability has been shown to lead to several microarchitectural attacks. As a promising solution, recent work proposes Randomization-based Protected Caches (RPCs). RPCs randomize cache addresses, changing keys periodically so as to avoid long-term leakage. Unfortunately, recent attacks have called the security of state-of-the-art RPCs into question. In this work, we tackle the problem of formally deﬁning and analyzing the security properties of RPCs. We ﬁrst give security deﬁnitions against access-based cache side-channel attacks that capture security against known attacks such as Prime+Probe and Evict+Probe. Then, using these deﬁnitions, we obtain results that allow to guarantee security by adequately choosing the rekeying period, the key generation algorithm and the cache randomizer, thus providing security proofs for RPCs under certain assumptions.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9693/9224"
                    },
                    "abstract_zh": "。缓存侧通道攻击允许对手通过仅使用访问延迟测量和缓存争用来了解关于共同运行的进程的敏感信息。该漏洞已被证明会导致多种微体系结构攻击。作为一个有前途的解决方案，最近的工作提出了基于随机化的保护缓存(RPC)。RPC随机化缓存地址，定期更改密钥以避免长期泄漏。不幸的是，最近的攻击使最先进的RPC的安全性受到质疑。在这项工作中，我们解决了形式化定义和分析RPC安全属性的问题。我们首先给出了针对基于访问的缓存旁路攻击的安全定义，这种攻击可以捕获针对Prime+Probe和Evict+Probe等已知攻击的安全性。然后，使用这些定义，我们获得了允许通过充分选择密钥更新周期、密钥生成算法和缓存随机发生器来保证安全性的结果，从而在某些假设下为RPC提供安全性证明。",
                    "title_zh": "基于随机化的受保护缓存的安全模型"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i3.26-70",
                    "title": "When the Decoder Has to Look Twice: Glitching a PUF Error Correction",
                    "authors": "Jonas Ruchti, Michael Gruber, Michael Pehl",
                    "abstract": ". Physical Unclonable Functions (PUFs) have been increasingly used as an alternative to non-volatile memory for the storage of cryptographic secrets. Research on side channel and fault attacks with the goal of extracting these secrets has begun to gain interest but no fault injection attack targeting the necessary error correction within a PUF device has been shown so far. This work demonstrates one such attack on a hardware fuzzy commitment scheme implementation and thus shows a new potential attack threat existing in current PUF key storage systems. After presenting evidence for the overall viability of the proﬁled attack by performing it on an FPGA implementation, countermeasures are analysed: we discuss the eﬃcacy of hashing helper data with the PUF-derived key to prevent the attack as well as codeword masking, a countermeasure eﬀective against a side channel attack. The analysis shows the limits of these approaches. First, we demonstrate the criticality of timing in codeword masking by conﬁrming the attack’s eﬀectiveness on ostensibly protected hardware. Second, our work shows a successful attack without helper data manipulation and thus the potential for sidestepping helper data hashing countermeasures. in the context of PUF key systems, this some onto the power of FIA in this In contrast previous attacks targeting PUF primitives, it focused on the vulnerability of the error correction code required by such schemes to reliably reconstruct a secret key. Theoretical showed a possible attack threat, which was then validated with practical experiments on several FPGAs. Two countermeasures were also investigated with practical experiments: (i) masking, which might be present as an SCA countermeasure, can in principle render the attack infeasible. Yet, experiments show that the timing of the mask can be too critical for this countermeasure be viable in practice. (ii) Hashing the helper data with the corrected PUF secret prevents the attack only if this is the only means to bring the error correcting code to its correction limit: our experiments show that an attack without helper data manipulation can be feasible for certain ECC implementations if the PUF noise level can be increased by the attacker. While we can mention a highly bit-parallel decoder as well as non-volatile storage of the number of faulty derived bits as potential options to circumvent the attack, these are unsatisfying solutions due to their drawbacks. Thus, further research is needed to develop more eﬀective countermeasures.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9694/9225"
                    },
                    "abstract_zh": "。物理不可克隆函数(puf)已经越来越多地被用作存储密码秘密的非易失性存储器的替代物。以提取这些秘密为目标的关于旁道和故障攻击的研究已经开始引起人们的兴趣，但是到目前为止还没有出现以PUF设备内必要的纠错为目标的故障注入攻击。该工作展示了对硬件模糊承诺方案实现的一个这样的攻击，并因此展示了当前PUF密钥存储系统中存在的新的潜在攻击威胁。通过在FPGA实施上执行攻击，展示了专业攻击的整体可行性证据后，分析了对策:我们讨论了使用PUF派生密钥散列辅助数据的eﬃcacy，以防止攻击以及码字屏蔽，这是一种针对侧信道攻击的对策eﬀective。分析显示了这些方法的局限性。首先，我们通过在表面上受保护的硬件上确定攻击的eﬀectiveness来证明代码字屏蔽中时间的重要性。第二，我们的工作显示了在没有辅助数据操作的情况下的成功攻击，因此有可能绕过辅助数据散列对策。在PUF密钥系统的背景下，与以前针对PUF原语的攻击相比，这部分依靠了FIA的力量，它集中于这种方案可靠地重建密钥所需的纠错码的脆弱性。理论上显示了可能的攻击威胁，然后通过在几个FPGAs上的实际实验验证了这一点。还通过实际实验研究了两种对策:(I)可能作为SCA对策出现的屏蔽原则上可以使攻击不可行。然而，实验表明，对于这种对策在实践中的可行性来说，掩模的时机可能太关键了。(ii)只有当这是使纠错码达到其纠正极限的唯一手段时，用纠正的PUF秘密散列辅助数据才能防止攻击:我们的实验表明，如果攻击者可以增加PUF噪声水平，则没有辅助数据操作的攻击对于某些ECC实现是可行的。虽然我们可以提到高度位并行的解码器以及错误导出位的数量的非易失性存储作为规避攻击的潜在选项，但是由于它们的缺点，这些都不是令人满意的解决方案。因此，需要进一步的研究来开发更多的eﬀective对策。",
                    "title_zh": "当解码器不得不看两次:假信号PUF纠错"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i3.71-113",
                    "title": "Complete and Improved FPGA Implementation of Classic McEliece",
                    "authors": "Po-Jen Chen, Tung Chou, Sanjay Deshpande, Norman Lahr, Ruben Niederhagen, Jakub Szefer, Wen Wang",
                    "abstract": ". We present the first specification-compliant constant-time FPGA implementation of the Classic McEliece cryptosystem from the third-round of NIST’s Post-Quantum Cryptography standardization process. In particular, we present the first complete implementation including encapsulation and decapsulation modules as well as key generation with seed expansion. All the hardware modules are parametriz-able, at compile time, with security level and performance parameters. We show that our complete Classic McEliece design for example can perform key generation in 5 . 2 ms to 20 ms, encapsulation in 0 . 1 ms to 0 . 5 ms, and decapsulation in 0 . 7 ms to 1 . 5 ms for all security levels on an Xlilinx Artix 7 FPGA. The performance can be increased even further at the cost of resources by increasing the level of parallelization using the performance parameters of our design.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9695/9226"
                    },
                    "abstract_zh": "。我们展示了第三轮NIST后量子密码标准化进程中第一个符合规范的经典McEliece密码系统的常数时间FPGA实现。特别是，我们提出了第一个完整的实现，包括封装和解封装模块，以及种子扩展的密钥生成。所有的硬件模块在编译时都是可参数化的，具有安全级别和性能参数。举例来说，我们展示了我们的完整的经典McEliece设计可以在5秒内执行密钥生成。2 ms到20 ms，封装在0。1毫秒至0。5毫秒，解封时间为0。7毫秒对1。Xlilinx Artix 7 FPGA上的所有安全级别均为5 ms。通过使用我们设计的性能参数提高并行化水平，可以以资源为代价进一步提高性能。",
                    "title_zh": "经典McEliece的完整和改进的FPGA实现"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i3.114-140",
                    "title": "Composable Gadgets with Reused Fresh Masks First-Order Probing-Secure Hardware Circuits with only 6 Fresh Masks",
                    "authors": "David Knichel, Amir Moradi",
                    "abstract": ". Albeit its many beneﬁts, masking cryptographic hardware designs has proven to be a non-trivial and error-prone task, even for experienced engineers. Masked variants of atomic logic gates, like AND or XOR – commonly referred to as gadgets – aim to facilitate the process of masking large circuits by oﬀering free composition while sustaining the overall design’s security in the d -probing adversary model. A wide variety of research has already been conducted to (i) ﬁnd formal properties a gadget must fulﬁll to guarantee composability and (ii) construct gadgets that fulﬁll these properties, while minimizing overhead requirements. In all existing composition frameworks like NI/SNI/PINI and all corresponding gadget realizations, the security argument relies on the fact that each gadget requires individual fresh randomness. Naturally, this approach leads to very high randomness requirements of the resulting composed circuit. In this work, we present composable gadgets with reused fresh masks ( COMAR ), allowing the composition of any ﬁrst-order secure hardware circuit utilizing only 6 fresh masks in total. By construction, our newly presented gadgets render individual fresh randomness unnecessary, while retaining free composition and ﬁrst-order security in the robust probing model. More precisely, we give an instantiation of gadgets realizing arbitrary XOR and AND gates with an arbitrary number of inputs which can be trivially extended to all basic logic gates. With these, we break the linear dependency between the number of (non-linear) gates in a circuit and the randomness requirements, hence oﬀering the designers the possibility to highly optimize a masked circuit’s randomness requirements while keeping error susceptibility to a minimum.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9696/9227"
                    },
                    "abstract_zh": "。尽管好处多多，但屏蔽加密硬件设计已被证明是一项重要且容易出错的任务，即使对于经验丰富的工程师来说也是如此。原子逻辑门的屏蔽变体，如AND或XOR(通常称为小工具),旨在通过oﬀering自由组合简化屏蔽大型电路的过程，同时在d-探测对手模型中保持整体设计的安全性。已经进行了各种各样的研究，以(I)发现小工具必须满足的形式属性，以保证可组合性，以及(ii)构造满足这些属性的小工具，同时最小化开销需求。在所有现有的组合框架中，如NI/SNI/PINI和所有相应的小工具实现，安全性的争论依赖于这样一个事实，即每个小工具都需要单独的新的随机性。自然地，这种方法导致对合成电路的非常高的随机性要求。在这项工作中，我们展示了具有重复使用的新鲜掩模(COMAR)的可组合小工具，允许仅使用总共6个新鲜掩模组成任何一阶安全硬件电路。通过构建，我们新推出的小工具使个人新鲜的随机性变得不必要，同时在稳健的探测模型中保留自由组合和一阶安全性。更准确地说，我们给出了实现任意XOR和and门的小工具的实例，这些小工具具有任意数量的输入，可以平凡地扩展到所有基本逻辑门。有了这些，我们打破了电路中(非线性)门的数量和随机性要求之间的线性依赖关系，因此oﬀering设计者可以高度优化屏蔽电路的随机性要求，同时将误差敏感度保持在最低水平。",
                    "title_zh": "具有重复使用的新鲜掩模的可组合小工具一阶探测-仅用6个新鲜掩模保护硬件电路"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i3.141-164",
                    "title": "The Hidden Parallelepiped Is Back Again: Power Analysis Attacks on Falcon",
                    "authors": "Morgane Guerreau, Ange Martinelli, Thomas Ricosset, Mélissa Rossi",
                    "abstract": ". Falcon is a very eﬃcient and compact lattice-based signature ﬁnalist of the NIST’s Post-Quantum standardization campaign. This work assesses Falcon’s side-channel resistance by analyzing two vulnerabilities, namely the pre-image computation and the trapdoor sampling. The ﬁrst attack is an improvement of Karabulut and Aysu (DAC 2021). It overcomes several diﬃculties inherent to the structure of the stored key like the Fourier representation and directly recovers the key with a limited number of traces and a reduced complexity. The main part of this paper is dedicated to our second attack: we show that a simple power analysis during the signature execution could provide the exact value of the output of a subroutine called the base sampler. This intermediate value does not directly lead to the secret and we had to adapt the so-called hidden parallelepiped attack initially introduced by Nguyen and Regev in Eurocrypt 2006 and reused by Ducas and Nguyen in Asiacrypt 2012. We extensively quantify the resources for our attacks and experimentally demonstrate them with Falcon ’s reference implementation on the ELMO simulator (McCann, Oswald and Whitnall USENIX 2017) and on a ChipWhisperer Lite with STM32F3 target (ARM Cortex M4). These new attacks highlight the need for side-channel protection for one of the three ﬁnalists of NIST’s standardization campaign by pointing out the vulnerable parts and quantifying the resources of the attacks.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9697/9228"
                    },
                    "abstract_zh": "。Falcon是NIST后量子标准化活动的一个非常eﬃcient和紧凑的基于晶格的签名最终完成者。这项工作通过分析两个漏洞，即前图像计算和陷门采样来评估Falcon的侧信道阻力。第一次攻击是Karabulut和Aysu (DAC 2021)的改进。它克服了像傅立叶表示那样的存储密钥的结构所固有的几个diﬃculties，并且以有限数量的轨迹和降低的复杂度直接恢复密钥。本文的主要部分致力于我们的第二个攻击:我们展示了签名执行期间的简单功耗分析可以提供名为base sampler的子例程的输出的精确值。这个中间值不会直接导致秘密，我们不得不采用所谓的隐藏平行六面体攻击，该攻击最初由Nguyen和Regev在Eurocrypt 2006中引入，并由Ducas和Nguyen在Asiacrypt 2012中重用。我们广泛量化了我们攻击的资源，并在ELMO模拟器(麦肯、奥斯瓦尔德和惠特纳尔·USENIX 2017)和带有STM32F3目标的chip whisper Lite(ARM Cortex M4)上用Falcon的参考实现进行了实验演示。这些新的攻击通过指出易受攻击的部分和量化攻击的资源，强调了NIST标准化运动的三个最终参与者之一对旁道保护的需求。",
                    "title_zh": "隐藏的平行六面体又回来了:电源分析攻击猎鹰"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i3.165-191",
                    "title": "The Wiretap Channel for Capacitive PUF-Based Security Enclosures",
                    "authors": "Kathrin Garb, Marvin Xhemrishi, Ludwig Kürzinger, Christoph Frisch",
                    "abstract": ". In order to protect devices from physical manipulations, protective security enclosures were developed. However, these battery-backed solutions come with a reduced lifetime, and have to be actively and continuously monitored. In order to overcome these drawbacks, batteryless capacitive enclosures based on Physical Unclonable Functions (PUFs) have been developed that generate a key-encryption-key (KEK) for decryption of the key chain. In order to reproduce the PUF-key reliably and to compensate the eﬀect of noise and environmental inﬂuences, the key generation includes error correction codes. However, drilling attacks that aim at partially destroying the enclosure also alter the PUF-response and are subjected to the same error correction procedures. Correcting attack eﬀects, however, is highly undesirable as it would destroy the security concept of the enclosure. In general, designing error correction codes such that they provide tamper-sensitivity to attacks, while still correcting noise and environmental eﬀects is a challenging task. We tackle this problem by ﬁrst analyzing the behavior of the PUF-response under external inﬂuences and diﬀerent post-processing parameters. From this, we derive a system model of the PUF-based enclosure, and construct a wiretap channel implementation from q -ary polar codes. We verify the obtained error correction scheme in a Monte Carlo simulation and demonstrate that our wiretap channel implementation achieves a physical layer security of 100 bits for 306 bits of entropy for the PUF-secret. Through this, we further develop capacitive PUF-based security enclosures and bring them one step closer to their commercial deployment.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9698/9229"
                    },
                    "abstract_zh": "。为了保护设备免受物理操作，开发了保护性安全外壳。然而，这些电池供电的解决方案寿命较短，必须进行主动和持续的监控。为了克服这些缺点，已经开发了基于物理不可克隆功能(puf)的无电池电容性外壳，其产生用于密钥链解密的密钥加密密钥(KEK)。为了可靠地再现PUF密钥并补偿噪声和环境影响的eﬀect，密钥生成包括纠错码。然而，旨在部分破坏外壳的钻孔攻击也改变了PUF响应，并且经受相同的纠错过程。然而，纠正攻击eﬀects是非常不可取的，因为它会破坏外壳的安全概念。一般来说，设计纠错码使得它们对攻击提供篡改敏感性，同时仍然纠正噪声和环境eﬀects是一项具有挑战性的任务。我们通过首先分析外部影响和diﬀerent后处理参数下的PUF响应行为来解决这个问题。由此，我们导出了基于PUF的外壳的系统模型，并从q元极坐标码构造了窃听信道实现。我们在蒙特卡罗模拟中验证了所获得的纠错方案，并且证明了我们的窃听信道实现对于PUF秘密的306比特熵实现了100比特的物理层安全性。通过这一举措，我们进一步开发了基于PUF的电容式安全外壳，并使其更接近商业部署。",
                    "title_zh": "电容式PUF安全外壳的窃听通道"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i3.192-222",
                    "title": "On Efficient and Secure Code-based Masking: A Pragmatic Evaluation",
                    "authors": "Qianmei Wu, Wei Cheng, Sylvain Guilley, Fan Zhang, Wei Fu",
                    "abstract": "Code-based masking is a highly generalized type of masking schemes, which can be instantiated into specific cases by assigning different encoders. It captivates by its side-channel resistance against higher-order attacks and the potential to withstand fault injection attacks. However, similar to other algebraically-involved masking schemes, code-based masking is also burdened with expensive computational overhead. To mitigate such cost and make it efficient, we contribute to several improvements to the original scheme proposed by Wang et al. in TCHES 2020. Specifically, we devise a computationally friendly encoder and accordingly accelerate masked gadgets to leverage efficient implementations. In addition, we highlight that the amortization technique introduced by Wang et al. does not always lead to efficient implementations as expected, but actually decreases the efficiency in some cases.From the perspective of practical security, we carry out an extensive evaluation of the concrete security of code-based masking in the real world. On one hand, we select three representative variations of code-based masking as targets for an extensive evaluation. On the other hand, we aim at security assessment of both encoding and computations to investigate whether the state-of-the-art computational framework for code-based masking reaches the security of the corresponding encoding. By leveraging both leakage assessment tool and side-channel attacks, we verify the existence of “security order amplification” in practice and validate the reliability of the leakage quantification method proposed by Cheng et al. in TCHES 2021. In addition, we also study the security decrease caused by the “cost amortization” technique and redundancy of code-based masking. We identify a security bottleneck in the gadgets computations which limits the whole masked implementation. To the best of our knowledge, this is the first time that allows us to narrow down the gap between the theoretical security order under the probing model (sometimes with simulation experiments) and the concrete side-channel security level of protected implementations by code-based masking in practice.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "基于代码的屏蔽是一种高度一般化的屏蔽方案，可以通过分配不同的编码器来实例化为特定的情况。它被其抗高阶攻击的侧信道能力和抵御故障注入攻击的潜力所吸引。然而，类似于其他涉及代数的屏蔽方案，基于代码的屏蔽也负担着昂贵的计算开销。为了降低这样的成本并使其有效，我们对王等人在TCHES 2020中提出的原始方案进行了一些改进。具体来说，我们设计了一个计算友好的编码器，并相应地加速屏蔽小工具，以利用高效的实现。此外，我们强调指出，王等人介绍的摊销技术并不总是如预期的那样导致有效的实现，但在某些情况下实际上降低了效率。从实际安全性的角度出发，我们对基于代码的掩蔽在现实世界中的具体安全性进行了广泛的评估。一方面，我们选择了三种有代表性的基于代码的掩蔽作为广泛评估的目标。另一方面，我们旨在对编码和计算进行安全性评估，以研究基于代码的掩蔽的最新计算框架是否达到相应编码的安全性。通过利用泄漏评估工具和旁道攻击，我们在实践中验证了“安全顺序放大”的存在，并验证了Cheng等人在TCHES 2021中提出的泄漏量化方法的可靠性。此外，我们还研究了“成本分摊”技术和基于代码的屏蔽冗余所导致的安全性下降。我们在gadgets计算中发现了一个安全瓶颈，它限制了整个屏蔽实现。据我们所知，这是第一次允许我们缩小探测模型(有时通过模拟实验)下的理论安全顺序与实践中通过基于代码的屏蔽保护实现的具体侧信道安全级别之间的差距。",
                    "title_zh": "高效安全的基于代码的屏蔽:一项实用评估"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i3.223-263",
                    "title": "Don't Reject This: Key-Recovery Timing Attacks Due to Rejection-Sampling in HQC and BIKE",
                    "authors": "Qian Guo, Clemens Hlauschek, Thomas Johansson, Norman Lahr, Alexander Nilsson, Robin Leander Schröder",
                    "abstract": ". Well before large-scale quantum computers will be available, traditional cryptosystems must be transitioned to post-quantum (PQ) secure schemes. The NIST PQC competition aims to standardize suitable cryptographic schemes. Candidates are evaluated not only on their formal security strengths, but are also judged based on the security with regard to resistance against side-channel attacks. Although round 3 candidates have already been intensively vetted with regard to such attacks, one important attack vector has hitherto been missed: PQ schemes often rely on rejection sampling techniques to obtain pseudorandomness from a speciﬁc distribution. In this paper, we reveal that rejection sampling routines that are seeded with secret-dependent information and leak timing information result in practical key recovery attacks in the code-based key encapsulation mechanisms HQC and BIKE. Both HQC and BIKE have been selected as alternate candidates in the third round of the NIST competition, which puts them on track for getting standardized separately to the ﬁnalists. They have already been speciﬁcally hardened with constant-time decoders to avoid side-channel attacks. However, in this paper, we show novel timing vulnerabilities in both schemes: (1) Our secret key recovery attack on HQC requires only approx. 866 , 000 idealized decapsulation timing oracle queries in the 128-bit security setting. It is structurally diﬀerent from previously identiﬁed attacks on the scheme: Previously, exploitable side-channel leakages have been identiﬁed in the BCH decoder of a previously submitted HQC version, in the ciphertext check as well as in the pseudorandom function of the Fujisaki-Okamoto transformation. In contrast, our attack uses the fact that the rejection sampling routine invoked during the deterministic re-encryption of the decapsulation leaks secret-dependent timing information, which can be eﬃciently exploited to recover the secret key when HQC is instantiated with the (now constant-time) BCH decoder, as well as with the RMRS decoder of the current submission. (2) From the timing information of the constant weight word sampler in the BIKE decapsulation, we demonstrate how to distinguish whether the decoding step is successful or not, and how this distinguisher is then used in the framework of the GJS attack to derive the distance spectrum of the secret key, using 5 . 8 × 10 7 idealized timing oracle queries. We provide details and analyses of the fully implemented attacks, as well as a discussion on possible countermeasures and their limits.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9700/9231"
                    },
                    "abstract_zh": "。在大规模量子计算机问世之前，传统的密码系统必须过渡到后量子(PQ)安全方案。NIST PQC竞赛旨在标准化合适的加密方案。不仅根据候选人的正式安全优势对其进行评估，还根据其抵御旁路攻击的安全性进行判断。尽管已经针对此类攻击对第三轮候选攻击进行了深入审查，但迄今为止仍遗漏了一个重要的攻击向量:PQ方案通常依赖拒绝采样技术从特定分布中获得伪随机性。在这篇论文中，我们揭示了在基于代码的密钥封装机制HQC和自行车中，用秘密相关信息和泄漏定时信息播种的拒绝采样例程导致实际的密钥恢复攻击。HQC和比克都被选为第三轮NIST竞赛的候补候选人，这使他们走上了向决赛选手分别标准化的轨道。它们已经用恒定时间解码器特别加固，以避免侧信道攻击。然而，在本文中，我们显示了两个方案中新颖的时间脆弱性:(1)我们对HQC的秘密密钥恢复攻击只需要大约。866，000在128位安全设置下的理想化解封装计时oracle查询。从结构上来说，这是对该方案先前识别的攻击的diﬀerent:先前，在先前提交的HQC版本的BCH解码器、密文检查以及藤崎-冈本变换的伪随机函数中，已经识别出可利用的旁道泄漏。相反，我们的攻击利用了这样的事实，即在解封装的确定性重新加密期间调用的拒绝采样例程泄漏秘密相关的定时信息，当HQC用(现在是恒定时间)BCH解码器以及当前提交的RMRS解码器实例化时，该秘密相关的定时信息可以被eﬃciently利用来恢复密钥。(2)根据BIKE解封装中的等权重字采样器的定时信息，我们演示了如何区分解码步骤是否成功，以及如何在GJS攻击的框架中使用该区分器来导出密钥的距离谱，使用5。8 × 10 7理想化计时oracle查询。我们提供了全面实施的攻击的详细信息和分析，并讨论了可能的对策及其局限性。",
                    "title_zh": "不要拒绝这一点:由于拒绝采样在HQC和自行车密钥恢复计时攻击"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i3.264-289",
                    "title": "SIKE Channels Zero-Value Side-Channel Attacks on SIKE",
                    "authors": "Luca De Feo, Nadia El Mrabet, Aymeric Genêt, Novak Kaluderovic, Natacha Linard de Guertechin, Simon Pontié, Élise Tasso",
                    "abstract": ". We present new side-channel attacks on SIKE, the isogeny-based candidate in the NIST PQC competition. Previous works had shown that SIKE is vulnerable to diﬀerential power analysis, and pointed to coordinate randomization as an eﬀective countermeasure. We show that coordinate randomization alone is not suﬃcient, because SIKE is vulnerable to a class of attacks similar to reﬁned power analysis in elliptic curve cryptography, named zero-value attacks . We describe and conﬁrm in the lab two such attacks leading to full key recovery, and analyze their countermeasures.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "title_zh": "SIKE信道零值旁道攻击",
                    "abstract_zh": "。我们提出了对SIKE的新的旁道攻击，SIKE是NIST PQC竞赛中基于同源的候选人。先前的工作表明，赛克是脆弱的diﬀerential权力分析，并指出协调随机化作为eﬀective对策。我们证明坐标随机化本身不是suﬃcient，因为SIKE容易受到一类攻击，类似于椭圆曲线加密中的限定功率分析，称为零值攻击。我们在实验室中描述并证实了两种导致完全密钥恢复的攻击，并分析了它们的对策。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i3.290-329",
                    "title": "Side-Channel Masking with Common Shares",
                    "authors": "Weijia Wang, Chun Guo, Yu Yu, Fanjie Ji, Yang Su",
                    "abstract": ". To counter side-channel attacks, a masking scheme randomly encodes key-dependent variables into several shares , and transforms operations into the masked correspondence (called gadget ) operating on shares. This provably achieves the de facto standard notion of probing security . We continue the long line of works seeking to reduce the overhead of masking. Our main contribution is a new masking scheme over ﬁnite ﬁelds in which shares of diﬀerent variables have a part in common. This enables the reuse of randomness / variables across diﬀerent gadgets, and reduces the total cost of masked implementation. For security order d and circuit size ‘ , the randomness requirement and computational complexity of our scheme are ˜ O ( d 2 ) and ˜ O ( ‘d 2 ) respectively, strictly improving upon the state-of-the-art ˜ O ( d 2 ) and ˜ O ( ‘d 3 ) of Coron et al. at Eurocrypt 2020. A notable feature of our scheme is that it enables a new paradigm in which many intermediates can be precomputed before executing the masked function. The precomputation consumes ˜ O ( ‘d 2 ) and produces ˜ O ( ‘d ) variables to be stored in RAM. The cost of subsequent (online) computation is reduced to ˜ O ( ‘d ), eﬀectively speeding up e.g., challenge-response authentication protocols. We showcase our method on the AES on ARM Cortex M architecture and perform a T-test evaluation. Our results show a speed-up during the online phase compared with state-of-the-art implementations, at the cost of acceptable RAM consumption and precomputation time.Toprove security for our scheme, we propose a new security notion intrinsically supporting randomness / variables reusing across gadgets, and bridging the security of parallel compositions of gadgets to general compositions, which may be of independent interest.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9703/9233"
                    },
                    "abstract_zh": "。为了对抗边信道攻击，一种屏蔽方案将密钥相关变量随机编码成若干份额，并将操作转换成对份额操作的屏蔽对应(称为gadget)。这可证明实现了探测安全性的事实上的标准概念。我们继续寻求减少掩蔽开销的工作。我们的主要贡献是有限域上的一种新的掩蔽方案，其中diﬀerent变量的份额有一部分是共同的。这允许在diﬀerent小工具中重用随机性/变量，并降低屏蔽实现的总成本。对于安全阶数d和电路规模，我们的方案的随机性要求和计算复杂度分别为\\u O(D2)和\\u O(' D2 ),严格改进了Coron等人在Eurocrypt 2020上提出的\\u O(D2)和\\u O(' D3)。我们的方案的一个显著特征是它启用了一个新的范例，其中许多中间体可以在执行屏蔽函数之前预先计算。预计算消耗\\\\' O(' d ^ 2)并产生\\\\' O(' d)个变量存储在RAM中。后续(在线)计算的成本降低到\\\\' o(' d)，eﬀectively加速了例如挑战-响应认证协议。我们在ARM Cortex M架构的AES上展示了我们的方法，并进行了T-test评估。我们的结果显示，与最先进的实现相比，在线阶段的速度有所提高，但代价是可接受的RAM消耗和预计算时间。为了证明我们方案的安全性，我们提出了一个新的安全概念，本质上支持跨小工具的随机性/变量重用，并将小工具的并行组合的安全性桥接到可能是独立感兴趣的一般组合。",
                    "title_zh": "普通股侧信道屏蔽"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.490-526",
                    "title": "BreakMi: Reversing, Exploiting and Fixing Xiaomi Fitness Tracking Ecosystem",
                    "authors": "Marco Casagrande, Eleonora Losiouk, Mauro Conti, Mathias Payer, Daniele Antonioli",
                    "abstract": "Xiaomi is the leading company in the fitness tracking industry. Successful attacks on its fitness tracking ecosystem would result in severe consequences, including the loss of sensitive health and personal data. Despite these relevant risks, we know very little about the security mechanisms adopted by Xiaomi. In this work, we uncover them and show that they are insecure. In particular, Xiaomi protects its fitness tracking ecosystem with custom application-layer protocols spoken over insecure Bluetooth Low-Energy (BLE) connections (ignoring standard BLE security mechanisms already supported by their devices) and TLS connections. We identify severe vulnerabilities affecting such proprietary protocols, including unilateral and replayable authentication. Those issues are critical as they affect all Xiaomi trackers released since 2016 and up-to-date Xiaomi companion apps for Android and iOS. We show in practice how to exploit the identified vulnerabilities by presenting six impactful attacks. Four attacks enable to wirelessly impersonate any Xiaomi fitness tracker and companion app, man-in-the-middle (MitM) them, and eavesdrop on their communication. The other two attacks leverage a malicious Android application to remotely eavesdrop on data from a tracker and impersonate a Xiaomi fitness app. Overall, the attacks have a high impact as they can be used to exfiltrate and inject sensitive data from any Xiaomi tracker and compatible app. We propose five practical and low-overhead countermeasures to mitigate the presented vulnerabilities. Moreover, we present breakmi, a modular toolkit that we developed to automate our reverse-engineering process and attacks. breakmi understands Xiaomi application-layer proprietary protocols, reimplements Xiaomi security mechanisms, and automatically performs our attacks. We demonstrate that our toolkit can be generalized by extending it to be compatible with the Fitbit ecosystem. We will open-source breakmi.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9704/9234"
                    },
                    "abstract_zh": "小米是健身追踪行业的领军企业。对其健身跟踪生态系统的成功攻击将导致严重的后果，包括敏感的健康和个人数据的丢失。尽管存在这些相关风险，但我们对小米采用的安全机制知之甚少。在这部作品中，我们揭露了他们，并表明他们是不安全的。特别是，小米通过不安全的蓝牙低能量(BLE)连接(忽略其设备已经支持的标准BLE安全机制)和TLS连接使用定制的应用层协议来保护其健身跟踪生态系统。我们发现了影响此类专有协议的严重漏洞，包括单向和可重复身份验证。这些问题至关重要，因为它们影响了自2016年以来发布的所有小米追踪器以及最新的小米Android和iOS配套应用。我们在实践中展示了如何通过展示六种有影响力的攻击来利用已识别的漏洞。四种攻击可以无线模拟任何小米健身追踪器和配套应用程序，中间人(MitM)他们，并窃听他们的通信。另外两种攻击利用恶意的Android应用程序远程窃听追踪器的数据，并冒充小米健身应用程序。总体而言，这些攻击具有很高的影响力，因为它们可以用来从任何小米追踪器和兼容的应用程序中渗透和注入敏感数据。我们提出了五种实用且低开销的对策来减轻这些漏洞。此外，我们还介绍了breakmi，这是一个模块化的工具包，我们开发它是为了自动化我们的逆向工程过程和攻击。breakmi理解小米应用层专有协议，重新实现小米安全机制，自动执行我们的攻击。我们证明了我们的工具包可以通过扩展来与Fitbit生态系统兼容。我们将开源breakmi。",
                    "title_zh": "BreakMi:反转、开拓、修复小米健身追踪生态系统"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i3.367-390",
                    "title": "SIPFA: Statistical Ineffective Persistent Faults Analysis on Feistel Ciphers",
                    "authors": "Nasour Bagheri, Sadegh Sadeghi, Prasanna Ravi, Shivam Bhasin, Hadi Soleimany",
                    "abstract": ". Persistent Fault Analysis (PFA) is an innovative and powerful analysis technique in which fault persists throughout the execution. The prior prominent results on PFA were on SPN block ciphers, and the security of Feistel ciphers against this attack has received less attention. In this paper, we introduce a framework to utilize Statistical Ineﬀective Fault Analysis (SIFA) in the persistent fault setting by proposing Statistical Ineﬀective Persistent Faults Analysis (SIPFA) that can be eﬃciently applied to Feistel ciphers in a variety of scenarios. To demonstrate the eﬀectiveness of our technique, we apply SIFPA on three widely used Feistel schemes, DES, 3DES, and Camellia. Our analysis reveals that the secret key of these block ciphers can be extracted with a complexity of at most 2 50 utilizing a single unknown fault. Furthermore, we demonstrate that the secret can be recovered in a fraction of a second by increasing the adversary’s control over the injected faults. To evaluate SIPFA in a variety of scenarios, we conducted both simulations and real experiments utilizing electromagnetic fault injection on DES and 3DES.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9705/9235"
                    },
                    "abstract_zh": "。持续故障分析(PFA)是一种创新且强大的分析技术，其中故障在整个执行过程中持续存在。先前关于PFA的突出成果是关于SPN分组密码的，而Feistel密码抵抗这种攻击的安全性很少受到关注。在本文中，我们通过提出统计Ineﬀective持续故障分析(SIPFA)来介绍在持续故障设置中利用统计Ineﬀective故障分析(SIFA)的框架，该框架可以在各种场景中eﬃciently应用于Feistel密码。为了演示我们技术的eﬀectiveness，我们将SIFPA应用于三个广泛使用的Feistel方案，DES、3DES和Camellia。我们的分析表明，利用一个未知错误，这些分组密码的密钥可以以最多2 50的复杂度被提取。此外，我们证明了通过增加对手对注入错误的控制，秘密可以在几分之一秒内恢复。为了在各种场景中评估SIPFA，我们在DES和3DES上利用电磁故障注入进行了模拟和真实实验。",
                    "title_zh": "si PFA:Feistel密码的统计无效持久性故障分析"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i3.391-412",
                    "title": "Know Time to Die - Integrity Checking for Zero Trust Chiplet-based Systems Using Between-Die Delay PUFs",
                    "authors": "Aleksa Deric, Daniel E. Holcomb",
                    "abstract": ". Industry trends are moving toward increasing use of chiplets as a replacement for monolithic fabrication in many modern chips. Each chiplet is a separately-produced silicon die, and a system-on-chip (SoC) is created by packaging the chiplets together on a silicon interposer or bridge. Chiplets enable IP reuse, heterogeneous integration, and better ability to leverage cost-appropriate process nodes. Yet, creating systems from separately produced components also brings security risks to consider, such as the possibility of die swapping, or susceptibility to interposer probing or tampering. In a zero-trust security posture, a chiplet should not blindly assume it is operating in a friendly environment. In this paper we propose a delay-based PUF for chiplets to verify system integrity. Our technique allows a single chiplet to initiate a protocol with its neighbors to measure unique variations in the propagation delays of incoming signals as part of an integrity check. We prototype our design on Xilinx Ultrascale+ FPGAs, which are constructed as multi-die systems on a silicon interposer, and which also emulate the general features of other industrial chiplet interfaces. We perform experiments on, and compare data from, dozens of Ultrascale+ FPGAs by making use of Amazon’s Elastic Compute Cloud (EC2) F1 instances as a testing platform. The PUF cells are shown to reject clock and temperature variation as common mode, and each cell produces approximately 5 ps of unique delay variation. For a design with 144 PUF cells, we measure the mean within-class and between-class distances to be 68.3 ps and 847.7 ps, respectively. The smallest between-class distance of 686.0 ps exceeds the largest within-class distance of 124.0 ps by more than 5 × under nominal conditions, and the PUF is shown to be resilient to environmental changes. Our ﬁndings indicate the PUF can be used for authentication, and is potentially sensitive enough to detect picosecond-scale timing changes due to tampering.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9706/9236"
                    },
                    "abstract_zh": "。行业趋势是越来越多地使用小芯片来替代许多现代芯片中的单片制造。每个小芯片都是单独生产的硅芯片，通过将小芯片一起封装在硅中介层或桥上来创建片上系统(SoC)。小芯片支持IP重用、异构集成和更好地利用成本合适的工艺节点。然而，从单独生产的组件创建系统也带来了要考虑的安全风险，例如管芯交换的可能性，或者对插入器探测或篡改的敏感性。在零信任安全状态下，小芯片不应该盲目地认为它正在友好的环境中运行。在本文中，我们提出了一种基于延迟的小芯片PUF来验证系统的完整性。作为完整性检查的一部分，我们的技术允许单个小芯片与其邻居发起协议来测量输入信号的传播延迟中的独特变化。我们在Xilinx ultra scale+FPGA上进行原型设计，这是一种在硅内插器上构建的多芯片系统，也模拟了其他工业小芯片接口的一般特性。我们利用亚马逊的弹性计算云(EC2) F1实例作为测试平台，在数十个ultra scale+FPGA上进行实验并比较数据。如图所示，PUF单元可抑制共模时钟和温度变化，每个单元产生约5 ps的独特延迟变化。对于具有144个PUF单元的设计，我们测量的平均类内和类间距离分别为68.3 ps和847.7 ps。在标称条件下，686.0 ps的最小类间距离超过124.0 ps的最大类内距离5倍以上，PUF表现出对环境变化的弹性。我们的发现表明，PUF可以用于身份验证，并且可能足够敏感，可以检测到由于篡改而导致的皮秒级时序变化。",
                    "title_zh": "使用管芯间延迟puf对基于零信任小芯片的系统进行管芯完整性检查的已知时间"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i3.413-437",
                    "title": "The Best of Two Worlds: Deep Learning-assisted Template Attack",
                    "authors": "Lichao Wu, Guilherme Perin, Stjepan Picek",
                    "abstract": ". In the last decade, machine learning-based side-channel attacks have become a standard option when investigating proﬁling side-channel attacks. At the same time, the previous state-of-the-art technique, template attack, started losing its importance and was more considered a baseline to compare against. As such, most of the results reported that machine learning (and especially deep learning) could signiﬁcantly outperform the template attack. Nevertheless, the template attack still has certain advantages even compared to deep learning. The most signiﬁcant one is that it has only a few hyperparameters to tune, making it easier to use. We take another look at the template attack, and we devise a feature engineering phase allowing the template attack to compete or even outperform state-of-the-art deep learning-based side-channel attacks. More precisely, with a novel distance metric customized for side-channel analysis, we show how a deep learning technique called similarity learning can be used to ﬁnd highly eﬃcient embeddings of input data with one-epoch training, which can then be fed into the template attack resulting in powerful attacks.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9707/9237"
                    },
                    "abstract_zh": "。在过去十年中，基于机器学习的旁路攻击已经成为调查旁路攻击的标准选项。与此同时，以前最先进的技术，模板攻击，开始失去其重要性，更多地被认为是一个比较的基准。因此，大多数结果报告称，机器学习(尤其是深度学习)可以明显优于模板攻击。尽管如此，即使与深度学习相比，模板攻击仍然具有一定的优势。最重要的一点是，它只需要调整几个超参数，因此更易于使用。我们从另一个角度来看模板攻击，我们设计了一个特征工程阶段，允许模板攻击与最先进的基于深度学习的旁道攻击竞争，甚至超越它们。更准确地说，通过一种为侧信道分析定制的新型距离度量，我们展示了如何使用一种称为相似性学习的深度学习技术，通过一个历元的训练来发现输入数据的高eﬃcient嵌入，然后将其输入模板攻击，从而产生强大的攻击。",
                    "title_zh": "两全其美:深度学习辅助的模板攻击"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i3.438-462",
                    "title": "Beware of Insufficient Redundancy An Experimental Evaluation of Code-based FI Countermeasures",
                    "authors": "Timo Bartkewitz, Sven Bettendorf, Thorben Moos, Amir Moradi, Falk Schellenberg",
                    "abstract": "Fault injection attacks pose a serious threat to cryptographic implementations. Countermeasures beyond sensors and shields usually deploy some form of redundancy to detect or even correct errors. A few years ago, a novel design methodology called Impeccable Circuits has been introduced on how to correctly integrate Concurrent Error Detection (CED) schemes, based on Error-Detection Codes (EDCs), into cryptographic hardware circuits. The underlying adversary model limits attackers to inject at most t single-bit faults. By additionally considering the propagation of faults in combinational circuits, the countermeasure guarantees detection of any faulty computation caused by up to t single-bit faults.In this work, we present an experimental analysis of the Impeccable Circuits countermeasure and its underlying assumptions in modern semiconductor technology. More precisely, we have taken hardware implementations of the lightweight block cipher SKINNY equipped with various forms of the EDC-based CED schemes and realized them as cryptographic co-processors on a 40nm ASIC to experimentally evaluate their resistance to Laser Fault Injection (LFI) attacks. In short, our results show that it is fairly simple to overcome the protection offered by the integrated countermeasures when the length of the code n is smaller than twice its rank k (i.e., no full redundancy). This is not caused by any flaw in the underlying design methodology or concept, but merely demonstrates how easily the defined adversary model can be overcome. In our case, a standard black-box scan over the target using a common single-shot LFI setup is sufficient to occasionally inject more single-bit faults than those bounded by the underlying adversary model when n < 2k. The probability of such events proved to be large enough to perform successful key-recovery attacks via Differential Fault Analysis (DFA) in a matter of hours. Thus, we caution against limiting the redundancy in code-based FI countermeasures to less than the number of bits per word, especially in nanometer technologies, and point out that less-complex countermeasures like duplication showed a higher level of resistance in our experiments at a lower cost.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9708/9238"
                    },
                    "abstract_zh": "故障注入攻击对密码实现构成了严重威胁。传感器和屏蔽之外的对策通常部署某种形式的冗余来检测甚至纠正错误。几年前，一种被称为Impeccable Circuits的新颖设计方法已被引入，该方法旨在说明如何将基于检错码(EDCs)的并发检错(ced)方案正确集成到加密硬件电路中。底层对手模型限制攻击者最多注入t个单位错误。通过额外考虑组合电路中故障的传播，该对策保证检测由多达t个单位故障引起的任何故障计算。在这项工作中，我们提出了一个完美的电路对策和现代半导体技术的基本假设的实验分析。更准确地说，我们采用了配备了各种形式的基于EDC的CED方案的轻量级分组密码SKINNY的硬件实现，并在40nm ASIC上将它们实现为密码协处理器，以实验性地评估它们对激光故障注入(LFI)攻击的抵抗力。简而言之，我们的结果表明，当代码n的长度小于其秩k的两倍时(即没有完全冗余)，克服综合对抗措施提供的保护是相当简单的。这不是由底层设计方法或概念中的任何缺陷引起的，而仅仅是演示了定义的对手模型是多么容易被克服。在我们的例子中，当n < 2k时，使用普通单次LFI设置对目标进行标准黑盒扫描足以偶尔注入比底层对手模型所限制的更多的单比特故障。事实证明，这种事件发生的概率很大，足以在几个小时内通过差分故障分析(DFA)成功实施密钥恢复攻击。因此，我们告诫不要将基于代码的FI对策中的冗余限制在每个字的位数以下，特别是在纳米技术中，并指出复制等不太复杂的对策在我们的实验中以较低的成本显示了较高的抵抗力。",
                    "title_zh": "警惕冗余不足——基于代码的FI对策的实验评估"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.1-24",
                    "title": "When Bad News Become Good News Towards Usable Instances of Learning with Physical Errors",
                    "authors": "Davide Bellizia, Clément Hoffmann, Dina Kamel, Pierrick Méaux, François-Xavier Standaert",
                    "abstract": "Hard physical learning problems have been introduced as an alternative option to implement cryptosystems based on hard learning problems. Their high-level idea is to use inexact computing to generate erroneous computations directly, rather than to first compute correctly and add errors afterwards. Previous works focused on the applicability of this idea to the Learning Parity with Noise (LPN) problem as a first step, and formalized it as Learning Parity with Physical Noise (LPPN). In this work, we generalize it to the Learning With Errors (LWE) problem, formalized as Learning With Physical Errors (LWPE). We first show that the direct application of the design ideas used for LPPN prototypes leads to a new source of (mathematical) data dependencies in the error distributions that can reduce the security of the underlying problem. We then show that design tweaks can be used to avoid this issue, making LWPE samples natively robust against such data dependencies. We additionally put forward that these ideas open a quite wide design space that could make hard physical learning problems relevant in various applications. And we conclude by presenting a first prototype FPGA design confirming our claims.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9811/9316"
                    },
                    "abstract_zh": "硬物理学习问题已经被引入作为实现基于硬学习问题的密码系统的替代选项。他们的高层次想法是使用不精确计算来直接生成错误的计算，而不是首先正确计算，然后添加错误。作为第一步，以前的工作集中在这种思想对学习与噪声的奇偶校验(LPN)问题的适用性上，并将其形式化为学习与物理噪声的奇偶校验(LPPN)。在这篇文章中，我们将其推广到有错误的学习(LWE)问题，形式化为有物理错误的学习(LWPE)。我们首先表明，直接应用用于LPPN原型的设计思想会导致误差分布中新的(数学)数据依赖源，这会降低潜在问题的安全性。然后，我们展示了可以使用设计调整来避免这个问题，使LWPE样本本身对这种数据依赖是健壮的。我们还提出，这些想法打开了一个相当广阔的设计空间，可以使困难的物理学习问题在各种应用中相关。最后，我们展示了第一个原型FPGA设计，证实了我们的主张。",
                    "title_zh": "当坏消息变成好消息时，就可以用物理错误来学习了"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.25-55",
                    "title": "Attacks Against White-Box ECDSA and Discussion of Countermeasures A Report on the WhibOx Contest 2021",
                    "authors": "Sven Bauer, Hermann Drexler, Max Gebhardt, Dominik Klein, Friederike Laus, Johannes Mittmann",
                    "abstract": "This paper deals with white-box implementations of the Elliptic Curve Digital Signature Algorithm (ECDSA): First, we consider attack paths to break such implementations. In particular, we provide a systematic overview of various fault attacks, to which ECDSA white-box implementations are especially susceptible. Then, we propose different mathematical countermeasures, mainly based on masking/blinding of sensitive variables, in order to prevent or at least make such attacks more difficult. We also briefly mention some typical implementational countermeasures and their challenges in the ECDSA white-box scenario. Our work has been initiated by the CHES challenge WhibOx Contest 2021, which consisted of designing and breaking white-box ECDSA implementations, so called challenges. We illustrate our results and findings by means of the submitted challenges and provide a comprehensive overview which challenge could be solved in which way. Furthermore, we analyze selected challenges in more details.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9812/9317"
                    },
                    "abstract_zh": "本文讨论椭圆曲线数字签名算法(ECDSA)的白盒实现:首先，我们考虑破坏这种实现的攻击路径。特别是，我们提供了各种故障攻击的系统概述，ECDSA白盒实现特别容易受到这些攻击。然后，我们提出不同的数学对策，主要基于敏感变量的掩蔽/致盲，以防止或至少使这种攻击更加困难。我们还简要介绍了一些典型的实施对策及其在ECDSA白盒场景中面临的挑战。我们的工作是由CHES challenge WhibOx Contest 2021发起的，其中包括设计和破解白盒ECDSA实现，即所谓的挑战。我们通过提交的挑战来说明我们的结果和发现，并提供一个全面的概述，说明哪种挑战可以用哪种方式解决。此外，我们更详细地分析了选定的挑战。",
                    "title_zh": "针对白盒ECDSA的攻击及对策探讨——2021年WhibOx竞赛报告"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.56-87",
                    "title": "SYNFI: Pre-Silicon Fault Analysis of an Open-Source Secure Element",
                    "authors": "Pascal Nasahl, Miguel Osorio, Pirmin Vogel, Michael Schaffner, Timothy Trippel, Dominic Rizzo, Stefan Mangard",
                    "abstract": "Fault attacks are active, physical attacks that an adversary can leverage to alter the control-flow of embedded devices to gain access to sensitive information or bypass protection mechanisms. Due to the severity of these attacks, manufacturers deploy hardware-based fault defenses into security-critical systems, such as secure elements. The development of these countermeasures is a challenging task due to the complex interplay of circuit components and because contemporary design automation tools tend to optimize inserted structures away, thereby defeating their purpose. Hence, it is critical that such countermeasures are rigorously verified post-synthesis. Since classical functional verification techniques fall short of assessing the effectiveness of countermeasures (due to the circuit being analyzed when no faults are present), developers have to resort to methods capable of injecting faults in a simulation testbench or into a physical chip sample. However, developing test sequences to inject faults in simulation is an error-prone task and performing fault attacks on a chip requires specialized equipment and is incredibly time-consuming. Moreover, identifying the fault-vulnerable circuit is hard in both approaches, and fixing potential design flaws post-silicon is usually infeasible since that would require another tape-out. To that end, this paper introduces SYNFI, a formal pre-silicon fault verification framework that operates on synthesized netlists. SYNFI can be used to analyze the general effect of faults on the input-output relationship in a circuit and its fault countermeasures, and thus enables hardware designers to assess and verify the effectiveness of embedded countermeasures in a systematic and semi-automatic way. The framework automatically extracts sensitive parts of the circuit, induces faults into the extracted subcircuit, and analyzes the faults’ effects using formal methods. To demonstrate that SYNFI is capable of handling unmodified, industry-grade netlists synthesized with commercial and open tools, we analyze OpenTitan, the first opensource secure element. In our analysis, we identified critical security weaknesses in the unprotected AES block, developed targeted countermeasures, reassessed their security, and contributed these countermeasures back to the OpenTitan project. For other fault-hardened IP, such as the life cycle controller, we used SYNFI to confirm that existing countermeasures provide adequate protection.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "故障攻击是主动的物理攻击，对手可以利用这种攻击来改变嵌入式设备的控制流，从而获得对敏感信息的访问权限或绕过保护机制。由于这些攻击的严重性，制造商将基于硬件的故障防御部署到安全关键系统中，例如安全元件。由于电路元件之间复杂的相互作用，并且因为当代的设计自动化工具倾向于优化插入的结构，因此这些对策的开发是一项具有挑战性的任务。因此，在合成后对此类对策进行严格验证至关重要。由于传统的功能验证技术无法评估对策的有效性(由于在没有故障出现时对电路进行分析)，开发人员不得不求助于能够在模拟测试平台或物理芯片样本中注入故障的方法。然而，开发测试序列以在仿真中注入故障是一项容易出错的任务，并且在芯片上执行故障攻击需要专门的设备并且非常耗时。此外，在这两种方法中识别易受故障影响的电路都很困难，并且在硅后修复潜在的设计缺陷通常是不可行的，因为这需要另一次流片。为此，本文介绍了SYNFI，这是一个在综合网表上运行的正式的预芯片故障验证框架。SYNFI可用于分析故障对电路中输入输出关系的一般影响及其故障对策，从而使硬件设计人员能够以系统和半自动的方式评估和验证嵌入式对策的有效性。该框架自动提取电路的敏感部分，将故障归纳到提取的子电路中，并使用形式化方法分析故障的影响。为了证明SYNFI能够处理用商业和开放工具合成的未经修改的工业级网表，我们分析了第一个开源安全元素OpenTitan。在我们的分析中，我们确定了未受保护的AES块中的关键安全弱点，开发了有针对性的对策，重新评估了它们的安全性，并将这些对策反馈给OpenTitan项目。对于其他故障加固的IP，如生命周期控制器，我们使用SYNFI来确认现有的对策提供了足够的保护。",
                    "title_zh": "SYNFI:一个开源安全元素的预硅故障分析"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.88-109",
                    "title": "An energy and area efficient, all digital entropy source compatible with modern standards based on jitter pipelining",
                    "authors": "Adriaan Peetermans, Ingrid Verbauwhede",
                    "abstract": "This paper proposes an energy and area efficient entropy source, suitable for true random number generation, accompanied with a stochastic model in a 28nm CMOS technology. The design uses a jitter pipelining architecture together with an increased timing resolution to achieve a maximal throughput of 298 Mbit/s and a best energy efficiency of 1.46 pJ/bit at a supply of 0.8V. The generated random bits pass the NIST SP 800-90B IID tests with a min entropy rate of 0.933 bit/bit, which is more than required by the AIS-31 standard. The all digital design allows for effortless transfer to other technology nodes, taking advantage of all benefits related to further technology scaling.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9814/9319"
                    },
                    "abstract_zh": "本文提出了一种能量和面积有效的熵源，适用于真随机数的产生，并附有28纳米CMOS工艺中的随机模型。该设计采用抖动流水线架构和更高的时序分辨率，在0.8V电源下实现298 Mbit/s的最大吞吐量和1.46 pJ/bit的最佳能效。生成的随机位通过了NIST SP 800-90B IID测试，最小熵速率为0.933 bit/bit，高于AIS-31标准的要求。全数字设计允许轻松转移到其他技术节点，利用与进一步技术扩展相关的所有优势。",
                    "title_zh": "基于抖动流水线技术，是一款节能、省面积、与现代标准兼容的全数字熵源"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.110-134",
                    "title": "Faster Constant-Time Decoder for MDPC Codes and Applications to BIKE KEM",
                    "authors": "Thales Bandiera Paiva, Routo Terada",
                    "abstract": "BIKE is a code-based key encapsulation mechanism (KEM) that was recently selected as an alternate candidate by the NIST’s standardization process on post-quantum cryptography. This KEM is based on the Niederreiter scheme instantiated with QC-MDPC codes, and it uses the BGF decoder for key decapsulation. We discovered important limitations of BGF that we describe in detail, and then we propose a new decoding algorithm for QC-MDPC codes called PickyFix. Our decoder uses two auxiliary iterations that are significantly different from previous approaches and we show how they can be implemented efficiently. We analyze our decoder with respect to both its error correction capacity and its performance in practice. When compared to BGF, our constant-time implementation of PickyFix achieves speedups of 1.18, 1.29, and 1.47 for the security levels 128, 192 and 256, respectively.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9815/9320"
                    },
                    "abstract_zh": "BIKE是一种基于代码的密钥封装机制(KEM)，最近被NIST关于后量子密码术的标准化进程选为备选方案。该KEM基于用QC-MDPC码实例化的Niederreiter方案，并且它使用BGF解码器进行密钥解封装。我们发现了我们详细描述的BGF的重要限制，然后我们提出了一种新的QC-MDPC码解码算法，称为PickyFix。我们的解码器使用两个辅助迭代，这两个辅助迭代与以前的方法有很大不同，我们展示了它们是如何有效地实现的。我们分析了解码器的纠错能力和实际性能。与BGF相比，对于安全级别128、192和256，PickyFix的恒定时间实现分别实现了1.18、1.29和1.47的加速比。",
                    "title_zh": "MDPC码的快速常数时间解码器及其在KEM自行车上的应用"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.135-162",
                    "title": "Triplex: an Efficient and One-Pass Leakage-Resistant Mode of Operation",
                    "authors": "Yaobin Shen, Thomas Peters, François-Xavier Standaert, Gaëtan Cassiers, Corentin Verhamme",
                    "abstract": "This paper introduces and analyzes Triplex, a leakage-resistant mode of operation based on Tweakable Block Ciphers (TBCs) with 2n-bit tweaks. Triplex enjoys beyond-birthday ciphertext integrity in the presence of encryption and decryption leakage in a liberal model where all intermediate computations are leaked in full and only two TBC calls operating a long-term secret are protected with implementationlevel countermeasures. It provides beyond-birthday confidentiality guarantees without leakage, and standard confidentiality guarantees with leakage for a single-pass mode embedding a re-keying process for the bulk of its computations (i.e., birthday confidentiality with encryption leakage under a bounded leakage assumption). Triplex improves leakage-resistant modes of operation relying on TBCs with n-bit tweaks when instantiated with large-tweak TBCs like Deoxys-TBC (a CAESAR competition laureate) or Skinny (used by the Romulus finalist of the NIST lightweight crypto competition). Its security guarantees are maintained in the multi-user setting.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9816/9321"
                    },
                    "abstract_zh": "本文介绍并分析了Triplex，一种基于2n位可调分组密码(TBCs)的抗泄漏操作模式。在自由模型中存在加密和解密泄漏的情况下，Triplex享有超越生日的密文完整性，其中所有中间计算被完全泄漏，并且只有两个操作长期秘密的TBC调用受到实现级对策的保护。它提供了无泄漏的生日后机密性保证，以及针对单通模式的有泄漏的标准机密性保证，该单通模式为其大部分计算嵌入了重新密钥过程(即，在有界泄漏假设下具有加密泄漏的生日机密性)。Triplex改进了依赖于具有n位调整的TBC的抗泄漏操作模式，当使用诸如代欧奇希斯-TBC(凯撒竞赛获奖者)或Skinny(由NIST轻量级加密竞赛的Romulus决赛选手使用)的大调整TBC实例化时。它的安全保证在多用户环境中得到维护。",
                    "title_zh": "Triplex:一种高效的单程防泄漏操作模式"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.163-187",
                    "title": "A Fast Large-Integer Extended GCD Algorithm and Hardware Design for Verifiable Delay Functions and Modular Inversion",
                    "authors": "Kavya Sreedhar, Mark Horowitz, Christopher Torng",
                    "abstract": "The extended GCD (XGCD) calculation, which computes Bézout coefficients ba, bb such that ba ∗ a0 + bb ∗ b0 = GCD(a0, b0), is a critical operation in many cryptographic applications. In particular, large-integer XGCD is computationally dominant for two applications of increasing interest: verifiable delay functions that square binary quadratic forms within a class group and constant-time modular inversion for elliptic curve cryptography. Most prior work has focused on fast software implementations. The few works investigating hardware acceleration build on variants of Euclid’s division-based algorithm, following the approach used in optimized software. We show that adopting variants of Stein’s subtraction-based algorithm instead leads to significantly faster hardware. We quantify this advantage by performing a large-integer XGCD accelerator design space exploration comparing Euclid- and Stein-based algorithms for various application requirements. This exploration leads us to an XGCD hardware accelerator that is flexible and efficient, supports fast average and constant-time evaluation, and is easily extensible for polynomial GCD. Our 16nm ASIC design calculates 1024-bit XGCD in 294ns (8x faster than the state-of-the-art ASIC) and constant-time 255-bit XGCD for inverses in the field of integers modulo the prime 2255−19 in 85ns (31× faster than state-of-the-art software). We believe our design is the first high-performance ASIC for the XGCD computation that is also capable of constant-time evaluation. Our work is publicly available at https://github.com/kavyasreedhar/sreedhar-xgcd-hardware-ches2022.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9817/9322"
                    },
                    "abstract_zh": "扩展GCD (XGCD)计算是许多密码应用中的关键运算，它计算贝祖特系数ba，bb，使得ba∫A0+bb∫b0 = GCD(A0，B0)。特别地，大整数XGCD在计算上对于两个越来越感兴趣的应用是占优势的:在类组内平方二进制二次形式的可验证延迟函数和用于椭圆曲线加密的常数时间模求逆。大多数先前的工作集中在快速软件实现上。少数研究硬件加速的工作建立在欧几里德基于除法的算法的变体上，遵循优化软件中使用的方法。我们表明，采用Stein的基于减法的算法的变体反而导致显著更快的硬件。我们通过执行大整数XGCD加速器设计空间探索来量化这一优势，针对各种应用需求比较基于Euclid和基于Stein的算法。这种探索引导我们开发出一种XGCD硬件加速器，它灵活高效，支持快速平均和常数时间评估，并且易于扩展为多项式GCD。我们的16纳米ASIC设计可在294ns内计算1024位XGCD(比最先进的ASIC快8倍)，并在85ns内计算255位常数时间XGCD以素数2255 19为模的整数域求逆运算(比最先进的软件快31倍)。我们相信，我们的设计是第一个用于XGCD计算的高性能ASIC，也能够进行常数时间评估。我们的工作可以在https://github . com/kavyasreedhar/sreedhar-xgcd-hardware-ches 2022上公开获得。",
                    "title_zh": "可验证延迟函数和模逆的快速大整数扩展GCD算法及硬件设计"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.188-227",
                    "title": "Randomness Optimization for Gadget Compositions in Higher-Order Masking",
                    "authors": "Jakob Feldtkeller, David Knichel, Pascal Sasdrich, Amir Moradi, Tim Güneysu",
                    "abstract": "Physical characteristics of electronic devices, leaking secret and sensitive information to an adversary with physical access, pose a long-known threat to cryptographic hardware implementations. Among a variety of proposed countermeasures against such Side-Channel Analysis attacks, masking has emerged as a promising, but often costly, candidate. Furthermore, the manual realization of masked implementations has proven error-prone and often introduces flaws, possibly resulting in insecure circuits. In the context of automatic masking, a new line of research emerged, aiming to replace each physical gate with a secure gadget that fulfills well-defined properties, guaranteeing security when interconnected to a large circuit. Unfortunately, those gadgets introduce a significant amount of additional overhead into the design, in terms of area, latency, and randomness requirements.In this work, we present a novel approach to reduce the demands for randomness in such gadget-composed circuits by reusing randomness across gadgets while maintaining security in the probing adversary model. To this end, we embedded the corresponding optimization passes into an Electronic Design Automation toolchain, able to construct, optimize, and implement masked circuits, starting from an unprotected design. As such, our security-aware optimization offers an additional building block for existing or new Electronic Design Automation frameworks, where security is considered a first-class design constraint.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9818/9323"
                    },
                    "abstract_zh": "电子设备的物理特性会将秘密和敏感信息泄露给物理访问的对手，这对加密硬件实现构成了众所周知的威胁。在针对这种旁道分析攻击的各种提议的对策中，掩蔽已经成为一种有希望但通常昂贵的候选方案。此外，屏蔽实现的手动实现已经证明容易出错，并且经常引入缺陷，可能导致不安全的电路。在自动屏蔽的背景下，出现了一个新的研究方向，旨在用满足明确属性的安全小工具取代每个物理门，保证与大电路互联时的安全性。不幸的是，这些小工具在面积、延迟和随机性要求方面给设计带来了大量的额外开销。在这项工作中，我们提出了一种新的方法来减少这种小工具组成的电路中的随机性要求，通过在小工具之间重用随机性，同时保持探测对手模型中的安全性。为此，我们将相应的优化过程嵌入到电子设计自动化工具链中，能够从不受保护的设计开始构建、优化和实现屏蔽电路。因此，我们的安全感知优化为现有或新的电子设计自动化框架提供了额外的构建模块，其中安全性被视为一级设计约束。",
                    "title_zh": "高阶掩蔽中Gadget合成的随机性优化"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.228-254",
                    "title": "Perceived Information Revisited New Metrics to Evaluate Success Rate of Side-Channel Attacks",
                    "authors": "Akira Ito, Rei Ueno, Naofumi Homma",
                    "abstract": "In this study, we present new analytical metrics for evaluating the performance of side-channel attacks (SCAs) by revisiting the perceived information (PI), which is defined using cross-entropy (CE). PI represents the amount of information utilized by a probability distribution that determines a distinguishing rule in SCA. Our analysis partially solves an important open problem in the performance evaluation of deep-learning based SCAs (DL-SCAs) that the relationship between neural network (NN) model evaluation metrics (such as accuracy, loss, and recall) and guessing entropy (GE)/success rate (SR) is unclear. We first theoretically show that the conventional CE/PI is non-calibrated and insufficient for evaluating the SCA performance, as it contains uncertainty in terms of SR. More precisely, we show that an infinite number of probability distributions with different CE/PI can achieve an identical SR. With the above analysis result, we present a modification of CE/PI, named effective CE/PI (ECE/EPI), to eliminate the above uncertainty. The ECE/EPI can be easily calculated for a given probability distribution and dataset, which would be suitable for DL-SCA. Using the ECE/EPI, we can accurately evaluate the SR hrough the validation loss in the training phase, and can measure the generalization of the NN model in terms of SR in the attack phase. We then analyze and discuss the proposed metrics regarding their relationship to SR, conditions of successful attacks for a distinguishing rule with a probability distribution, a statistic/asymptotic aspect, and the order of key ranks in SCA. Finally, we validate the proposed metrics through experimental attacks on masked AES implementations using DL-SCA.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9819/9324"
                    },
                    "abstract_zh": "在这项研究中，我们提出了新的分析指标，通过重新审视感知信息(PI)来评估侧信道攻击(SCA)的性能，感知信息是使用交叉熵(ce)定义的。PI表示确定SCA中区分规则的概率分布所利用的信息量。我们的分析部分解决了基于深度学习的SCA(DL-SCA)的性能评估中的一个重要的公开问题，即神经网络(NN)模型评估度量(如准确性、损失和召回)与猜测熵(GE)/成功率(SR)之间的关系不清楚。我们首先从理论上证明，传统的CE/PI未经校准，不足以评估SCA性能，因为它包含SR方面的不确定性。更准确地说，我们证明，具有不同CE/PI的无限数量的概率分布可以实现相同的SR。根据上述分析结果，我们提出了一种CE/PI的修改，称为有效CE/PI (ECE/EPI)，以消除上述不确定性。对于给定的概率分布和数据集，可以容易地计算ECE/EPI，这将适用于DL-SCA。使用ECE/EPI，我们可以通过训练阶段的确认损失来准确地评估SR，并且可以在攻击阶段根据SR来测量NN模型的泛化能力。然后，我们分析并讨论了建议的度量标准，包括它们与SR的关系、成功攻击的条件、具有概率分布的区分规则、统计/渐近方面以及SCA中关键等级的顺序。最后，我们通过使用DL-SCA对屏蔽AES实现的实验攻击来验证所提出的度量。",
                    "title_zh": "感知信息再探评估旁道攻击成功率的新指标"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.255-284",
                    "title": "VERICA - Verification of Combined Attacks Automated formal verification of security against simultaneous information leakage and tampering",
                    "authors": "Jan Richter-Brockmann, Jakob Feldtkeller, Pascal Sasdrich, Tim Güneysu",
                    "abstract": "Physical attacks, including passive Side-Channel Analysis and active Fault Injection Analysis, are considered among the most powerful threats against physical cryptographic implementations. These attacks are well known and research provides many specialized countermeasures to protect cryptographic implementations against them. Still, only a limited number of combined countermeasures, i.e., countermeasures that protect implementations against multiple attacks simultaneously, were proposed in the past. Due to increasing complexity and reciprocal effects, design of efficient and reliable combined countermeasures requires longstanding expertise in hardware design and security. With the help of formal security specifications and adversary models, automated verification can streamline development cycles, increase quality, and facilitate development of robust cryptographic implementations.In this work, we revise and refine formal security notions for combined protection mechanisms and specifically embed them in the context of hardware implementations. Based on this, we present the first automated verification framework that can verify physical security properties of hardware circuits with respect to combined physical attacks. To this end, we conduct several case studies to demonstrate the capabilities and advantages of our framework, analyzing secure building blocks (gadgets), S-boxes build from Toffoli gates, and the ParTI scheme. For the first time, we reveal security flaws in analyzed structures due to reciprocal effects, highlighting the importance of continuously integrating security verification into modern design and development cycles.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9820/9325"
                    },
                    "abstract_zh": "物理攻击，包括被动侧信道分析和主动故障注入分析，被认为是对物理加密实现的最大威胁。这些攻击是众所周知的，研究提供了许多专门的对策来保护加密实现免受攻击。然而，过去只提出了有限数量的组合对策，即同时保护实现免受多种攻击的对策。由于日益增加的复杂性和相互影响，设计高效可靠的联合对抗措施需要硬件设计和安全方面的长期专业知识。在正式的安全规范和对手模型的帮助下，自动化验证可以简化开发周期、提高质量并促进健壮的加密实现的开发。在这项工作中，我们修改和完善了组合保护机制的正式安全概念，并特别将其嵌入到硬件实现的上下文中。在此基础上，我们提出了第一个自动验证框架，该框架可以针对组合物理攻击验证硬件电路的物理安全属性。为此，我们进行了几个案例研究来展示我们框架的能力和优势，分析了安全构建模块(gadgets)、从Toffoli门构建的S盒以及ParTI方案。我们第一次揭示了由于相互影响而导致的分析结构中的安全缺陷，强调了将安全验证持续集成到现代设计和开发周期中的重要性。",
                    "title_zh": "VERICA -组合攻击的验证针对同时信息泄漏和篡改的安全性的自动化形式验证"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.285-310",
                    "title": "Single-Trace Side-Channel Attacks on the Toom-Cook: The Case Study of Saber",
                    "authors": "Yanbin Li, Jiajie Zhu, Yuxin Huang, Zhe Liu, Ming Tang",
                    "abstract": "The Toom-Cook method is a well-known strategy for building algorithms to multiply polynomials efficiently. Along with NTT-based polynomial multiplication, Toom-Cook-based or Karatsuba-based polynomial multiplication algorithms still have regained attention since the start of the NIST’s post-quantum standardization procedure. Compared to the comprehensive analysis done for NTT, the leakage characteristics of Toom-Cook have not been discussed. We analyze the vulnerabilities of Toom-Cook in the reference implementation of Saber, a third round finalist of NIST’s post-quantum standardization process. In this work, we present the first single-trace attack based on the soft-analytical side-channel attack (SASCA) targeting the Toom-Cook. The deep learning-based power analysis is combined with SASCA to decrease the number of templates since there are a large number of similar operations in the Toom-Cook. Moreover, we describe the optimized factor graph and improved belief propagation to make the attack more practical. The feasibility of the attack is verified by evaluation experiments. We also discuss the possible countermeasures to prevent the attack.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9821/9326"
                    },
                    "abstract_zh": "Toom-Cook方法是一种众所周知的策略，用于构建高效乘法多项式的算法。随着基于NTT的多项式乘法，基于Toom-Cook或基于Karatsuba的多项式乘法算法自NIST的后量子标准化程序开始以来仍然重新受到关注。与针对NTT所做的综合分析相比，Toom-Cook的泄漏特性尚未讨论。我们分析了NIST后量子标准化进程第三轮决赛选手Saber的参考实现中Toom-Cook的漏洞。在这篇文章中，我们提出了第一个针对Toom-Cook的基于软分析侧信道攻击的单迹攻击。基于深度学习的功率分析与SASCA相结合，以减少模板的数量，因为在Toom-Cook中有大量类似的操作。此外，我们描述了优化的因子图和改进的信念传播，使攻击更具实用性。评估实验验证了攻击的可行性。我们还讨论了防止攻击的可能对策。",
                    "title_zh": "对Toom-Cook的单迹旁道攻击:Saber案例研究"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.311-348",
                    "title": "PROLEAD A Probing-Based Hardware Leakage Detection Tool",
                    "authors": "Nicolai Müller, Amir Moradi",
                    "abstract": ". Even today, Side-Channel Analysis attacks pose a serious threat to the security of cryptographic implementations fabricated with low-power and nano-scale feature technologies. Fortunately, the masking countermeasures oﬀer reliable protection against such attacks based on simple security assumptions. However, the practical application of masking to a cryptographic algorithm is not trivial, and the designer may overlook possible security ﬂaws, especially when masking a complex circuit. Moreover, abstract models like probing security allow formal veriﬁcation tools to evaluate masked implementations. However, this is computationally too expensive when dealing with circuits that are not based on composable gadgets. Unfortunately, using composable gadgets comes at some area overhead. As a result, such tools can only evaluate subcircuits, not their compositions, which can become the Achilles’ heel of such masked implementations. In this work, we apply logic simulations to evaluate the security of masked implementations which are not necessarily based on composable gadgets. We developed PROLEAD , an automated tool analyzing the statistical independence of simulated intermediates probed by a robust probing adversary. Compared to the state of the art, our approach (1) does not require any power model as only the state of a gate-level netlist is simulated, (2) can handle masked full cipher implementations, and (3) can detect ﬂaws related to the combined occurrence of glitches and transitions as well as higher-order multivariate leakages. With PROLEAD , we can evaluate masked implementations that are too complex for existing formal veriﬁcation tools while being in line with the robust probing model. Through PROLEAD , we have detected security ﬂaws in several publicly-available masked implementations, which have been claimed to be robust probing secure. 225 567 simulations. 567 we detect leakage after thousands of simulations. we conclude that the corresponding eﬀect size is higher than 0 . 1 and set ϕ = 0 . 3 to detect only moderate eﬀect sizes. We simulate 25 600 encryptions while β falls under 10 − 5 after around 16 000 simulations. Although we can only detect medium eﬀect sizes reliably, the leakage is visible as the p -value is far above the threshold.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9822/9327"
                    },
                    "abstract_zh": "。即使在今天，旁道分析攻击也对使用低功率和纳米级特征技术制造的密码实现的安全性构成了严重威胁。幸运的是，基于简单的安全假设，掩蔽对策oﬀer针对这种攻击提供了可靠的保护。然而，屏蔽在加密算法中的实际应用并不简单，设计人员可能会忽略可能的安全漏洞，尤其是在屏蔽复杂电路时。此外，探测安全性等抽象模型允许正式验证工具评估屏蔽实施。然而，当处理不是基于可组合小工具的电路时，这在计算上太昂贵了。不幸的是，使用可组合的小工具会带来一些区域开销。因此，这种工具只能评估子电路，而不能评估它们的组成，这可能成为这种屏蔽实现的致命弱点。在这项工作中，我们应用逻辑模拟来评估不一定基于可组合小工具的屏蔽实现的安全性。我们开发了PROLEAD，这是一个自动化工具，用于分析由强大的探测对手探测的模拟中间体的统计独立性。与现有技术相比，我们的方法(1)不需要任何功耗模型，因为只模拟门级网表的状态，(2)可以处理屏蔽的全密码实现，以及(3)可以检测与毛刺和转换以及高阶多元泄漏的组合发生相关的流量。借助PROLEAD，我们可以评估对于现有正式验证工具而言过于复杂的屏蔽实现，同时符合健壮的探测模型。通过PROLEAD，我们在几个公开可用的屏蔽实施中检测到了安全漏洞，据称这些漏洞具有强大的探测安全性。225 567次模拟。经过数千次模拟后，我们发现了渗漏。我们得出结论，相应的eﬀect大小大于0。1并设置ϕ = 0。3只检测中等大小的eﬀect。我们模拟了25 600次加密，而在大约16 000次模拟后，β降至105以下。虽然我们只能可靠地检测中等大小的eﬀect，但是当p值远远高于阈值时，泄漏是可见的。",
                    "title_zh": "提出一种基于探测的硬件泄漏检测工具"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.349-371",
                    "title": "Multi-Parameter Support with NTTs for NTRU and NTRU Prime on Cortex-M4",
                    "authors": "Erdem Alkim, Vincent Hwang, Bo-Yin Yang",
                    "abstract": "We propose NTT implementations with each supporting at least one parameter of NTRU and one parameter of NTRU Prime. Our implementations are based on size-1440, size-1536, and size-1728 convolutions without algebraic assumptions on the target polynomial rings. We also propose several improvements for the NTT computation. Firstly, we introduce dedicated radix-(2, 3) butterflies combining Good–Thomas FFT and vector-radix FFT. In general, there are six dedicated radix-(2, 3) butterflies and they together support implicit permutations. Secondly, for odd prime radices, we show that the multiplications for one output can be replaced with additions/subtractions. We demonstrate the idea for radix-3 and show how to extend it to any odd prime. Our improvement also applies to radix-(2, 3) butterflies. Thirdly, we implement an incomplete version of Good–Thomas FFT for addressing potential code size issues. For NTRU, our polynomial multiplications outperform the state-of-the-art by 2.8%−10.3%. For NTRU Prime, our polynomial multiplications are slower than the state-of-the-art. However, the SotA exploits the specific structure of coefficient rings or polynomial moduli, while our NTT-based multiplications exploit neither and apply across different schemes. This reduces the engineering effort, including testing and verification.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9823/9328"
                    },
                    "abstract_zh": "我们提出NTT实现，每个实现至少支持一个NTRU参数和一个NTRU素数参数。我们的实现基于大小为1440、大小为1536和大小为1728的卷积，而没有对目标多项式环的代数假设。我们还对NTT计算提出了一些改进。首先，我们介绍了结合Good-Thomas FFT和矢量基FFT的专用基-(2，3)蝶形运算。一般来说，有六个专用的基数-(2，3)蝴蝶，它们一起支持隐式置换。其次，对于奇素数，我们证明了一个输出的乘法可以替换为加法/减法。我们演示了基数为3的概念，并展示了如何将其扩展到任何奇数素数。我们的改进也适用于基数-(2，3)的蝴蝶。第三，我们实现了Good–Thomas FFT的不完整版本，以解决潜在的代码大小问题。对于NTRU，我们的多项式乘法比最先进的技术高出2.8%-10.3%。对于NTRU素数，我们的多项式乘法比最先进的要慢。然而，SotA利用了系数环或多项式模的特定结构，而我们基于NTT的乘法两者都没有利用，并且适用于不同的方案。这减少了工程工作，包括测试和验证。",
                    "title_zh": "在Cortex-M4上通过NTTs为NTRU和NTRU Prime提供多参数支持"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.372-396",
                    "title": "Post-Quantum Authenticated Encryption against Chosen-Ciphertext Side-Channel Attacks",
                    "authors": "Melissa Azouaoui, Yulia Kuzovkova, Tobias Schneider, Christine van Vredendaal",
                    "abstract": "Over the last years, the side-channel analysis of Post-Quantum Cryptography (PQC) candidates in the NIST standardization initiative has received increased attention. In particular, it has been shown that some post-quantum Key Encapsulation Mechanisms (KEMs) are vulnerable to Chosen-Ciphertext Side-Channel Attacks (CC-SCA). These powerful attacks target the re-encryption step in the Fujisaki-Okamoto (FO) transform, which is commonly used to achieve CCA security in such schemes. To sufficiently protect PQC KEMs on embedded devices against such a powerful CC-SCA, masking at increasingly higher order is required, which induces a considerable overhead. In this work, we propose to use a conceptually simple construction, the ΕtS KEM, that alleviates the impact of CC-SCA. It uses the Encrypt-then-Sign (EtS) paradigm introduced by Zheng at ISW ’97 and further analyzed by An, Dodis and Rabin at EUROCRYPT ’02, and instantiates a postquantum authenticated KEM in the outsider-security model. While the construction is generic, we apply it to the CRYSTALS-Kyber KEM, relying on the CRYSTALSDilithium and Falcon signature schemes. We show that a CC-SCA-protected EtS KEM version of CRYSTALS-Kyber requires less than 10% of the cycles required for the CC-SCA-protected FO-based KEM, at the cost of additional data/communication overhead. We additionally show that the cost of protecting the EtS KEM against fault injection attacks, necessarily due to the added signature verification, remains negligible compared to the large cost of masking the FO transform at higher orders. Lastly, we discuss relevant embedded use cases for our EtS KEM construction.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9824/9329"
                    },
                    "abstract_zh": "在过去的几年里，NIST标准化倡议中后量子密码术(PQC)候选的旁道分析受到了越来越多的关注。特别是，一些后量子密钥封装机制(KEMs)容易受到选择密文旁路攻击(CC-SCA)。这些强大的攻击目标是藤崎琴音-冈本(FO)变换中的重新加密步骤，该步骤通常用于实现此类方案中的CCA安全性。为了充分保护嵌入式设备上的PQC KEMs免受如此强大的CC-SCA的影响，需要越来越高阶的屏蔽，这导致了相当大的开销。在这项工作中，我们建议使用一个概念上简单的结构，εtS KEM，它可以减轻CC-SCA的影响。该方案使用了郑在97年提出并由An、Dodis和Rabin在EUROCRYPT 02年会议上进一步分析的先加密后签名(EtS)方案，并在局外人安全模型下实现了一个后量子认证的。虽然构造是通用的，但我们依靠CRYSTALSDilithium和Falcon签名方案将其应用于CRYSTALS-Kyber KEM。我们发现，CC-SCA保护的EtS KEM版CRYSTALS-Kyber所需的周期不到CC-SCA保护的基于FO的KEM所需的10%,代价是额外的数据/通信开销。此外，我们还表明，由于增加了签名验证，保护EtS KEM免受故障注入攻击的成本与在更高阶屏蔽FO变换的巨大成本相比，仍然可以忽略不计。最后，我们讨论了EtS KEM建设的相关嵌入式用例。",
                    "title_zh": "抗选择密文旁路攻击的后量子认证加密"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.397-437",
                    "title": "Breaking Masked Implementations of the Clyde-Cipher by Means of Side-Channel Analysis A Report on the CHES Challenge Side-Channel Contest 2020",
                    "authors": "Aron Gohr, Friederike Laus, Werner Schindler",
                    "abstract": "In this paper we present our solution to the CHES Challenge 2020, the task of which it was to break masked hardware respective software implementations of the lightweight cipher Clyde by means of side-channel analysis. We target the secret cipher state after processing of the first S-box layer. Using the provided trace data we obtain a strongly biased posterior distribution for the secret-shared cipher state at the targeted point; this enables us to see exploitable biases even before the secret sharing based masking. These biases on the unshared state can be evaluated one S-box at a time and combined across traces, which enables us to recover likely key hypotheses S-box by S-box.In order to see the shared cipher state, we employ a deep neural network similar to the one used by Gohr, Jacob and Schindler to solve the CHES 2018 AES challenge. We modify their architecture to predict the exact bit sequence of the secret-shared cipher state. We find that convergence of training on this task is unsatisfying with the standard encoding of the shared cipher state and therefore introduce a different encoding of the prediction target, which we call the scattershot encoding. In order to further investigate how exactly the scattershot encoding helps to solve the task at hand, we construct a simple synthetic task where convergence problems very similar to those we observed in our side-channel task appear with the naive target data encoding but disappear with the scattershot encoding.We complete our analysis by showing results that we obtained with a “classical” method (as opposed to an AI-based method), namely the stochastic approach, thatwe generalize for this purpose first to the setting of shared keys. We show that the neural network draws on a much broader set of features, which may partially explain why the neural-network based approach massively outperforms the stochastic approach. On the other hand, the stochastic approach provides insights into properties of the implementation, in particular the observation that the S-boxes behave very different regarding the easiness respective hardness of their prediction.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9825/9330"
                    },
                    "abstract_zh": "在本文中，我们提出了CHES Challenge 2020的解决方案，其任务是通过边信道分析破解轻量级密码Clyde的掩蔽硬件和软件实现。在处理第一个S盒层之后，我们以秘密密码状态为目标。使用所提供的跟踪数据，我们在目标点获得秘密共享密码状态的强有偏后验分布；这使得我们甚至在基于秘密共享的掩蔽之前就能看到可利用的偏见。非共享状态下的这些偏差可以一次一个S盒地进行评估，并跨轨迹进行组合，这使我们能够逐个S盒地恢复可能的关键假设。为了查看共享密码状态，我们采用了类似于Gohr、Jacob和Schindler使用的深度神经网络来解决CHES 2018 AES挑战。我们修改了它们的结构来预测秘密共享密码状态的精确比特序列。我们发现，对于共享密码状态的标准编码，在这个任务上的训练的收敛是不令人满意的，因此引入了预测目标的不同编码，我们称之为散射编码。为了进一步研究散射点编码如何准确地帮助解决手头的任务，我们构建了一个简单的合成任务，其中与我们在侧信道任务中观察到的收敛问题非常相似的收敛问题在原始目标数据编码中出现，但在散射点编码中消失。我们通过展示我们用“经典”方法(与基于人工智能的方法相反)获得的结果来完成我们的分析，即随机方法，我们为此目的首先推广到共享密钥的设置。我们表明，神经网络利用了一组更广泛的特征，这可以部分解释为什么基于神经网络的方法大大优于随机方法。另一方面，随机方法提供了对实现的属性的洞察，特别是观察到S盒在其预测的难易程度方面表现非常不同。",
                    "title_zh": "利用旁道分析破解Clyde密码的伪装实现——2020年CHES挑战旁道竞赛报告"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.438-462",
                    "title": "PreMSat: Preventing Magnetic Saturation Attack on Hall Sensors",
                    "authors": "Anomadarshi Barua, Mohammad Abdullah Al Faruque",
                    "abstract": "Spoofing a passive Hall sensor with fake magnetic fields can inject false data into the downstream of connected systems. Several works have tried to provide a defense against the intentional spoofing to different sensors over the last six years. However, they either only work on active sensors or against externally injected unwanted weak signals (e.g., EMIs, acoustics, ultrasound, etc.), which can only spoof sensor output in its linear region. However, they do not work against a strong magnetic spoofing attack that can drive the passive Hall sensor output in its saturation region. We name this as the saturation attack. In the saturation region, the output gets flattened, and no information can be retrieved, resulting in a denial-of-service attack on the sensor.Our work begins to fill this gap by providing a defense named PreMSat against the saturation attack on passive Hall sensors. The core idea behind PreMSat is that it cangenerate an internal magnetic field having the same strength but in opposite polarity to external magnetic fields injected by an attacker. Therefore, the generated internal magnetic field by PreMSat can nullify the injected external field while preventing: (i) intentional spoofing in the sensor’s linear region, and (ii) saturation attack in the saturation region. PreMSat integrates a low-resistance magnetic path to collect the injected external magnetic fields and utilizes a finely tuned PID controller to nullify the external fields in real-time. PreMSat can prevent the magnetic saturation attack having a strength up to ∼4200 A-t within a frequency range of 0 Hz–30 kHz with low cost (∼$14), whereas the existing works cannot prevent saturation attacks with any strength. Moreover, it works against saturation attacks originating from any type, such as constant, sinusoidal, and pulsating magnetic fields. We did over 300 experiments on ten different industry-used Hall sensors from four different manufacturers to prove the efficacy of PreMSat and found that the correlation coefficient between the signals before the attack and after the attack is greater than 0.94 in every test case. Moreover, we create a prototype of PreMSat and evaluate its performance in a practical system — a grid-tied solar inverter. We find that PreMSat can satisfactorily prevent the saturation attack on passive Hall sensors in real-time.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9827/9331"
                    },
                    "abstract_zh": "用假磁场欺骗无源霍尔传感器会将假数据注入相连系统的下游。在过去的六年中，一些作品试图提供对不同传感器的故意欺骗的防御。然而，它们要么只对有源传感器起作用，要么对抗外部注入的不需要的弱信号(例如，EMIs、声学、超声波等)。)，这只能在其线性区域欺骗传感器输出。然而，它们无法抵御强磁欺骗攻击，这种攻击会驱动无源霍尔传感器在其饱和区域输出。我们称之为饱和攻击。在饱和区域，输出变得平坦，无法检索任何信息，从而导致对传感器的拒绝服务攻击。我们的工作开始填补这一空白，提供了一个名为PreMSat的防御方法来抵御对无源霍尔传感器的饱和攻击。PreMSat背后的核心思想是，它可以产生与攻击者注入的外部磁场强度相同但极性相反的内部磁场。因此，PreMSat产生的内部磁场可以抵消注入的外部磁场，同时防止:(I)传感器线性区域中的故意欺骗，以及(ii)饱和区域中的饱和攻击。PreMSat集成了一个低电阻磁路来收集注入的外部磁场，并利用一个微调PID控制器来实时抵消外部磁场。PreMSat可以在0hz–30k Hz的频率范围内以低成本(14美元)防止强度高达4200 A-t的磁饱和攻击，而现有的作品无法防止任何强度的饱和攻击。此外，它还能抵御来自任何类型的饱和攻击，如恒定、正弦和脉动磁场。我们对来自四家不同制造商的十种不同的工业用霍尔传感器进行了300多次实验，以证明PreMSat的有效性，并发现在每个测试案例中，攻击前和攻击后的信号之间的相关系数都大于0.94。此外，我们制作了一个PreMSat原型，并在一个实际系统——并网太阳能逆变器中评估了它的性能。我们发现PreMSat可以实时有效地防止对无源霍尔传感器的饱和攻击。",
                    "title_zh": "PreMSat:防止霍尔传感器的磁饱和攻击"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.463-489",
                    "title": "Redshift: Manipulating Signal Propagation Delay via Continuous-Wave Lasers",
                    "authors": "Kohei Yamashita, Benjamin Cyr, Kevin Fu, Wayne P. Burleson, Takeshi Sugawara",
                    "abstract": "We propose a new laser injection attack Redshift that manipulates signal propagation delay, allowing for precise control of oscillator frequencies and other behaviors in delay-sensitive circuits. The target circuits have a significant sensitivity to light, and a low-power continuous-wave laser, similar to a laser pointer, is sufficient for the attack. This is in contrast to previous fault injection attacks that use highpowered laser pulses to flip digital bits. This significantly reduces the cost of the attack and extends the range of possible attackers. Moreover, the attack potentially evades sensor-based countermeasures configured for conventional pulse lasers. To demonstrate Redshift, we target ring-oscillator and arbiter PUFs that are used in cryptographic applications. By precisely controlling signal propagation delays within these circuits, an attacker can control the output of a PUF to perform a state-recovery attack and reveal a secret key. We finally discuss the physical causality of the attack and potential countermeasures.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9828/9332"
                    },
                    "abstract_zh": "我们提出了一种新的激光注入攻击红移，它操纵信号传播延迟，允许精确控制振荡器频率和延迟敏感电路中的其他行为。目标电路对光非常敏感，类似激光笔的低功率连续波激光器足以进行攻击。这与以前使用高功率激光脉冲翻转数字位的故障注入攻击形成对比。这大大降低了攻击的成本，并扩大了可能的攻击者的范围。此外，这种攻击可能会避开为传统脉冲激光器配置的基于传感器的对抗措施。为了证明红移，我们以密码应用中使用的环形振荡器和仲裁器puf为目标。通过精确控制这些电路中的信号传播延迟，攻击者可以控制PUF的输出来执行状态恢复攻击并泄露密钥。我们最后讨论攻击的物理因果关系和潜在的对策。",
                    "title_zh": "红移:通过连续波激光操纵信号传播延迟"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.490-526",
                    "title": "BreakMi: Reversing, Exploiting and Fixing Xiaomi Fitness Tracking Ecosystem",
                    "authors": "Marco Casagrande, Eleonora Losiouk, Mauro Conti, Mathias Payer, Daniele Antonioli",
                    "abstract": "Xiaomi is the leading company in the fitness tracking industry. Successful attacks on its fitness tracking ecosystem would result in severe consequences, including the loss of sensitive health and personal data. Despite these relevant risks, we know very little about the security mechanisms adopted by Xiaomi. In this work, we uncover them and show that they are insecure. In particular, Xiaomi protects its fitness tracking ecosystem with custom application-layer protocols spoken over insecure Bluetooth Low-Energy (BLE) connections (ignoring standard BLE security mechanisms already supported by their devices) and TLS connections. We identify severe vulnerabilities affecting such proprietary protocols, including unilateral and replayable authentication. Those issues are critical as they affect all Xiaomi trackers released since 2016 and up-to-date Xiaomi companion apps for Android and iOS. We show in practice how to exploit the identified vulnerabilities by presenting six impactful attacks. Four attacks enable to wirelessly impersonate any Xiaomi fitness tracker and companion app, man-in-the-middle (MitM) them, and eavesdrop on their communication. The other two attacks leverage a malicious Android application to remotely eavesdrop on data from a tracker and impersonate a Xiaomi fitness app. Overall, the attacks have a high impact as they can be used to exfiltrate and inject sensitive data from any Xiaomi tracker and compatible app. We propose five practical and low-overhead countermeasures to mitigate the presented vulnerabilities. Moreover, we present breakmi, a modular toolkit that we developed to automate our reverse-engineering process and attacks. breakmi understands Xiaomi application-layer proprietary protocols, reimplements Xiaomi security mechanisms, and automatically performs our attacks. We demonstrate that our toolkit can be generalized by extending it to be compatible with the Fitbit ecosystem. We will open-source breakmi.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9704/9234"
                    },
                    "abstract_zh": "小米是健身追踪行业的领军企业。对其健身跟踪生态系统的成功攻击将导致严重的后果，包括敏感的健康和个人数据的丢失。尽管存在这些相关风险，但我们对小米采用的安全机制知之甚少。在这部作品中，我们揭露了他们，并表明他们是不安全的。特别是，小米通过不安全的蓝牙低能量(BLE)连接(忽略其设备已经支持的标准BLE安全机制)和TLS连接使用定制的应用层协议来保护其健身跟踪生态系统。我们发现了影响此类专有协议的严重漏洞，包括单向和可重复身份验证。这些问题至关重要，因为它们影响了自2016年以来发布的所有小米追踪器以及最新的小米Android和iOS配套应用。我们在实践中展示了如何通过展示六种有影响力的攻击来利用已识别的漏洞。四种攻击可以无线模拟任何小米健身追踪器和配套应用程序，中间人(MitM)他们，并窃听他们的通信。另外两种攻击利用恶意的Android应用程序远程窃听追踪器的数据，并冒充小米健身应用程序。总体而言，这些攻击具有很高的影响力，因为它们可以用来从任何小米追踪器和兼容的应用程序中渗透和注入敏感数据。我们提出了五种实用且低开销的对策来减轻这些漏洞。此外，我们还介绍了breakmi，这是一个模块化的工具包，我们开发它是为了自动化我们的逆向工程过程和攻击。breakmi理解小米应用层专有协议，重新实现小米安全机制，自动执行我们的攻击。我们证明了我们的工具包可以通过扩展来与Fitbit生态系统兼容。我们将开源breakmi。",
                    "title_zh": "BreakMi:反转、开拓、修复小米健身追踪生态系统"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.527-552",
                    "title": "ECDSA White-Box Implementations: Attacks and Designs from CHES 2021 Challenge",
                    "authors": "Guillaume Barbu, Ward Beullens, Emmanuelle Dottax, Christophe Giraud, Agathe Houzelot, Chaoyun Li, Mohammad Mahzoun, Adrián Ranea, Jianrui Xie",
                    "abstract": "Despite the growing demand for software implementations of ECDSA secure against attackers with full control of the execution environment, scientific literature on ECDSA white-box design is scarce. The CHES 2021 WhibOx contest was thus held to assess the state-of-the-art and encourage relevant practical research, inviting developers to submit ECDSA white-box implementations and attackers to break the corresponding submissions.In this work, attackers (team TheRealIdefix) and designers (team zerokey) join to describe several attack techniques and designs used during this contest. We explain the methods used by the team TheRealIdefix, which broke the most challenges, and we show the efficiency of each of these methods against all the submitted implementations. Moreover, we describe the designs of the two winning challenges submitted by the team zerokey; these designs represent the ECDSA signature algorithm by a sequence of systems of low-degree equations, which are obfuscated with affine encodings and extra random variables and equations.The WhibOx contest has shown that securing ECDSA in the white-box model is an open and challenging problem, as no implementation survived more than two days. In this context, our designs provide a starting methodology for further research, and our attacks highlight the weak points future work should address.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9830/9334"
                    },
                    "abstract_zh": "尽管对ECDSA安全的软件实现的需求不断增长，但对ECDSA白盒设计的科学文献很少。因此举办了CHES 2021 WhibOx竞赛，以评估最先进的技术并鼓励相关的实践研究，邀请开发者提交ECDSA白盒实现，邀请攻击者破解相应的提交内容。在这部作品中，攻击者(team TheRealIdefix)和设计者(team zerokey)一起描述了这场比赛中使用的几种攻击技术和设计。我们解释了TheRealIdefix团队使用的方法，这些方法打破了大多数挑战，我们还展示了这些方法中的每一种方法相对于所有提交的实现的效率。此外，我们描述了由团队zerokey提交的两个获胜挑战的设计；这些设计通过一系列低次方程系统来表示ECDSA签名算法，这些低次方程系统用仿射编码和额外的随机变量和方程来混淆。WhibOx竞赛表明，在白盒模型中保护ECDSA是一个开放的、具有挑战性的问题，因为没有一个实现能存活超过两天。在这种情况下，我们的设计为进一步的研究提供了一个开始的方法，我们的攻击突出了未来工作应该解决的弱点。",
                    "title_zh": "ECDSA白盒实现:来自CHES 2021挑战的攻击和设计"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.553-588",
                    "title": "Bitslicing Arithmetic/Boolean Masking Conversions for Fun and Profit with Application to Lattice-Based KEMs",
                    "authors": "Olivier Bronchain, Gaëtan Cassiers",
                    "abstract": "The performance of higher-order masked implementations of lattice-based based key encapsulation mechanisms (KEM) is currently limited by the costly conversions between arithmetic and Boolean masking. While bitslicing has been shown to strongly speed up masked implementations of symmetric primitives, its use in arithmetic-to-Boolean and Boolean-to-arithmetic masking conversion gadgets has never been thoroughly investigated. In this paper, we first show that bitslicing can indeed accelerate existing conversion gadgets. We then optimize these gadgets, exploiting the degrees of freedom offered by bitsliced implementations. As a result, we introduce new arbitrary-order Boolean masked addition, arithmetic-to-Boolean and Boolean-to-arithmetic masking conversion gadgets, each in two variants: modulo 2k and modulo p (for any integers k and p). Practically, our new gadgets achieve a speedup of up to 25x over the state of the art. Turning to the KEM application, we develop the first open-source embedded (Cortex-M4) implementations of Kyber768 and Saber masked at arbitrary order. The implementations based on the new bitsliced gadgets achieve a speedup of 1.8x for Kyber and 3x for Saber, compared to the implementation based on state-of-the-art gadgets. The bottleneck of the bitslice implementations is the masked Keccak-f[1600] permutation.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9831/9335"
                    },
                    "abstract_zh": "基于格的密钥封装机制(KEM)的高阶屏蔽实现的性能目前受到算术和布尔屏蔽之间的昂贵转换的限制。虽然位切片已被证明能极大地加速对称原语的屏蔽实现，但它在算术到布尔和布尔到算术屏蔽转换小工具中的使用从未被彻底研究过。在本文中，我们首先表明位切片确实可以加速现有的转换小工具。然后，我们优化这些小工具，利用位片实现提供的自由度。因此，我们引入了新的任意阶布尔屏蔽加法、算术到布尔和布尔到算术屏蔽转换工具，每个工具都有两种变体:模2k和模p(对于任何整数k和p)。实际上，我们的新设备实现了最高25倍的速度提升。转向KEM应用，我们开发了第一个开源嵌入式(Cortex-M4)kyber 768和Saber任意顺序屏蔽的实现。与基于最先进的小工具的实现相比，基于新的位切片小工具的实现实现了Kyber的1.8倍加速和Saber的3倍加速。位片实现的瓶颈是屏蔽的Keccak-f[1600]置换。",
                    "title_zh": "有趣和有益的位切片算术/布尔掩蔽转换及其在基于格的KEMs中的应用"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.589-613",
                    "title": "A Power to Pulse Width Modulation Sensor for Remote Power Analysis Attacks",
                    "authors": "Brian Udugama, Darshana Jayasinghe, Hassaan Saadat, Aleksandar Ignjatovic, Sri Parameswaran",
                    "abstract": "Field-programmable gate arrays (FPGAs) deployed on commercial cloud services are increasingly gaining popularity due to the cost and compute benefits offered by them. Recent studies have discovered security threats than can be launched remotely on FPGAs that share the logic fabric between trusted and untrusted parties, posing a danger to designs deployed on cloud FPGAs. With remote power analysis (RPA) attacks, an attacker aims to deduce secret information present on a remote FPGA by deploying an on-chip sensor on the FPGA logic fabric. Information captured with the on-chip sensor is transferred off the chip for analysis and existing on-chip sensors demand a significant amount of bandwidth for this task as a result of their wider output bit width. However, attackers are often left with the only option of using a covert communication channel and the bandwidth of such channels is generally limited. This paper proposes a novel area-efficient on-chip power sensor named PPWM that integrates a logic design outputting a pulse whose width is modulated by the power consumption of the FPGA. This pulse is used to clear a flip-flop selectively and asynchronously, and the single-bit output of the flip-flop is used to perform an RPA attack. This paper demonstrates the possibility of successfully recovering a 128-bit Advanced Encryption Standard (AES) key within 16,000 power traces while consuming just 25% of the bandwidth when compared to the state of the art. Moreover, this paper assesses the threat posed by the proposed PPWM to remote FPGAs including those that are deployed on cloud services.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9832/9336"
                    },
                    "abstract_zh": "部署在商业云服务上的现场可编程门阵列(FPGAs)由于其提供的成本和计算优势而越来越受欢迎。最近的研究发现，在可信方和不可信方之间共享逻辑结构的FPGA上可能存在远程启动的安全威胁，对部署在云FPGA上的设计构成威胁。在远程功耗分析(RPA)攻击中，攻击者旨在通过在FPGA逻辑结构上部署片上传感器来推断远程FPGA上存在的秘密信息。利用片上传感器捕获的信息被传送出芯片以供分析，并且现有的片上传感器由于其较宽的输出位宽而需要大量的带宽来完成该任务。然而，攻击者通常只能选择使用隐蔽通信信道，并且这种信道的带宽通常是有限的。提出了一种新的面积有效的片上功率传感器，名为PPWM，它集成了一个逻辑设计，输出一个脉冲，其宽度由FPGA的功耗调制。该脉冲用于选择性地异步清除触发器，触发器的单位输出用于执行RPA攻击。本文展示了在16，000次电源跟踪内成功恢复128位高级加密标准(AES)密钥的可能性，而与现有技术相比，仅消耗25%的带宽。此外，本文还评估了提议的PPWM对远程FPGAss(包括部署在云服务上的FPGA)造成的威胁。",
                    "title_zh": "用于远程功率分析攻击的功率到脉宽调制传感器"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.614-636",
                    "title": "Improved Plantard Arithmetic for Lattice-based Cryptography",
                    "authors": "Junhao Huang, Jipeng Zhang, Haosong Zhao, Zhe Liu, Ray C. C. Cheung, Çetin Kaya Koç, Donglong Chen",
                    "abstract": "This paper presents an improved Plantard’s modular arithmetic (Plantard arithmetic) tailored for Lattice-Based Cryptography (LBC). Based on the improved Plantard arithmetic, we present faster implementations of two LBC schemes, Kyber and NTTRU, running on Cortex-M4. The intrinsic advantage of Plantard arithmetic is that one multiplication can be saved from the modular multiplication of a constant. However, the original Plantard arithmetic is not very practical in LBC schemes because of the limitation on the unsigned input range. In this paper, we improve the Plantard arithmetic and customize it for the existing LBC schemes with theoretical proof. The improved Plantard arithmetic not only inherits its aforementioned advantage but also accepts signed inputs, produces signed output, and enlarges its input range compared with the original design. Moreover, compared with the state-of-the-art Montgomery arithmetic, the improved Plantard arithmetic has a larger input range and smaller output range, which allows better lazy reduction strategies during the NTT/INTT implementation in current LBC schemes. All these merits make it possible to replace the Montgomery arithmetic with the improved Plantard arithmetic in LBC schemes on some platforms. After applying this novel method to Kyber and NTTRU schemes using 16-bit NTT on Cortex-M4 devices, we show that the proposed design outperforms the known fastest implementation that uses Montgomery and Barrett arithmetic. Specifically, compared with the state-of-the-art Kyber implementation, applying the improved Plantard arithmetic in Kyber results in a speedup of 25.02% and 18.56% for NTT and INTT, respectively. Compared with the reference implementation of NTTRU, our NTT and INTT achieve speedup by 83.21% and 78.64%, respectively. As for the LBC KEM schemes, we set new speed records for Kyber and NTTRU running on Cortex-M4.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9833/9337"
                    },
                    "abstract_zh": "本文提出了一种改进的Plantard模运算(Plantard算法),它是为基于格的密码学(LBC)而设计的。基于改进的Plantard算法，我们提出了两种LBC方案，Kyber和NTTRU，在Cortex-M4上的快速实现。Plantard算法的内在优势是可以从常数的模乘中节省一次乘法。然而，由于对无符号输入范围的限制，原始Plantard算法在LBC方案中不太实用。本文对Plantard算法进行了改进，并从理论上证明了它适用于现有的LBC方案。改进的Plantard算法不仅继承了它的上述优点，而且与原设计相比，还接受有符号输入，产生有符号输出，并扩大了输入范围。此外，与最先进的Montgomery算法相比，改进的Plantard算法具有更大的输入范围和更小的输出范围，这允许在当前LBC方案中的NTT/INTT实现期间更好的懒惰减少策略。这些优点使得在某些平台上用改进的Plantard算法代替Montgomery算法成为可能。在Cortex-M4器件上使用16位NTT将这种新方法应用于Kyber和NTTRU方案后，我们发现所提出的设计优于使用Montgomery和Barrett算法的已知最快实现。具体来说，与最先进的Kyber实现相比，在Kyber中应用改进的Plantard算法，NTT和INTT的加速分别为25.02%和18.56%。与NTTRU的参考实现相比，NTT和INTT分别实现了83.21%和78.64%的加速比。至于LBC KEM方案，我们为在Cortex-M4上运行的Kyber和NTTRU创造了新的速度记录。",
                    "title_zh": "格基密码的改进Plantard算法"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.637-660",
                    "title": "Roulette: A Diverse Family of Feasible Fault Attacks on Masked Kyber",
                    "authors": "Jeroen Delvaux",
                    "abstract": "At Indocrypt 2021, Hermelink, Pessl, and Pöppelmann presented a fault attack against Kyber in which a system of linear inequalities over the private key is generated and solved. The attack requires a laser and is, understandably, demonstrated with simulations—not actual equipment. We facilitate and diversify the attack in four ways, thereby admitting cheaper and more forgiving fault-injection setups. Firstly, the attack surface is enlarged: originally, the two input operands of the ciphertext comparison are covered, and we additionally cover re-encryption modules such as binomial sampling and butterflies in the last layer of the inverse numbertheoretic transform (INTT). This extra surface also allows an attacker to bypass the custom countermeasure that was proposed in the Indocrypt paper. Secondly, the fault model is relaxed: originally, precise bit flips are required, and we additionally support set-to-0 faults, random faults, arbitrary bit flips, and instruction skips. Thirdly, masking and blinding methods that randomize intermediate variables kindly help our attack, whereas the IndoCrypt attack is like most other fault attacks either hindered or unaltered by countermeasures against passive side-channel analysis (SCA). Randomization helps because we randomly fault intermediate prime-field elements until a desired set of values is hit. If these prime-field elements are represented on a circle, which is a common visualization, our attack is analogous to spinning a roulette wheel until the ball lands in a desired set of pockets. Hence, the nickname. Fourthly, we accelerate and improve the error tolerance of solving the system of linear inequalities: run times of roughly 100 minutes are reduced to roughly one minute, and inequality error rates of roughly 1% are relaxed to roughly 25%. Benefiting from the four advances above, we use a reasonably priced ChipWhisperer® board to break a masked implementation of Kyber running on an ARM Cortex-M4 through clock glitching.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9835/9338"
                    },
                    "abstract_zh": "在Indocrypt 2021上，Hermelink、Pessl和Pö ppelmann提出了针对Kyber的故障攻击，其中生成并解决了私钥上的线性不等式系统。这种攻击需要激光，可以理解的是，它是通过模拟来演示的——而不是实际的设备。我们以四种方式促进和多样化攻击，从而允许更便宜和更宽容的故障注入设置。首先，攻击面被扩大:最初，密文比较的两个输入操作数被覆盖，并且我们在逆数论变换(INTT)的最后一层中额外覆盖了重新加密模块，例如二项式采样和蝴蝶。这个额外的表面还允许攻击者绕过Indocrypt论文中提出的自定义对策。其次，错误模型是宽松的:最初，需要精确的位翻转，并且我们额外支持置0错误、随机错误、任意位翻转和指令跳过。第三，随机化中间变量的掩蔽和致盲方法有助于我们的攻击，而IndoCrypt攻击就像大多数其他故障攻击一样，要么受到被动侧信道分析(SCA)对策的阻碍，要么没有改变。随机化是有帮助的，因为我们随机地将中间素域元素出错，直到找到一组期望的值。如果这些素场元素被表示在一个圆上，这是一种常见的可视化，我们的攻击类似于旋转轮盘赌，直到球落在所需的一组袋中。因此有了这个绰号。第四，我们加速并提高了求解线性不等式组的容错能力:大约100分钟的运行时间减少到大约1分钟，大约1%的不等式错误率降低到大约25%。受益于上述四项进步，我们使用价格合理的ChipWhisperer板，通过时钟故障来破解在ARM Cortex-M4上运行的Kyber的掩蔽实现。",
                    "title_zh": "轮盘赌:对蒙面凯伯的多种可行故障攻击"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.661-692",
                    "title": "SoK: Fully Homomorphic Encryption over the [Discretized] Torus",
                    "authors": "Marc Joye",
                    "abstract": "First posed as a challenge in 1978 by Rivest et al., fully homomorphic encryption—the ability to evaluate any function over encrypted data—was only solved in 2009 in a breakthrough result by Gentry (Commun. ACM, 2010). After a decade of intense research, practical solutions have emerged and are being pushed for standardization.This paper explains the inner-workings of TFHE, a torus-based fully homomorphic encryption scheme. More exactly, it describes its implementation on a discretized version of the torus. It also explains in detail the technique of the programmable bootstrapping. Numerous examples are provided to illustrate the various concepts and definitions.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9836/9339"
                    },
                    "abstract_zh": "Rivest等人在1978年首次提出挑战，全同态加密(对加密数据评估任何函数的能力)直到2009年才在Gentry (Commun)的突破性成果中得到解决。美国计算机学会，2010年)。经过十年的紧张研究，实用的解决方案已经出现，并正在推动标准化。本文解释了TFHE的内部工作原理，这是一种基于环面的全同态加密方案。更确切地说，它描述了它在离散化的环面上的实现。并详细说明了可编程自举技术。提供了许多例子来说明各种概念和定义。",
                    "title_zh": "SoK :[离散化]环面上的全同态加密"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.693-717",
                    "title": "Riding the Waves Towards Generic Single-Cycle Masking in Hardware",
                    "authors": "Rishub Nagpal, Barbara Gigerl, Robert Primas, Stefan Mangard",
                    "abstract": "Research on the design of masked cryptographic hardware circuits in the past has mostly focused on reducing area and randomness requirements. However, many embedded devices like smart cards and IoT nodes also need to meet certain performance criteria, which is why the latency of masked hardware circuits also represents an important metric for many practical applications.The root cause of latency in masked hardware circuits is the need for additional register stages that synchronize the propagation of shares. Otherwise, glitches would violate the basic assumptions of the used masking scheme. This issue can be addressed to some extent, e.g., by using lightweight cryptographic algorithms with low-degree Sboxes, however, many applications still require the usage of schemes with higher-degree S-boxes like AES. Several recent works have already proposed solutions that help reduce this latency yet they either come with noticeably increased area/randomness requirements, limitations on masking orders, or specific assumptions on the general architecture of the crypto core.In this work, we introduce a generic and efficient method for designing single-cycle glitch-resistant (higher-order) masked hardware of cryptographic S-boxes. We refer to this technique as (generic) Self-Synchronized Masking (“SESYM”). The main idea of our approach is to replace register stages with a partial dual-rail encoding of masked signals that ensures synchronization within the circuit. More concretely, we show that WDDL gates and Muller C-elements can be used in combination with standard masking schemes to design single-cycle S-box circuits that, especially in case of higher-degree S-boxes, have noticeably lower requirements in terms of area and online randomness. We apply our method to DOM-based S-boxes of Ascon and AES and compare the resulting circuits to existing latency optimized circuits based on TI, GLM, and LMDPL. The latency of all three designs is reduced to single-cycle operation and are dth-order secure. Compared to GLM-masked Ascon, our approach comes with a 6.4 times reduction in online randomness for all protection orders. Compared to 1st-order LMDPL-masked AES, our approach achieves comparable results, while it is more generic, amongst others, by also supporting higher-order designs. We also underline the practical protection of our constructions against power analysis attacks via empirical and formal verification approaches.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9837/9340"
                    },
                    "abstract_zh": "过去对屏蔽密码硬件电路设计的研究主要集中在减少面积和随机性要求上。然而，许多嵌入式设备，如智能卡和物联网节点，也需要满足某些性能标准，这就是为什么屏蔽硬件电路的延迟也是许多实际应用的重要指标。屏蔽硬件电路中延迟的根本原因是需要额外的寄存器级来同步份额的传播。否则，毛刺将违反所用掩蔽方案的基本假设。这个问题可以在某种程度上得到解决，例如，通过使用具有低级S盒的轻量级加密算法，然而，许多应用仍然需要使用具有高级S盒的方案，如AES。最近的几项工作已经提出了有助于减少这种延迟的解决方案，但是它们或者带来了明显增加的面积/随机性要求，对屏蔽顺序的限制，或者对加密核心的一般架构的特定假设。在本文中，我们介绍了一种通用有效的方法来设计密码S盒的单周期抗毛刺(高阶)屏蔽硬件。我们将这种技术称为(通用)自同步掩蔽(“SESYM”)。我们方法的主要思想是用屏蔽信号的部分双轨编码取代寄存器级，以确保电路内的同步。更具体地说，我们表明WDDL门和Muller C元件可以与标准屏蔽方案结合使用，以设计单周期S盒电路，特别是在较高程度S盒的情况下，在面积和在线随机性方面具有明显较低的要求。我们将我们的方法应用于Ascon和AES的基于DOM的S盒，并将结果电路与基于TI、GLM和LMDPL的现有延迟优化电路进行比较。所有三种设计的延迟都减少到单周期操作，并且是dth级安全的。与GLM屏蔽的Ascon相比，我们的方法将所有保护令的在线随机性降低了6.4倍。与一阶LMDPL屏蔽AES相比，我们的方法获得了相当的结果，同时它还支持更高阶的设计，因此更加通用。我们还强调了通过经验的和正式的验证方法，我们的结构对功耗分析攻击的实际保护。",
                    "title_zh": "乘风破浪走向硬件通用单周期屏蔽"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.718-750",
                    "title": "Verified NTT Multiplications for NISTPQC KEM Lattice Finalists: Kyber, SABER, and NTRU",
                    "authors": "Vincent Hwang, Jiaxiang Liu, Gregor Seiler, Xiaomu Shi, Ming-Hsien Tsai, Bow-Yaw Wang, Bo-Yin Yang",
                    "abstract": "Postquantum cryptography requires a different set of arithmetic routines from traditional public-key cryptography such as elliptic curves. In particular, in each of the lattice-based NISTPQC Key Establishment finalists, every state-ofthe-art optimized implementation for lattice-based schemes still in the NISTPQC round 3 currently uses a different complex multiplication based on the Number Theoretic Transform. We verify the NTT-based multiplications used in NTRU, Kyber, and SABER for both the AVX2 implementation for Intel CPUs and for the pqm4 implementation for the ARM Cortex M4 using the tool CryptoLine. e extended CryptoLine and as a result are able to verify that in six instances multiplications are correct including range properties.We demonstrate the feasibility for a programmer to verify his or her high-speed assembly code for PQC, as well as to verify someone else’s high-speed PQC software in assembly code, with some cooperation from the programmer.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9838/9341"
                    },
                    "abstract_zh": "后量子密码需要一组不同于传统公钥密码(如椭圆曲线)的算术例程。特别是，在每个基于格的NISTPQC密钥建立决赛中，仍然在NISTPQC第三轮中的基于格的方案的每个最先进的优化实现目前都使用基于数论变换的不同复数乘法。我们使用CryptoLine工具验证了NTRU、凯伯和赛博在英特尔CPU av x2实施和ARM Cortex M4 pqm 4实施中使用的基于NTT的乘法。e扩展的CryptoLine，并因此能够在六个实例中验证乘法是正确的，包括范围属性。我们演示了程序员验证他或她的PQC高速汇编代码的可行性，以及在程序员的配合下，用汇编代码验证其他人的高速PQC软件的可行性。",
                    "title_zh": "验证NISTPQC KEM晶格决赛选手的NTT乘法:凯伯，赛博和NTRU"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.751-773",
                    "title": "SoC Root Canal! Root Cause Analysis of Power Side-Channel Leakage in System-on-Chip Designs",
                    "authors": "Pantea Kiaei, Patrick Schaumont",
                    "abstract": "Finding the root cause of power-based side-channel leakage becomes harder when multiple layers of design abstraction are involved. While side-channel leakage originates in processor hardware, the dangerous consequences may only become apparent in the cryptographic software that runs on the processor. This contribution presents RootCanal, a methodology to explain the origin of side-channel leakage in a software program in terms of the underlying micro-architecture and system architecture. We simulate the hardware power consumption at the gate level and perform a non-specific test to identify the logic gates that contribute most sidechannel leakage. Then, we back-annotate those findings to the related activities in the software. The resulting analysis can automatically point out non-trivial causes of side-channel leakages. To illustrate RootCanal’s capabilities, we discuss a collection of case studies.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9839/9342"
                    },
                    "abstract_zh": "当涉及多层设计抽象时，找到基于功率的侧通道泄漏的根本原因变得更加困难。虽然侧信道泄漏源于处理器硬件，但危险的后果只有在处理器上运行的加密软件中才变得明显。本文介绍了RootCanal，这是一种从底层微体系结构和系统体系结构的角度来解释软件程序中旁道泄漏起源的方法。我们在门级模拟硬件功耗，并执行非特定测试，以确定造成最大侧通道泄漏的逻辑门。然后，我们将这些发现反向注释到软件中的相关活动。由此产生的分析可以自动指出侧通道泄漏的重要原因。为了说明RootCanal的能力，我们讨论了一组案例研究。",
                    "title_zh": "足球根管！片上系统设计中电源侧通道泄漏的根本原因分析"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.774-799",
                    "title": "Side-Channel Expectation-Maximization Attacks",
                    "authors": "Julien Béguinot, Wei Cheng, Sylvain Guilley, Olivier Rioul",
                    "abstract": "Block ciphers are protected against side-channel attacks by masking. On one hand, when the leakage model is unknown, second-order correlation attacks are typically used. On the other hand, when the leakage model can be profiled, template attacks are prescribed. But what if the profiled model does not exactly match that of the attacked device?One solution consists in regressing on-the-fly the scaling parameters from the model. In this paper, we leverage an Expectation-Maximization (EM) algorithm to implement such an attack. The resulting unprofiled EM attack, termed U-EM, is shown to be both efficient (in terms of number of traces) and effective (computationally speaking). Based on synthetic and real traces, we introduce variants of our U-EM attack to optimize its performance, depending on trade-offs between model complexity and epistemic noise. We show that the approach is flexible, in that it can easily be adapted to refinements such as different points of interest and number of parameters in the leakage model.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9840/9343"
                    },
                    "abstract_zh": "分组密码通过屏蔽来防止旁路攻击。一方面，当泄漏模型未知时，通常使用二阶相关攻击。另一方面，当泄漏模型可以被剖析时，模板攻击是规定的。但是，如果被分析的型号与被攻击设备的型号不完全匹配，该怎么办呢？一种解决方案在于从模型中即时回归缩放参数。在本文中，我们利用期望最大化(EM)算法来实现这种攻击。由此产生的不完整的EM攻击，称为U-EM，被证明是高效的(就迹线数量而言)和有效的(就计算而言)。基于合成和真实的痕迹，我们引入了U-EM攻击的变体来优化其性能，这取决于模型复杂性和认知噪声之间的权衡。我们证明了这种方法的灵活性，因为它可以很容易地适应细化，如不同的兴趣点和泄漏模型中的参数数量。",
                    "title_zh": "旁路期望最大化攻击"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.800-827",
                    "title": "A Key-Recovery Side-Channel Attack on Classic McEliece Implementations",
                    "authors": "Qian Guo, Andreas Johansson, Thomas Johansson",
                    "abstract": "The NIST standardization process for post-quantum cryptography has been drawing the attention of researchers to the submitted candidates. One direction of research consists in implementing those candidates on embedded systems and that exposes them to physical attacks in return. The Classic McEliece cryptosystem, which is among the four finalists of round 3 in the Key Encapsulation Mechanism category, was recently targeted by a laser fault injection attack leading to message recovery. Regrettably, the attack setting is very restrictive. Indeed, it does not tolerate errors in the faulty syndrome. Moreover, it depends on the very strong attacker model of laser fault injection, and is not applicable to optimised implementations of the algorithm that make optimal usage of the machine words capacity. In this article, we propose a change of attack angle and perform a message-recovery attack that relies on side-channel information only. We improve on the previously published work in several key aspects. First, we show that side-channel information is sufficient to obtain a faulty syndrome in N, as required by the attack. This is done by leveraging classic machine learning techniques that recover the Hamming weight information very accurately. Second, we put forward a computationally-efficient method, based on a simple dot product, to recover the message from the, possibly noisy, syndrome in N. We show that this new method, which additionally leverages existing information-set decoding algorithms from coding theory, is very robust to noise. Finally, we present a countermeasure against the proposed attack.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "后量子密码术的NIST标准化过程已经将研究人员的注意力吸引到提交的候选者上。研究的一个方向是在嵌入式系统上实现这些候选对象，这反过来会使它们暴露在物理攻击之下。经典的McEliece密码系统是第三轮密钥封装机制类别的四个决赛选手之一，最近成为导致消息恢复的激光故障注入攻击的目标。遗憾的是，攻击设定限制非常多。事实上，它不容许错误综合征中的错误。此外，它依赖于激光器故障注入的非常强的攻击者模型，并且不适用于优化利用机器字容量的算法的优化实现。在这篇文章中，我们提出了一个攻击角度的变化，并执行一个消息恢复攻击，只依赖于边信道信息。我们在几个关键方面改进了以前发表的工作。首先，我们表明侧信道信息足以获得N中的错误校正子，这是攻击所要求的。这是通过利用经典的机器学习技术来实现的，该技术可以非常准确地恢复汉明重量信息。其次，我们提出了一种基于简单点积的计算高效的方法，以从n中可能有噪声的校正子中恢复消息。我们表明，这种新方法额外利用了编码理论中现有的信息集解码算法，对噪声非常鲁棒。最后，我们提出了一个对抗攻击的对策。",
                    "title_zh": "对经典McEliece实现的密钥恢复旁路攻击"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.828-861",
                    "title": "Exploring Feature Selection Scenarios for Deep Learning-based Side-channel Analysis",
                    "authors": "Guilherme Perin, Lichao Wu, Stjepan Picek",
                    "abstract": "One of the main promoted advantages of deep learning in profiling sidechannel analysis is the possibility of skipping the feature engineering process. Despite that, most recent publications consider feature selection as the attacked interval from the side-channel measurements is pre-selected. This is similar to the worst-case security assumptions in security evaluations when the random secret shares (e.g., mask shares) are known during the profiling phase: an evaluator can identify points ofinterest locations and efficiently trim the trace interval. To broadly understand how feature selection impacts the performance of deep learning-based profiling attacks, this paper investigates three different feature selection scenarios that could be realistically used in practical security evaluations. The scenarios range from the minimum possible number of features (worst-case security assumptions) to the whole available traces. Our results emphasize that deep neural networks as profiling models show successful key recovery independently of explored feature selection scenarios against first-order masked software implementations of AES-128. First, we show that feature selection with the worst-case security assumptions results in optimal profiling models that are highly dependent on the number of features and signal-to-noise ratio levels. Second, we demonstrate that attacking raw side-channel measurements with small deep neural networks also provides optimal models, that shortens the gap between worst-case security evaluations and online (realistic) profiling attacks. In all explored feature selection scenarios, the hyperparameter search always indicates a successful model with up to eight hidden layers for MLPs and CNNs, suggesting that complex models are not required for the considered datasets. Our results demonstrate the key recovery with less than ten attack traces for all datasets for at least one of the feature selection scenarios. Additionally, in several cases, we can recover the target key with a single attack trace.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9842/9345"
                    },
                    "abstract_zh": "深度学习在侧写侧信道分析中的主要提升优势之一是跳过特征工程过程的可能性。尽管如此，大多数最近的出版物认为特征选择是预先选择来自旁道测量的受攻击区间。这类似于在剖析阶段已知随机秘密份额(例如，掩码份额)时安全评估中的最坏情况安全假设:评估者可以识别感兴趣位置的点，并有效地修整跟踪间隔。为了广泛理解特征选择如何影响基于深度学习的特征分析攻击的性能，本文研究了三种不同的特征选择场景，这些场景可以在实际的安全评估中实际使用。场景的范围从最小可能数量的特征(最坏情况的安全假设)到全部可用的轨迹。我们的结果强调，作为剖析模型的深度神经网络显示了成功的密钥恢复，而不依赖于针对AES-128的一阶屏蔽软件实现所探索的特征选择场景。首先，我们表明，最差情况下的安全假设的特征选择导致最佳的剖析模型，它高度依赖于特征的数量和信噪比水平。其次，我们证明了用小型深度神经网络攻击原始侧信道测量也提供了最佳模型，这缩短了最坏情况安全评估和在线(现实)剖析攻击之间的差距。在所有探索的特征选择场景中，超参数搜索总是指示MLP和CNN具有多达八个隐藏层的成功模型，这表明所考虑的数据集不需要复杂的模型。我们的结果表明，对于至少一个特征选择场景，所有数据集的密钥恢复少于10个攻击轨迹。此外，在一些情况下，我们可以通过单个攻击跟踪来恢复目标密钥。",
                    "title_zh": "探索基于深度学习的旁路分析的特征选择场景"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.862-885",
                    "title": "On the application of Two-Photon Absorption for Laser Fault Injection attacks Pushing the physical boundaries for Laser-based Fault Injection",
                    "authors": "Bodo Selmke, Maximilian Pollanka, Andreas Duensing, Emanuele Strieder, Hayden Wen, Michael Mittermair, Reinhard Kienberger, Georg Sigl",
                    "abstract": "Laser Fault Injection (LFI) is considered to be the most powerful semiinvasive fault injection method for implementation attacks on security devices. In this work we discuss for the first time the application of the nonlinear Two-Photon Absorption (TPA) effect for the purpose of LFI. Though TPA is an established technique in other areas, e.g. fluorescence microscopy, so far it did not receive any attention in the field of physical attack methods on integrated circuits. We show that TPA has several superior properties over the regular linear LFI method. The TPA effect allows to work on non-thinned devices without increasing the induced energy and hence the stress on the device. In contrast to regular LFI, the nonlinearity of the TPA effect leads to increased precision due to the steeper descent in intensity and also a vertically restricted photoelectric effect. By practical experiments, we demonstrate the general applicability of the method for a specific device and that unlike a regular LFI setup, TPA-LFI is capable to inject faults without triggering a latch-up effect. In addition we discuss the possible implications of TPA-LFI on various sensor-based countermeasures.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9843/9346"
                    },
                    "abstract_zh": "激光故障注入(LFI)被认为是对安全设备实施攻击的最强大的半侵入式故障注入方法。在这篇文章中，我们首次讨论了非线性双光子吸收(TPA)效应在LFI中的应用。虽然TPA在其它领域，例如荧光显微术中是一种成熟的技术，但到目前为止，它在集成电路的物理攻击方法领域中没有受到任何关注。我们证明了TPA比常规的线性LFI方法有几个优越的性质。TPA效应允许在未减薄的器件上工作，而不会增加感应能量，因此不会增加器件上的应力。与常规LFI相比，TPA效应的非线性导致精度提高，这是因为强度下降更陡，并且还有垂直受限的光电效应。通过实际实验，我们证明了该方法对于特定设备的普遍适用性，并且与常规的LFI设置不同，TPA-LFI能够注入故障而不会触发闩锁效应。此外，我们讨论了TPA-LFI对各种基于传感器的对抗的可能影响。",
                    "title_zh": "双光子吸收在激光故障注入攻击中的应用推动了基于激光的故障注入的物理边界"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2022.i4.886-905",
                    "title": "GE vs GM: Efficient side-channel security evaluations on full cryptographic keys",
                    "authors": "Anca Radulescu, Pantelimon George Popescu, Marios O. Choudary",
                    "abstract": "Security evaluations for full cryptographic keys is a very important research topic since the past decade. An efficient rank estimation algorithm was proposed at FSE 2015 to approximate the empirical guessing entropy remaining after a side-channel attack on a full AES key, by combining information from attacks on each byte of he key independently. However, these could not easily scale to very large keys over 1024 bits. Hence, at CHES 2017, it was proposed a new approach for scalable security evaluations based on Massey’s guessing entropy, which was shown tight and scalable to very large keys, even beyond 8192 bits. Then, at CHES 2020, it was proposed a new method for estimating the empirical guessing entropy for the case of full-key evaluations, showing also important divergences between the empirical guessing entropy and Massey’s guessing entropy. However, there has been some confusion in recent publications of side-channel evaluation methods relying on these two variants of the guessing entropy. Furthermore, it remained an open problem to decide which of these methods should be used and in which context, particularly given the wide acceptance of the empirical guessing entropy in the side-channel community and the relatively little use of the other.In this paper, we tackle this open problem through several contributions. First of all, we provide an unitary presentation of both versions of the guessing entropy, allowing an easy comparison of the two metrics. Secondly, we compare the two metrics using a set of common and relevant indicators, as well as three different datasets for side-channel evaluations (simulated, AVR XMEGA 8-bit microcontroller and a 32-bit device). We used these indicators and datasets also to compare the three full-key evaluation methods from FSE 2015, CHES 2017 and CHES 2020, allowing us to provide a clear overview of the usefulness and limitations of each method. Furthermore, our analysis has enabled us to find a new method for verifying the soundness of a leakage model, by comparing both versions of the guessing entropy. This method can be easily extended to full-key evaluations, hence leading to a new useful method for side-channel evaluations.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9844/9347"
                    },
                    "abstract_zh": "全密钥的安全性评估是近十年来一个非常重要的研究课题。在FSE 2015上提出了一种有效的秩估计算法，通过独立地组合来自对密钥的每个字节的攻击的信息，来近似在对完整AES密钥的旁路攻击之后剩余的经验猜测熵。然而，这些不容易扩展到超过1024位的非常大的密钥。因此，在CHES 2017上，提出了一种基于Massey猜测熵的可扩展安全评估的新方法，该方法被证明是紧密的，并且可扩展到非常大的密钥，甚至超过8192位。然后，在CHES 2020上，提出了一种新的方法来估计全密钥评估情况下的经验猜测熵，也显示了经验猜测熵和Massey猜测熵之间的重要差异。然而，在最近出版的依赖于猜测熵的这两个变体的旁道评估方法中存在一些混淆。此外，决定这些方法中的哪一个应该被使用以及在什么情况下使用仍然是一个公开的问题，特别是考虑到经验猜测熵在侧信道社区中被广泛接受，而另一个相对较少使用。在本文中，我们通过几个贡献来解决这个公开的问题。首先，我们提供了猜测熵的两个版本的统一表示，允许两个度量的简单比较。其次，我们使用一组通用的相关指标以及三个不同的侧信道评估数据集(模拟的AVR XMEGA 8位微控制器和32位器件)来比较这两个指标。我们还使用这些指标和数据集来比较FSE 2015、CHES 2017和CHES 2020的三种全关键评估方法，使我们能够清楚地概述每种方法的有用性和局限性。此外，我们的分析使我们能够找到一种新的方法，通过比较两种版本的猜测熵来验证渗漏模型的可靠性。这种方法可以很容易地扩展到全键评估，从而导致一个新的有用的方法，侧信道评估。",
                    "title_zh": "GE vs GM:基于全密钥的高效旁路安全评估"
                }
            ]
        }
    ],
    "2023": [
        {
            "dblp_url": "https://dblp.uni-trier.de/db/journals/tches/tches2023.html",
            "journals_title": "IACR Transactions on Cryptographic Hardware and Embedded Systems, Volume 2023",
            "papers": [
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i1.1-31",
                    "title": "Risky Translations: Securing TLBs against Timing Side Channels",
                    "authors": "Florian Stolz, Jan Philipp Thoma, Pascal Sasdrich, Tim Güneysu",
                    "abstract": "Microarchitectural side-channel vulnerabilities in modern processors are known to be a powerful attack vector that can be utilized to bypass common security boundaries like memory isolation. As shown by recent variants of transient execution attacks related to Spectre and Meltdown, those side channels allow to leak data from the microarchitecture to the observable architectural state. The vast majority of attacks currently build on the cache-timing side channel, since it is easy to exploit and provides a reliable, fine-grained communication channel. Therefore, many proposals for side-channel secure cache architectures have been made. However, caches are not the only source of side-channel leakage in modern processors and mitigating the cache side channel will inevitably lead to attacks exploiting other side channels. In this work, we focus on defeating side-channel attacks based on page translations.It has been shown that the Translation Lookaside Buffer (TLB) can be exploited in a very similar fashion to caches. Since the main caches and the TLB share many features in their architectural design, the question arises whether existing countermeasures against cache-timing attacks can be used to secure the TLB. We analyze state-ofthe-art proposals for side-channel secure cache architectures and investigate their applicability to TLB side channels. We find that those cache countermeasures are notdirectly applicable to TLBs, and propose TLBcoat, a new side-channel secure TLB architecture. We provide evidence of TLB side-channel leakage on RISC-V-based Linux systems, and demonstrate that TLBcoat prevents this leakage. We implement TLBcoat using the gem5 simulator and evaluate its performance using the PARSEC benchmark suite.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9945/9448"
                    },
                    "abstract_zh": "众所周知，现代处理器中的微体系结构侧通道漏洞是一种强大的攻击媒介，可以用来绕过常见的安全边界，如内存隔离。正如与Spectre和Meltdown相关的瞬时执行攻击的最新变体所示，这些侧通道允许从微体系结构向可观察的体系结构状态泄漏数据。目前绝大多数攻击都建立在缓存计时侧通道上，因为它很容易被利用，并且提供了一个可靠的、细粒度的通信通道。因此，已经提出了许多关于旁路安全高速缓存架构的建议。然而，高速缓存并不是现代处理器中副通道泄漏的唯一来源，减轻高速缓存副通道将不可避免地导致利用其他副通道的攻击。在这项工作中，我们致力于击败基于页面翻译的旁路攻击。已经表明，可以以非常类似于高速缓存的方式来利用翻译后备缓冲区(TLB)。由于主缓存和TLB在其体系结构设计中共享许多特征，因此出现了一个问题，即现有的针对缓存定时攻击的对策是否可以用于保护TLB。我们分析了边通道安全缓存架构的最新提议，并调查了它们对TLB边通道的适用性。我们发现这些缓存对策并不直接适用于TLB，并提出了一种新的边信道安全TLB体系结构TLBcoat。我们提供了基于RISC-V的Linux系统上TLB旁路泄漏的证据，并证明TLBcoat可以防止这种泄漏。我们使用gem5模拟器实现TLBcoat，并使用PARSEC基准测试套件评估其性能。",
                    "title_zh": "危险的翻译:保护TLB不受定时旁路的影响"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i1.32-59",
                    "title": "Don't Learn What You Already Know Scheme-Aware Modeling for Profiling Side-Channel Analysis against Masking",
                    "authors": "Loïc Masure, Valence Cristiani, Maxime Lecomte, François-Xavier Standaert",
                    "abstract": "Over the past few years, deep-learning-based attacks have emerged as a de facto standard, thanks to their ability to break implementations of cryptographic primitives without pre-processing, even against widely used counter-measures such as hiding and masking. However, the recent works of Bronchain and Standaert at Tches 2020 questioned the soundness of such tools if used in an uninformed setting to evaluate implementations protected with higher-order masking. On the opposite, worst-case evaluations may be seen as possibly far from what a real-world adversary could do, thereby leading to too conservative security bounds. In this paper, we propose a new threat model that we name scheme-aware benefiting from a trade-off between uninformed and worst-case models. Our scheme-aware model is closer to a real-world adversary, in the sense that it does not need to have access to the random nonces used by masking during the profiling phase like in a worst-case model, while it does not need to learn the masking scheme as implicitly done by an uninformed adversary. We show how to combine the power of deep learning with the prior knowledge of scheme-aware modeling. As a result, we show on simulations and experiments on public datasets how it sometimes allows to reduce by an order of magnitude the profiling complexity, i.e., the number of profiling traces needed to satisfyingly train a model, compared to a fully uninformed adversary.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9946/9449"
                    },
                    "abstract_zh": "在过去的几年里，基于深度学习的攻击已经成为事实上的标准，这是因为它们能够在没有预处理的情况下破解加密原语的实现，甚至可以对抗广泛使用的反措施，如隐藏和屏蔽。然而，Bronchain和Standaert最近在Tches 2020上的工作质疑了这种工具在不知情的情况下用于评估受高阶屏蔽保护的实现的可靠性。相反，最坏情况下的评估可能会被视为与真实世界的对手相差甚远，从而导致过于保守的安全界限。在本文中，我们提出了一种新的威胁模型，我们称之为scheme-aware，它受益于不知情模型和最坏情况模型之间的权衡。我们的方案感知模型更接近于真实世界的对手，在这种意义上，它不需要像在最坏情况模型中那样在剖析阶段访问掩蔽所使用的随机随机数，同时它不需要像不知情的对手那样隐式地学习掩蔽方案。我们展示了如何将深度学习的能力与方案感知建模的先验知识相结合。因此，我们在公共数据集上的模拟和实验中展示了与完全不知情的对手相比，它有时如何允许将剖析复杂性(即，令人满意地训练模型所需的剖析轨迹的数量)降低一个数量级。",
                    "title_zh": "不要学习你已经知道的模式感知建模，用于针对屏蔽进行侧写侧信道分析"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i1.60-88",
                    "title": "Adapting Belief Propagation to Counter Shuffling of NTTs",
                    "authors": "Julius Hermelink, Silvan Streit, Emanuele Strieder, Katharina Thieme",
                    "abstract": "The Number Theoretic Transform (NTT) is a major building block in recently introduced lattice based post-quantum (PQ) cryptography. The NTT was target of a number of recently proposed Belief Propagation (BP)-based Side Channel Attacks (SCAs). Ravi et al. have recently proposed a number of countermeasures mitigating these attacks.In 2021, Hamburg et al. presented a chosen-ciphertext enabled SCA improving noise-resistance, which we use as a starting point to state our findings. We introduce a pre-processing step as well as a new factor node which we call shuffle node. Shuffle nodes allow for a modified version of BP when included into a factor graph. The node iteratively learns the shuffling permutation of fine shuffling within a BP run.We further expand our attacker model and describe several matching algorithms to find inter-layer connections based on shuffled measurements. Our matching algorithm allows for either mixing prior distributions according to a doubly stochastic mix matrix or to extract permutations and perform an exact un-matching of layers. We additionally discuss the usage of sub-graph inference to reduce uncertainty and improve un-shuffling of butterflies.Based on our results, we conclude that the proposed countermeasures of Ravi et al. are powerful and counter Hamburg et al., yet could lead to a false security perception – a powerful adversary could still launch successful attacks. We discuss on the capabilities needed to defeat shuffling in the setting of Hamburg et al. using our expanded attacker model.Our methods are not limited to the presented case but provide a toolkit to analyze and evaluate shuffling countermeasures in BP-based attack scenarios.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9947/9450"
                    },
                    "abstract_zh": "数论变换(NTT)是最近引入的基于格的后量子(PQ)密码术中的主要构件。NTT是最近提出的许多基于信念传播(BP)的旁路攻击(SCA)的目标。Ravi等人最近提出了许多减轻这些攻击的对策。2021年，Hamburg等人提出了一种支持选择密文的SCA，提高了抗噪性，我们以此为起点来陈述我们的发现。我们引入了一个预处理步骤和一个新的因子节点，我们称之为洗牌节点。当包含在因子图中时，混洗节点允许BP的修改版本。该节点迭代地学习BP运行中精细洗牌的洗牌排列。我们进一步扩展了我们的攻击者模型，并描述了几种匹配算法，以找到基于混洗测量的层间连接。我们的匹配算法允许根据双随机混合矩阵混合先验分布，或者提取排列并执行层的精确解匹配。此外，我们还讨论了子图推理的使用，以减少不确定性和改善蝴蝶的不洗牌。根据我们的结果，我们得出结论，Ravi等人提出的对策是强大的，可以对抗Hamburg等人，但可能会导致错误的安全认知——强大的对手仍然可以发动成功的攻击。我们使用扩展的攻击者模型讨论了在汉堡等人的环境中击败洗牌所需的能力。我们的方法并不局限于目前的情况，但提供了一个工具包，分析和评估洗牌对策在基于BP的攻击场景。",
                    "title_zh": "使信念传播适应NTTs的反洗牌"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i1.89-112",
                    "title": "Find the Bad Apples: An efficient method for perfect key recovery under imperfect SCA oracles - A case study of Kyber",
                    "authors": "Muyan Shen, Chi Cheng, Xiaohan Zhang, Qian Guo, Tao Jiang",
                    "abstract": "Side-channel resilience is a crucial feature when assessing whether a postquantum cryptographic proposal is sufficiently mature to be deployed. In this paper, we propose a generic and efficient adaptive approach to improve the sample complexity (i.e., the required number of traces) of plaintext-checking (PC) oracle-based sidechannel attacks (SCAs), a major class of key recovery chosen-ciphertext SCAs on lattice-based key encapsulation mechanisms (KEMs). This new approach is preferable when the constructed PC oracle is imperfect, which is common in practice, and its basic idea is to design new detection codes that can determine erroneous positions in the initially recovered secret key. These secret entries are further corrected with a small number of additional traces. This work benefits from the generality of PC oracle and thus is applicable to various schemes and implementations.Our main target is Kyber since it has been selected by NIST as the KEM algorithm for standardization. We instantiated the proposed generic attack on Kyber512 and then conducted extensive computer simulations against Kyber512 and FireSaber. We further mounted an electromagnetic (EM) attack against an optimized implementation of Kyber512 in the pqm4 library running on an STM32F407G board with an ARM Cortex-M4 microcontroller. These simulations and real-world experiments demonstrate that the newly proposed attack could greatly improve the state-of-the-art in terms of the required number of traces. For instance, the new attack requires only 41% of the EM traces needed in a majority-voting attack in our experiments, where the raw oracle accuracy is fixed.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9948/9451"
                    },
                    "abstract_zh": "在评估后量子加密方案是否足够成熟以进行部署时，边信道弹性是一个至关重要的特征。在本文中，我们提出了一种通用有效的自适应方法来提高基于明文检查(PC)的oracle侧信道攻击(SCA)的样本复杂度(即所需的迹数)，SCA是基于格的密钥封装机制(KEMs)上的一类主要的密钥恢复选择密文SCA。当构造的PC预言不完美时，这种新方法是优选的，这在实践中是常见的，并且其基本思想是设计新的检测码，该检测码可以确定最初恢复的密钥中的错误位置。这些秘密条目通过少量的额外踪迹被进一步纠正。这项工作受益于PC oracle的通用性，因此适用于各种方案和实现。我们的主要目标是Kyber，因为它已经被NIST选为标准化的KEM算法。我们实例化了对Kyber512提出的一般攻击，然后对Kyber512和FireSaber进行了广泛的计算机模拟。我们还对pqm4库中Kyber512的优化实现进行了电磁(EM)攻击，该优化实现运行在带有ARM Cortex-M4微控制器的STM32F407G板上。这些模拟和真实世界的实验表明，新提出的攻击可以在所需的迹线数量方面极大地提高技术水平。例如，在我们的实验中，新的攻击只需要多数表决攻击所需的41%的EM轨迹，其中原始oracle准确性是固定的。",
                    "title_zh": "找出害群之马:一种在不完美SCA预言下实现完美密钥恢复的有效方法——以Kyber为例"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i1.113-152",
                    "title": "Low-Latency and Low-Randomness Second-Order Masked Cubic Functions",
                    "authors": "Aein Rezaei Shahmirzadi, Siemen Dhooghe, Amir Moradi",
                    "abstract": "Masking schemes are the most popular countermeasure to mitigate Side-Channel Analysis (SCA) attacks. Compared to software, their hardware implementations require certain considerations with respect to physical defaults, such as glitches. To counter this extended leakage effect, the technique known as Threshold Implementation (TI) has proven to be a reliable solution. However, its efficiency, namely the number of shares, is tied to the algebraic degree of the target function. As a result, the application of TI may lead to unaffordable implementation costs. This dependency is relaxed by the successor schemes where the minimum number of d + 1 shares suffice for dth-order protection independent of the function’s algebraic degree. By this, although the number of input shares is reduced, the implementation costs are not necessarily low due to their high demand for fresh randomness. It becomes even more challenging when a joint low-latency and low-randomness cost is desired. In this work, we provide a methodology to realize the second-order glitch-extended probing-secure implementation of cubic functions with three shares while allowing to reuse fresh randomness. This enables us to construct low-latency second-order secure implementations of several popular lightweight block ciphers, including Skinny, Midori, and Prince, with a very limited number of fresh masks. Notably, compared to state-of-the-art equivalent implementations, our designs lower the latency in terms of the number of clock cycles while keeping randomness costs low.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9949/9452"
                    },
                    "abstract_zh": "屏蔽方案是减轻侧信道分析(SCA)攻击的最流行的对策。与软件相比，它们的硬件实现需要考虑某些物理默认情况，如故障。为了应对这种扩展的泄漏效应，被称为阈值实现(TI)的技术已被证明是一种可靠的解决方案。然而，它的效率，即份额数，与目标函数的代数次数有关。因此，TI的应用可能会导致无法承受的实施成本。后续方案放松了这种依赖性，其中最小数量的d + 1份额足以满足dth阶保护，而与函数的代数次数无关。这样，虽然输入份额的数量减少了，但是由于它们对新的随机性的高需求，实现成本不一定低。当期望低等待时间和低随机性的联合成本时，这变得更加具有挑战性。在这项工作中，我们提供了一种方法来实现三次函数的二阶毛刺扩展探测安全实现，同时允许重用新的随机性。这使得我们能够利用非常有限数量的新鲜掩码来构造几种流行的轻量级分组密码的低延迟二阶安全实现，包括Skinny、美岛莉和Prince。值得注意的是，与最先进的等效实现相比，我们的设计降低了时钟周期数方面的延迟，同时保持了较低的随机性成本。",
                    "title_zh": "低延迟低随机性二阶屏蔽三次函数"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i1.153-192",
                    "title": "High-order Polynomial Comparison and Masking Lattice-based Encryption",
                    "authors": "Jean-Sébastien Coron, François Gérard, Simon Montoya, Rina Zeitoun",
                    "abstract": "The main protection against side-channel attacks consists in computing every function with multiple shares via the masking countermeasure. For IND-CCA secure lattice-based encryption schemes, the masking of the decryption algorithm requires the high-order computation of a polynomial comparison. In this paper, we describe and evaluate a number of different techniques for such high-order comparison, always with a security proof in the ISW probing model. As an application, we describe the full high-order masking of the NIST standard Kyber, with a concrete implementation on ARM Cortex M architecture, and a t-test evaluation.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9950/9453"
                    },
                    "abstract_zh": "针对旁道攻击的主要保护在于通过掩蔽对策计算具有多个份额的每个函数。对于IND-CCA安全的基于格的加密方案，解密算法的屏蔽需要多项式比较的高阶计算。在这篇文章中，我们描述和评估了许多不同的技术进行这种高阶比较，总是与安全证明在ISW探测模型。作为应用，我们描述了NIST标准Kyber的全高阶掩蔽，以及在ARM Cortex M架构上的具体实现和t-test评估。",
                    "title_zh": "高阶多项式比较和掩蔽格基加密"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i1.193-237",
                    "title": "RISC-V Instruction Set Extensions for Lightweight Symmetric Cryptography",
                    "authors": "Hao Cheng, Johann Großschädl, Ben Marshall, Dan Page, Thinh Hung Pham",
                    "abstract": "The NIST LightWeight Cryptography (LWC) selection process aims to standardise cryptographic functionality which is suitable for resource-constrained devices. Since the outcome is likely to have significant, long-lived impact, careful evaluation of each submission with respect to metrics explicitly outlined in the call is imperative. Beyond the robustness of submissions against cryptanalytic attack, metrics related to their implementation (e.g., execution latency and memory footprint) form an important example. Aiming to provide evidence allowing richer evaluation with respect to such metrics, this paper presents the design, implementation, and evaluation of one separate Instruction Set Extension (ISE) for each of the 10 LWC final round submissions, namely Ascon, Elephant, GIFT-COFB, Grain-128AEADv2, ISAP, PHOTON-Beetle, Romulus, Sparkle, TinyJAMBU, and Xoodyak; although we base the work on use of RISC-V, we argue that it provides more general insight.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9951/9454"
                    },
                    "abstract_zh": "NIST轻量级加密(LWC)选择过程旨在标准化适用于资源受限设备的加密功能。由于结果可能会产生重大、长期的影响，因此必须根据电话会议中明确列出的衡量标准仔细评估每份提交材料。除了提交对密码分析攻击的鲁棒性之外，与其实现相关的度量(例如，执行等待时间和存储器占用)形成了一个重要的例子。为了提供证据，允许对这些指标进行更丰富的评估，本文介绍了一个单独的指令集扩展(ISE)的设计、实现和评估，用于10个LWC决赛回合提交的每一个，即Ascon、Elephant、GIFT-COFB、Grain-128AEADv2、ISAP、PHOTON-Beetle、Romulus、Sparkle、TinyJAMBU和Xoodyak虽然我们的工作基于RISC-V的使用，但我们认为它提供了更普遍的见解。",
                    "title_zh": "轻量级对称密码的RISC-V指令集扩展"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i1.238-276",
                    "title": "High Order Side-Channel Security for Elliptic-Curve Implementations",
                    "authors": "Sonia Belaïd, Matthieu Rivain",
                    "abstract": "Elliptic-curve implementations protected with state-of-the-art countermeasures against side-channel attacks might still be vulnerable to advanced attacks that recover secret information from a single leakage trace. The effectiveness of these attacks is boosted by the emergence of deep learning techniques for side-channel analysis which relax the control or knowledge an adversary must have on the target implementation. In this paper, we provide generic countermeasures to withstand these attacks for a wide range of regular elliptic-curve implementations. We first introduce a framework to formally model a regular algebraic program which consists of a sequence of algebraic operations indexed by key-dependent values. We then introduce a generic countermeasure to protect these types of programs against advanced single-trace side-channel attacks. Our scheme achieves provable security in the noisy leakage model under a formal assumption on the leakage of randomized variables. To demonstrate the applicability of our solution, we provide concrete examples on several widely deployed scalar multiplication algorithms and report some benchmarks for a protected implementation on a smart card.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9952/9455"
                    },
                    "abstract_zh": "用最先进的对抗边信道攻击的对策保护的椭圆曲线实现可能仍然容易受到从单个泄漏跟踪中恢复秘密信息的高级攻击。这些攻击的有效性因针对侧信道分析的深度学习技术的出现而提高，这些技术放松了对手对目标实现必须拥有的控制或知识。在本文中，我们提供了通用的对策来抵御各种各样的规则椭圆曲线实现的这些攻击。我们首先引入一个框架来形式化建模一个正则代数程序，该程序由一系列由键相关值索引的代数运算组成。然后，我们引入一个通用的对策来保护这些类型的程序免受高级单跟踪侧信道攻击。在随机变量泄漏的形式假设下，我们的方案在噪声泄漏模型中实现了可证明的安全性。为了证明我们的解决方案的适用性，我们提供了几个广泛部署的标量乘法算法的具体例子，并报告了智能卡上受保护实现的一些基准。",
                    "title_zh": "椭圆曲线实现的高阶边信道安全性"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i1.277-300",
                    "title": "MCRank: Monte Carlo Key Rank Estimation for Side-Channel Security Evaluations",
                    "authors": "Giovanni Camurati, Matteo Dell'Amico, François-Xavier Standaert",
                    "abstract": "Key rank estimation provides a measure of the effort that the attacker has to spend bruteforcing the key of a cryptographic algorithm, after having gained some information from a side channel attack. We present MCRank, a novel method for key rank estimation based on Monte Carlo sampling. MCRank provides an unbiased estimate of the rank and a confidence interval. Its bounds rapidly become tight for increasing sample size, with a corresponding linear increase of the execution time. When applied to evaluate an AES-128 implementation, MCRank can be orders of magnitude faster than the state-of-the-art histogram-based enumeration method for comparable bound tightness. It also scales better than previous work for large keys, up to 2048 bytes. Besides its conceptual simplicity and efficiency, MCRank can assess for the first time the security of large keys even if the probability distributions given the side channel leakage are not independent between subkeys, which occurs, for example, when evaluating the leakage security of an AES-256 implementation.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9953/9456"
                    },
                    "abstract_zh": "密钥等级估计提供了攻击者在从旁路攻击中获得一些信息后，为强行获取加密算法的密钥所付出的努力的度量。我们提出了一种新的基于蒙特卡罗抽样的关键秩估计方法MCRank。MCRank提供了秩的无偏估计和置信区间。随着样本量的增加，它的界限迅速变紧，执行时间也相应地线性增加。当应用于评估AES-128实现时，MCRank可以比基于直方图的最先进枚举方法快几个数量级，以获得可比的界限紧密度。对于最大2048字节的大密钥，它的伸缩性也优于以前的工作。除了其概念上的简单性和效率之外，MCRank还可以首次评估大密钥的安全性，即使给定副信道泄漏的概率分布在子密钥之间不是独立的，这种情况例如在评估AES-256实现的泄漏安全性时发生。",
                    "title_zh": "MCRank:边信道安全性评估的蒙特卡罗关键秩估计"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i1.301-325",
                    "title": "ImpedanceVerif: On-Chip Impedance Sensing for System-Level Tampering Detection",
                    "authors": "Tahoura Mosavirik, Patrick Schaumont, Shahin Tajik",
                    "abstract": "Physical attacks can compromise the security of cryptographic devices. Depending on the attack’s requirements, adversaries might need to (i) place probes in the proximity of the integrated circuits (ICs) package, (ii) create physical connections between their probes/wires and the system’s PCB, or (iii) physically tamper with the PCB’s components, chip’s package, or substitute the entire PCB to prepare the device for the attack. While tamper-proof enclosures prevent and detect physical access to the system, their high manufacturing cost and incompatibility with legacy systems make them unattractive for many low-cost scenarios. In this paper, inspired by methods known from the field of power integrity analysis, we demonstrate how the impedance characterization of the system’s power distribution network (PDN) using on-chip circuit-based network analyzers can detect various classes of tamper events. We explain how these embedded network analyzers, without any modifications to the system, can be deployed on FPGAs to extract the frequency response of the PDN. The analysis of these frequency responses reveals different classes of tamper events from board to chip level. To validate our claims, we run an embedded network analyzer on FPGAs of a family of commercial development kits and perform extensive measurements for various classes of PCB and IC package tampering required for conducting different side-channel or fault attacks. Using the Wasserstein Distance as a statistical metric, we further show that we can confidently detect tamper events. Our results, interestingly, show that even environment-level tampering activities, such as the proximity of contactless EM probes to the IC package or slightly polished IC package, can be detected using on-chip impedance sensing.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9954/9457"
                    },
                    "abstract_zh": "物理攻击会危及加密设备的安全性。根据攻击的要求，对手可能需要(I)在集成电路(ICs)封装附近放置探针，(ii)在他们的探针/导线和系统的PCB之间建立物理连接，或者(iii)物理篡改PCB的组件、芯片封装，或者替换整个PCB，为攻击做准备。虽然防篡改外壳防止并检测对系统的物理访问，但是它们的高制造成本和与传统系统的不兼容性使得它们对于许多低成本的情况没有吸引力。在本文中，我们受电源完整性分析领域已知方法的启发，使用基于片内电路的网络分析仪演示系统配电网络(PDN)的阻抗特性如何检测各种类型的篡改事件。我们解释如何在不对系统进行任何修改的情况下，将这些嵌入式网络分析仪部署在FPGAs上，以提取PDN的频率响应。对这些频率响应的分析揭示了从电路板到芯片级别的不同类别的篡改事件。为了验证我们的主张，我们在一系列商业开发套件的FPGAs上运行了嵌入式网络分析仪，并对进行不同侧信道或故障攻击所需的各种PCB和IC封装篡改进行了广泛的测量。使用Wasserstein距离作为统计度量，我们进一步表明我们可以自信地检测篡改事件。有趣的是，我们的结果表明，即使是环境级别的篡改活动，如非接触式电磁探针接近IC封装或稍微抛光的IC封装，也可以使用片内阻抗检测检测到。",
                    "title_zh": "阻抗eVerif:用于系统级篡改检测的片内阻抗检测"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i1.326-368",
                    "title": "BipBip: A Low-Latency Tweakable Block Cipher with Small Dimensions",
                    "authors": "Yanis Belkheyar, Joan Daemen, Christoph Dobraunig, Santosh Ghosh, Shahram Rasoolzadeh",
                    "abstract": "Recently, a memory safety concept called Cryptographic Capability Computing (C3) has been proposed. C3 is the first memory safety mechanism that works without requiring extra storage for metadata and hence, has the potential to significantly enhance the security of modern IT-systems at a rather low cost. To achieve this, C3 heavily relies on ultra-low-latency cryptographic primitives. However, the most crucial primitive required by C3 demands uncommon dimensions. To partially encrypt 64-bit pointers, a 24-bit tweakable block cipher with a 40-bit tweak is needed. The research on low-latency tweakable block ciphers with such small dimensions is not very mature. Therefore, designing such a cipher provides a great research challenge, which we take on with this paper. As a result, we present BipBip, a 24-bit tweakable block cipher with a 40-bit tweak that allows for ASIC implementations with a latency of 3 cycles at a 4.5 GHz clock frequency on a modern 10 nm CMOS technology.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9955/9458"
                    },
                    "abstract_zh": "最近，提出了一种称为加密能力计算(C3)的存储器安全概念。C3是第一个无需额外存储元数据就能工作的内存安全机制，因此有可能以相当低的成本显著增强现代IT系统的安全性。为了实现这一点，C3非常依赖超低延迟的加密原语。然而，C3所要求的最关键的原始需要非同寻常的维度。要部分加密64位指针，需要一个24位可调分组密码和一个40位可调分组密码。对于这种小规模的低延迟可调分组密码的研究还不是很成熟。因此，设计这样一个密码提供了一个巨大的研究挑战，我们采取了这篇论文。因此，我们提出了BipBip，这是一种24位可调分组密码，具有40位可调功能，允许在现代10纳米CMOS技术上以4.5 GHz时钟频率实现3个周期延迟的ASIC实现。",
                    "title_zh": "BipBip:一种低延迟的小尺寸可调分组密码"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i1.369-400",
                    "title": "Higher-Order DCA Attacks on White-Box Implementations with Masking and Shuffling Countermeasures",
                    "authors": "Yufeng Tang, Zheng Gong, Jinhai Chen, Nanjiang Xie",
                    "abstract": "On white-box implementations, it has been proven that differential computation analysis (DCA) can recover secret keys without time-costly reverse engineering. At CHES 2021, Seker et al. combined linear and non-linear masking protections (SEL masking) to prevent sensitive variables from being predicted by DCA. At Eurocrypt 2021, Biryukov and Udovenko introduced a public dummy shuffling construction (BU shuffling) to protect sensitive functions. In this paper, we extend higher-order DCA (HO-DCA) to higher-degree context for exploiting the vulnerabilities against the state-of-the-art countermeasures. The data-dependency HO-DCA (DDHO-DCA), which is proposed at CHES 2020, is improved to successfully recover the correct key of SEL masking. In specific, our improved DDHO-DCA can also enhance the attack result of #100 which is the third winning challenge in WhibOx 2019. Since the XOR phase plays the same role as linear masking, we prove that a specific BU shuffling is vulnerable to HO-DCA attacks. Furthermore, we demonstrate that the combination of SEL masking and the specific BU shuffling still cannot defeat our higher-degree HO-DCA and improved DDHO-DCA attacks.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9956/9459"
                    },
                    "abstract_zh": "在白盒实现中，已经证明差分计算分析(DCA)可以恢复密钥，而无需耗时的逆向工程。在CHES 2021上，谢克尔等人将线性和非线性屏蔽保护(SEL屏蔽)结合起来，以防止敏感变量被DCA预测。在Eurocrypt 2021上，Biryukov和Udovenko推出了一种公共伪洗牌构造(BU shuffling)来保护敏感功能。在本文中，我们将高阶DCA (HO-DCA)扩展到更高阶的上下文，以利用针对最新对策的漏洞。在CHES 2020上提出的数据相关HO-DCA (DDHO-DCA)被改进以成功地恢复SEL屏蔽的正确密钥。具体来说，我们改进的DDHO-DCA还可以增强#100的攻击结果，这是WhibOx 2019中的第三个获胜挑战。由于XOR阶段扮演与线性屏蔽相同的角色，我们证明了特定的BU混洗容易受到HO-DCA攻击。此外，我们证明了SEL屏蔽和特定BU改组的组合仍然不能击败我们的更高级HO-DCA和改进的DDHO-DCA攻击。",
                    "title_zh": "具有掩蔽和混洗对策的对白盒实现的高阶DCA攻击"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i1.401-437",
                    "title": "Information Theory-based Evolution of Neural Networks for Side-channel Analysis",
                    "authors": "Rabin Yu Acharya, Fatemeh Ganji, Domenic Forte",
                    "abstract": "Profiled side-channel analysis (SCA) leverages leakage from cryptographic implementations to extract the secret key. When combined with advanced methods in neural networks (NNs), profiled SCA can successfully attack even those cryptocores assumed to be protected against SCA. Despite the rise in the number of studies devoted to NN-based SCA, a range of questions has remained unanswered, namely: how to choose an NN with an adequate configuration, how to tune the NN’s hyperparameters, when to stop the training, etc. Our proposed approach, “InfoNEAT,” tackles these issues in a natural way. InfoNEAT relies on the concept of neural structure search, enhanced by information-theoretic metrics to guide the evolution, halt it with novel stopping criteria, and improve time-complexity and memory footprint. The performance of InfoNEAT is evaluated by applying it to publicly available datasets composed of real side-channel measurements. In addition to the considerable advantages regarding the automated configuration of NNs, InfoNEAT demonstrates significant improvements over other approaches for effective key recovery in terms of the number of epochs (e.g.,x6 faster) and the number of attack traces compared to both MLPs and CNNs (e.g., up to 1000s fewer traces to break a device) as well as a reduction in the number of trainable parameters compared to MLPs (e.g., by the factor of up to 32). Furthermore, through experiments, it is demonstrated that InfoNEAT’s models are robust against noise and desynchronization in traces.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9957/9460"
                    },
                    "abstract_zh": "概要侧信道分析(SCA)利用加密实现的泄漏来提取密钥。当与神经网络(NNs)中的高级方法相结合时，剖析的SCA甚至可以成功地攻击那些被认为可以抵御SCA的密码核心。尽管致力于基于神经网络的SCA的研究数量增加，但是一系列问题仍然没有答案，即:如何选择具有适当配置的神经网络，如何调整神经网络的超参数，何时停止训练，等等。我们提出的方法“InfoNEAT”以一种自然的方式解决了这些问题。InfoNEAT依赖于神经结构搜索的概念，通过信息论度量来增强，以指导进化，用新的停止标准来停止进化，并改善时间复杂性和内存占用。InfoNEAT的性能通过将其应用于由真实侧信道测量组成的公开可用数据集来评估。除了关于NNs的自动配置的相当大的优点之外，InfoNEAT还在与MLP和CNN相比的时期数(例如，x6快)和攻击轨迹数(例如，破坏设备的轨迹少达1000秒)以及与MLP相比的可训练参数数的减少(例如，高达32倍)方面，展示了优于其他有效密钥恢复方法的显著改进。此外，通过实验，证明了InfoNEAT的模型对于轨迹中的噪声和去同步是鲁棒的。",
                    "title_zh": "基于信息论的侧信道分析神经网络进化"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i1.438-462",
                    "title": "Low-Latency Design and Implementation of the Squaring in Class Groups for Verifiable Delay Function Using Redundant Representation",
                    "authors": "Danyang Zhu, Rongrong Zhang, Lun Ou, Jing Tian, Zhongfeng Wang",
                    "abstract": "A verifiable delay function (VDF) is a function whose evaluation requires running a prescribed number of sequential steps over a group while the result can be efficiently verified. As a kind of cryptographic primitives, VDFs have been adopted in rapidly growing applications for decentralized systems. For the security of VDFs in practical applications, it is widely agreed that the fastest implementation for the VDF evaluation, sequential squarings in a group of unknown order, should be publicly provided. To this end, we propose a possible minimum latency hardware implementation for the squaring in class groups by algorithmic and architectural level co-optimization. Firstly, low-latency architectures for large-number division, multiplication, and addition are devised using redundant representation, respectively. Secondly, we present two hardware-friendly algorithms which avoid time-consuming divisions involved in calculations related to the extended greatest common divisor (XGCD) and design the corresponding low-latency architectures. Besides, we schedule and reuse these computation modules to achieve good resource utilization by using compact instruction control. Finally, we code and synthesize the proposed design under the TSMC 28nm CMOS technology. The experimental results show that our design can achieve a speedup of 3.6x compared to the state-of-the-art implementation of the squaring in the class group. Moreover, compared to the optimal C++ implementation over an advanced CPU, our implementation is 9.1x faster.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9958/9461"
                    },
                    "abstract_zh": "可验证延迟函数(VDF)是一种函数，其评估需要在一组上运行规定数量的连续步骤，同时可以有效地验证结果。作为一种密码原语，VDFs已被广泛应用于分散系统。为了VDF在实际应用中的安全性，人们普遍认为，应该公开提供VDF评估的最快实现，即一组未知顺序的顺序平方。为此，我们提出了一种可能的最小延迟硬件实现，通过算法和架构级的联合优化来实现类组中的平方。首先，分别使用冗余表示设计用于大数除法、乘法和加法的低延迟架构。其次，我们提出了两种硬件友好的算法，避免了与扩展最大公约数(XGCD)相关的耗时除法运算，并设计了相应的低延迟架构。此外，我们通过使用紧凑的指令控制来调度和重用这些计算模块，以实现良好的资源利用率。最后，我们在TSMC 28纳米CMOS工艺下对提出的设计进行编码和综合。实验结果表明，与类组中平方的最新实现相比，我们的设计可以实现3.6倍的加速比。此外，与高级CPU上的最佳C++实现相比，我们的实现快了9.1倍。",
                    "title_zh": "基于冗余表示的可验证延迟函数类组平方的低延迟设计与实现"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i1.463-500",
                    "title": "Medha: Microcoded Hardware Accelerator for computing on Encrypted Data",
                    "authors": "Ahmet Can Mert, Aikata, Sunmin Kwon, Youngsam Shin, Donghoon Yoo, Yongwoo Lee, Sujoy Sinha Roy",
                    "abstract": "Homomorphic encryption enables computation on encrypted data, and hence it has a great potential in privacy-preserving outsourcing of computations to the cloud. Hardware acceleration of homomorphic encryption is crucial as software implementations are very slow. In this paper, we present design methodologies for building a programmable hardware accelerator for speeding up the cloud-side homomorphic evaluations on encrypted data.First, we propose a divide-and-conquer technique that enables homomorphic evaluations in the polynomial ring RQ,2N = ZQ[x]/(x2N + 1) to use a hardware accelerator that has been built for the smaller ring RQ,N = ZQ[x]/(xN + 1). The technique makes it possible to use a single hardware accelerator flexibly for supporting several homomorphic encryption parameter sets.Next, we present several architectural design methods that we use to realize the flexible and instruction-set accelerator architecture, which we call ‘Medha’. At every level of the implementation hierarchy, we explore possibilities for parallel processing. Starting from hardware-friendly parallel algorithms for the basic building blocks, we gradually build heavily parallel RNS polynomial arithmetic units. Next, many of these parallel units are interconnected elegantly so that their interconnections require the minimum number of nets, therefore making the overall architecture placement-friendly on the platform. As homomorphic encryption is computation- as well as data-centric, the speed of homomorphic evaluations depends greatly on the way the data variables are handled. For Medha, we take a memory-conservative design approach and get rid of any off-chip memory access during homomorphic evaluations.Finally, we implement Medha in a Xilinx Alveo U250 FPGA and measure timing performances of the microcoded homomorphic addition, multiplication, key-switching, and rescaling routines for the leveled fully homomorphic encryption scheme RNSHEAAN at 200 MHz clock frequency. For the large parameter sets (log Q,N) = (438, 214) and (546, 215), Medha achieves accelerations by up to 68× and 78× times respectively compared to a highly optimized software implementation Microsoft SEAL running at 2.3 GHz.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "同态加密支持对加密数据进行计算，因此它在保护隐私的云计算外包方面有很大的潜力。同态加密的硬件加速至关重要，因为软件实现非常慢。在本文中，我们提出了一种设计方法来构建一个可编程的硬件加速器，以加速加密数据的云端同态评估。首先，我们提出了分治技术，该技术使得多项式环RQ，2N = ZQ[x]/(x2N + 1)中的同态评估能够使用已经为较小的环RQ，N = ZQ[x]/(xN + 1)构建的硬件加速器。该技术使得可以灵活地使用单个硬件加速器来支持多个同态加密参数集。接下来，我们将介绍几种用于实现灵活的指令集加速器架构的架构设计方法，我们称之为“Medha”。在实现层次的每一层，我们都在探索并行处理的可能性。从硬件友好的基本构建模块并行算法开始，我们逐步构建高度并行的RNS多项式算术单元。接下来，这些并行单元中的许多被优雅地互连，使得它们的互连需要最少数量的网络，因此使得整个架构在平台上布局友好。由于同态加密是以计算和数据为中心的，所以同态计算的速度很大程度上取决于数据变量的处理方式。对于Medha，我们采用了一种内存保守的设计方法，并在同态评估期间消除了任何片外内存访问。最后，我们在Xilinx Alveo U250 FPGA中实现了Medha，并在200 MHz时钟频率下测量了分级完全同态加密方案RNSHEAAN的微编码同态加法、乘法、密钥切换和重缩放例程的时序性能。对于大型参数集(log Q，N) = (438，214)和(546，215)，与运行在2.3 GHz的高度优化的软件实现微软海豹突击队相比，Medha分别实现了高达68倍和78倍的加速。",
                    "title_zh": "Medha:用于加密数据计算的微编码硬件加速器"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i1.501-537",
                    "title": "FDFB: Full Domain Functional Bootstrapping Towards Practical Fully Homomorphic Encryption",
                    "authors": "Kamil Kluczniak, Leonard Schild",
                    "abstract": "Computation on ciphertexts of all known fully homomorphic encryption (FHE) schemes induces some noise, which, if too large, will destroy the plaintext. Therefore, the bootstrapping technique that re-encrypts a ciphertext and reduces the noise level remains the only known way of building FHE schemes for arbitrary unbounded computations. The bootstrapping step is also the major efficiency bottleneck in current FHE schemes. A promising direction towards improving concrete efficiency is to exploit the bootstrapping process to perform useful computation while reducing the noise at the same time. We show a bootstrapping algorithm, which embeds a lookup table and evaluates arbitrary functions of the plaintext while reducing the noise. Depending on the choice of parameters, the resulting homomorphic encryption scheme may be either an exact FHE or homomorphic encryption for approximate arithmetic. Since we can evaluate arbitrary functions over the plaintext space, we can use the natural homomorphism of Regev encryption to compute affine functions without bootstrapping almost for free. Consequently, our algorithms are particularly suitable for arithmetic circuits over a finite field with many additions and scalar multiplication gates. We achieve significant speedups when compared to binary circuit-based FHE. For example, we achieve 280-1200x speedups when computing an affine function of size 784 followed by any univariate function when compared to FHE schemes that compute binary circuits. With our bootstrapping algorithm, we can efficiently convert between arithmetic and boolean plaintexts and extend the plaintext space using the Chinese remainder theorem. Furthermore, we can run the computation in an exact and approximate mode where we trade-off the size of the plaintext space with approximation error. We provide a tight error analysis and show several parameter sets for our bootstrapping. Finally, we implement our algorithm and provide extensive tests. We demonstrate our algorithms by evaluating different neural networks in several parameter and accuracy settings.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9960/9463"
                    },
                    "abstract_zh": "在所有已知的全同态加密(FHE)方案的密文上的计算引起一些噪声，如果噪声太大，将破坏明文。因此，重新加密密文并降低噪声水平的自举技术仍然是为任意无界计算建立FHE方案的唯一已知方法。自举步骤也是当前FHE方案中的主要效率瓶颈。提高混凝土效率的一个有希望的方向是利用自举过程来执行有用的计算，同时降低噪声。我们展示了一个自举算法，它嵌入了一个查找表，并在减少噪声的同时计算明文的任意函数。根据参数的选择，得到的同态加密方案可以是精确的FHE或者是近似算法的同态加密。因为我们可以在明文空间上计算任意函数，所以我们可以使用Regev加密的自然同态来计算仿射函数，而无需几乎免费的自举。因此，我们的算法特别适用于有限域上有许多加法和标量乘法门的算术电路。与基于二进制电路的FHE相比，我们实现了显著的加速。例如，与计算二进制电路的FHE方案相比，当计算大小为784的仿射函数后跟任何一元函数时，我们实现了280-1200倍的加速。使用我们的自举算法，我们可以有效地在算术和布尔明文之间转换，并使用中国剩余定理扩展明文空间。此外，我们可以在精确和近似模式下运行计算，其中我们用近似误差来权衡明文空间的大小。我们提供了严格的误差分析，并显示了我们的自举几个参数集。最后，我们实现了我们的算法，并提供了广泛的测试。我们通过在几个参数和精度设置中评估不同的神经网络来演示我们的算法。",
                    "title_zh": "FDFB:面向实用全同态加密的全域函数自举"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i1.538-556",
                    "title": "A Faster Third-Order Masking of Lookup Tables",
                    "authors": "Anju Alexander, Annapurna Valiveti, Srinivas Vivek",
                    "abstract": "Masking of S-boxes using lookup tables is an effective countermeasure to thwart side-channel attacks on block ciphers implemented in software. At first and second orders, the Table-based Masking (TBM) schemes can be very efficient and even faster than circuit-based masking schemes. Ever since the customised second-order TBM schemes were proposed, the focus has been on designing and optimising Higher-Order Table-based Masking (HO-TBM) schemes that facilitate masking at arbitrary order. One of the reasons for this trend is that at large orders HO-TBM schemes are significantly slower and consume a prohibitive amount of RAM memory compared to circuit-based masking schemes such as bit-sliced masking, and hence efforts were targeted in this direction. However, a recent work due to Valiveti and Vivek (TCHES 2021) has demonstrated that the HO-TBM scheme of Coron et al. (TCHES 2018) is feasible to be implemented on memory-constrained devices with pre-processing capability and a competitive online execution time. Yet, currently, there are no customised designs for third-order TBM that are more efficient than instantiating a HO-TBM scheme at third order.In this work, we propose a third-order TBM scheme for arbitrary S-boxes that is secure in the probing model and under compositions, i.e., 3-SNI secure. It is very efficient in terms of the overall running time, compared to the third-order instantiations of state-of-the-art HO-TBM schemes. It also supports the pre-processing functionality. For example, the overall running time of a single execution of the third-order masked AES-128 on a 32-bit ARM-Cortex M4 micro-controller is reduced by about 80% without any overhead on the online execution time. This implies that the online execution time of the proposed scheme is approximately eight times faster than the bit-sliced masked implementation at third order, and it is comparable to the recent scheme of Wang et al. (TCHES 2022) that makes use of reuse of shares. We also present the implementation results for the third-order masked PRESENT cipher. Our work suggests that there is a significant scope for tuning the performance of HO-TBM schemes at lower orders.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9961/9464"
                    },
                    "abstract_zh": "使用查找表屏蔽S盒是阻止对软件实现的分组密码的旁道攻击的有效对策。在一阶和二阶，基于表格的屏蔽(TBM)方案可以非常有效，甚至比基于电路的屏蔽方案更快。自从定制的二阶TBM方案被提出以来，焦点一直集中在设计和优化高阶的基于表格的掩蔽(HO-TBM)方案上，该方案便于以任意阶进行掩蔽。这种趋势的一个原因是，与基于电路的屏蔽方案(例如位片屏蔽)相比，在较大的阶数下，HO-TBM方案明显较慢，并且消耗大量的RAM存储器，因此努力的目标是这个方向。然而，Valiveti和Vivek (TCHES 2021)最近的一项工作表明，Coron等人(TCHES 2018)的HO-TBM方案在具有预处理能力和竞争性在线执行时间的内存受限设备上实施是可行的。然而，目前，没有比在三阶实例化HO-TBM方案更有效的用于三阶TBM的定制设计。在本文中，我们提出了一个任意S盒的三阶TBM方案，该方案在探测模型和合成下是安全的，即3-SNI安全的。与最先进的HO-TBM方案的三阶实例相比，它在总体运行时间方面非常有效。它还支持预处理功能。例如，在32位ARM-Cortex M4微控制器上单次执行三阶屏蔽AES-128的总运行时间减少了约80%,而在线执行时间没有任何开销。这意味着所提出的方案的在线执行时间比三阶位分片掩码实现快大约八倍，并且与Wang等人(TCHES 2022)的利用份额重用的最近方案相当。我们也给出了三阶屏蔽当前密码的实现结果。我们的工作表明，HO-TBM方案在低阶的性能有很大的调整空间。",
                    "title_zh": "查找表的快速三阶屏蔽"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i1.557-589",
                    "title": "SoK: SCA-secure ECC in software - mission impossible?",
                    "authors": "Lejla Batina, Lukasz Chmielewski, Björn Haase, Niels Samwel, Peter Schwabe",
                    "abstract": "This paper describes an ECC implementation computing the X25519 keyexchange protocol on the Arm Cortex-M4 microcontroller. For providing protections against various side-channel and fault attacks we first review known attacks and countermeasures, then we provide software implementations that come with extensive mitigations, and finally we present a preliminary side-channel evaluation. To our best knowledge, this is the first public software claiming affordable protection against multiple classes of attacks that are motivated by distinct real-world application scenarios. We distinguish between X25519 with ephemeral keys and X25519 with static keys and show that the overhead to our baseline unprotected implementation is about 37% and 243%, respectively. While this might seem to be a high price to pay for security, we also show that even our (most protected) static implementation is at least as efficient as widely-deployed ECC cryptographic libraries, which offer much less protection.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/9962/9465"
                    },
                    "abstract_zh": "本文描述了在Arm Cortex-M4微控制器上计算X25519密钥交换协议的ECC实现。为了提供针对各种旁路和故障攻击的保护，我们首先回顾已知的攻击和对策，然后我们提供具有广泛缓解措施的软件实现，最后我们给出一个初步的旁路评估。据我们所知，这是第一个声称可以抵御由不同的现实世界应用场景引发的多种攻击的公共软件。我们区分了具有临时密钥的X25519和具有静态密钥的X25519，并表明我们的基线无保护实现的开销分别约为37%和243%。虽然这似乎是为安全性付出的高昂代价，但我们也表明，即使我们的(最受保护的)静态实现至少与广泛部署的ECC加密库一样有效，后者提供的保护要少得多。",
                    "title_zh": "SoK:SCA-软件中的安全ECC不可能的任务？"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i2.1-23",
                    "title": "PMFault: Faulting and Bricking Server CPUs through Management Interfaces Or: A Modern Example of Halt and Catch Fire",
                    "authors": "Zitai Chen, David F. Oswald",
                    "abstract": "",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "title_zh": "PMFault:通过管理接口使服务器CPU发生故障或阻塞:停止和着火的现代例子",
                    "abstract_zh": ""
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i2.24-53",
                    "title": "Peek into the Black-Box: Interpretable Neural Network using SAT Equations in Side-Channel Analysis",
                    "authors": "Trevor Yap, Adrien Benamira, Shivam Bhasin, Thomas Peyrin",
                    "abstract": "Deep neural networks (DNN) have become a significant threat to the security of cryptographic implementations with regards to side-channel analysis (SCA), as they automatically combine the leakages without any preprocessing needed, leading to a more efficient attack. However, these DNNs for SCA remain mostly black-box algorithms that are very difficult to interpret. Benamira et al. recently proposed an interpretable neural network called Truth Table Deep Convolutional Neural Network (TT-DCNN), which is both expressive and easier to interpret. In particular, a TT-DCNN has a transparent inner structure that can entirely be transformed into SAT equations after training. In this work, we analyze the SAT equations extracted from a TT-DCNN when applied in SCA context, eventually obtaining the rules and decisions that the neural networks learned when retrieving the secret key from the cryptographic primitive (i.e., exact formula). As a result, we can pinpoint the critical rules that the neural network uses to locate the exact Points of Interest (PoIs). We validate our approach first on simulated traces for higher-order masking. However, applying TT-DCNN on real traces is not straightforward. We propose a method to adapt TT-DCNN for application on real SCA traces containing thousands of sample points. Experimental validation is performed on software-based ASCADv1 and hardware-based AES_HD_ext datasets. In addition, TT-DCNN is shown to be able to learn the exact countermeasure in a best-case setting.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10276/9724"
                    },
                    "abstract_zh": "深度神经网络(DNN)已经成为侧信道分析(SCA)方面的加密实现的安全的重大威胁，因为它们自动组合泄漏而不需要任何预处理，从而导致更有效的攻击。然而，这些用于SCA的dnn仍然主要是非常难以解释的黑盒算法。Benamira等人最近提出了一种可解释的神经网络，称为真值表深度卷积神经网络(TT-DCNN)，它既具有表达能力，又更容易解释。特别地，TT-DCNN具有透明的内部结构，可以在训练后完全转换成SAT方程。在这项工作中，我们分析了应用于SCA上下文时从TT-DCNN提取的SAT方程，最终获得了神经网络在从加密原语(即，精确公式)检索密钥时学习的规则和决策。因此，我们可以精确定位神经网络用来定位确切兴趣点(poi)的关键规则。我们首先在高阶掩蔽的模拟轨迹上验证我们的方法。然而，在真实轨迹上应用TT-DCNN并不简单。我们提出了一种方法，使TT-DCNN适用于包含数千个样本点的真实SCA记录。在基于软件的ASCADv1和基于硬件的AES_HD_ext数据集上进行实验验证。此外，TT-DCNN被证明能够在最佳情况下学习精确的对策。",
                    "title_zh": "窥视黑箱:在旁道分析中使用SAT方程的可解释神经网络"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i2.54-79",
                    "title": "Garbled Circuits from an SCA Perspective Free XOR can be Quite Expensive. . ",
                    "authors": "Itamar Levi, Carmit Hazay",
                    "abstract": "Garbling schemes, invented in the 80’s by Yao (FOCS’86), have been a versatile and fundamental tool in modern cryptography. A prominent application of garbled circuits is constant round secure two-party computation, which led to a long line of study of this object, where one of the most influential optimizations is Free-XOR (Kolesnikov and Schneider ICALP’08), introducing a global offset Δ for all garbled wire values where XOR gates are computed locally without garbling them. To date, garbling schemes were not studied per their side-channel attacks (SCA) security characteristics, even though SCA pose a significant security threat to cryptographic devices. In this research we, demonstrate that adversaries utilizing advanced SCA tools such as horizontal attacks, mixed with advanced hypothesis building and standard (vertical) SCA tools, can jeopardize garbling implementations.Our main observation is that garbling schemes utilizing a global secret Δ open a door to quite trivial side-channel attacks. We model our side-channel attacks on the garbler’s device and discuss the asymmetric setting where various computations are not performed on the evaluator side. This enables dangerous leakage extraction on the garbler and renders our attack impossible on the evaluator’s side.Theoretically, we first demonstrate on a simulated environment, that such attacks are quite devastating. Concretely, our attack is capable of extracting Δ when the circuit embeds only 8 input non-linear gates with fifth/first-order attack Success-Rates of 0.65/0.7. With as little as 3 such gates, our attack reduces the first-order Guessing Entropy of Δ from 128 to ∼ 48-bits. We further demonstrate our attack via an implementation and power measurements data over an STM 32-bit processor software implementing circuit garbling, and discuss their limitations and mitigation tactics on logical, protocol and implementation layers.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10277/9725"
                    },
                    "abstract_zh": "Yao(1986)在80年代发明的乱码方案已经成为现代密码学中一种通用的基本工具。乱码电路的一个突出应用是恒定轮安全两方计算，这导致了对此对象的长期研究，其中最有影响力的优化之一是Free-XOR(科列斯尼科夫和施耐德ICALP'08)，为所有乱码线值引入全局偏移δ，其中XOR门在本地计算而不会乱码。迄今为止，还没有根据旁道攻击(SCA)的安全特征来研究乱码方案，尽管SCA对加密设备构成了重大的安全威胁。在这项研究中，我们证明了利用高级SCA工具(如水平攻击)与高级假设构建和标准(垂直)SCA工具相结合的对手可能会危及乱码实施。我们的主要观察结果是，利用全局秘密δ的乱码方案为非常琐碎的旁道攻击打开了大门。我们在篡改者的设备上模拟了我们的边信道攻击，并讨论了在评估者端不执行各种计算的不对称设置。这使得在篡改者那里提取危险泄漏成为可能，并使我们在评估者那里的攻击变得不可能。理论上，我们首先在模拟环境中演示了这种攻击的破坏性。具体地，当电路仅嵌入8个输入非线性门时，我们的攻击能够提取δ，五阶/一阶攻击成功率为0.65/0.7。仅用3个这样的门，我们的攻击就将δ的一阶猜测熵从128位降低到48位。我们通过在STM 32位处理器软件上实现电路乱码的实现和功率测量数据进一步展示了我们的攻击，并讨论了它们在逻辑、协议和实现层上的限制和缓解策略。",
                    "title_zh": "从SCA的角度来看，乱码电路自由异或可能相当昂贵。。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i2.80-114",
                    "title": "On Protecting SPHINCS+ Against Fault Attacks",
                    "authors": "Aymeric Genêt",
                    "abstract": "SPHINCS+ is a hash-based digital signature scheme that was selected by NIST in their post-quantum cryptography standardization process. The establishment of a universal forgery on the seminal scheme SPHINCS was shown to be feasible in practice by injecting a fault when the signing device constructs any non-top subtree. Ever since the attack has been made public, little effort was spent to protect the SPHINCS family against attacks by faults. This paper works in this direction in the context of SPHINCS+ and analyzes the current algorithms that aim to prevent fault-based forgeries.First, the paper adapts the original attack to SPHINCS+ reinforced with randomized signing and extends the applicability of the attack to any combination of faulty and valid signatures. Considering the adaptation, the paper then presents a thorough analysis of the attack. In particular, the analysis shows that, with high probability, the security guarantees of SPHINCS+ significantly drop when a single random bit flip occurs anywhere in the signing procedure and that the resulting faulty signature cannot be detected with the verification procedure. The paper shows both in theory and experimentally that the countermeasures based on caching the intermediate W-OTS+s offer a marginally greater protection against unintentional faults, and that such countermeasures are circumvented with a tolerable number of queries in an active attack. Based on these results, the paper recommends real-world deployments of SPHINCS+ to implement redundancy checks.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10278/9726"
                    },
                    "abstract_zh": "SPHINCS+是一种基于哈希的数字签名方案，由NIST在其后量子密码标准化过程中选择。通过在签名设备构造任何非顶子树时注入错误，在种子方案SPHINCS上建立通用伪造被证明在实践中是可行的。自从攻击被公之于众后，很少努力去保护狮身人面像家族免受断层的攻击。本文在SPHINCS+的背景下朝着这个方向工作，并分析了当前旨在防止基于错误的伪造的算法。首先，本文将原始攻击修改为SPHINCS+,用随机签名进行增强，并将攻击的适用性扩展到错误签名和有效签名的任意组合。考虑到改编，本文随后对该攻击进行了全面分析。特别地，分析表明，当在签名过程中的任何地方发生单个随机比特翻转时，SPHINCS+的安全保证很可能显著下降，并且所产生的错误签名不能被验证过程检测到。该论文在理论上和实验上都表明，基于缓存中间W-OTS+s的对策提供了对无意错误的略微更大的保护，并且在主动攻击中，这种对策可以通过可容忍数量的查询来规避。基于这些结果，本文推荐SPHINCS+的实际部署来实现冗余检查。",
                    "title_zh": "防止SPHINCS+遭受故障攻击的研究"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i2.115-154",
                    "title": "Areion: Highly-Efficient Permutations and Its Applications to Hash Functions for Short Input",
                    "authors": "Takanori Isobe, Ryoma Ito, Fukang Liu, Kazuhiko Minematsu, Motoki Nakahashi, Kosei Sakamoto, Rentaro Shiba",
                    "abstract": "In the real-world applications, the overwhelming majority of cases require hashing with relatively short input, say up to 2K bytes. The length of almost all TCP/IP packets is between 40 to 1.5K bytes, and the maximum packet lengths of major protocols, e.g., Zigbee, Bluetooth low energy, and Controller Area Network (CAN) are less than 128 bytes. However, existing schemes are not well optimized for short input. To bridge the gap between real-world needs (in future) and limited performances of state-of-the-art hash functions for short input, we design a family of wide-block permutations Areion that fully leverages the power of AES instructions, which are widely deployed in many devices. As its applications, we propose several hash functions. Areion significantly outperforms existing schemes for short input and even competitive to relatively long message. Indeed, our hash function is surprisingly fast, and its performance is less than 3 cycles/byte in the latest Intel architecture for any message size. Especially, it is about 10 times faster than existing state-of-the-art schemes for short message up to around 100 bytes, which are most widely-used input size in real-world applications, on both the latest CPU architectures (IceLake, Tiger Lake, and Alder Lake) and mobile platforms (Pixel 6 and iPhone 13).",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10279/9727"
                    },
                    "abstract_zh": "在现实世界的应用程序中，绝大多数情况下需要使用相对较短的输入进行散列，比如最多2K字节。几乎所有TCP/IP分组的长度都在40到1.5K字节之间，并且主要协议(例如Zigbee、蓝牙低能量和控制器局域网(CAN))的最大分组长度都小于128字节。然而，现有的方案对于短输入不是很好地优化。为了弥合现实世界的需求(未来)和针对短输入的最新哈希函数的有限性能之间的差距，我们设计了一系列宽块置换运算，充分利用了AES指令的强大功能，这些指令广泛部署在许多设备中。作为它的应用，我们提出了几种散列函数。Areion在短输入方面明显优于现有方案，甚至可以与相对较长的消息相媲美。事实上，我们的哈希函数速度惊人，在最新的英特尔架构中，对于任何消息大小，其性能都低于3个周期/字节。特别是，对于高达100字节左右的短信，它比现有的最先进的方案快大约10倍，这是现实世界应用中最广泛使用的输入大小，在最新的CPU架构(IceLake、Tiger Lake和Alder Lake)和移动平台(Pixel 6和iPhone 13)上都是如此。",
                    "title_zh": "高效置换及其在短输入哈希函数中的应用"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i2.155-179",
                    "title": "Threshold Implementations in Software: Micro-architectural Leakages in Algorithms",
                    "authors": "John Gaspoz, Siemen Dhooghe",
                    "abstract": "This paper provides necessary properties to algorithmically secure firstorder maskings in scalar micro-architectures. The security notions of threshold implementations are adapted following micro-processor leakage effects which are known to the literature. The resulting notions, which are based on the placement of shares, are applied to a two-share randomness-free PRESENT cipher and Keccak-f. The assembly implementations are put on a RISC-V and an ARM Cortex-M4 core. All designs are validated in the glitch and transition extended probing model and their implementations via practical lab analysis.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10280/9728"
                    },
                    "abstract_zh": "本文提供了标量微体系结构中算法安全一阶掩码的必要性质。阈值实现的安全概念遵循文献中已知的微处理器泄漏效应。由此产生的基于份额分配的概念被应用于两份额无随机性的当前密码和Keccak-f。汇编实现被置于RISC-V和ARM Cortex-M4内核上。通过实际的实验室分析，所有设计都在毛刺和转换扩展探测模型及其实现中得到验证。",
                    "title_zh": "软件中的阈值实现:算法中的微结构泄漏"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i2.180-211",
                    "title": "High-order masking of NTRU",
                    "authors": "Jean-Sébastien Coron, François Gérard, Matthias Trannoy, Rina Zeitoun",
                    "abstract": "The main protection against side-channel attacks consists in computing every function with multiple shares via the masking countermeasure. While the masking countermeasure was originally developed for securing block-ciphers such as AES, the protection of lattice-based cryptosystems is often more challenging, because of the diversity of the underlying algorithms. In this paper, we introduce new gadgets for the high-order masking of the NTRU cryptosystem, with security proofs in the classical ISW probing model. We then describe the first fully masked implementation of the NTRU Key Encapsulation Mechanism submitted to NIST, including the key generation. To assess the practicality of our countermeasures, we provide a concrete implementation on ARM Cortex-M3 architecture, and eventually a t-test leakage evaluation.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10281/9729"
                    },
                    "abstract_zh": "针对旁道攻击的主要保护在于通过掩蔽对策计算具有多个份额的每个函数。虽然屏蔽对策最初是为保护AES等分组密码而开发的，但由于基础算法的多样性，对基于格的密码系统的保护通常更具挑战性。在这篇文章中，我们介绍了NTRU密码系统的高阶屏蔽的新工具，并在经典的ISW探测模型中给出了安全性证明。然后，我们描述提交给NIST的第一个完全屏蔽的NTRU密钥封装机制的实现，包括密钥生成。为了评估我们对策的实用性，我们提供了一个在ARM Cortex-M3架构上的具体实现，并最终提供了一个t-test泄漏评估。",
                    "title_zh": "NTRU的高阶掩蔽"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i2.212-240",
                    "title": "FaultMeter: Quantitative Fault Attack Assessment of Block Cipher Software",
                    "authors": "Keerthi K., Chester Rebeiro",
                    "abstract": "Fault attacks are a potent class of physical attacks that exploit a fault njected during device operation to steal secret keys from a cryptographic device. The success of a fault attack depends intricately on (a) the cryptographic properties of the cipher, (b) the program structure, and (c) the underlying hardware architecture. While there are several tools that automate the process of fault attack evaluation, none of them consider all three influencing aspects.This paper proposes a framework called FaultMeter that builds on the state-of-art by not just identifying fault vulnerable locations in a block cipher software, but also providing a quantification for each vulnerable location. The quantification provides a probability that an injected fault can be successfully exploited. It takes into consideration the cryptographic properties of the cipher, structure of the implementation, and the underlying Instruction Set Architecture’s (ISA) susceptibility to faults. We demonstrate an application of FaultMeter to automatically insert optimal amounts of countermeasures in a program to meet the user’s security requirements while minimizing overheads. We demonstrate the versatility of the FaultMeter framework by evaluating five cipher implementations on multiple hardware platforms, namely, ARM (32 and 64 bit), RISC-V (32 and 64 bit), TI MSP-430 (16-bit) and Intel x86 (64-bit).",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10282/9730"
                    },
                    "abstract_zh": "故障攻击是一种强有力的物理攻击，它利用设备运行期间发生的故障从加密设备中窃取密钥。故障攻击的成功取决于(a)密码的加密属性，(b)程序结构，以及(c)底层硬件架构。虽然有几个工具可以自动化故障攻击评估的过程，但是没有一个工具考虑到所有这三个影响方面。本文提出了一个称为FaultMeter的框架，它建立在最先进的基础上，不仅可以识别分组密码软件中易出错的位置，还可以对每个易出错的位置进行量化。量化提供了注入断层可以被成功利用的概率。它考虑了密码的加密属性、实现的结构以及底层指令集架构(ISA)对错误的易感性。我们演示了FaultMeter的一个应用程序，它可以在程序中自动插入最佳数量的对策，以满足用户的安全需求，同时最小化开销。我们通过评估多种硬件平台上的五种密码实现来展示FaultMeter框架的多功能性，即ARM (32位和64位)、RISC-V (32位和64位)、TI MSP-430 (16位)和Intel x86 (64位)。",
                    "title_zh": "FaultMeter:分组密码软件的定量故障攻击评估"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i2.241-269",
                    "title": "How Secure is Exponent-blinded RSA-CRT with Sliding Window Exponentiation?",
                    "authors": "Rei Ueno, Naofumi Homma",
                    "abstract": "This paper presents the first security evaluation of exponent-blinded RSA–CRT implementation with sliding window exponentiation against cache attacks. Our main contributions are threefold. (1) We demonstrate an improved cache attack using Flush+Reload on RSA–CRT to estimate the squaring–multiplication operational sequence. The proposed method can estimate a correct squaring–multiplication sequence from one Flush+Reload trace, while the existing Flush+Reload attacks always contain errors in the sequence estimation. This is mandatory for the subsequent steps in the proposed attack. (2) We present a new and first partial key exposure attack on exponent-blinded RSA–CRT with a random-bit leak. The proposed attack first estimates a random mask for blinding exponent using a modification of the Schindler–Wiemers continued fraction attack, and then recovers the secret key using an extension of the Heninger–Shacham branch-and-prune attack. We experimentally show that the proposed attack on RSA–CRT using a practical window size of 5 with 16-, 32-, and 64-bit masks is carried out with complexity of 225.6, 267.7, and 2161, respectively. (3) We then investigate the tradeoffs between mask bit length and implementation performance. The computational cost of exponent-blinded RSA–CRT using a sliding window with a 32- and 64-bit mask are 15% and 10% faster than that with a 128-bit mask, respectively, as we confirmed that 32- and 64-bit masks are sufficient to defeat the proposed attack. Our source code used in the experiment is publicly available.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10283/9731"
                    },
                    "abstract_zh": "本文提出了第一个指数盲RSA–CRT实现的安全评估。我们的主要贡献有三个方面。(1)我们使用RSA–CRT上的Flush+Reload来估计平方–乘法运算序列，演示了一种改进的缓存攻击。所提出的方法可以从一个Flush+Reload跟踪中估计正确的平方-乘法序列，而现有的Flush+Reload攻击总是在序列估计中包含错误。这对于提议的攻击中的后续步骤是强制性的。(2)我们提出了一个新的和第一个对指数盲RSA–CRT的部分密钥暴露攻击。所提出的攻击首先使用Schindler-wie mers连分数攻击的修改来估计盲指数的随机掩码，然后使用he ninger-Shacham分支-修剪攻击的扩展来恢复密钥。我们通过实验表明，使用实际窗口大小为5，掩码为16、32和64位，对RSA–CRT的攻击复杂度分别为225.6、267.7和2161。(3)然后我们研究掩码位长度和实现性能之间的折衷。使用32位和64位掩码的滑动窗口的指数盲RSA–CRT的计算成本分别比使用128位掩码的快15%和10%,因为我们确认32位和64位掩码足以击败所提出的攻击。我们在实验中使用的源代码是公开的。",
                    "title_zh": "滑动窗口取幂的指数盲RSA-CRT有多安全？"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i2.270-285",
                    "title": "Some New Methods to Generate Short Addition Chains",
                    "authors": "Yuanchao Ding, Hua Guo, Yewei Guan, Hutao Song, Xiyong Zhang, Jianwei Liu",
                    "abstract": "Modular exponentiation and scalar multiplication are important operations in most public-key cryptosystems, and their efficient computation is essential to cryptosystems. The shortest addition chain is one of the most important mathematical concepts to realize the optimization of computation. However, finding a shortest addition chain of length r is generally regarded as an NP-hard problem, whose time complexity is comparable to O(r!). This paper proposes some novel methods to generate short addition chains. We firstly present a Simplified Power-tree method by deeply deleting the power-tree whose time complexity is reduced to O(r2). In this paper, a Cross Window method and its variant are introduced by improving the Window method. The Cross Window method uses the cross correlation to deal with the windows and its pre-computation is optimized by a new Addition Sequence Algorithm. The theoretical analysis is conducted to show the correctness and effectiveness. Meanwhile, our experiments show that the new methods can obtain shorter addition chains compared to the existing methods. The Cross Window method with the Addition Sequence algorithm can attain 44.74% and 9.51% reduction of the addition chain length, in the best case, compared to the Binary method and the Window method respectively.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "模幂运算和标量乘法是大多数公钥密码系统中的重要运算，它们的高效计算对密码系统至关重要。最短加法链是实现计算优化的最重要的数学概念之一。然而，寻找长度为r的最短加法链一般被认为是NP-hard问题，其时间复杂度与O(r！).本文提出了一些产生短加法链的新方法。我们首先通过深度删除幂树提出了一种简化的幂树方法，其时间复杂度降低到O(r2)。本文通过对窗口法的改进，引入了交叉窗口法及其变种。交叉窗口法利用互相关处理窗口，并通过一种新的加法序列算法优化其预计算。理论分析表明了该方法的正确性和有效性。同时，我们的实验表明，与现有方法相比，新方法可以获得更短的加成链。在最好的情况下，与二进制方法和窗口方法相比，具有添加序列算法的交叉窗口方法可以分别实现添加链长度的44.74%和9.51%的减少。",
                    "title_zh": "生成短加法链的一些新方法"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i2.286-309",
                    "title": "Efficient Private Circuits with Precomputation",
                    "authors": "Weijia Wang, Fanjie Ji, Juelin Zhang, Yu Yu",
                    "abstract": "At CHES 2022, Wang et al. described a new paradigm for masked implementations using private circuits, where most intermediates can be precomputed before the input shares are accessed, significantly accelerating the online execution of masked functions. However, the masking scheme they proposed mainly featured (and was designed for) the cost amortization, leaving its (limited) suitability in the above precomputation-based paradigm just as a bonus. This paper aims to provide an efficient, reliable, easy-to-use, and precomputation-compatible masking scheme. We propose a new masked multiplication over the finite field Fq suitable for the precomputation, and prove its security in the composable notion called Probing-Isolating Non-Inference (PINI). Particularly, the operations (e.g., AND and XOR) in the binary field can be achieved by assigning q = 2, allowing the bitsliced implementation that has been shown to be quite efficient for the software implementations. The new masking scheme is applied to leverage the masking of AES and SKINNY block ciphers on ARM Cortex M architecture. The performance results show that the new scheme contributes to a significant speed-up compared with the state-of-the-art implementations. For SKINNY with block size 64, the speed and RAM requirement can be significantly improved (saving around 45% cycles in the online-computation and 60% RAM space for precomputed values) from AES-128, thanks to its smaller number of AND gates. Besides the security proof by hand, we provide formal verifications for the multiplication and T-test evaluations for the masked implementations of AES and SKINNY. Because of the structure of the new masked multiplication, our formal verification can be performed for security orders up to 16.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10285/9733"
                    },
                    "abstract_zh": "在CHES 2022上，Wang等人描述了一种使用专用电路的屏蔽实现的新范式，其中大多数中间体可以在访问输入份额之前预先计算，从而显著加速屏蔽功能的在线执行。然而，他们提出的屏蔽方案主要以成本摊销为特征(并且是为成本摊销而设计的)，这使得它在上述基于预计算的范例中的适用性(有限)只是一个额外的好处。本文旨在提供一种高效、可靠、易于使用且与预计算兼容的掩蔽方案。我们提出了一种新的适用于预计算的有限域Fq上的掩蔽乘法，并在称为探测-隔离非推理(PINI)的可组合概念下证明了它的安全性。具体地，二进制字段中的运算(例如，AND和XOR)可以通过分配q = 2来实现，从而允许已经被证明对于软件实现非常有效的位分片实现。新的屏蔽方案用于利用ARM Cortex M架构上AES和SKINNY分组密码的屏蔽。性能测试结果表明，与现有的实现方案相比，新方案有显著的加速效果。对于块大小为64的SKINNY，AES-128的速度和RAM要求可以显著提高(在线计算节省约45%的周期，预计算值节省60%的RAM空间)，这要归功于它的与门数量更少。除了手动安全证明，我们还为AES和SKINNY的屏蔽实现提供乘法和T-test评估的形式验证。由于新的掩蔽乘法的结构，我们的形式验证可以对高达16的安全级进行。",
                    "title_zh": "带预计算的高效专用电路"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i2.310-357",
                    "title": "Conditional Variational AutoEncoder based on Stochastic Attacks",
                    "authors": "Gabriel Zaid, Lilian Bossuet, Mathieu Carbone, Amaury Habrard, Alexandre Venelli",
                    "abstract": "Over the recent years, the cryptanalysis community leveraged the potential of research on Deep Learning to enhance attacks. In particular, several studies have recently highlighted the benefits of Deep Learning based Side-Channel Attacks (DLSCA) to target real-world cryptographic implementations. While this new research area on applied cryptography provides impressive result to recover a secret key even when countermeasures are implemented (e.g. desynchronization, masking schemes), the lack of theoretical results make the construction of appropriate and powerful models a notoriously hard problem. This can be problematic during an evaluation process where a security bound is required. In this work, we propose the first solution that bridges DL and SCA in order to get this security bound. Based on theoretical results, we develop the first Machine Learning generative model, called Conditional Variational AutoEncoder based on Stochastic Attacks (cVAE-SA), designed from the well-known Stochastic Attacks, that have been introduced by Schindler et al. in 2005. This model reduces the black-box property of DL and eases the architecture design for every real-world crypto-system as we define theoretical complexity bounds which only depend on the dimension of the (reduced) trace and the targeting variable over F2n . We validate our theoretical proposition through simulations and public datasets on a wide range of use cases, including multi-task learning, curse of dimensionality and masking scheme.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10286/9735"
                    },
                    "abstract_zh": "近年来，密码分析社区利用深度学习研究的潜力来增强攻击。特别是，最近有几项研究强调了基于深度学习的旁路攻击(DLSCA)对现实世界加密实现的好处。尽管应用密码学的这一新的研究领域提供了令人印象深刻的结果，即使在实施对策(例如，去同步化、屏蔽方案)时也能恢复密钥，但是理论结果的缺乏使得构建适当且强大的模型成为众所周知的难题。在需要安全界限的评估过程中，这可能是有问题的。在这项工作中，我们提出了第一个桥接DL和SCA的解决方案，以获得这种安全界限。基于理论结果，我们开发了第一个机器学习生成模型，称为基于随机攻击的条件变分自动编码器(cVAE-SA ),它是根据Schindler等人在2005年提出的著名的随机攻击设计的。该模型降低了DL的黑盒性质，简化了每个真实世界密码系统的体系结构设计，因为我们定义了理论上的复杂性界限，该界限仅取决于(降低的)迹的维数和F2n上的目标变量。我们通过模拟和公共数据集验证了我们的理论主张，这些数据集涉及广泛的用例，包括多任务学习、维数灾难和掩蔽方案。",
                    "title_zh": "基于随机攻击的条件变分自动编码器"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i2.358-380",
                    "title": "Speeding Up Multi-Scalar Multiplication over Fixed Points Towards Efficient zkSNARKs",
                    "authors": "Guiwen Luo, Shihui Fu, Guang Gong",
                    "abstract": "The arithmetic of computing multiple scalar multiplications in an elliptic curve group then adding them together is called multi-scalar multiplication (MSM). MSM over fixed points dominates the time consumption in the pairing-based trusted setup zero-knowledge succinct non-interactive argument of knowledge (zkSNARK), thus for practical applications we would appreciate fast algorithms to compute it. This paper proposes a bucket set construction that can be utilized in the context of Pippenger’s bucket method to speed up MSM over fixed points with the help of precomputation. If instantiating the proposed construction over BLS12-381 curve, when computing n-scalar multiplications for n = 2e (10 ≤ e ≤ 21), theoretical analysis ndicates that the proposed construction saves more than 21% computational cost compared to Pippenger’s bucket method, and that it saves 2.6% to 9.6% computational cost compared to the most popular variant of Pippenger’s bucket method. Finally, our experimental result demonstrates the feasibility of accelerating the computation of MSM over fixed points using large precomputation tables as well as the effectiveness of our new construction.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10287/9736"
                    },
                    "abstract_zh": "计算椭圆曲线组中的多个标量乘法，然后将它们相加的算法称为多标量乘法(MSM)。定点上的MSM在基于配对的可信设置零知识简洁非交互知识论证(zkSNARK)中占主导地位的时间消耗，因此对于实际应用，我们希望有快速算法来计算它。本文提出了一种桶集结构，可以在Pippenger桶方法的上下文中使用，以便在预计算的帮助下加速定点上的MSM。如果在BLS12-381曲线上实例化所提出的构造，当计算n = 2e (10 ≤ e ≤ 21)的n标量乘法时，理论分析表明，所提出的构造与皮彭格的桶方法相比节省了超过21%的计算成本，并且与皮彭格的桶方法的最流行变体相比节省了2.6%至9.6%的计算成本。最后，我们的实验结果证明了使用大型预计算表加速定点上MSM计算的可行性以及我们的新构造的有效性。",
                    "title_zh": "加速定点上的多标量乘法实现高效的zkSNARKs"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i2.381-417",
                    "title": "A Closer Look at the Chaotic Ring Oscillators based TRNG Design",
                    "authors": "Shuqin Su, Bohan Yang, Vladimir Rozic, Mingyuan Yang, Min Zhu, Shaojun Wei, Leibo Liu",
                    "abstract": "TRNG is an essential component for security applications. A vulnerable TRNG could be exploited to facilitate potential attacks or be related to a reduced key space, and eventually results in a compromised cryptographic system. A digital FIRO-/GARO-based TRNG with high throughput and high entropy rate was introduced by Jovan Dj. Golic (TC’06). However, the fact that periodic oscillation is a main failure of FIRO-/GARO-based TRNGs is noticed in the paper (Markus Dichtl, ePrint’15). We verify this problem and estimate the consequential entropy loss using Lyapunov exponents and the test suite of the NIST SP 800-90B standard. To address the problem of periodic oscillations, we propose several implementation guidelines based on a gate-level model, a design methodology to build a reliable GARO-based TRNG, and an online test to improve the robustness of FIRO-/GARO-based TRNGs. The gate-level implementation guidelines illustrate the causes of periodic oscillations, which are verified by actual implementation and bifurcation diagram. Based on the design methodology, a suitable feedback polynomial can be selected by evaluating the feedback polynomials. The analysis and understanding of periodic oscillation and FIRO-/GARO-based TRNGs are deepened by delay adjustment. A TRNG with the selected feedback polynomial may occasionally enter periodic oscillations, due to active attacks and the delay inconstancy of implementations. This inconstancy might be caused by self-heating, temperature and voltage fluctuation, and the process variation among different silicon chips. Thus, an online test module, as one indispensable component of TRNGs, is proposed to detect periodic oscillations. The detected periodic oscillation can be eliminated by adjusting feedback polynomial or delays to improve the robustness. The online test module is composed of a lightweight and responsive detector with a high detection rate, outperforming the existing detector design and statistical tests. The areas, power consumptions and frequencies are evaluated based on the ASIC implementations of a GARO, the sampling circuit and the online test module. The gate-level implementation guidelines promote the future establishment of the stochastic model of FIRO-/GARO-based TRNGs with a deeper understanding.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10288/9737"
                    },
                    "abstract_zh": "TRNG是安全应用的重要组成部分。易受攻击的TRNG可被利用来促进潜在的攻击或与减少的密钥空间相关联，并最终导致密码系统受损。Jovan Dj推出了基于FIRO/GARO的高吞吐量和高熵率的数字TRNG。戈利奇(TC'06)。然而，论文中注意到，周期性振荡是基于FIRO-/加罗的TRNGs的主要故障(Markus Dichtl，ePrint'15)。我们验证了这个问题，并使用李亚普诺夫指数和NIST SP 800-90B标准的测试套件估计了相应的熵损失。为了解决周期性振荡的问题，我们提出了几个基于门级模型的实施指南，一个构建可靠的基于GARO的TRNG的设计方法，以及一个提高基于FIRO/GARO的trng鲁棒性的在线测试。门级实现指南说明了周期性振荡的原因，并通过实际实现和分叉图进行了验证。基于设计方法，可以通过评估反馈多项式来选择合适的反馈多项式。通过延迟调整加深了对周期性振荡和基于FIRO/GARO的TRNGs的分析和理解。由于主动攻击和实现的延迟不稳定，具有所选反馈多项式的TRNG可能偶尔进入周期性振荡。这种不稳定性可能是由自热、温度和电压波动以及不同硅片之间的工艺差异引起的。因此，在线测试模块作为一个不可或缺的组成部分，被提出来检测周期性振荡。检测到的周期性振荡可以通过调整反馈多项式或延迟来消除，以提高鲁棒性。在线测试模块由一个重量轻、响应快的检测器组成，检测率高，优于现有的检测器设计和统计测试。基于GARO、采样电路和在线测试模块的ASIC实现来评估面积、功耗和频率。门级实施指南促进了对基于FIRO-/GARO的TRNGs的随机模型的进一步理解。",
                    "title_zh": "近距离观察基于混沌环形振荡器的TRNG设计"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i2.418-446",
                    "title": "Pushing the Limits of Generic Side-Channel Attacks on LWE-based KEMs - Parallel PC Oracle Attacks on Kyber KEM and Beyond",
                    "authors": "Gokulnath Rajendran, Prasanna Ravi, Jan-Pieter D'Anvers, Shivam Bhasin, Anupam Chattopadhyay",
                    "abstract": "In this work, we propose generic and novel adaptations to the binary Plaintext-Checking (PC) oracle based side-channel attacks for Kyber KEM. These attacks operate in a chosen-ciphertext setting, and are fairly generic and easy to mount on a given target, as the attacker requires very minimal information about the target device. However, these attacks have an inherent disadvantage of requiring a few thousand traces to perform full key recovery. This is due to the fact that these attacks typically work by recovering a single bit of information about the secret key per query/trace. In this respect, we propose novel parallel PC oracle based side-channel attacks, which are capable of recovering a generic P number of bits of information about the secret key in a single query/trace. We propose novel techniques to build chosen-ciphertexts so as to efficiently realize a parallel PC oracle for Kyber KEM. We also build a multi-class classifier, which is capable of realizing a practical side-channel based parallel PC oracle with very high success rate. We experimentally validated the proposed attacks (upto P = 10) on the fastest implementation of unprotected Kyber KEM in the pqm4 library. Our experiments yielded improvements in the range of 2.89× and 7.65× in the number of queries, compared to state-of-the-art binary PC oracle attacks, while arbitrarily higher improvements are possible for a motivated attacker, given the generic nature of the proposed attacks. We further conduct a thorough study on applicability to different scenarios, based on the presence/absence of a clone device, and also partial key recovery. Finally, we also show that the proposed attacks are able to achieve the lowest number of queries for key recovery, even for implementations protected with low-cost countermeasures such as shuffling. Our work therefore, concretely demonstrates the power of PC oracle attacks on Kyber KEM, thereby stressing the need for concrete countermeasures such as masking for Kyber and other lattice-based KEMs.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10289/9738"
                    },
                    "abstract_zh": "在这项工作中，我们提出了通用和新颖的适应二进制明文检查(PC)甲骨文为基伯KEM的侧信道攻击。这些攻击在选择的密文设置中操作，并且相当普通，容易安装在给定的目标上，因为攻击者需要关于目标设备的非常少的信息。然而，这些攻击有一个固有的缺点，即需要几千个跟踪来执行完整的密钥恢复。这是因为这些攻击通常是通过在每次查询/跟踪中恢复关于密钥的一位信息来实现的。在这方面，我们提出了新颖的基于并行PC oracle的旁道攻击，其能够在单个查询/跟踪中恢复关于密钥的一般P个比特的信息。我们提出了新的技术来建立选择密文，以便有效地实现一个并行PC预言机凯伯KEM。我们还建立了一个多类分类器，它能够以很高的成功率实现一个实用的基于侧通道的并行PC oracle。我们在pqm4库中的无保护的凯伯KEM的最快实现上实验性地验证了所提出的攻击(高达P = 10)。与最先进的二进制PC oracle攻击相比，我们的实验在查询数量方面产生了2.89倍和7.65倍的改进，而对于有动机的攻击者来说，考虑到所提出的攻击的一般性质，任意更高的改进都是可能的。基于克隆设备的存在/不存在以及部分密钥恢复，我们进一步对不同场景的适用性进行了彻底的研究。最后，我们还表明，所提出的攻击能够实现最少数量的密钥恢复查询，即使对于采用低成本对策(如洗牌)保护的实现也是如此。因此，我们的工作具体展示了PC oracle对凯伯KEM攻击的威力，从而强调了采取具体对策的必要性，例如掩蔽凯伯和其他基于格的kem。",
                    "title_zh": "在LWE的KEMs上推动一般旁道攻击的极限-在凯伯KEM和其他地方的并行PC Oracle攻击"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i2.447-481",
                    "title": "Fiddling the Twiddle Constants - Fault Injection Analysis of the Number Theoretic Transform",
                    "authors": "Prasanna Ravi, Bolin Yang, Shivam Bhasin, Fan Zhang, Anupam Chattopadhyay",
                    "abstract": "In this work, we present the first fault injection analysis of the Number Theoretic Transform (NTT). The NTT is an integral computation unit, widely used for polynomial multiplication in several structured lattice-based key encapsulation mechanisms (KEMs) and digital signature schemes. We identify a critical single fault vulnerability in the NTT, which severely reduces the entropy of its output. This in turn enables us to perform a wide-range of attacks applicable to lattice-based KEMs as well as signature schemes. In particular, we demonstrate novel key recovery and message recovery attacks targeting the key generation and encryption procedure of Kyber KEM. We also propose novel existential forgery attacks targeting deterministic and probabilistic signing procedure of Dilithium, followed by a novel verification bypass attack targeting its verification procedure. All proposed exploits are demonstrated with high success rate using electromagnetic fault injection on optimized implementations of Kyber and Dilithium, from the open-source pqm4 library on the ARM Cortex-M4 microcontroller. We also demonstrate that our proposed attacks are capable of bypassing concrete countermeasures against existing fault attacks on lattice-based KEMs and signature schemes. We believe our work motivates the need for more research towards development of countermeasures for the NTT against fault injection attacks.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10290/9739"
                    },
                    "abstract_zh": "在这项工作中，我们提出了数论变换(NTT)的第一个故障注入分析。NTT是一种整数计算单元，广泛用于多种结构化的基于格的密钥封装机制(KEMs)和数字签名方案中的多项式乘法。我们在NTT中发现了一个严重的单一故障漏洞，这严重降低了其输出的熵。这反过来使我们能够执行适用于基于格的KEMs以及签名方案的各种攻击。特别地，我们展示了针对凯伯·KEM的密钥生成和加密过程的新颖的密钥恢复和消息恢复攻击。我们还提出了针对双锂的确定性和概率性签名过程的新的存在伪造攻击，以及针对其验证过程的新的验证旁路攻击。在ARM Cortex-M4微控制器上的开源pqm4库的Kyber和Dilithium的优化实现上，使用电磁故障注入以高成功率演示了所有提议的利用。我们还证明了我们提出的攻击能够绕过针对基于格的KEMs和签名方案的现有故障攻击的具体对策。我们相信，我们的工作激发了对开发NTT对抗故障注入攻击的对策进行更多研究的需求。",
                    "title_zh": "拨弄旋转常数——数论变换的故障注入分析"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i2.482-518",
                    "title": "Prime-Field Masking in Hardware and its Soundness against Low-Noise SCA Attacks",
                    "authors": "Gaëtan Cassiers, Loïc Masure, Charles Momin, Thorben Moos, François-Xavier Standaert",
                    "abstract": "A recent study suggests that arithmetic masking in prime fields leads to stronger security guarantees against passive physical adversaries than Boolean masking. Indeed, it is a common observation that the desired security amplification of Boolean masking collapses when the noise level in the measurements is too low. Arithmetic encodings in prime fields can help to maintain an exponential increase of the attack complexity in the number of shares even in such a challenging context. In this work, we contribute to this emerging topic in two main directions. First, we propose novel masked hardware gadgets for secure squaring in prime fields (since squaring is non-linear in non-binary fields) which prove to be significantly more resource-friendly than corresponding masked multiplications. We then formally show their local and compositional security for arbitrary orders. Second, we attempt to >experimentally evaluate the performance vs. security tradeoff of prime-field masking. In order to enable a first comparative case study in this regard, we exemplarily consider masked implementations of the AES as well as the recently proposed AESprime. AES-prime is a block cipher partially resembling the standard AES, but based on arithmetic operations modulo a small Mersenne prime. We present cost and performance figures for masked AES and AES-prime implementations, and experimentally evaluate their susceptibility to low-noise side-channel attacks. We consider both the dynamic and the static power consumption for our low-noise analyses and emulate strong adversaries. Static power attacks are indeed known as a threat for side-channel countermeasures that require a certain noise level to be effective because of the adversary’s ability to reduce the noise through intra-trace averaging. Our results show consistently that for the noise levels in our practical experiments, the masked prime-field implementations provide much higher security for the same number of shares. This compensates for the overheads prime computations lead to and remains true even if / despite leaking each share with a similar Signal-to-Noise Ratio (SNR) as their binary equivalents. We hope our results open the way towards new cipher designs tailored to best exploit the advantages of prime-field masking.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10291/9741"
                    },
                    "abstract_zh": "最近的一项研究表明，素数域中的算术掩蔽比布尔掩蔽对被动物理对手产生更强的安全保证。事实上，当测量中的噪声水平太低时，布尔掩蔽的期望安全放大崩溃，这是常见的观察结果。素数域中的算术编码有助于在份额数量上保持攻击复杂度的指数增长，即使在这种具有挑战性的环境中也是如此。在这项工作中，我们在两个主要方向上对这一新兴主题做出了贡献。首先，我们提出了新的用于素数域中安全平方的屏蔽硬件工具(因为平方在非二进制域中是非线性的),其被证明比相应的屏蔽乘法更加资源友好。然后我们正式证明了它们对于任意阶的局部和合成安全性。其次，我们试图通过实验来评估素域掩码的性能与安全性的权衡。为了实现这方面的第一个比较案例研究，我们示例性地考虑AES的屏蔽实现以及最近提出的AESprime。AES-prime是一种部分类似于标准AES的分组密码，但是基于以小梅森素数为模的算术运算。我们给出了屏蔽AES和AES-prime实现的成本和性能数据，并通过实验评估了它们对低噪声旁道攻击的敏感性。我们在进行低噪声分析时会考虑动态和静态功耗，并模拟强劲对手。静态功率攻击确实被认为是对侧信道对抗措施的一种威胁，这种措施需要一定的噪声水平才能有效，因为对手能够通过迹内平均来降低噪声。我们的结果一致地表明，对于我们实际实验中的噪声水平，对于相同数量的份额，掩蔽的素场实现提供了高得多的安全性。这补偿了素数计算导致的开销，并且即使/尽管泄漏了具有与它们的二进制等价物相似的信噪比(SNR)的每个份额，也保持真实。我们希望我们的结果为新的密码设计开辟了道路，这种设计可以最好地利用素数域掩蔽的优势。",
                    "title_zh": "硬件中的素数域掩蔽及其对低噪声SCA攻击的稳健性"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i2.519-542",
                    "title": "Efficient Persistent Fault Analysis with Small Number of Chosen Plaintexts",
                    "authors": "Fan Zhang, Run Huang, Tianxiang Feng, Xue Gong, Yulong Tao, Kui Ren, Xinjie Zhao, Shize Guo",
                    "abstract": "In 2018, Zhang et al. introduced the Persistent Fault Analysis (PFA) for the first time, which uses statistical features of ciphertexts caused by faulty Sbox to recover the key of block ciphers. However, for most of the variants of PFA, the prior knowledge of the fault (location and value) is required, where the corresponding analysis will get more difficult under the scenario of multiple faults. To bypass such perquisite and improve the analysis efficiency for multiple faults, we propose Chosen-Plaintext based Persistent Fault Analysis (CPPFA). CPPFA introduces chosen-plaintext to facilitate PFA and can reduce the key search space of AES-128 to extremely small. Our proposal requires 256 ciphertexts, while previous state-of-the-art work still requires 1509 and 1448 ciphertexts under 8 and 16 faults, respectively, at the only cost of requiring 256 chosen plaintexts. In particular, CPPFA can be applied to the multiple faults scenarios where all fault locations, values and quantity are unknown, and the worst time complexity of CPPFA is O(28+nf ) for AES-128, where nf represents the number of faults. The experimental results show that when nf > 4, 256 pairs of plaintext-ciphertext can recover the master key of AES-128. As for LED-64, only 16 pairs of plaintext-ciphertext reduce the remaining key search space to 210.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "2018年，张等首次引入了持续故障分析(PFA)，利用Sbox故障引起的密文统计特征来恢复分组密码的密钥。然而，对于PFA的大多数变体，需要故障的先验知识(位置和值),在多故障的情况下，相应的分析将变得更加困难。为了绕过这一前提并提高多重故障的分析效率，我们提出了基于选择明文的持续故障分析(CPPFA)。CPPFA引入了选择明文来促进PFA，可以将AES-128的密钥搜索空间减小到极小。我们的建议需要256个密文，而以前的最先进的工作在8和16个故障下仍然分别需要1509和1448个密文，唯一的代价是需要256个选择的明文。特别地，CPPFA可以应用于所有故障位置、值和数量未知的多故障场景，对于AES-128，CPPFA的最坏时间复杂度为O(28+nf)，其中nf表示故障的数量。实验结果表明，当nf > 4时，256对明文-密文可以恢复AES-128的主密钥。至于LED-64，只有16对明文-密文将剩余的密钥搜索空间减少到210。",
                    "title_zh": "用少量选择的明文进行有效的持续故障分析"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i2.543-567",
                    "title": "RDS: FPGA Routing Delay Sensors for Effective Remote Power Analysis Attacks",
                    "authors": "David Spielmann, Ognjen Glamocanin, Mirjana Stojilovic",
                    "abstract": "State-of-the-art sensors for measuring FPGA voltage fluctuations are time-to-digital converters (TDCs). They allow detecting voltage fluctuations in the order of a few nanoseconds. The key building component of a TDC is a delay line, typically implemented as a chain of fast carry propagation multiplexers. In FPGAs, the fast carry chains are constrained to dedicated logic and routing, and need to be routed strictly vertically. In this work, we present an alternative approach to designing on-chip voltage sensors, in which the FPGA routing resources replace the carry logic. We present three variants of what we name a routing delay sensor (RDS): one vertically constrained, one horizontally constrained, and one free of any constraints. We perform a thorough experimental evaluation on both the Sakura-X side-channel evaluation board and the Alveo U200 datacenter card, to evaluate the performance of RDS sensors in the context of a remote power side-channel analysis attack. The results show that our best RDS implementation in most cases outperforms the TDC. On average, for breaking the full 128-bit key of an AES-128 cryptographic core, an adversary requires 35% fewer side-channel traces when using the RDS than when using the TDC. Besides making the attack more effective, given the absence of the placement and routing constraint, the RDS sensor is also easier to deploy.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10293/9743"
                    },
                    "abstract_zh": "用于测量FPGA电压波动的最新传感器是时间数字转换器(TDC)。它们允许检测几纳秒量级的电压波动。TDC的关键构建组件是延迟线，通常实现为一系列快速进位传播多路复用器。在FPGAs中，快速进位链受限于专用逻辑和布线，需要严格垂直布线。在这项工作中，我们提出了一种设计片上电压传感器的替代方法，其中FPGA路由资源取代了进位逻辑。我们提出了我们称之为路由延迟传感器(RDS)的三种变体:一种是垂直约束的，一种是水平约束的，一种是没有任何约束的。我们对Sakura-X旁道评估板和Alveo U200数据中心卡进行了全面的实验评估，以评估RDS传感器在远程电源旁道分析攻击环境下的性能。结果表明，在大多数情况下，我们的最佳RDS实现优于TDC。平均而言，要破解AES-128加密核心的完整128位密钥，对手在使用RDS时需要的旁路跟踪比使用TDC时少35%。除了使攻击更有效之外，由于没有放置和路由限制，RDS传感器也更容易部署。",
                    "title_zh": "RDS: FPGA路由延迟传感器，用于有效的远程功耗分析攻击"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i2.568-586",
                    "title": "Improved Attacks on (EC)DSA with Nonce Leakage by Lattice Sieving with Predicate",
                    "authors": "Luyao Xu, Zhengyi Dai, Baofeng Wu, Dongdai Lin",
                    "abstract": "Lattice reduction algorithms have been proved to be one of the most powerful and versatile tools in public key cryptanalysis. In this work, we primarily concentrate on lattice attacks against (EC)DSA with nonce leakage via some sidechannel analysis. Previous works relying on lattice reduction algorithms such as LLL and BKZ will finally lead to the “lattice barrier”: lattice algorithms become infeasible when only fewer nonce is known. Recently, Albrecht and Heninger introduced lattice algorithms augmented with a predicate and broke the lattice barrier (Eurocrypt 2021). We improve their work in several aspects.We first propose a more efficient predicate algorithm which aims to search for the target lattice vector in a large database. Then, we combine sieving with predicate algorithm with the “dimensions for free” and “progressive sieving” techniques to further improve the performance of our attacks. Furthermore, we give a theoretic analysis on how to choose the optimal Kannan embedding factor.As a result, our algorithm outperforms the state-of-the-art lattice attacks for existing records such as 3-bit nonce leakage for a 256-bit curve and 2-bit nonce leakage for a 160-bit curve in terms of running time, sample numbers and success probability. We also break the lattice records on the 384-bit curve with 3-bit nonce leakage and the 256-bit curve with 2-bit nonce leakage which are thought infeasible previously. Finally, we give the first lattice attack against ECDSA with a single-bit nonce leakage, which enables us to break a 112-bit curve with 1-bit nonce leakage in practical time.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "格约简算法已经被证明是公钥密码分析中最强大和最通用的工具之一。在这项工作中，我们主要集中在格攻击的(EC)DSA nonce泄漏通过一些侧信道分析。以前的工作依赖于格约简算法，如LLL和BKZ，将最终导致“格障碍”:格算法变得不可行时，只有少数随机数是已知的。最近，Albrecht和Heninger引入了用谓词增强的格算法，并打破了格障碍(Eurocrypt 2021)。我们在几个方面改进了他们的工作。我们首先提出了一种更有效的谓词算法，旨在在大型数据库中搜索目标格向量。然后，我们将谓词筛选算法与“自由维数”和“渐进筛选”技术相结合，以进一步提高我们的攻击性能。此外，我们还对如何选择最优的Kannan嵌入因子进行了理论分析。因此，我们的算法在运行时间、样本数量和成功概率方面优于现有记录的最先进的格攻击，例如256位曲线的3位随机数泄漏和160位曲线的2位随机数泄漏。我们还打破了先前被认为不可行的384位曲线上具有3位随机数泄漏的格记录和256位曲线上具有2位随机数泄漏的格记录。最后，我们给出了第一个针对单比特随机数泄漏的ECDSA的格攻击，这使得我们能够在实际时间内用1比特的随机数泄漏破解112比特的曲线。",
                    "title_zh": "基于谓词格筛选的随机数泄漏对(EC)DSA攻击的改进"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i2.587-613",
                    "title": "\"Whispering MLaaS\" Exploiting Timing Channels to Compromise User Privacy in Deep Neural Networks",
                    "authors": "Shubhi Shukla, Manaar Alam, Sarani Bhattacharya, Pabitra Mitra, Debdeep Mukhopadhyay",
                    "abstract": "While recent advancements of Deep Learning (DL) in solving complex real-world tasks have spurred their popularity, the usage of privacy-rich data for their training in varied applications has made them an overly-exposed threat surface for privacy violations. Moreover, the rapid adoption of cloud-based Machine-Learning-asa-Service (MLaaS) has broadened the threat surface to various remote side-channel attacks. In this paper, for the first time, we show one such privacy violation by observing a data-dependent timing side-channel (naming this to be Class-Leakage) originating from non-constant time branching operation in a widely popular DL framework, namely PyTorch. We further escalate this timing variability to a practical inference-time attack where an adversary with user level privileges and having hard-label black-box access to an MLaaS can exploit Class-Leakage to compromise the privacy of MLaaS users. DL models have also been shown to be vulnerable to Membership Inference Attack (MIA), where the primary objective of an adversary is to deduce whether any particular data has been used while training the model. Differential Privacy (DP) has been proposed in recent literature as a popular countermeasure against MIA, where inclusivity and exclusivity of a data-point in a dataset cannot be ascertained by definition. In this paper, we also demonstrate that the existence of a data-point within the training dataset of a DL model secured with DP can still be distinguished using the identified timing side-channel. In addition, we propose an efficient countermeasure to the problem by introducing constant-time branching operation that alleviates the Class-Leakage. We validate the approach using five pre-trained DL models trained on two standard benchmarking image classification datasets, CIFAR-10 and CIFAR-100, over two different computing environments having Intel Xeon and Intel i7 processors.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10295/9745"
                    },
                    "abstract_zh": "虽然深度学习(DL)在解决复杂现实世界任务方面的最新进展刺激了它们的流行，但在各种应用中使用隐私丰富的数据进行训练使它们成为隐私侵犯的过度暴露的威胁面。此外，基于云的机器学习服务(MLaaS)的快速采用扩大了各种远程侧通道攻击的威胁面。在本文中，我们首次通过观察一个数据相关的定时旁路(命名为类泄漏)展示了这样一种隐私侵犯，该旁路源自广泛流行的DL框架(即PyTorch)中的非恒定时间分支操作。我们进一步将这种时序可变性升级为实际的推理时间攻击，在这种攻击中，具有用户级特权并对MLaaS具有硬标签黑盒访问权的对手可以利用类泄漏来危害MLaaS用户的隐私。DL模型也容易受到成员推理攻击(MIA ),其中对手的主要目标是推断在训练模型时是否使用了任何特定的数据。差分隐私(DP)在最近的文献中被提出作为一种流行的对抗MIA的对策，其中数据集中数据点的包含性和排他性不能通过定义来确定。在本文中，我们还证明了在用DP保护的DL模型的训练数据集中数据点的存在仍然可以使用所识别的定时旁道来区分。此外，我们提出了一个有效的对策，通过引入常数时间分支操作来减少类泄漏。我们使用五个预训练的DL模型对该方法进行了验证，这些模型在两个标准基准图像分类数据集CIFAR-10和CIFAR-100上进行训练，在两个不同的计算环境中使用英特尔至强和英特尔i7处理器。",
                    "title_zh": "“耳语MLaaS”利用定时通道在深度神经网络中危害用户隐私"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i3.1-29",
                    "title": "Carry-based Differential Power Analysis (CDPA) and its Application to Attacking HMAC-SHA-2",
                    "authors": "Yaacov Belenky, Ira Dushar, Valery Teper, Vadim Bugaenko, Oleg Karavaev, Leonid Azriel, Yury Kreimer",
                    "abstract": "In this paper, we introduce Carry-based Differential Power Analysis (CDPA), a novel methodology that allows for attacking schemes that use arithmetical addition. We apply this methodology to attacking HMAC-SHA-2. We provide full mathematical analysis of the method and show that under certain assumptions and with a sufficient amount of traces any key can be revealed. In the experimental part of the paper, we demonstrate successful application of the attack both in software simulation and on an FPGA board using power consumption measurements. With as few as 30K traces measured on the FPGA board, we recover the secrets that allow for forging the HMAC-SHA-2 signature of any message in 3% of the cases — while with 275K traces the success rate reaches 100%. This means that any implementation of HMAC-SHA-2, even in pure parallel hardware, is vulnerable to side-channel attacks, unless it is adequately protected. To the best of our knowledge, this is the first published full-fledged attack on pure hardware implementations of HMAC-SHA-2, which does not require a profiling stage.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10955/10262"
                    },
                    "title_zh": "基于进位的差分功率分析(CDPA)及其在攻击HMAC-SHA-2中的应用",
                    "abstract_zh": "在本文中，我们介绍了基于进位的差分功耗分析(CDPA)，这是一种新的方法，允许攻击使用算术加法的方案。我们用这种方法来攻击HMAC-SHA-2。我们提供了该方法的完整数学分析，并表明在某些假设下，只要有足够数量的痕迹，任何密钥都可以被揭示。在本文的实验部分，我们使用功耗测量在软件模拟和FPGA板上演示了攻击的成功应用。在FPGA板上测量少至30K的轨迹，我们在3%的情况下恢复了允许伪造任何消息的HMAC-SHA-2签名的秘密，而在275K轨迹的情况下，成功率达到100%。这意味着任何HMAC-SHA-2的实现，即使是纯并行硬件，也容易受到旁路攻击，除非它得到充分的保护。据我们所知，这是第一次发表的对HMAC-SHA-2的纯硬件实现的全面攻击，它不需要分析阶段。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i3.30-73",
                    "title": "Pasta: A Case for Hybrid Homomorphic Encryption",
                    "authors": "Christoph Dobraunig, Lorenzo Grassi, Lukas Helminger, Christian Rechberger, Markus Schofnegger, Roman Walch",
                    "abstract": "The idea of hybrid homomorphic encryption (HHE) is to drastically reduce bandwidth requirements when using homomorphic encryption (HE) at the cost of more expensive computations in the encrypted domain. To this end, various dedicated schemes for symmetric encryption have already been proposed. However, it is still unclear if those ideas are already practically useful, because (1) no cost-benefit analysis was done for use cases and (2) very few implementations are publicly available. We address this situation in several ways. We build an open-source benchmarking r framework, we explore properties of the respective HHE proposals. It turns out that even medium-sized use cases are infeasible, especially when involving integer arithmetic. Next, we propose Pasta, a cipher thoroughly optimized for integer HHE use cases. Pasta is designed to minimize the multiplicative depth, while also leveraging the structure of two state-of-the-art integer HE schemes (BFV and BGV) to minimize the homomorphic evaluation latency. Using our new benchmarking environment, we extensively evaluate Pasta in SEAL and HElib and compare its properties to 8 existing ciphers in two use cases. Our evaluations show that Pasta outperforms its competitors for HHE both in terms of homomorphic evaluation time and noise consumption, showing its efficiency for applications in real-world HE use cases. Concretely, Pasta outperforms Agrasta by a factor of up to 82, Masta by a factor of up to 6 and Hera up to a factor of 11 when applied to the two use cases.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10956/10263"
                    },
                    "title_zh": "Pasta:混合同态加密的一个例子",
                    "abstract_zh": "混合同态加密(Hhe)的思想是以加密域中更昂贵的计算为代价，在使用同态加密(HE)时大幅降低带宽要求。为此，已经提出了各种专用于对称加密的方案。然而，仍然不清楚这些想法是否已经实际有用，因为(1)没有对用例进行成本效益分析，以及(2)很少有实现是公开可用的。我们用几种方法来处理这种情况。我们建立了一个开源的基准r框架，我们探索了各个HHE提案的特性。事实证明，即使是中等规模的用例也是不可行的，尤其是在涉及整数运算的时候。接下来，我们提出Pasta，一种针对整数HHE用例进行了彻底优化的密码。Pasta旨在最小化乘法深度，同时还利用两种最先进的整数he方案(BFV和BGV)的结构来最小化同态评估延迟。使用我们新的基准测试环境，我们在海豹突击队和赫里布广泛评估了Pasta，并在两个用例中将其属性与8个现有密码进行了比较。我们的评估表明，Pasta在同态评估时间和噪声消耗方面都优于HHE的竞争对手，显示了它在真实世界HE用例中的应用效率。具体来说，当应用于这两个用例时，Pasta比Agrasta高出82倍，Masta高出6倍，Hera高出11倍。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i3.74-96",
                    "title": "Enabling FrodoKEM on Embedded Devices",
                    "authors": "Joppe W. Bos, Olivier Bronchain, Frank Custers, Joost Renes, Denise Verbakel, Christine van Vredendaal",
                    "abstract": "FrodoKEM is a lattice-based Key Encapsulation Mechanism (KEM) based on unstructured lattices. From a security point of view this makes it a conservative option to achieve post-quantum security, hence why it is favored by several European authorities (e.g., German BSI and French ANSSI). Relying on unstructured instead of structured lattices (e.g., CRYSTALS-Kyber) comes at the cost of additional memory usage, which is particularly critical for embedded security applications such as smart cards. For example, prior FrodoKEM-640 implementations (using AES) on Cortex-M4 require more than 80 kB of stack making it impossible to run on some embedded systems. In this work, we explore several stack reduction strategies and the resulting time versus memory trade-offs. Concretely, we reduce the stack consumption of FrodoKEM by a factor 2–3x compared to the smallest known implementations with almost no impact on performance. We also present various time-memory trade-offs going as low as 8 kB for all AES parameter sets, and below 4 kB for FrodoKEM-640. By introducing a minor tweak to the FrodoKEM specifications, we additionally reduce the stack consumption down to 8 kB for all the SHAKE versions. As a result, this work enables FrodoKEM on more resource constrained embedded systems.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "title_zh": "在嵌入式设备上启用FrodoKEM",
                    "abstract_zh": "FrodoKEM是基于非结构化格的基于格的密钥封装机制(KEM)。从安全角度来看，这使得它成为实现后量子安全的保守选择，因此它受到几个欧洲机构(例如德国BSI和法国ANSSI)的青睐。依赖非结构化而非结构化的网格(例如CRYSTALS-Kyber)是以额外的存储器使用为代价的，这对于诸如智能卡之类的嵌入式安全应用来说尤其重要。例如，之前Cortex-M4上的FrodoKEM-640实现(使用AES)需要80 kB以上的堆栈，这使得它无法在一些嵌入式系统上运行。在这项工作中，我们探索了几种堆栈缩减策略以及由此产生的时间与内存的权衡。具体来说，与最小的已知实现相比，我们将FrodoKEM的堆栈消耗减少了2-3倍，而对性能几乎没有影响。我们还提供了各种时间-内存权衡，对于所有AES参数集，低至8 kB，对于FrodoKEM-640，低至4 kB。通过引入对FrodoKEM规范的微小调整，我们额外将所有SHAKE版本的堆栈消耗降低到8 kB。因此，这项工作使FrodoKEM能够在更多资源受限的嵌入式系统上运行。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i3.97-135",
                    "title": "Cryptanalysis of ARX-based White-box Implementations",
                    "authors": "Alex Biryukov, Baptiste Lambin, Aleksei Udovenko",
                    "abstract": "At CRYPTO’22, Ranea, Vandersmissen, and Preneel proposed a new way to design white-box implementations of ARX-based ciphers using so-called implicit functions and quadratic-affine encodings. They suggest the Speck block-cipher as an example target.In this work, we describe practical attacks on the construction. For the implementation without one of the external encodings, we describe a simple algebraic key recovery attack. If both external encodings are used (the main scenario suggested by the authors), we propose optimization and inversion attacks, followed by our main result - a multiple-step round decomposition attack and a decomposition-based key recovery attack.Our attacks only use the white-box round functions as oracles and do not rely on their description. We implemented and verified experimentally attacks on white-box instances of Speck-32/64 and Speck-64/128. We conclude that a single ARX-round is too weak to be used as a white-box round.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10958/10265"
                    },
                    "title_zh": "基于ARX的白盒实现的密码分析",
                    "abstract_zh": "在CRYPTO’22上，Ranea、Vandersmissen和Preneel提出了一种新的方法，使用所谓的隐函数和二次仿射编码来设计基于ARX的密码的白盒实现。他们建议将Speck分组密码作为一个示例目标。在这部作品中，我们描述了对建筑的实际攻击。对于没有外部编码之一的实现，我们描述一个简单的代数密钥恢复攻击。如果使用两种外部编码(作者建议的主要场景)，我们建议优化和反转攻击，然后是我们的主要结果-多步循环分解攻击和基于分解的密钥恢复攻击。我们的攻击只使用白盒轮函数作为预言符，不依赖于它们的描述。我们在Speck-32/64和Speck-64/128的白盒实例上实现并验证了实验攻击。我们的结论是，单个ARX回合太弱，不能用作白盒回合。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i3.136-163",
                    "title": "Cache-Timing Attack Against HQC",
                    "authors": "Senyang Huang, Rui Qi Sim, Chitchanok Chuengsatiansup, Qian Guo, Thomas Johansson",
                    "abstract": "In this paper, we present the first chosen-ciphertext (CC) cache-timing attacks on the reference implementation of HQC. We build a cache-timing based distinguisher for implementing a plaintext-checking (PC) oracle. The PC oracle uses side-channel information to check if a given ciphertext decrypts to a given message. This is done by identifying a vulnerability during the generating process of two vectors in the reference implementation of HQC. We also propose a new method of using PC oracles for chosen-ciphertext side-channel attacks against HQC, which may have independent interest.We show a general proof-of-concept attack, where we use the Flush+Reload technique and also derive, in more detail, a practical attack on an HQC execution on Intel SGX, where the Prime+Probe technique is used. We show the exact path to do key recovery by explaining the detailed steps, using the PC oracle. In both scenarios, the new attack requires 53, 857 traces on average with much fewer PC oracle calls than the timing attack of Guo et al. CHES 2022 on an HQC implementation.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10959/10266"
                    },
                    "title_zh": "针对HQC的缓存计时攻击",
                    "abstract_zh": "本文提出了对HQC参考实现的首次选择密文(CC)缓存计时攻击。我们构建了一个基于缓存计时的区分器来实现明文检查(PC) oracle。PC oracle使用侧信道信息来检查给定的密文是否解密为给定的消息。这是通过在HQC的参考实现中的两个向量的生成过程中识别漏洞来实现的。我们还提出了一种利用PC oracles对HQC进行选择密文旁路攻击的新方法，这种攻击可能是独立的。我们展示了一个一般的概念验证攻击，其中我们使用了Flush+Reload技术，并且更详细地推导了一个对英特尔SGX上的HQC执行的实际攻击，其中使用了Prime+Probe技术。我们通过使用PC oracle解释详细的步骤来展示进行密钥恢复的确切路径。在这两种情况下，新的攻击平均需要53，857个跟踪，与郭等人在实现上的CHES 2022的定时攻击相比，PC oracle调用要少得多。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i3.164-193",
                    "title": "Formally verifying Kyber Episode IV: Implementation correctness",
                    "authors": "José Bacelar Almeida, Manuel Barbosa, Gilles Barthe, Benjamin Grégoire, Vincent Laporte, Jean-Christophe Léchenet, Tiago Oliveira, Hugo Pacheco, Miguel Quaresma, Peter Schwabe, Antoine Séré, Pierre-Yves Strub",
                    "abstract": ". In this paper we present the ﬁrst formally veriﬁed implementations of Kyber and, to the best of our knowledge, the ﬁrst such implementations of any post-quantum cryptosystem. We give a (readable) formal speciﬁcation of Kyber in the EasyCrypt proof assistant, which is syntactically very close to the pseudocode description of the scheme as given in the most recent version of the NIST submission. We present high-assurance open-source implementations of Kyber written in the Jasmin language, along with machine-checked proofs that they are functionally correct with respect to the EasyCrypt speciﬁcation. We describe a number of improvements to the EasyCrypt and Jasmin frameworks that were needed for this implementation and veriﬁcation eﬀort, and we present detailed benchmarks of our implementations, showing that our code achieves performance close to existing hand-optimized implementations in C and assembly.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "title_zh": "正式验证Kyber:实现正确性",
                    "abstract_zh": "。在本文中，我们展示了第一个经过正式验证的Kyber实现，以及据我们所知的第一个任何后量子密码系统的此类实现。我们在EasyCrypt proof assistant中给出了一个(可读的)Kyber正式规范，该规范在语法上非常接近NIST提交的最新版本中给出的方案伪代码描述。我们展示了用Jasmin语言编写的Kyber的高保证开源实现，以及机器检查的证据，证明它们在EasyCrypt规范方面功能正确。我们描述了EasyCrypt和Jasmin框架的多项改进，这些改进是实现和验证eﬀort所需的，我们还展示了我们实现的详细基准，表明我们的代码实现了接近现有c和汇编语言手工优化实现的性能。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i3.194-220",
                    "title": "cuZK: Accelerating Zero-Knowledge Proof with A Faster Parallel Multi-Scalar Multiplication Algorithm on GPUs",
                    "authors": "Tao Lu, Chengkun Wei, Ruijing Yu, Chaochao Chen, Wenjing Fang, Lei Wang, Zeke Wang, Wenzhi Chen",
                    "abstract": "Zero-knowledge proof is a critical cryptographic primitive. Its most practical type, called zero-knowledge Succinct Non-interactive ARgument of Knowledge (zkSNARK), has been deployed in various privacy-preserving applications such as cryptocurrencies and verifiable machine learning. Unfortunately, zkSNARK like Groth16 has a high overhead on its proof generation step, which consists of several time-consuming operations, including large-scale matrix-vector multiplication (MUL), number-theoretic transform (NTT), and multi-scalar multiplication (MSM). Therefore, this paper presents cuZK, an efficient GPU implementation of zkSNARK with the following three techniques to achieve high performance. First, we propose a new parallel MSM algorithm. This MSM algorithm achieves nearly perfect linear speedup over the Pippenger algorithm, a well-known serial MSM algorithm. Second, we parallelize the MUL operation. Along with our self-designed MSM scheme and well-studied NTT scheme, cuZK achieves the parallelization of all operations in the proof generation step. Third, cuZK reduces the latency overhead caused by CPU-GPU data transfer by 1) reducing redundant data transfer and 2) overlapping data transfer and device computation. The evaluation results show that our MSM module provides over 2.08x (up to 2.94x) speedup versus the state-of-the-art GPU implementation. cuZK achieves over 2.65x (up to 4.86x) speedup on standard benchmarks and 2.18× speedup on a GPU-accelerated cryptocurrency application, Filecoin.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10961/10268"
                    },
                    "title_zh": "cuZK:在GPU上用更快的并行多标量乘法算法加速零知识证明",
                    "abstract_zh": "零知识证明是一种重要的密码原语。其最实用的类型被称为零知识简洁非交互式知识论证(zkSNARK)，已被部署在各种隐私保护应用程序中，如加密货币和可验证的机器学习。不幸的是，像Groth16这样的zkSNARK在其证明生成步骤上有很高的开销，它由几个耗时的操作组成，包括大规模矩阵向量乘法(MUL)、数论变换(NTT)和多标量乘法(MSM)。因此，本文提出了cuZK，它是zkSNARK的一个高效的GPU实现，采用以下三种技术来实现高性能。首先，我们提出了一种新的并行MSM算法。与Pippenger算法(一种著名的串行MSM算法)相比，这种MSM算法实现了近乎完美的线性加速。其次，我们将MUL运算并行化。与我们自行设计的MSM方案和经过充分研究的NTT方案一起，cuZK实现了证明生成步骤中所有操作的并行化。第三，cuZK通过1)减少冗余数据传输和2)重叠数据传输和设备计算来减少CPU-GPU数据传输造成的延迟开销。评估结果显示，与最先进的GPU实现相比，我们的MSM模块提供了超过2.08倍(高达2.94倍)的加速。cuZK在标准基准测试中实现了超过2.65倍(高达4.86倍)的加速，在GPU加速的加密货币应用Filecoin上实现了2.18倍的加速。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i3.221-245",
                    "title": "Separating Oil and Vinegar with a Single Trace Side-Channel Assisted Kipnis-Shamir Attack on UOV",
                    "authors": "Thomas Aulbach, Fabio Campos, Juliane Krämer, Simona Samardjiska, Marc Stöttinger",
                    "abstract": "",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "title_zh": "用单条微量旁道分离油和醋辅助基普尼斯-沙米尔进攻UOV",
                    "abstract_zh": ""
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i3.246-269",
                    "title": "Vectorized and Parallel Computation of Large Smooth-Degree Isogenies using Precedence-Constrained Scheduling",
                    "authors": "Kittiphon Phalakarn, Vorapong Suppakitpaisarn, Francisco Rodríguez-Henríquez, M. Anwar Hasan",
                    "abstract": "Strategies and their evaluations play important roles in speeding up the computation of large smooth-degree isogenies. The concept of optimal strategies for such computation was introduced by De Feo et al., and virtually all implementations of isogeny-based protocols have adopted this approach, which is provably optimal for single-core platforms. In spite of its inherent sequential nature, several recent works have studied ways of speeding up this isogeny computation by exploiting the rich parallelism available in vectorized and multi-core platforms. One obstacle to taking full advantage of this parallelism, however, is that De Feo et al.’s strategies are not necessarily optimal in multi-core environments. To illustrate how the speed of vectorized and parallel isogeny computation can be improved at the strategylevel, we present two novel software implementations that utilize a state-of-the-art evaluation technique, called precedence-constrained scheduling (PCS), presented by Phalakarn et al., with our proposed strategies crafted for these environments. Our first implementation relies only on the parallelism provided by multi-core processors. The second implementation targets multi-core processors supporting the latest generation of the Intel’s Advanced Vector eXtensions (AVX) technology, commonly known as AVX-512IFMA instructions. To better handle the computational concurrency associated with PCS, we equip both implementations with extensive synchronization techniques. Our first implementation outperforms the implementation of Cervantes-Vázquez et al. by yielding up to 14.36% reduction in the execution time, when targeting platforms with two- to four-core processors. Our second implementation, equipped with four cores, achieves up to 34.05% reduction in the execution time compared to the single-core implementation of Cheng et al. of CHES 2022.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "title_zh": "使用优先约束调度的大型光滑度同源的向量化和并行计算",
                    "abstract_zh": "策略及其评价在加速大光滑度同源的计算中起着重要的作用。De Feo等人引入了这种计算的最优策略的概念，并且几乎所有基于同源的协议的实现都采用了这种方法，这对于单核平台来说是可证明的最优方法。尽管其固有的顺序性质，最近的几项工作已经研究了通过利用矢量化和多核平台中可用的丰富并行性来加速这种同源计算的方法。然而，充分利用这种并行性的一个障碍是，De Feo等人的策略在多核环境中不一定是最优的。为了说明如何在策略级别提高矢量化和并行同源计算的速度，我们提出了两种新的软件实现，它们利用了Phalakarn等人提出的称为优先约束调度(PCS)的最新评估技术，以及我们针对这些环境提出的策略。我们的第一个实施仅依赖于多核处理器提供的并行性。第二个实施目标是支持最新一代英特尔高级矢量扩展(AVX)技术(通常称为AVX-512 fma指令)的多核处理器。为了更好地处理与PC相关的计算并发性，我们为这两种实现都配备了广泛的同步技术。我们的第一个实现优于Cervantes-Vázquez等人的实现，在针对双核至四核处理器的平台时，执行时间减少了14.36%。与CHES 2022的Cheng等人的单核实现相比，我们的第二个实现配备了四个内核，在执行时间上实现了高达34.05%的减少。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i3.270-293",
                    "title": "Efficient Regression-Based Linear Discriminant Analysis for Side-Channel Security Evaluations Towards Analytical Attacks against 32-bit Implementations",
                    "authors": "Gaëtan Cassiers, Henri Devillez, François-Xavier Standaert, Balazs Udvarhelyi",
                    "abstract": "32-bit software implementations become increasingly popular for embedded security applications. As a result, profiling 32-bit target intermediate values becomes increasingly needed to evaluate their side-channel security. This implies the need of statistical tools that can deal with long traces and large number of classes. While there are good options to solve these issues separately (e.g., linear regression and linear discriminant analysis), the current state of the art lacks efficient tools to solve them jointly. To the best of our knowledge, the best-known option is to fragment the profiling in smaller parts, which is suboptimal from the information theoretic viewpoint. In this paper, we therefore revisit regression-based linear discriminant analysis, which combines linear regression and linear discriminant analysis, and improve its efficiency so that it can be used for profiling long traces corresponding to 32-bit implementations. Besides introducing the optimizations needed for this purpose, we show how to use regression-based linear discriminant analysis in order to obtain efficient bounds for the perceived information, an information theoretic metric characterizing the security of an implementation against profiled attacks. We also combine this tool with optimizations of soft analytical side-channel attack that apply to bitslice implementations. We use these results to attack a 32-bit implementation of SAP instantiated with Ascon’s permutation, and show that breaking the initialization of its re-keying in one trace is feasible for determined adversaries.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "title_zh": "针对32位实现的分析攻击的有效的基于回归的线性鉴别分析的侧信道安全性评估",
                    "abstract_zh": "32位软件实现在嵌入式安全应用中变得越来越流行。因此，越来越需要分析32位目标中间值来评估它们的侧通道安全性。这意味着需要能够处理长轨迹和大量类别的统计工具。虽然有很好的选择来分别解决这些问题(例如，线性回归和线性判别分析)，但是现有技术缺乏有效的工具来共同解决它们。据我们所知，最好的选择是将概要分析分割成更小的部分，从信息论的观点来看，这是次优的。因此，在本文中，我们重新讨论了基于回归的线性判别分析，它结合了线性回归和线性判别分析，并提高了其效率，以便它可以用于分析对应于32位实现的长轨迹。除了介绍为此目的所需的优化之外，我们还展示了如何使用基于回归的线性判别分析来获得感知信息的有效界限，这是一种信息理论度量，它表征了针对概要攻击的实现的安全性。我们还将该工具与适用于位片实现的软分析旁道攻击的优化相结合。我们使用这些结果来攻击用Ascon置换实例化的SAP的32位实现，并表明在一个轨迹中破坏其重新键入的初始化对于确定的对手是可行的。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i3.294-320",
                    "title": "JitSCA: Jitter-based Side-Channel Analysis in Picoscale Resolution",
                    "authors": "Kai Schoos, Sergej Meschkov, Mehdi B. Tahoori, Dennis R. E. Gnad",
                    "abstract": "In safety and security conscious environments, isolated communication channels are often deemed necessary. Galvanically isolated communication channels are typically expected not to allow physical side-channel attacks through that channel. However, in this paper, we show that they can inadvertently leak side channel information in the form of minuscule jitter on the communication signal. We observe worst-case signal jitter within 54 ± 45 ps using an FPGA-based receiver employing a time-to-digital converter (TDC), which is a higher time resolution than a typical oscilloscope can measure, while in many other systems such measurements are also possible. A transmitter device runs a cryptographic accelerator, while we connect an FPGA on the receiver side and measure the signal jitter using a TDC. We can indeed show sufficient side-channel leakage in the jitter of the signal by performing a key recovery of an AES accelerator running on the transmitter. Furthermore, we compare this leakage to a power side channel also measured with a TDC and prove that the timing jitter alone contains sufficient side-channel information. While for an on-chip power analysis attack about 27k traces are needed for key recovery, our cross-device jitter-based attack only needs as few as 47k traces, depending on the setup. Galvanic isolation does not change that significantly. That is an increase by only 1.7x, showing that fine-grained jitter timing information can be a very potent attack vector even under galvanic isolation. In summary, we introduce a new side-channel attack vector that can leak information in many presumably secure systems. Communication channels can inadvertently leak information through tiny timing variations, known as signal jitter. This could affect millions of devices and needs to be considered.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "title_zh": "JitSCA:微微级分辨率下基于抖动的边信道分析",
                    "abstract_zh": "在注重安全的环境中，隔离的通信通道通常被认为是必要的。电流隔离通信信道通常不允许通过该信道进行物理侧信道攻击。然而，在本文中，我们发现它们可能会以通信信号微小抖动的形式无意中泄漏侧信道信息。我们观察到，最差情况下的信号抖动在54±45 PS范围内，使用的是基于FPGA的接收器，采用时间数字转换器(TDC)，其时间分辨率高于典型示波器所能测量的时间分辨率，而在许多其它系统中，这种测量也是可能的。发送器设备运行加密加速器，而我们在接收器端连接一个FPGA，并使用TDC测量信号抖动。通过对发射机上运行的AES加速器执行密钥恢复，我们确实可以显示信号抖动中存在足够的侧信道泄漏。此外，我们将这种泄漏与同样用TDC测量的功率侧信道进行比较，证明仅时序抖动就包含足够的侧信道信息。对于片上功耗分析攻击，密钥恢复需要大约27k轨迹，而我们基于跨器件抖动的攻击只需要47k轨迹，具体取决于设置。电流隔离不会显著改变这一点。这仅增加了1.7倍，表明即使在电流隔离的情况下，细粒度抖动时序信息也可能成为非常强大的攻击媒介。总之，我们引入了一种新的旁道攻击媒介，它可以在许多假定安全的系统中泄漏信息。通信信道可能会因微小的时序变化(称为信号抖动)而无意中泄露信息。这可能会影响数百万台设备，需要加以考虑。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i3.321-365",
                    "title": "Oil and Vinegar: Modern Parameters and Implementations",
                    "authors": "Ward Beullens, Ming-Shing Chen, Shih-Hao Hung, Matthias J. Kannwischer, Bo-Yuan Peng, Cheng-Jhih Shih, Bo-Yin Yang",
                    "abstract": "Two multivariate digital signature schemes, Rainbow and GeMSS, made it into the third round of the NIST PQC competition. However, neither made its way to being a standard due to devastating attacks (in one case by Beullens, the other by Tao, Petzoldt, and Ding). How should multivariate cryptography recover from this blow? We propose that, rather than trying to fix Rainbow and HFEv- by introducing countermeasures, the better approach is to return to the classical Oil and Vinegar scheme. We show that, if parametrized appropriately, Oil and Vinegar still provides competitive performance compared to the new NIST standards by most measures (except for key size). At NIST security level 1, this results in either 128-byte signatures with 44 kB public keys or 96-byte signatures with 67 kB public keys. We revamp the state-of-the-art of Oil and Vinegar implementations for the Intel/AMD AVX2, the Arm Cortex-M4 microprocessor, the Xilinx Artix-7 FPGA, and the Armv8-A microarchitecture with the Neon vector instructions set.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "title_zh": "油和醋:现代参数和实现",
                    "abstract_zh": "Rainbow和GeMSS两个多元数字签名方案进入了NIST PQC竞赛的第三轮。然而，由于毁灭性的攻击(一个是由Beullens，另一个是由Tao、Petzoldt和Ding)，这两个标准都没有成为标准。多元密码学应该如何从这次打击中恢复？我们建议，不要试图通过引入对策来修复彩虹和HFEv，更好的方法是回到经典的油和醋方案。我们表明，如果参数化适当，油和醋仍然提供了竞争性能相比，新NIST标准的大多数措施(除了关键尺寸)。在NIST安全级别1下，这会产生带有44 kB公钥的128字节签名或带有67 kB公钥的96字节签名。我们针对英特尔/AMD AVX2、Arm Cortex-M4微处理器、Xilinx Artix-7 FPGA和采用Neon vector指令集的Armv8-A微架构，改进了一流的油醋实施方案。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i3.366-390",
                    "title": "Kavach: Lightweight masking techniques for polynomial arithmetic in lattice-based cryptography",
                    "authors": "Aikata, Andrea Basso, Gaëtan Cassiers, Ahmet Can Mert, Sujoy Sinha Roy",
                    "abstract": "Lattice-based cryptography has laid the foundation of various modern-day cryptosystems that cater to several applications, including post-quantum cryptography. For structured lattice-based schemes, polynomial arithmetic is a fundamental part. In several instances, the performance optimizations come from implementing compact multipliers due to the small range of the secret polynomial coefficients. However, this optimization does not easily translate to side-channel protected implementations since masking requires secret polynomial coefficients to be distributed over a large range. In this work, we address this problem and propose two novel generalized techniques, one for the number theoretic transform (NTT) based and another for the non-NTT-based polynomial arithmetic. Both these proposals enable masked polynomial multiplication while utilizing and retaining the small secret property.For demonstration, we used the proposed technique and instantiated masked multipliers for schoolbook as well as NTT-based polynomial multiplication. Both of these can utilize the compact multipliers used in the unmasked implementations. The schoolbook multiplication requires an extra polynomial accumulation along with the two polynomial multiplications for a first-order protected implementation. However, this cost is nothing compared to the area saved by utilizing the existing cheap multiplication units. We also extensively test the side-channel resistance of the proposed design through TVLA to guarantee its first-order security.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "title_zh": "Kavach:格基密码中多项式运算的轻量级掩蔽技术",
                    "abstract_zh": "基于格的密码术已经为迎合几种应用的各种现代密码系统奠定了基础，包括后量子密码术。对于结构化的基于格的方案，多项式运算是一个基本部分。在一些情况下，由于秘密多项式系数的小范围，性能优化来自于实现紧凑的乘法器。然而，这种优化不容易转化为侧信道保护实现，因为掩蔽要求秘密多项式系数分布在大范围内。在这篇文章中，我们解决了这个问题，并提出了两种新的广义技术，一种是基于数论变换(NTT)的，另一种是基于非NTT多项式算法的。这两个建议都能够在利用和保持小秘密特性的同时实现掩蔽多项式乘法。为了进行演示，我们使用了所提出的技术，并实例化了教科书中的掩码乘法器以及基于NTT的多项式乘法。这两者都可以利用无屏蔽实现中使用的紧凑乘法器。教科书乘法需要额外的多项式累加以及两次多项式乘法，以实现一阶保护。然而，与利用现有的廉价乘法单元节省的面积相比，这一成本算不了什么。我们还通过TVLA对所提出的设计进行了广泛的抗侧信道测试，以保证其一阶安全性。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i3.391-421",
                    "title": "PROLEAD_SW Probing-Based Software Leakage Detection for ARM Binaries",
                    "authors": "Jannik Zeitschner, Nicolai Müller, Amir Moradi",
                    "abstract": ". A decisive contribution to the all-embracing protection of cryptographic software, especially on embedded devices, is the protection against Side-Channel Analysis (SCA) attacks. Masking countermeasures can usually be integrated into the software during the design phase. In theory, this should provide reliable protection against such physical attacks. However, the correct application of masking is a non-trivial task that often causes even experts to make mistakes. In addition to human-caused errors, micro-architectural Central Processing Unit (CPU) eﬀects can lead even a seemingly theoretically correct implementation to fail to satisfy the desired level of security in practice. This originates from diﬀerent components of the underlying CPU which complicates the tracing of leakage back to a particular source and hence avoids making general and device-independent statements about its security.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "title_zh": "基于PROLEAD_SW探测的ARM二进制软件泄漏检测",
                    "abstract_zh": "。对加密软件(尤其是嵌入式设备上的加密软件)的全方位保护的决定性贡献是防止旁路分析(SCA)攻击。屏蔽对策通常可以在设计阶段集成到软件中。从理论上讲，这应该可以提供可靠的保护来抵御这种物理攻击。然而，掩蔽的正确应用是一项非常重要的任务，即使是专家也会经常出错。除了人为错误之外，微架构中央处理器(CPU) eﬀects甚至会导致理论上正确的实现在实践中无法满足所需的安全级别。这源于底层CPU的diﬀerent组件，这使得追溯泄漏到特定来源变得复杂，因此避免了对其安全性做出一般的和与设备无关的声明。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i3.422-444",
                    "title": "Deep Learning Side-Channel Collision Attack",
                    "authors": "Marvin Staib, Amir Moradi",
                    "abstract": "With the breakthrough of Deep Neural Networks, many fields benefited from its enormously increasing performance. Although there is an increasing trend to utilize Deep Learning (DL) for Side-Channel Analysis (SCA) attacks, previous works made specific assumptions for the attack to work. Especially the concept of template attacks is widely adapted while not much attention was paid to other attack strategies. In this work, we present a new methodology, that is able to exploit side-channel collisions in a black-box setting. In particular, our attack is performed in a non-profiled setting and requires neither a hypothetical power model (or let’s say a many-to-one function) nor details about the underlying implementation. While the existing non-profiled DL attacks utilize training metrics to distinguish the correct key, our attack is more efficient by training a model that can be applied to recover multiple key portions, e.g., bytes. In order to perform our attack on raw traces instead of pre-selected samples, we further introduce a DL-based technique that can localize input-dependent leakages in masked implementations, e.g., the leakages associated to one byte of the cipher state in case of AES. We validated our approach by targeting several publicly available power consumption datasets measured from implementations protected by different masking schemes. As a concrete example, we demonstrate how to successfully recover the key bytes of the ASCAD dataset with only a single trained model in a non-profiled setting.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "title_zh": "深度学习旁路碰撞攻击",
                    "abstract_zh": "随着深度神经网络的突破，许多领域受益于其巨大的性能提升。尽管利用深度学习(DL)进行旁路分析(SCA)攻击的趋势越来越明显，但以前的工作对攻击的工作做出了具体的假设。特别是模板攻击的概念被广泛采用，而对其他攻击策略的关注不多。在这项工作中，我们提出了一种新的方法，能够在黑盒设置中利用边信道冲突。特别是，我们的攻击是在非概要设置中执行的，既不需要假设的功率模型(或者说多对一函数)，也不需要关于底层实现的细节。虽然现有的非剖析DL攻击利用训练度量来区分正确的密钥，但是我们的攻击通过训练可应用于恢复多个密钥部分(例如，字节)的模型来更加有效。为了对原始轨迹而不是预先选择的样本进行攻击，我们还引入了一种基于DL的技术，该技术可以定位屏蔽实现中的输入相关泄漏，例如，在AES的情况下与密码状态的一个字节相关的泄漏。我们通过针对几个公开可用的功耗数据集来验证我们的方法，这些数据集是从受不同屏蔽方案保护的实施中测量的。作为一个具体的例子，我们演示了如何在非概要设置中仅使用单个训练模型成功恢复ASCAD数据集的关键字节。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i3.445-472",
                    "title": "Efficient Algorithms for Large Prime Characteristic Fields and Their Application to Bilinear Pairings",
                    "authors": "Patrick Longa",
                    "abstract": "We propose a novel approach that generalizes interleaved modular multiplication algorithms for the computation of sums of products over large prime fields. This operation has widespread use and is at the core of many cryptographic applications. The method reformulates the widely used lazy reduction technique, crucially avoiding the need for storage and computation of “double-precision” operations. Moreover, it can be easily adapted to the different methods that exist to compute modular multiplication, producing algorithms that are significantly more efficient and memory-friendly. We showcase the performance of the proposed approach in the computation of multiplication over an extension field Fpk , and demonstrate its impact with record-breaking implementations of bilinear pairings. Specifically, we accomplish a full optimal ate pairing computation over the popular BLS12-381 curve, designed for the 128-bit security level, in under half a millisecond on a 3.2GHz Intel Coffee Lake processor, which is about 1.40× faster than the state-of-the-art. Similarly, we perform the same computation over the BLS24-509 curve, targeting the 192-bit security level, in ~ 2.6 milliseconds, achieving a speedup of more than 1.30x. We also report a significant impact on other applications, including protocols based on supersingular isogenies.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10970/10277"
                    },
                    "title_zh": "大型素特征域的有效算法及其在双线性对中的应用",
                    "abstract_zh": "我们提出了一种新的方法，将交错模乘算法推广到大素数域上乘积和的计算。这种操作用途广泛，是许多加密应用程序的核心。该方法重构了广泛使用的惰性归约技术，关键是避免了对“双精度”运算的存储和计算的需要。此外，它可以很容易地适应现有的不同方法来计算模乘，产生的算法明显更有效和内存友好。我们展示了所提出的方法在扩展域Fpk上的乘法计算中的性能，并展示了其对破纪录的双线性对实现的影响。具体来说，我们在流行的BLS12-381曲线上完成了完全优化的ate配对计算，该曲线是针对128位安全级别设计的，在3.2GHz英特尔Coffee Lake处理器上不到半毫秒，比最先进的处理器快1.40倍。同样，我们在BLS24-509曲线上执行了相同的计算，目标是192位安全级别，在大约2.6毫秒内实现了超过1.30倍的加速。我们还报告了对其他应用的显著影响，包括基于的协议"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i3.473-503",
                    "title": "Multiple-Valued Plaintext-Checking Side-Channel Attacks on Post-Quantum KEMs",
                    "authors": "Yutaro Tanaka, Rei Ueno, Keita Xagawa, Akira Ito, Junko Takahashi, Naofumi Homma",
                    "abstract": "In this paper, we present a side-channel analysis (SCA) on key encapsulation mechanisms (KEMs) based on the Fujisaki–Okamoto (FO) transformation and its variants. Many post-quantum KEMs usually perform re-encryption during key decapsulation to achieve chosen-ciphertext attack (CCA) security. The side-channel leakage of re-encryption can be exploited to mount a key-recovery plaintext-checking attack (KR-PCA), even if the chosen-plaintext attack (CCA) secure decryption constructing the KEM is securely implemented. Herein, we propose an efficient side-channel-assisted KR-PCA on post-quantum KEMs, and achieve a key recovery with significantly fewer attack traces than existing ones in TCHES 2022 and 2023. The basic concept of the proposed attack is to introduce a new KR-PCA based on a multiple-valued (MV-)PC oracle and then implement a dedicated MV-PC oracle based on a multi-classification neural network (NN). The proposed attack is applicable to the NIST PQC selected algorithm Kyber and the similar lattice-based Saber, FrodoKEM and NTRU Prime, as well as SIKE. We also present how to realize a sufficiently reliable MV-PC oracle from NN model outputs that are not 100% accurate, and analyze the tradeoff between the key recovery success rate and the number of attack traces. We assess the feasibility of the proposed attack through attack experiments on three typical symmetric primitives to instantiate a random oracle (SHAKE, SHA3, and AES software). The proposed attack reduces the number of attack traces required for a reliable key recovery by up to 87% compared to the existing attacks against Kyber and other lattice-based KEMs, under the condition of 99.9999% success rate for key recovery. The proposed attack can also reduce the number of attack traces by 85% for SIKE.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10971/10278"
                    },
                    "title_zh": "后量子KEMs上的多值明文校验边信道攻击",
                    "abstract_zh": "本文提出了一种基于藤崎琴音-冈本变换及其变体的密钥封装机制的边信道分析方法。许多后量子KEMs通常在密钥解封过程中进行重新加密，以实现选择密文攻击(CCA)安全性。即使安全地实现了构造KEM的选择明文攻击(CCA)安全解密，也可以利用重新加密的旁路泄漏来发起密钥恢复明文检查攻击(KR-PCA)。在本文中，我们提出了一个有效的边信道辅助的KR-PCA，并在后量子KEMs上实现了密钥恢复，与现有的TCHES 2022和2023相比，攻击痕迹明显减少。提出的攻击的基本概念是基于多值(MV-)PC oracle引入新的KR-PCA，然后基于多分类神经网络(NN)实现专用的MV-PC oracle。所提出的攻击适用于NIST PQC选择的算法Kyber和类似的基于格的Saber，FrodoKEM和NTRU素数，以及SIKE。我们还介绍了如何从不是100%准确的NN模型输出中实现足够可靠的MV-PC oracle，并分析了密钥恢复成功率和攻击跟踪数之间的权衡。我们通过在三个典型的对称原语上的攻击实验来评估所提出的攻击的可行性，以实例化一个随机预言机(SHAKE、SHA3和AES软件)。在密钥恢复成功率为99.9999%的条件下，与现有的针对Kyber和其他基于格的KEMs的攻击相比，所提出的攻击将可靠密钥恢复所需的攻击轨迹数量减少了87%。所提出的攻击还可以为SIKE减少85%的攻击痕迹。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i3.504-521",
                    "title": "Faster Montgomery multiplication and Multi-Scalar-Multiplication for SNARKs",
                    "authors": "Gautam Botrel, Youssef El Housni",
                    "abstract": "The bottleneck in the proving algorithm of most of elliptic-curve-based SNARK proof systems is the Multi-Scalar-Multiplication (MSM) algorithm. In this paper we give an overview of a variant of the Pippenger MSM algorithm together with a set of optimizations tailored for curves that admit a twisted Edwards form. We prove that this is the case for SNARK-friendly chains and cycles of elliptic curves, which are useful for recursive constructions. Our contribution is twofold: first, we optimize the arithmetic of finite fields by improving on the well-known Coarsely Integrated Operand Scanning (CIOS) modular multiplication. This is a contribution of independent interest that applies to many different contexts. Second, we propose a new coordinate system for twisted Edwards curves tailored for the Pippenger MSM algorithm.Accelerating the MSM over these curves is critical for deployment of recursive proof< systems applications such as proof-carrying-data, blockchain rollups and blockchain light clients. We implement our work in Go and benchmark it on two different CPU architectures (x86 and arm64). We show that our implementation achieves a 40-47% speedup over the state-of-the-art implementation (which was implemented in Rust). This MSM implementation won the first place in the ZPrize competition in the open division “Accelerating MSM on Mobile” and will be deployed in two real-world applications: Linea zkEVM by ConsenSys and probably Celo network.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/10972/10279"
                    },
                    "title_zh": "SNARKs的快速蒙哥马利乘法和多标量乘法",
                    "abstract_zh": "在大多数基于椭圆曲线的SNARK证明系统中，证明算法的瓶颈是多标量乘(MSM)算法。在本文中，我们给出了Pippenger MSM算法的一个变体的概述，以及一组为允许扭曲的Edwards形式的曲线定制的优化。我们证明这是椭圆曲线的SNARK友好链和圈的情况，这对于递归构造是有用的。我们的贡献是双重的:首先，我们通过改进著名的粗集成操作数扫描(CIOS)模乘算法来优化有限域的算法。这是一个独立的利益贡献，适用于许多不同的背景。第二，我们为扭曲的爱德华兹曲线提出了一个新的坐标系，该坐标系是为Pippenger MSM算法定制的。在这些曲线上加速MSM对于部署递归验证系统应用程序至关重要，例如验证携带数据、区块链汇总和区块链轻型客户端。我们在Go中实现了我们的工作，并在两种不同的CPU架构(x86和arm64)上对其进行了基准测试。我们展示了我们的实现比最先进的实现(在Rust中实现)实现了40-47%的加速。这种MSM实现在开放组“加速移动端的MSM”的ZPrize竞赛中获得了第一名，并将部署在两个真实世界的应用程序中:ConsenSys的Linea zkEVM和probably Celo network。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i3.522-569",
                    "title": "Information Bounds and Convergence Rates for Side-Channel Security Evaluators",
                    "authors": "Loïc Masure, Gaëtan Cassiers, Julien M. Hendrickx, François-Xavier Standaert",
                    "abstract": "Current side-channel evaluation methodologies exhibit a gap between inefficient tools offering strong theoretical guarantees and efficient tools only offering heuristic (sometimes case-specific) guarantees. Profiled attacks based on the empirical leakage distribution correspond to the first category. Bronchain et al. showed at Crypto 2019 that they allow bounding the worst-case security level of an implementation, but the bounds become loose as the leakage dimensionality increases. Template attacks and machine learning models are examples of the second category. In view of the increasing popularity of such parametric tools in the literature, a natural question is whether the information they can extract can be bounded.In this paper, we first show that a metric conjectured to be useful for this purpose, the hypothetical information, does not offer such a general bound. It only does when the assumptions exploited by a parametric model match the true leakage distribution. We therefore introduce a new metric, the training information, that provides the guarantees that were conjectured for the hypothetical information for practically-relevant models. We next initiate a study of the convergence rates of profiled side-channel distinguishers which clarifies, to the best of our knowledge for the first time, the parameters that influence the complexity of a profiling. On the one hand, the latter has practical consequences for evaluators as it can guide them in choosing the appropriate modeling tool depending on the implementation (e.g., protected or not) and contexts (e.g., granting them access to the countermeasures’ randomness or not). It also allows anticipating the amount of measurements needed to guarantee a sufficient model quality. On the other hand, our results connect and exhibit differences between side-channel analysis and statistical learning theory.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "title_zh": "侧信道安全评估器的信息界限和收敛速度",
                    "abstract_zh": "当前的旁道评估方法在提供强有力的理论保证的低效工具和仅提供启发式(有时是特定案例)保证的高效工具之间存在差距。基于经验泄漏分布的剖析攻击对应于第一类。Bronchain等人在Crypto 2019上展示了他们允许限制实现的最坏情况安全级别，但随着泄漏维度的增加，界限变得松散。模板攻击和机器学习模型是第二类的例子。鉴于这种参数化工具在文献中的日益流行，一个自然的问题是它们所能提取的信息是否可以有界。在本文中，我们首先表明，一个度量被推测是有用的，为这个目的，假设的信息，不提供这样一个普遍的界限。只有当参数模型所利用的假设与真实的泄漏分布相匹配时，才会出现这种情况。因此，我们引入了一个新的度量，即训练信息，它为实际相关模型的假设信息提供了推测的保证。接下来，我们开始研究侧面通道鉴别器的收敛速度，据我们所知，这第一次阐明了影响分析复杂性的参数。一方面，后者对评估者有实际影响，因为它可以指导他们根据实施情况(例如，是否受保护)和环境(例如，是否允许他们接触对策的随机性)选择适当的建模工具。它还允许预测保证足够的模型质量所需的测量数量。另一方面，我们的结果连接并展示了侧通道分析和统计学习理论之间的差异。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i3.570-596",
                    "title": "RAFA: Redundancies-assisted Algebraic Fault Analysis and its implementation on SPN block ciphers",
                    "authors": "Zehong (Zephyr) Qiu, Fan Zhang",
                    "abstract": "Algebraic Fault Analysis (AFA) is a cryptanalysis for block ciphers proposed by Courtois et al., which incorporates algebraic cryptanalysis to overcome the complexity of manual analysis within the context of Differential Fault Analysis (DFA). The effectiveness of AFA on lightweight block ciphers has been demonstrated. However, the complexity of the algebraic systems prevents it from attacking heavyweight block ciphers efficiently. In this paper, we propose a novel cryptanalysis called Redundancies-assisted Algebraic Fault Analysis (RAFA) to facilitate the solution of algebraic systems in the setting of heavyweight block ciphers. The core idea of RAFA is to expedite SAT solvers by modifying the algebraic systems, which is accomplished via two methods. The first method introduces redundant constraints, which is proposed for the first time in the context of algebraic cryptanalysis. The second one is a sophisticated linearization of the nonlinear Algebraic Normal Form (ANF). It takes RAFA for about 9.68 hours to attack AES-128. To the best of our knowledge, this is the first work that uses a general SAT solver to attack AES with only a single injection of byte-fault. Moreover, RAFA can attack AES-128 in 50.92 and 27.54 minutes for nibble- and bit-based fault model, respectively. In comparison, the traditional DFA algorithm implemented by pure C takes 4 ~ 5 hours under all three fault models investigated in this work. Moreover, in order to show the generality of RAFA, we also apply it to other heavyweight block ciphers. The best results show that RAFA could recover the key of Serpent-256 and SPEEDY-r-192 in 20.7 and 1.5 hours using only three faults, respectively. In comparison, AFA could not break these two ciphers even when 30 bits and 50 bits of their keys are known, respectively. Furthermore, no DFA work on Serpent or SPEEDY is known using comparable fault models.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "title_zh": "RAFA:冗余辅助代数故障分析及其在SPN分组密码上的实现",
                    "abstract_zh": "代数故障分析(AFA)是由库尔图瓦等人提出的对分组密码的密码分析，它结合了代数密码分析以克服在差分故障分析(DFA)环境中手工分析的复杂性。AFA在轻量级分组密码上的有效性已经被证明。然而，代数系统的复杂性使得它无法有效地攻击重量级分组密码。在本文中，我们提出了一种新的密码分析方法，称为冗余辅助代数故障分析(RAFA ),以促进在重量级分组密码设置中代数系统的求解。RAFA的核心思想是通过修改代数系统来加速SAT求解器，这是通过两种方法实现的。第一种方法引入了冗余约束，这是在代数密码分析的背景下首次提出的。第二个是非线性代数范式(ANF)的复杂线性化。RAFA攻击AES-128大约需要9.68小时。据我们所知，这是第一个使用通用SAT求解器来攻击AES的工作，只需要注入一个字节错误。此外，对于基于半字节和基于位的故障模型，RAFA可以分别在50.92分钟和27.54分钟内攻击AES-128。相比之下，由纯C实现的传统DFA算法在本文研究的所有三种故障模型下都需要4 ~ 5个小时。此外，为了显示RAFA的通用性，我们还将其应用于其他重量级分组密码。最好的结果表明，RAFA仅使用三个故障就可以分别在20.7和1.5小时内恢复Serpent-256和SPEEDY-r-192的密钥。相比之下，即使知道这两个密码的30位和50位密钥，AFA也无法破解这两个密码。此外，还没有关于Serpent或SPEEDY的DFA工作使用可比较的故障模型。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i4.1-31",
                    "title": "Automatic Search of Meet-in-the-Middle Differential Fault Analysis on AES-like Ciphers",
                    "authors": "Qingyuan Yu, Xiaoyang Dong, Lingyue Qin, Yongze Kang, Keting Jia, Xiaoyun Wang, Guoyan Zhang",
                    "abstract": "Fault analysis is a powerful technique to retrieve secret keys by exploiting side-channel information. Differential fault analysis (DFA) is one of the most powerful threats utilizing differential information between correct and faulty ciphertexts and can recover keys for symmetric-key cryptosystems efficiently. Since DFA usually targets the first or last few rounds of the block ciphers, some countermeasures against DFA only protect the first and last few rounds for efficiency. Therefore, to explore how many rounds DFA can affect is very important to make sure how many rounds to protect in practice. At CHES 2011, Derbez et al. proposed an improved DFA on AES based on MitM approach, which covers one more round than previous DFAs. To perform good (or optimal) MitM DFA on block ciphers, the good (or optimal) attack configurations should be identified, such as the location where the faults inject, the matching point with differential relationship, and the two independent computation paths where two independent subsets of the key are involved. In this paper, we formulate the essential ideas of the construction of the attack, and translate the problem of searching for the best MitM DFA into optimization problems under constraints in Mixed-Integer-Linear-Programming (MILP) models. With the models, we achieve more powerful and practical DFA attacks on SKINNY, CRAFT, QARMA, PRINCE, PRINCEv2, and MIDORI with faults injected in 1 to 9 earlier rounds than the best previous DFAs.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/11156/10595"
                    },
                    "title_zh": "类AES密码的中间相遇差分故障分析的自动搜索",
                    "abstract_zh": "故障分析是一种通过利用边信道信息来检索密钥的强大技术。差分故障分析(DFA)利用正确和错误密文之间的差分信息，可以有效地恢复对称密钥密码系统的密钥。由于DFA通常以分组密码的前几轮或后几轮为目标，一些针对DFA的对策只保护前几轮和后几轮以提高效率。因此，探索DFA可以影响多少轮次对于在实践中确定保护多少轮次是非常重要的。在CHES 2011上，Derbez等人提出了一种基于MitM方法的AES的改进DFA，它比以前的DFA多覆盖一轮。为了对分组密码执行好的(或最优的)MitM DFA，应该识别好的(或最优的)攻击配置，例如错误注入的位置、具有微分关系的匹配点以及涉及密钥的两个独立子集的两个独立计算路径。本文阐述了攻击构造的基本思想，并将寻找最佳MitM DFA的问题转化为混合整数线性规划(MILP)模型约束下的优化问题。有了这些模型，我们对SKINNY、CRAFT、QARMA、PRINCE、PRINCEv2和MIDORI实现了更强大和实用的DFA攻击，与以前最好的DFA相比，在1到9个回合中注入了故障。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i4.32-57",
                    "title": "BASALISC: Programmable Hardware Accelerator for BGV Fully Homomorphic Encryption",
                    "authors": "Robin Geelen, Michiel Van Beirendonck, Hilder V. L. Pereira, Brian Huffman, Tynan McAuley, Ben Selfridge, Daniel Wagner, Georgios D. Dimou, Ingrid Verbauwhede, Frederik Vercauteren, David W. Archer",
                    "abstract": "Fully Homomorphic Encryption (FHE) allows for secure computation on encrypted data. Unfortunately, huge memory size, computational cost and bandwidth requirements limit its practicality. We present BASALISC, an architecture family of hardware accelerators that aims to substantially accelerate FHE computations in the cloud. BASALISC is the first to implement the BGV scheme with fully-packed bootstrapping – the noise removal capability necessary for arbitrary-depth computation. It supports a customized version of bootstrapping that can be instantiated with hardware multipliers optimized for area and power.BASALISC is a three-abstraction-layer RISC architecture, designed for a 1 GHz ASIC implementation and underway toward 150mm2 die tape-out in a 12nm GF process. BASALISC’s four-layer memory hierarchy includes a two-dimensional conflict-free inner memory layer that enables 32 Tb/s radix-256 NTT computations without pipeline stalls. Its conflict-resolution permutation hardware is generalized and re-used to compute BGV automorphisms without throughput penalty. BASALISC also has a custom multiply-accumulate unit to accelerate BGV key switching.The BASALISC toolchain comprises a custom compiler and a joint performance and correctness simulator. To evaluate BASALISC, we study its physical realizability, emulate and formally verify its core functional units, and we study its performance on a set of benchmarks. Simulation results show a speedup of more than 5,000× over HElib – a popular software FHE library.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/11157/10596"
                    },
                    "title_zh": "BASALISC:用于BGV全同态加密的可编程硬件加速器",
                    "abstract_zh": "全同态加密(FHE)允许对加密数据进行安全计算。不幸的是，巨大的内存大小、计算成本和带宽要求限制了它的实用性。我们介绍了BASALISC，这是一个硬件加速器架构家族，旨在大幅加速云中的FHE计算。BASALISC是第一个采用完全打包自举实现BGV方案的公司，自举是任意深度计算所必需的噪声消除能力。它支持定制版本的自举，可以用针对面积和功耗优化的硬件乘法器来实例化。BASALISC是一种三抽象层RISC架构，专为1 GHz ASIC实施而设计，并正在以12nm GF工艺进行150mm2芯片流片。BASALISC的四层内存层次包括一个二维无冲突内部内存层，支持32 Tb/s radix-256 NTT计算，不会出现流水线停顿。它的冲突解决置换硬件被一般化并重新用于计算BGV自同构而没有吞吐量损失。BASALISC还有一个定制的乘法累加单元来加速BGV键的切换。BASALISC工具链包括一个定制编译器和一个联合性能和正确性模拟器。为了评估BASALISC，我们研究了它的物理可实现性，仿真并正式验证了它的核心功能单元，并在一组基准上研究了它的性能。仿真结果表明，与流行软件FHE库HElib相比，加速比超过5000倍。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i4.58-79",
                    "title": "Protecting Dilithium against Leakage Revisited Sensitivity Analysis and Improved Implementations",
                    "authors": "Melissa Azouaoui, Olivier Bronchain, Gaëtan Cassiers, Clément Hoffmann, Yulia Kuzovkova, Joost Renes, Tobias Schneider, Markus Schönauer, François-Xavier Standaert, Christine van Vredendaal",
                    "abstract": "CRYSTALS-Dilithium has been selected by the NIST as the new standard for post-quantum digital signatures. In this work, we revisit the side-channel countermeasures of Dilithium in three directions. First, we improve its sensitivity analysis by classifying intermediate computations according to their physical security requirements. Second, we provide improved gadgets dedicated to Dilithium, taking advantage of recent advances in masking conversion algorithms. Third, we combine these contributions and report performance for side-channel protected Dilithium implementations. Our benchmarking results additionally put forward that the randomized version of Dilithium can lead to significantly more efficient implementations (than its deterministic version) when side-channel attacks are a concern.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/11158/10597"
                    },
                    "title_zh": "防止二锂泄漏的敏感性分析和改进的实施",
                    "abstract_zh": "晶体-二锂已经被NIST选为后量子数字签名的新标准。在这项工作中，我们从三个方面重新探讨了二锂的旁道对策。首先，我们通过根据物理安全需求对中间计算进行分类来改进其敏感性分析。第二，我们利用掩蔽转换算法的最新进展，提供专用于二锂的改进小工具。第三，我们综合了这些贡献，并报告了侧信道保护的二锂实现的性能。此外，我们的基准测试结果表明，当存在边信道攻击时，Dilithium的随机化版本可以实现比其确定性版本更高效的实施。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i4.80-109",
                    "title": "MMM: Authenticated Encryption with Minimum Secret State for Masking",
                    "authors": "Yusuke Naito, Yu Sasaki, Takeshi Sugawara",
                    "abstract": "We propose a new authenticated encryption (AE) mode MMM that achieves the minimum memory size with masking. Minimizing the secret state is the crucial challenge in the low-memory AE suitable for masking. Here, the minimum secret state is s + b bits, composed of s bits for a secret key and b bits for a plaintext block. HOMA appeared in CRYPTO 2022 achieved this goal with b = 64, but choosing a smaller b was difficult because b = s/2 is bound to the block size of the underlying primitive, meaning that a block cipher with an unrealistically small block size (e.g., 8 bits) is necessary for further improvement. MMM addresses the issue by making b independent of the underlying primitive while achieving the minimum (s + b)-bit secret state. Moreover, MMM provides additional advantages over HOMA, including (i) a better rate, (ii) the security under the multi-user model, (iii) and a smaller transmission cost. We instantiate two variants, MMM-8 (with b = 8) and MMM-64 (with b = 64), using the standard tweakable block cipher SKINNY-64/192. With a (d + 1)-masking scheme, MMM-8 (resp. MMM-64) is smaller by 56d + 184 (resp. 128) bits compared with HOMA. As a result of hardware performance evaluation, MMM-8 and MMM-64 achieved smaller circuit areas than HOMA with all the examined protection orders d ∈ [0, 5]. MMM-8’s circuit area is only 81% of HOMA with d = 5, and MMM-64 achieves more than x3 speed-up with a smaller circuit area.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/11159/10598"
                    },
                    "title_zh": "MMM:使用最小秘密状态进行屏蔽的认证加密",
                    "abstract_zh": "我们提出了一个新的认证加密(AE)模式MMM，它实现了最小的存储空间与屏蔽。最小化秘密状态是适用于掩蔽的低存储AE中的关键挑战。这里，最小秘密状态是s + b比特，由用于秘密密钥的s比特和用于明文块的b比特组成。出现在CRYPTO 2022中的HOMA用b = 64实现了这一目标，但是选择更小的b是困难的，因为b = s/2受限于底层原语的块大小，这意味着具有不切实际的小块大小(例如，8比特)的块密码对于进一步改进是必要的。MMM通过使b独立于底层原语同时实现最小(s + b)位秘密状态来解决这个问题。此外，MMM提供了优于HOMA的额外优势，包括(I)更好的速率，(ii)多用户模式下的安全性，(iii)以及更小的传输成本。我们使用标准的可调分组密码SKINNY-64/192实例化了两个变体，MMM-8(b = 8)和MMM-64(b = 64)。对于(d + 1)屏蔽方案，MMM-8(分别为。MMM-64)小了56d + 184(分别为。128)位与HOMA相比。作为硬件性能评估的结果，MMM-8和MMM-64实现了比HOMA更小的电路面积，具有所有检查的保护级d ∈ [0，5]。MMM-8的电路面积只有d = 5的HOMA的81%，MMM-64以更小的电路面积实现了超过x3的加速。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i4.110-145",
                    "title": "Improved Gadgets for the High-Order Masking of Dilithium",
                    "authors": "Jean-Sébastien Coron, François Gérard, Matthias Trannoy, Rina Zeitoun",
                    "abstract": "We present novel and improved high-order masking gadgets for Dilithium, a post-quantum signature scheme that has been standardized by the National Institute of Standards and Technologies (NIST). Our proposed gadgets include the ShiftMod gadget, which is used for efficient arithmetic shifts and serves as a component in other masking gadgets. Additionally, we propose a new algorithm for Boolean-to-arithmetic masking conversion of a μ-bit integer x modulo any integer q, with a complexity that is independent of both μ and q. This algorithm is used in Dilithium to mask the generation of the random variable y modulo q. Moreover, we describe improved techniques for masking the Decompose function in Dilithium. Our new gadgets are proven to be secure in the t-probing model.We demonstrate the effectiveness of our countermeasures by presenting a complete high-order masked implementation of Dilithium that utilizes the improved gadgets described above. We provide practical results obtained from a C implementation and compare the performance improvements provided by our new gadgets with those of previous work.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/11160/10599"
                    },
                    "title_zh": "用于二锂的高阶掩蔽的改进装置",
                    "abstract_zh": "我们提出了用于Dilithium的新颖和改进的高阶掩蔽工具，Dilithium是已经由国家标准和技术研究所(NIST)标准化的后量子签名方案。我们提出的小工具包括ShiftMod小工具，它用于高效的算术移位，并作为其他屏蔽小工具中的一个组件。此外，我们还提出了一种新的算法，用于μ位整数x模任意整数q的布尔到算术掩码转换，其复杂度与μ和q无关。该算法在Dilithium中用于掩码随机变量y模q的生成。此外，我们描述了Dilithium中用于掩码分解函数的改进技术。我们的新设备在t-probing模型中被证明是安全的。我们展示了一个完整的二锂高阶掩蔽实现，它利用了上述改进的小工具，从而证明了我们的对策的有效性。我们提供了从一个C实现中获得的实际结果，并将我们的新工具提供的性能改进与以前的工作进行了比较。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i4.146-166",
                    "title": "Dlog is Practically as Hard (or Easy) as DH - Solving Dlogs via DH Oracles on EC Standards",
                    "authors": "Alexander May, Carl Richard Theodor Schneider",
                    "abstract": "Assume that we have a group G of known order q, in which we want to solve discrete logarithms (dlogs). In 1994, Maurer showed how to compute dlogs in G in poly time given a Diffie-Hellman (DH) oracle in G, and an auxiliary elliptic curve ˆÊ (Fq) of smooth order. The problem of Maurer’s reduction of solving dlogs via DH oracles is that no efficient algorithm for constructing such a smooth auxiliary curve is known. Thus, the implications of Maurer’s approach to real-world applications remained widely unclear.In this work, we explicitly construct smooth auxiliary curves for 13 commonly used, standardized elliptic curves of bit-sizes in the range [204, 256], including e.g., NIST P-256, Curve25519, SM2 and GOST R34.10. For all these curves we construct a corresponding cyclic auxiliary curve ˆÊ(Fq), whose order is 39-bit smooth, i.e., its largest factor is of bit-length at most 39 bits.This in turn allows us to compute for all divisors of the order of ˆÊ(Fq) exhaustively a codebook for all discrete logarithms. As a consequence, dlogs on ˆÊ(Fq) can efficiently be computed in a matter of seconds. Our resulting codebook sizes for each auxiliary curve are less than 29 TByte individually, and fit on our hard disk.We also construct auxiliary curves for NIST P-384 and NIST P-521 with a 65-bit and 110-bit smooth order.Further, we provide an efficient implementation of Maurer’s reduction from the dlog computation in G with order q to the dlog computation on its auxiliary curve ˆÊ (Fq). Let us provide a flavor of our results, e.g., when G is the NIST P-256 group, the results for other curves are similar. With the help of our codebook for the auxiliary curve Ê(Fq), and less than 24,000 calls to a DH oracle in G (that we simulate), we can solve discrete logarithms on NIST P-256 in around 30 secs.From a security perspective, our results show that for current elliptic curve standards< the difficulty of solving DH is practically tightly related to the difficulty of computing dlogs. Namely, unless dlogs are easy to compute on these curves G, we provide a very concrete security guarantee that DH in G must also be hard. From a cryptanalytic perspective, our results show a way to efficiently solve discrete logarithms in the presence of a DH oracle.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/11161/10600"
                    },
                    "title_zh": "Dlog实际上与通过基于EC标准的DH Oracles解决Dlog一样困难(或容易)",
                    "abstract_zh": "假设我们有一个q阶已知的群G，其中我们要求解离散对数(dlogs)。在1994年，Maurer展示了如何在给定G中的Diffie-Hellman (DH)预言和光滑阶的辅助椭圆曲线ˇê(Fq)的情况下计算G中的dlogs。Maurer简化通过DH oracles求解dlogs的问题在于，没有已知的用于构造这种平滑辅助曲线的有效算法。因此，Maurer的方法对现实世界应用的影响仍然不清楚。在这项工作中，我们为13种常用的、位长在[204，256]范围内的标准化椭圆曲线显式地构造了光滑辅助曲线，包括例如NIST P-256、Curve25519、SM2和GOST R34.10。对于所有这些曲线，我们构造了相应的循环辅助曲线ˇ(Fq)，其阶是39位光滑的，即其最大因子的位长至多为39位。这反过来允许我们为所有离散对数的所有\\\\( Fq)阶的除数详尽地计算一个码本。因此，dlogs onˇê(Fq)可以在几秒钟内有效地计算出来。我们得到的每个辅助曲线的码本大小分别小于29tb，并且适合我们的硬盘。我们还为NIST P-384和NIST P-521构建了具有65位和110位平滑顺序的辅助曲线。此外，我们提供了Maurer从q阶G中的dlog计算到其辅助曲线ˇê(Fq)上的dlog计算的简化的有效实现。让我们提供我们的结果的味道，例如，当G是NIST P-256集团，其他曲线的结果是类似的。在我们的辅助曲线(Fq)码本的帮助下，对G中的DH oracle的调用不到24，000次(我们模拟的)，我们可以在大约30秒内求解NIST P-256上的离散对数。从安全角度来看，我们的结果表明，对于当前的椭圆曲线标准，求解DH的难度实际上与计算dlogs的难度紧密相关。也就是说，除非dlogs很容易在这些曲线G上计算，否则我们提供一个非常具体的安全保证，即G中的DH也一定是硬的。从密码分析的角度来看，我们的结果显示了一种在DH oracle中有效求解离散对数的方法。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i4.167-187",
                    "title": "On Provable White-Box Security in the Strong Incompressibility Model",
                    "authors": "Estuardo Alpirez Bock, Chris Brzuska, Russell W. F. Lai",
                    "abstract": "Incompressibility is a popular security notion for white-box cryptography and captures that a large encryption program cannot be compressed without losing functionality. Fouque, Karpman, Kirchner and Minaud (FKKM) defined strong incompressibility, where a compressed program should not even help to distinguish encryptions of two messages of equal length. Equivalently, the notion can be phrased as indistinguishability under chosen-plaintext attacks and key-leakage (LK-IND-CPA), where the leakage rate is high.In this paper, we show that LK-IND-CPA security with superlogarithmic-length leakage, and thus strong incompressibility, cannot be proven under standard (i.e. single-stage) assumptions, if the encryption scheme is key-fixing, i.e. a polynomial number of message-ciphertext pairs uniquely determine the key with high probability. Our impossibility result refutes a claim by FKKM that their big-key generation mechanism achieves strong incompressibility when combined with any PRG or any conventional encryption scheme, since the claim is not true for encryption schemes which are key-fixing (or for PRGs which are injective). In particular, we prove that the cipher block chaining (CBC) block cipher mode is key-fixing when modelling the cipher as a truly random permutation for each key. Subsequent to and inspired by our work, FKKM prove that their original big-key generation mechanism can be combined with a random oracle into an LK-IND-CPA-secure encryption scheme, circumventing the impossibility result by the use of an idealised model.Along the way, our work also helps clarifying the relations between incompressible white-box cryptography, big-key symmetric encryption, and general leakage resilient cryptography, and their limitations.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/11162/10601"
                    },
                    "title_zh": "强不可压缩模型下可证明的白盒安全性",
                    "abstract_zh": "不可压缩性是白盒加密的一个流行的安全概念，它认为一个大的加密程序不能在不损失功能的情况下被压缩。Fouque、Karpman、Kirchner和Minaud (FKKM)定义了强不可压缩性，在这种情况下，压缩的程序甚至不能帮助区分两个等长消息的加密。等价地，这个概念可以表述为在选择明文攻击和密钥泄漏(LK-IND-CPA)下的不可区分性，其中泄漏率很高。在本文中，我们证明了在标准(即单阶段)假设下，如果加密方案是密钥固定的，即多项式数目的消息-密文对以高概率唯一地确定密钥，则具有超对数长度泄漏的LK-IND-CPA安全性以及因此的强不可压缩性不能被证明。我们的不可能性结果驳斥了FKKM的断言，即当与任何PRG或任何常规加密方案结合时，他们的大密钥生成机制实现了强不可压缩性，因为该断言对于密钥固定的加密方案(或对于内射的PRG)不成立。特别地，当将密码建模为每个密钥的真正随机排列时，我们证明了密码块链接(CBC)分组密码模式是密钥固定的。在我们工作的启发下，FKKM证明了他们最初的大密钥生成机制可以与一个随机预言组合成一个LK-IND-CPA-secure加密方案，通过使用一个理想化的模型绕过不可能的结果。同时，我们的工作也有助于阐明不可压缩白盒加密、大密钥对称加密和一般泄漏弹性加密之间的关系及其局限性。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i4.188-210",
                    "title": "Exploiting Intermediate Value Leakage in Dilithium: A Template-Based Approach",
                    "authors": "Alexandre Berzati, Andersson Calle Viera, Maya Chartouny, Steven Madec, Damien Vergnaud, David Vigilant",
                    "abstract": "This paper presents a new profiling side-channel attack on CRYSTALSDilithium, the new NIST primary standard for quantum-safe digital signatures. An open source implementation of CRYSTALS-Dilithium is already available, with constant-time property as a consideration for side-channel resilience. However, this implementation does not protect against attacks that exploit intermediate data leakage. We show how to exploit a new leakage on a vector generated during the signing process, for which the costly protection by masking is still a matter of debate. With a corpus of 700 000 messages, we design a template attack that enables us to efficiently predict whether a given coefficient in one coordinate of this vector is zero or not. By gathering signatures and being able to make the correct predictions for each index, and then using linear algebra methods, this paper demonstrates that one can recover part of the secret key that is sufficient to produce universal forgeries. While our paper deeply discusses the theoretical attack path, it also demonstrates the validity of the assumption regarding the required leakage model from practical experiments with the reference implementation on an ARM Cortex-M4. We need approximately a day to collect enough representatives and one more day to perform the traces acquisition on our target.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/11163/10602"
                    },
                    "title_zh": "利用二锂中的中间值泄漏:基于模板的方法",
                    "abstract_zh": "提出了一种新的对CRYSTALSDilithium的侧写旁路攻击，CRYSTALSDilithium是新的量子安全数字签名的NIST基本标准。CRYSTALS-Dilithium的开源实现已经可用，恒定时间属性是边信道弹性的考虑因素。但是，这种实现不能防止利用中间数据泄漏的攻击。我们展示了如何利用在签名过程中生成的向量上的新泄漏，对于这种泄漏，通过掩蔽进行的代价高昂的保护仍然是一个有争议的问题。利用700 000条消息的语料库，我们设计了一个模板攻击，使我们能够有效地预测该向量的一个坐标中的给定系数是否为零。通过收集签名并能够对每个索引做出正确的预测，然后使用线性代数方法，该论文证明了可以恢复足以产生通用伪造的部分密钥。虽然我们的论文深入讨论了理论攻击路径，但它也通过在ARM Cortex-M4上的参考实现的实际实验证明了关于所需泄漏模型的假设的有效性。我们需要大约一天的时间来收集足够的代表，还需要一天的时间来对我们的目标进行轨迹采集。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i4.211-237",
                    "title": "Enhancing Quality and Security of the PLL-TRNG",
                    "authors": "Viktor Fischer, Florent Bernard, Nathalie Bochard, Quentin Dallison, Maciej Skórski",
                    "abstract": "Field Programmable Gate Arrays (FPGAs) are used more and more frequently to implement cryptographic systems, which need random number generators (RNGs) to be embedded in the same device. The main challenge related to the implementation of a generator running inside FPGAs is that the physical source of randomness, such as jittered clock generator, is implemented in the configurable logic area, i.e. in the close vicinity of noisy running algorithms, which can have significant impact on generated numbers or even serve to attack the generator. A possible approach to prevent such influence is the use of Phase-Lock Loops (PLLs), which are separated from the re-configurable logic area inside the FPGA chip. In this paper, we propose a new architecture of the PLL-based TRNG including a method to avoid correlation in the output through control of timing in the sampling process, as well as new embedded tests based on the enhanced stochastic model. We also propose a workflow to help find the best parameters, such as output bitrate and entropy rate. We show that bitrates of around 400 kb/s or more can be achieved, while guaranteeing min-entropy rates per bit higher than 0.98 as required by the latest security standards.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/11164/10603"
                    },
                    "title_zh": "提高锁相环TRNG的质量和安全性",
                    "abstract_zh": "现场可编程门阵列(FPGAs)越来越频繁地用于实现密码系统，这需要在同一设备中嵌入随机数发生器(RNG)。与在FPGAs内部运行的发生器的实现相关的主要挑战是随机的物理来源，例如抖动时钟发生器，是在可配置逻辑区域中实现的，即在高噪声运行算法附近实现的，这可能对生成的数字产生重大影响，甚至用来攻击发生器。防止这种影响的一种可能方法是使用锁相环(PLL ),它与FPGA芯片内部的可重新配置逻辑区域相分离。在本文中，我们提出了一种基于PLL的TRNG的新架构，包括通过控制采样过程中的时序来避免输出相关的方法，以及基于增强随机模型的新嵌入式测试。我们还提出了一个工作流程来帮助找到最佳参数，如输出比特率和熵率。我们表明，可以实现大约400 kb/s或更高的比特率，同时保证每比特的最小熵率高于最新安全标准所要求的0.98。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i4.238-261",
                    "title": "Silicon Echoes: Non-Invasive Trojan and Tamper Detection using Frequency-Selective Impedance Analysis",
                    "authors": "Tahoura Mosavirik, Saleh Khalaj Monfared, Maryam Saadat-Safa, Shahin Tajik",
                    "abstract": "The threat of chip-level tampering and its detection has been widely researched. Hardware Trojan insertions are prominent examples of such tamper events. Altering the placement and routing of a design or removing a part of a circuit for side-channel leakage/fault sensitivity amplification are other instances of such attacks. While semi- and fully-invasive physical verification methods can confidently detect such stealthy tamper events, they are costly, time-consuming, and destructive. On the other hand, virtually all proposed non-invasive side-channel methods suffer from noise and, therefore, have low confidence. Moreover, they require activating the tampered part of the circuit (e.g., the Trojan trigger) to compare and detect the modifications. In this work, we introduce a non-invasive post-silicon tamper detection technique applicable to different classes of tamper events at the chip level without requiring the activation of the malicious circuit. Our method relies on the fact that physical modifications (regardless of their physical, activation, or action characteristics) alter the impedance of the chip. Hence, characterizing the impedance can lead to the detection of the tamper events. To sense the changes in the impedance, we deploy known RF tools, namely, scattering parameters, in which we inject sine wave signals with high frequencies to the power distribution network (PDN) of the system and measure the “echo” of the signal. The reflected signals in various frequency bands reveal different tamper events based on their impact size on the die. To validate our claims, we performed measurements on several proof-ofconcept tampered hardware implementations realized on FPGAs manufactured with a 28 nm technology. We further show that deploying the Dynamic Time Warping (DTW) distance can distinguish between tamper events and noise resulting from manufacturing process variation of different chips/boards. Based on the acquired results, we demonstrate that stealthy hardware Trojans, as well as sophisticated modifications of P&R, can be detected.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/11165/10604"
                    },
                    "title_zh": "硅回波:使用频率选择阻抗分析的非侵入性木马和篡改检测",
                    "abstract_zh": "芯片级篡改的威胁及其检测已被广泛研究。硬件木马插入是这种篡改事件的突出例子。改变设计的布局和布线或移除电路的一部分以放大旁通道泄漏/故障灵敏度是这种攻击的其他实例。虽然半侵入式和全侵入式物理验证方法能够可靠地检测这种秘密篡改事件，但是它们成本高、耗时且具有破坏性。另一方面，几乎所有提出的非侵入性旁道方法都受到噪声的影响，因此可信度低。此外，它们需要激活电路的被篡改部分(例如，特洛伊触发器)来比较和检测修改。在这项工作中，我们介绍了一种非侵入性后硅篡改检测技术，适用于芯片级的不同类别的篡改事件，而不需要激活恶意电路。我们的方法依赖于这样一个事实，即物理修饰(不考虑它们的物理、激活或动作特性)会改变芯片的阻抗。因此，表征阻抗可以导致篡改事件的检测。为了感测阻抗的变化，我们部署了已知的RF工具，即散射参数，其中我们向系统的配电网络(PDN)注入高频正弦波信号，并测量信号的“回波”。不同频带中的反射信号根据其对芯片的影响大小揭示了不同的篡改事件。为了验证我们的说法，我们对在采用28纳米技术制造的FPGAs上实现的几个概念验证篡改硬件实现进行了测量。我们进一步表明，部署动态时间弯曲(DTW)距离可以区分篡改事件和由不同芯片/板的制造工艺变化导致的噪声。基于获得的结果，我们证明了隐形硬件木马，以及复杂的修改P&R，可以检测到。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i4.262-286",
                    "title": "From MLWE to RLWE: A Differential Fault Attack on Randomized & Deterministic Dilithium",
                    "authors": "Mohamed ElGhamrawy, Melissa Azouaoui, Olivier Bronchain, Joost Renes, Tobias Schneider, Markus Schönauer, Okan Seker, Christine van Vredendaal",
                    "abstract": "The post-quantum digital signature scheme CRYSTALS-Dilithium has been recently selected by the NIST for standardization. Implementing CRYSTALSDilithium, and other post-quantum cryptography schemes, on embedded devices raises a new set of challenges, including ones related to performance in terms of speed and memory requirements, but also related to side-channel and fault injection attacks security. In this work, we investigated the latter and describe a differential fault attack on the randomized and deterministic versions of CRYSTALS-Dilithium. Notably, the attack requires a few instructions skips and is able to reduce the MLWE problem that Dilithium is based on to a smaller RLWE problem which can be practically solved with lattice reduction techniques. Accordingly, we demonstrated key recoveries using hints extracted on the secret keys from the same faulted signatures using the LWE with side-information framework introduced by Dachman-Soled et al. at CRYPTO’20. As a final contribution, we proposed algorithmic countermeasures against this attack and in particular showed that the second one can be parameterized to only induce a negligible overhead over the signature generation.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/11166/10605"
                    },
                    "title_zh": "从MLWE到RLWE:对随机化和确定性二锂的差分故障攻击",
                    "abstract_zh": "后量子数字签名方案CRYSTALS-Dilithium最近被NIST选择用于标准化。在嵌入式设备上实施CRYSTALSDilithium和其他后量子密码方案带来了一系列新的挑战，包括与速度和存储器要求方面的性能相关的挑战，以及与旁路和故障注入攻击安全性相关的挑战。在这项工作中，我们研究了后者，并描述了随机和确定性版本的晶体二锂的差分故障攻击。值得注意的是，这种攻击需要跳过一些指令，并且能够将Dilithium所基于的MLWE问题简化为更小的RLWE问题，该问题实际上可以用格归约技术来解决。因此，我们使用由Dachman-Soled等人在CRYPTO’20中介绍的具有边信息框架的LWE，使用从相同的错误签名中提取的秘密密钥上的提示来演示密钥恢复。作为最后的贡献，我们提出了针对这种攻击的算法对策，并特别指出，第二种攻击可以参数化，从而在签名生成过程中仅引入可忽略的开销。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i4.287-317",
                    "title": "Belief Propagation Meets Lattice Reduction: Security Estimates for Error-Tolerant Key Recovery from Decryption Errors",
                    "authors": "Julius Hermelink, Erik Mårtensson, Simona Samardjiska, Peter Pessl, Gabi Dreo Rodosek",
                    "abstract": "In LWE-based KEMs, observed decryption errors leak information about the secret key in the form of equations or inequalities. Several practical fault attacks have already exploited such leakage by either directly applying a fault or enabling a chosen-ciphertext attack using a fault. When the leaked information is in the form of inequalities, the recovery of the secret key is not trivial. Recent methods use either statistical or algebraic methods (but not both), with some being able to handle incorrect information. Having in mind that integration of the side-channel information is a crucial part of several classes of implementation attacks on LWEbased schemes, it is an important question whether statistically processed information can be successfully integrated in lattice reduction algorithms.We answer this question positively by proposing an error-tolerant combination of statistical and algebraic methods that make use of the advantages of both approaches. The combination enables us to improve upon existing methods – we use both fewer inequalities and are more resistant to errors. We further provide precise security estimates based on the number of available inequalities.Our recovery method applies to several types of implementation attacks in which decryption errors are used in a chosen-ciphertext attack. We practically demonstrate the improved performance of our approach in a key-recovery attack against Kyber with fault-induced decryption errors.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/11167/10606"
                    },
                    "title_zh": "信念传播与格归约:从解密错误中恢复容错密钥的安全性估计",
                    "abstract_zh": "在基于LWE的KEMs中，观察到的解密错误以等式或不等式的形式泄露了关于密钥的信息。一些实际的故障攻击已经通过直接应用故障或利用故障实现选择密文攻击来利用这种泄漏。当泄露的信息以不等式的形式存在时，密钥的恢复是非常重要的。最近的方法要么使用统计方法，要么使用代数方法(但不能两者都用)，有些方法能够处理不正确的信息。记住边信道信息的整合是对基于LWEbased方案的几类实现攻击的关键部分，统计处理的信息是否能够成功地整合到格约简算法中是一个重要的问题。我们通过提出一种统计和代数方法的容错组合来肯定地回答这个问题，这种组合利用了两种方法的优点。这种结合使我们能够改进现有的方法——我们使用更少的不等式，并且对错误有更强的抵抗力。我们进一步基于可用不等式的数量提供精确的安全性估计。我们的恢复方法适用于在选择密文攻击中使用解密错误的几种类型的实现攻击。我们实际上证明了我们的方法在针对具有错误引起的解密错误的Kyber的密钥恢复攻击中的改进性能。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i4.318-343",
                    "title": "LPN-based Attacks in the White-box Setting",
                    "authors": "Alex Charlès, Aleksei Udovenko",
                    "abstract": "In white-box cryptography, early protection techniques have fallen to the automated Differential Computation Analysis attack (DCA), leading to new countermeasures and attacks. A standard side-channel countermeasure, Ishai-Sahai-Wagner’s masking scheme (ISW, CRYPTO 2003) prevents Differential Computation Analysis but was shown to be vulnerable in the white-box context to the Linear Decoding Analysis attack (LDA). However, recent quadratic and cubic masking schemes by Biryukov-Udovenko (ASIACRYPT 2018) and Seker-Eisenbarth-Liskiewicz (CHES 2021) prevent LDA and force to use its higher-degree generalizations with much higher complexity.In this work, we study the relationship between the security of these and related schemes to the Learning Parity with Noise (LPN) problem and propose a new automated attack by applying an LPN-solving algorithm to white-box implementations. The attack effectively exploits strong linear approximations of the masking scheme and thus can be seen as a combination of the DCA and LDA techniques. Different from previous attacks, the complexity of this algorithm depends on the approximation error, henceforth allowing new practical attacks on masking schemes which previously resisted automated analysis. We demonstrate it theoretically and experimentally, exposing multiple cases where the LPN-based method significantly outperforms LDA and DCA methods, including their higher-order variants.This work applies the LPN problem beyond its usual post-quantum cryptography boundary, strengthening its interest for the cryptographic community, while expanding the range of automated attacks by presenting a new direction for breaking masking schemes in the white-box model.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/11168/10607"
                    },
                    "title_zh": "白盒环境下基于LPN的攻击",
                    "abstract_zh": "在白盒密码术中，早期的保护技术已经落到了自动差分计算分析攻击(DCA)上，导致了新的对策和攻击。一种标准的边信道对抗措施，Ishai-Sahai-Wagner的掩蔽方案(ISW，CRYPTO 2003)防止差分计算分析，但在白盒环境中容易受到线性解码分析攻击(LDA)。然而，最近由Biryukov-Udovenko(ASIACRYPT 2018)和谢克尔-艾森巴斯-利斯凯维奇(CHES 2021)提出的二次和三次掩蔽方案阻止了LDA和force以高得多的复杂性使用其更高程度的概括。在本文中，我们研究了这些方案和相关方案的安全性与带有噪声的学习奇偶校验(LPN)问题之间的关系，并通过将LPN求解算法应用于白盒实现提出了一种新的自动攻击。该攻击有效地利用了掩蔽方案的强线性近似，因此可以被视为DCA和LDA技术的组合。与以前的攻击不同，该算法的复杂性取决于近似误差，因此允许对以前抵制自动分析的掩蔽方案进行新的实际攻击。我们从理论和实验上证明了这一点，揭示了基于LPN的方法明显优于LDA和DCA方法的多个案例，包括它们的高阶变体。这项工作将LPN问题应用到其通常的后量子密码术边界之外，增强了其对密码社区的兴趣，同时通过提出打破白盒模型中的掩蔽方案的新方向，扩展了自动攻击的范围。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i4.344-366",
                    "title": "Low Trace-Count Template Attacks on 32-bit Implementations of ASCON AEAD",
                    "authors": "Shih-Chun You, Markus G. Kuhn, Sumanta Sarkar, Feng Hao",
                    "abstract": "The recently adopted Ascon standard by NIST offers a lightweight authenticated encryption algorithm for use in resource-constrained cryptographic devices. To help assess side-channel attack risks of Ascon implementations, we present the first template attack based on analyzing power traces, recorded from an STM32F303 microcontroller board running Weatherley’s 32-bit implementations of Ascon-128. Our analysis combines a fragment template attack with belief-propagation and key-enumeration techniques. The main results are three-fold: (1) we reached 100% success rate from a single trace if the C compiler optimized the unmasked implementation for space, (2) the success rate was about 95% after three traces if the compiler optimized instead for time, and (3) we also attacked a masked version, where the success rate was over 90% with 20 traces of executions with the same key, all after enumerating up to 224 key candidates. These results show that suitably-designed template attacks can pose a real threat to Ascon implementations, even if protected by first-order masking, but we also learnt how some differences in programming style, and even compiler optimization settings, can significantly affect the result.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/11169/10608"
                    },
                    "title_zh": "对ASCON AEAD位实现的低跟踪计数模板攻击",
                    "abstract_zh": "NIST最近采用的Ascon标准提供了一种轻量级认证加密算法，用于资源受限的加密设备。为了帮助评估Ascon实施的侧信道攻击风险，我们提出了第一个基于分析电源跟踪的模板攻击，该攻击是从运行weather ley 32位Ascon-128实施的STM32F303微控制器板记录的。我们的分析将片段模板攻击与信念传播和密钥枚举技术相结合。主要结果有三个方面:(1)如果C编译器针对空间优化了非屏蔽实现，我们从单次跟踪中获得了100%的成功率，(2)如果编译器针对时间进行了优化，则在三次跟踪之后成功率约为95%，以及(3)我们还攻击了屏蔽版本，其中在枚举了多达224个候选键之后，使用相同键执行20次跟踪的成功率超过90%。这些结果表明，即使受到一阶屏蔽的保护，经过适当设计的模板攻击也会对Ascon实现构成真正的威胁，但我们也了解到编程风格的一些差异，甚至编译器优化设置，会如何显著影响结果。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i4.367-392",
                    "title": "Loop Aborts Strike Back: Defeating Fault Countermeasures in Lattice Signatures with ILP",
                    "authors": "Vincent Quentin Ulitzsch, Soundes Marzougui, Alexis Bagia, Mehdi Tibouchi, Jean-Pierre Seifert",
                    "abstract": "At SAC 2016, Espitau et al. presented a loop-abort fault attack against lattice-based signature schemes following the Fiat–Shamir with aborts paradigm. Their attack recovered the signing key by injecting faults in the sampling of the commitment vector (also called masking vector) y, leaving its coefficients at their initial zero value. As possible countermeasures, they proposed to carry out the sampling of the coefficients of y in shuffled order, or to ensure that the masking polynomials in y are not of low degree. In this paper, we show that both of these countermeasures are insufficient. We demonstrate a new loop-abort fault injection attack against Fiat–Shamir with aborts lattice-based signatures that can recover the secret key from faulty signatures even when the proposed countermeasures are implemented. The key idea of our attack is that faulted signatures give rise to a noisy linear system of equations, which can be solved using integer linear programming. We present an integer linear program that recovers the secret key efficiently in practice, and validate the efficacy of our attack by conducting a practical end-to-end attack against a shuffled version of the Dilithium reference implementation, mounted on an ARM Cortex M4. We achieve a full (equivalent) key recovery in under 3 minutes total execution time (including signature generation), using only 5 faulted signatures. In addition, we conduct extensive theoretical simulations of the attack against Dilithium. We find that our method can achieve key recovery in under 5 minutes given a (sufficiently large) set of signatures where just one of the coefficients of y is zeroed out (or left at its initial value of zero). Furthermore, we find that our attack works against all security levels of Dilithium. Our attack shows that protecting Fiat–Shamir with aborts lattice-based signatures against fault injection attacks cannot be achieved using the simple countermeasures proposed by Espitau et al. and likely requires significantly more expensive countermeasures.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/11170/10609"
                    },
                    "title_zh": "循环中止反击:用ILP击败格签名中的错误对策",
                    "abstract_zh": "在SAC 2016上，Espitau等人提出了一种针对基于格的签名方案的循环中止故障攻击，该攻击遵循Fiat–sha mir with aborts范式。他们的攻击通过在承诺向量(也称为屏蔽向量)y的采样中注入错误来恢复签名密钥，使其系数保持其初始零值。作为可能的对策，他们提出以混洗顺序对y的系数进行采样，或者确保y中的掩蔽多项式不是低阶的。在本文中，我们表明这两种对策都是不够的。我们演示了一种新的针对Fiat–sha mir的循环中止故障注入攻击，该攻击通过中止基于格的签名，即使在实施了所提出的对策时，也可以从故障签名中恢复密钥。我们攻击的关键思想是，错误的签名会产生一个有噪声的线性方程组，可以使用整数线性规划来解决。我们提出了一个整数线性程序，在实践中有效地恢复密钥，并通过对安装在ARM Cortex M4上的Dilithium参考实现的混洗版本进行实际的端到端攻击来验证我们的攻击的有效性。我们仅使用5个故障签名，在不到3分钟的总执行时间(包括签名生成)内实现了完全(等效)密钥恢复。此外，我们对攻击二锂进行了广泛的理论模拟。我们发现，在给定一组(足够大的)签名的情况下，我们的方法可以在不到5分钟的时间内实现密钥恢复，其中y的系数中只有一个被置零(或者保持其初始值为零)。此外，我们发现我们的攻击对所有安全级别的二锂都有效。我们的攻击表明，使用Espitau等人提出的简单对策无法通过中止基于格的签名来保护Fiat–sha mir免受故障注入攻击，并且可能需要明显更昂贵的对策。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i4.393-419",
                    "title": "Don't Forget Pairing-Friendly Curves with Odd Prime Embedding Degrees",
                    "authors": "Yu Dai, Fangguo Zhang, Chang-An Zhao",
                    "abstract": "Pairing-friendly curves with odd prime embedding degrees at the 128-bit security level, such as BW13-310 and BW19-286, sparked interest in the field of public-key cryptography as small sizes of the prime fields. However, compared to mainstream pairing-friendly curves at the same security level, i.e., BN446 and BLS12-446, the performance of pairing computations on BW13-310 and BW19-286 is usually considered inefficient. In this paper we investigate high performance software implementations of pairing computation on BW13-310 and corresponding building blocks used in pairing-based protocols, including hashing, group exponentiations and membership testings. Firstly, we propose efficient explicit formulas for pairing computation on this curve. Moreover, we also exploit the state-of-art techniques to implement hashing in G1 and G2, group exponentiations and membership testings. In particular, for exponentiations in G2 and GT , we present new optimizations to speed up computational efficiency. Our implementation results on a 64-bit processor show that the gap in the performance of pairing computation between BW13-310 and BN446 (resp. BLS12-446) is only up to 4.9% (resp. 26%). More importantly, compared to BN446 and BLS12-446, BW13-310 is about 109.1% − 227.3%, 100% − 192.6%, 24.5%−108.5% and 68.2%−145.5% faster in terms of hashing to G1, exponentiations in G1 and GT , and membership testing for GT , respectively. These results reveal that BW13-310 would be an interesting candidate in pairing-based cryptographic protocols.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/11171/10610"
                    },
                    "title_zh": "不要忘记具有奇数素数嵌入度的配对友好曲线",
                    "abstract_zh": "在128位安全级别上具有奇数素数嵌入度的配对友好曲线，如BW13-310和BW19-286，作为小尺寸的素数域，引发了对公钥密码学领域的兴趣。然而，与相同安全级别的主流配对友好曲线(即BN446和BLS12-446)相比，BW13-310和BW19-286上的配对计算的性能通常被认为是低效的。在本文中，我们研究了BW13-310上配对计算的高性能软件实现，以及基于配对的协议中使用的相应构建模块，包括哈希、群幂运算和成员测试。首先，我们提出了在这条曲线上进行配对计算的有效的显式公式。此外，我们还利用最先进的技术来实现G1和G2的散列、群幂运算和成员测试。特别是，对于G2和GT中的指数运算，我们提出了新的优化来提高计算效率。我们在64位处理器上的实现结果表明，BW13-310和BN446之间的配对计算性能差距(分别为。BLS12-446)仅高达4.9%(分别为。26%).更重要的是，与BN446和BLS12-446相比，BW13-310在散列G1、G1和GT中的幂运算以及GT的成员测试方面分别快109.1%-227.3%、100%-192.6%、24.5%-108.5%和68.2%-145.5%。这些结果揭示了BW13-310将是基于配对的密码协议中的一个有趣的候选者。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i4.420-459",
                    "title": "Provable Secure Parallel Gadgets",
                    "authors": "Francesco Berti, Sebastian Faust, Maximilian Orlt",
                    "abstract": "Side-channel attacks are a fundamental threat to the security of cryptographic implementations. One of the most prominent countermeasures against side-channel attacks is masking, where each intermediate value of the computation is secret shared, thereby concealing the computation’s sensitive information. An important security model to study the security of masking schemes is the random probing model, in which the adversary obtains each intermediate value of the computation with some probability p. To construct secure masking schemes, an important building block is the refreshing gadget, which updates the randomness of the secret shared intermediate values. Recently, Dziembowski, Faust, and Zebrowski (ASIACRYPT’19) analyzed the security of a simple refreshing gadget by using a new technique called the leakage diagram. In this work, we follow the approach of Dziembowski et al. and significantly improve its methodology. Concretely, we refine the notion of a leakage diagram via so-called dependency graphs, and show how to use this technique for arbitrary complex circuits via composition results and approximation techniques. To illustrate the power of our new techniques, as a case study, we designed provably secure parallel gadgets for the random probing model, and adapted the ISW multiplication such that all gadgets can be parallelized. Finally, we evaluate concrete security levels, and show how our new methodology can further improve the concrete security level of masking schemes. This results in a compiler provable secure up to a noise level of O(1) for affine circuits and O(1/√n) in general.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/11172/10611"
                    },
                    "title_zh": "便携式安全并行小工具",
                    "abstract_zh": "旁路攻击是对加密实现安全性的一个基本威胁。对抗侧信道攻击的最突出的对策之一是掩蔽，其中计算的每个中间值都是秘密共享的，从而隐藏了计算的敏感信息。研究掩蔽方案安全性的一个重要的安全模型是随机探测模型，在该模型中，对手以某个概率p获得计算的每个中间值。为了构造安全的掩蔽方案，一个重要的构建块是刷新小工具，它更新秘密共享中间值的随机性。最近，Dziembowski、Faust和Zebrowski (ASIACRYPT'19)使用一种称为泄漏图的新技术分析了一种简单的刷新小工具的安全性。在这项工作中，我们遵循Dziembowski等人的方法，并大大改善其方法。具体来说，我们通过所谓的依赖图来完善泄漏图的概念，并通过合成结果和近似技术来展示如何将这种技术用于任意复杂的电路。为了说明我们的新技术的能力，作为一个案例研究，我们为随机探测模型设计了可证明安全的并行小工具，并修改了ISW乘法，以便所有小工具都可以并行化。最后，我们评估了具体的安全级别，并展示了我们的新方法如何进一步提高掩蔽方案的具体安全级别。这导致对于仿射电路，编译器可证明的安全噪声水平高达O(1 ),一般为O(1/√n)。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i4.460-492",
                    "title": "Pincering SKINNY by Exploiting Slow Diffusion Enhancing Differential Power Analysis with Cluster Graph Inference",
                    "authors": "Nicolas Costes, Martijn Stam",
                    "abstract": "Lightweight cryptography is an emerging field where designers are testing the limits of symmetric cryptography. We investigate the resistance against sidechannel attacks of a new class of lighter blockciphers, which use a classic substitution–permutation network with slow diffusion and many rounds.Among these ciphers, we focus on SKINNY, a primitive used up to the final round ofNIST’s recent lightweight standardisation effort. We show that the lack of diffusion in the key scheduler allows an attacker to combine leakage from the first and the last rounds, effectively pincering its target. Furthermore, the slow diffusion used by its partial key-absorption and linear layers enable, on both sides, to target S-Boxes from several rounds deep.As some of these S-boxes leak on the same part of the key, full key recovery exploiting all leakage requires a clever combining strategy. We introduce the use of cluster graph inference (an established tool from probabilistic graphical model theory) to enhance both unprofiled or profiled differential power analysis, enabling us to handlethe increase of S-Boxes with their intertwined leakage.We evaluate the strength of our attack both in the Hamming weight model and against two implementations running on an STM32F303 ARM Cortex-M4 hosted on a ChipWhisperer target board, showing that our attack reduces the number of traces required to attack SKINNY by a factor of around 2.75.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/11173/10612"
                    },
                    "title_zh": "利用聚类图推理的慢扩散增强差分功耗分析",
                    "abstract_zh": "轻量级加密是一个新兴领域，设计者正在测试对称加密的极限。我们研究了一类新的较轻的分组密码抵抗旁路攻击的能力，它使用了一个经典的置换网络，具有慢扩散和多轮。在这些密码中，我们重点关注SKINNY，这是一种在NIST最近的轻量级标准化工作的最后一轮中使用的原语。我们证明了密钥调度器中缺乏扩散使得攻击者能够结合第一轮和最后一轮的泄漏，有效地钳制其目标。此外，其部分键吸收和线性层所使用的缓慢扩散使得能够在两侧从几个回合深度瞄准S盒。由于这些S盒中的一些在密钥的相同部分泄漏，利用所有泄漏的完整密钥恢复需要聪明的组合策略。我们介绍了使用聚类图推理(一种来自概率图模型理论的已建立的工具)来增强未损坏的或已建档的差分功耗分析，使我们能够处理S盒及其交织泄漏的增加。我们在Hamming weight模型中评估了我们的攻击强度，并针对在ChipWhisperer目标板上托管的STM32F303 ARM Cortex-M4上运行的两个实现进行了评估，结果显示我们的攻击将攻击SKINNY所需的迹线数量减少了大约2.75倍。"
                },
                {
                    "url": "https://doi.org/10.46586/tches.v2023.i4.493-522",
                    "title": "Revisiting the Computation Analysis against Internal Encodings in White-Box Implementations",
                    "authors": "Yufeng Tang, Zheng Gong, Bin Li, Liangju Zhao",
                    "abstract": "White-box implementations aim to prevent the key extraction of the cryptographic algorithm even if the attacker has full access to the execution environment. To obfuscate the round functions, Chow et al. proposed a pivotal principle of white-box implementations to convert the round functions as look-up tables which are encoded by random internal encodings. These encodings consist of a linear mapping and a non-linear nibble permutation. At CHES 2016, Bos et al. introduced differential computation analysis (DCA) to extract the secret key from the runtime information, such as accessed memory and registers. Following this attack, many computation analysis methods were proposed to break the white-box implementations by leveraging some properties of the linear internal encodings, such as Hamming weight and imbalance. Therefore, it becomes an alternative choice to use a non-linear byte encoding to thwart DCA. At CHES 2021, Carlet et al. proposed a structural attack and revealed the weakness of the non-linear byte encodings which are combined with a non-invertible linear mapping. However, such a structural attack requires the details of the implementation, which relies on extra reverse engineering efforts in practice. To the best of our knowledge, it still lacks a thorough investigation of whether the non-linear byte encodings can resist the computation analyses.In this paper, we revisit the proposed computation analyses by investigating their capabilities against internal encodings with different algebraic degrees. Particularly, the algebraic degree of encodings is leveraged to explain the key leakage on the non-linear encodings. Based on this observation, we propose a new algebraic degree computation analysis (ADCA), which targets the mappings from the inputs to each sample of the computation traces. Different from the previous computation analyses, ADCA is a higher-degree attack that can distinguish the correct key by matching the algebraic degrees of the mappings. The experimental results prove that ADCA can break the internal encodings from degree 1 to 6 with the lowest time complexity. nstead of running different computation analyses separately, ADCA can be used as a generic tool to attack the white-box implementations.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/11174/10613"
                    },
                    "title_zh": "重新审视白盒实现中针对内部编码的计算分析",
                    "abstract_zh": "白盒实现的目的是防止密码算法的密钥提取，即使攻击者能够完全访问执行环境。为了混淆循环函数，Chow等人提出了白盒实现的关键原理，将循环函数转换为由随机内部编码编码的查找表。这些编码由线性映射和非线性半字节排列组成。在CHES 2016上，Bos等人引入了差分计算分析(DCA)，从运行时信息中提取密钥，如访问的内存和寄存器。在这种攻击之后，许多计算分析方法被提出来，通过利用线性内部编码的一些属性，如汉明重量和不平衡，来打破白盒实现。因此，使用非线性字节编码来阻止DCA成为一种替代选择。在CHES 2021上，Carlet等人提出了一种结构攻击，并揭示了与不可逆线性映射相结合的非线性字节编码的弱点。然而，这样的结构攻击需要实现的细节，这在实践中依赖于额外的逆向工程工作。据我们所知，它仍然缺乏对非线性字节编码是否能抵抗计算分析的彻底调查。在本文中，我们通过研究它们对具有不同代数次数的内部编码的能力来重新审视所提出的计算分析。特别地，利用编码的代数次数来解释非线性编码的密钥泄漏。基于这一观察，我们提出了一种新的代数次数计算分析(ADCA ),其目标是从输入到计算轨迹的每个样本的映射。与以前的计算分析不同，ADCA是一种更高级的攻击，它可以通过匹配映射的代数次数来区分正确的密钥。实验结果证明，ADCA能够以最低的时间复杂度破解1到6级的内部编码。ADCA不是单独运行不同的计算分析，而是可以用作攻击白盒实现的通用工具。"
                }
            ]
        }
    ],
    "2020": [
        {
            "dblp_url": "https://dblp.uni-trier.de/db/journals/tches/tches2020.html",
            "journals_title": "IACR Transactions on Cryptographic Hardware and Embedded Systems, Volume 2020",
            "papers": [
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i1.1-36",
                    "title": "Methodology for Efficient CNN Architectures in Profiling Attacks",
                    "authors": "Gabriel Zaid, Lilian Bossuet, Amaury Habrard, Alexandre Venelli",
                    "abstract": "The side-channel community recently investigated a new approach, based on deep learning, to significantly improve profiled attacks against embedded systems. Previous works have shown the benefit of using convolutional neural networks (CNN) to limit the effect of some countermeasures such as desynchronization. Compared with template attacks, deep learning techniques can deal with trace misalignment and the high dimensionality of the data. Pre-processing is no longer mandatory. However, the performance of attacks depends to a great extent on the choice of each hyperparameter used to configure a CNN architecture. Hence, we cannot perfectly harness the potential of deep neural networks without a clear understanding of the network’s inner-workings. To reduce this gap, we propose to clearly explain the role of each hyperparameters during the feature selection phase using some specific visualization techniques including Weight Visualization, Gradient Visualization and Heatmaps. By highlighting which features are retained by filters, heatmaps come in handy when a security evaluator tries to interpret and understand the efficiency of CNN. We propose a methodology for building efficient CNN architectures in terms of attack efficiency and network complexity, even in the presence of desynchronization. We evaluate our methodology using public datasets with and without desynchronization. In each case, our methodology outperforms the previous state-of-the-art CNN models while significantly reducing network complexity. Our networks are up to 25 times more efficient than previous state-of-the-art while their complexity is up to 31810 times smaller. Our results show that CNN networks do not need to be very complex to perform well in the side-channel context.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8391/7787"
                    },
                    "abstract_zh": "旁门左道社区最近研究了一种基于深度学习的新方法，以显著改善针对嵌入式系统的侧写攻击。先前的工作已经显示了使用卷积神经网络(CNN)来限制某些对抗措施(例如去同步化)的效果的好处。与模板攻击相比，深度学习技术可以处理迹线错位和数据的高维度。预处理不再是强制性的。然而，攻击的性能在很大程度上取决于用于配置CNN架构的每个超参数的选择。因此，如果不清楚地了解网络的内部运作，我们就无法完美地利用深度神经网络的潜力。为了缩小这一差距，我们建议使用一些特定的可视化技术，包括权重可视化、梯度可视化和热图，来清楚地解释每个超参数在特征选择阶段的作用。通过突出过滤器保留的特征，当安全评估者试图解释和理解CNN的效率时，热图就派上了用场。我们提出了一种在攻击效率和网络复杂性方面构建高效CNN架构的方法，即使在去同步化的情况下。我们使用去同步和不去同步的公共数据集来评估我们的方法。在每一种情况下，我们的方法都优于以前最先进的CNN模型，同时显著降低了网络复杂性。我们的网络比以前最先进的网络效率提高了25倍，而复杂性却降低了31810倍。我们的结果表明，CNN网络不需要非常复杂，就可以在侧信道环境中表现良好。",
                    "title_zh": "在剖析攻击中用于高效CNN架构的方法"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i1.37-65",
                    "title": "Recovering the CTR_DRBG state in 256 traces",
                    "authors": "Lauren De Meyer",
                    "abstract": "The NIST CTR_DRBG specification prescribes a maximum size on each random number request, limiting the number of encryptions in CTR mode with the same key to 4 096. Jaffe’s attack on AES in CTR mode without knowledge of the nonce from CHES 2007 requires 216 traces, which is safely above this recommendation. In this work, we exhibit an attack that requires only 256 traces, which is well within the NIST limits. We use simulated traces to investigate the success probability as a function of the signal-to-noise ratio. We also demonstrate its success in practice by attacking an AES-CTR implementation on a Cortex-M4 among others and recovering both the key and nonce. Our traces and code are made openly available for reproducibility.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "NIST CTR_DRBG规范规定了每个随机数请求的最大大小，将CTR模式下使用相同密钥的加密次数限制为4 096次。Jaffe在不知道CHES 2007中的nonce的情况下在CTR模式下对AES的攻击需要216个跟踪，这安全地高于该建议。在这项工作中，我们展示了一个只需要256条轨迹的攻击，这正好在NIST极限之内。我们使用模拟轨迹来研究作为信噪比函数的成功概率。我们还通过攻击一个在Cortex-M4上的AES-CTR实现并恢复密钥和随机数来证明它在实践中的成功。我们的跟踪和代码是公开的，可以复制。",
                    "title_zh": "在256次跟踪中恢复CTR_DRBG状态"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i1.66-94",
                    "title": "Lightweight Authenticated Encryption Mode of Operation for Tweakable Block Ciphers",
                    "authors": "Yusuke Naito, Takeshi Sugawara",
                    "abstract": "The use of a small block length is a common strategy when designing lightweight (tweakable) block ciphers (TBCs), and several 64-bit primitives have been proposed. However, when such a 64-bit primitive is used for an authenticated encryption with birthday-bound security, it has only 32-bit data complexity, which is subject to practical attacks. To employ a short block length without compromising security, we propose PFB, a lightweight TBC-based authenticated encryption with associated data mode, which achieves beyond-birthday-bound security. For this purpose, we extend iCOFB, which is originally defined with a tweakable random function. Unlike iCOFB, the proposed method can be instantiated with a TBC using a fixed tweak length and can handle variable-length data. Moreover, its security bound is improved and independent of the data length; this improves the key lifetime, particularly in lightweight blocks with a small size. The proposed method also covers a broader class of feedback functions because of the generalization presented in our proof. We evaluate the concrete hardware performances of PFB, which benefits from the small block length and shows particularly good performances in threshold implementation.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8393/7777"
                    },
                    "abstract_zh": "当设计轻量级(可调整的)分组密码(TBC)时，使用小的块长度是一种常见的策略，并且已经提出了几种64位原语。然而，当这样的64位原语用于具有生日绑定安全性的认证加密时，它只有32位数据复杂度，这容易受到实际攻击。为了在不损害安全性的情况下使用较短的块长度，我们提出了PFB，一种轻量级的基于TBC的认证加密和关联数据模式，它实现了超越生日限制的安全性。为此，我们扩展了iCOFB，它最初是用一个可调的随机函数定义的。与iCOFB不同，所提出的方法可以用使用固定转折长度的TBC来实例化，并且可以处理可变长度的数据。此外，它的安全界限得到了提高，并且与数据长度无关；这提高了密钥的寿命，特别是在小尺寸的轻质块中。由于在我们的证明中提出的一般化，所提出的方法还覆盖了更广泛的反馈函数类。我们评估了PFB的具体硬件性能，它受益于小的块长度，并且在阈值实现中表现出特别好的性能。",
                    "title_zh": "可调分组密码的轻量级认证加密操作模式"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i1.95-122",
                    "title": "SITM: See-In-The-Middle Side-Channel Assisted Middle Round Differential Cryptanalysis on SPN Block Ciphers",
                    "authors": "Shivam Bhasin, Jakub Breier, Xiaolu Hou, Dirmanto Jap, Romain Poussier, Siang Meng Sim",
                    "abstract": "Side-channel analysis constitutes a powerful attack vector against cryptographic implementations. Techniques such as power and electromagnetic side-channel analysis have been extensively studied to provide an efficient way to recover the secret key used in cryptographic algorithms. To protect against such attacks, countermeasure designers have developed protection methods, such as masking and hiding, to make the attacks harder. However, due to significant overheads, these protections are sometimes deployed only at the beginning and the end of encryption, which are the main targets for side-channel attacks.In this paper, we present a methodology for side-channel assisted differential cryptanalysis attack to target middle rounds of block cipher implementations. Such method presents a powerful attack vector against designs that normally only protect the beginning and end rounds of ciphers. We generalize the attack to SPN based ciphers and calculate the effort the attacker needs to recover the secret key. We provide experimental results on 8-bit and 32-bit microcontrollers. We provide case studies on state-of-the-art symmetric block ciphers, such as AES, SKINNY, and PRESENT. Furthermore, we show how to attack shuffling-protected implementations.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8394/7778"
                    },
                    "abstract_zh": "旁路分析构成了针对加密实现的强大攻击媒介。诸如功率和电磁旁道分析之类的技术已经得到了广泛的研究，以提供一种有效的方法来恢复加密算法中使用的密钥。为了防范此类攻击，对策设计者开发了一些保护方法，如掩蔽和隐藏，以加大攻击难度。然而，由于巨大的开销，这些保护有时只在加密的开始和结束时部署，这是旁路攻击的主要目标。在本文中，我们提出了一种针对分组密码实现的中间轮的边信道辅助差分密码分析攻击的方法。这种方法针对通常只保护密码的开始和结束轮的设计提供了强大的攻击手段。我们将攻击推广到基于SPN的密码，并计算攻击者恢复密钥所需的努力。我们提供了8位和32位微控制器的实验结果。我们提供最新对称分组密码的案例研究，如AES、SKINNY和PRESENT。此外，我们展示了如何攻击洗牌保护的实现。",
                    "title_zh": "SITM:SPN分组密码的中间可见侧信道辅助中轮差分密码分析"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i1.123-151",
                    "title": "Power Analysis on NTRU Prime",
                    "authors": "Wei-Lun Huang, Jiun-Peng Chen, Bo-Yin Yang",
                    "abstract": "This paper applies a variety of power analysis techniques to several implementations of NTRU Prime, a Round 2 submission to the NIST PQC Standardization Project. The techniques include vertical correlation power analysis, horizontal indepth correlation power analysis, online template attacks, and chosen-input simple power analysis. The implementations include the reference one, the one optimized using smladx, and three protected ones. Adversaries in this study can fully recover private keys with one single trace of short observation span, with few template traces from a fully controlled device similar to the target and no a priori power model, or sometimes even with the naked eye. The techniques target the constant-time generic polynomial multiplications in the product scanning method. Though in this work they focus on the decapsulation, they also work on the key generation and encapsulation of NTRU Prime. Moreover, they apply to the ideal-lattice-based cryptosystems where each private-key coefficient comes from a small set of possibilities.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8395/7779"
                    },
                    "abstract_zh": "本文将各种功耗分析技术应用于NIST PQC标准化项目第二轮提交的NTRU素数的几个实现。这些技术包括垂直相关功耗分析、水平深度相关功耗分析、在线模板攻击和选择输入简单功耗分析。实现包括参考实现、使用smladx优化的实现和三个受保护的实现。本研究中的对手可以用短观察跨度的单个轨迹完全恢复私钥，从与目标相似的完全受控的设备很少模板轨迹，并且没有先验功率模型，或者有时甚至用肉眼。这些技术针对乘积扫描方法中的常数时间通用多项式乘法。虽然在这项工作中，他们的重点是解封装，但他们也致力于NTRU素数的密钥生成和封装。此外，它们适用于基于理想格的密码系统，其中每个私钥系数来自一小组可能性。",
                    "title_zh": "NTRU素数的幂分析"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i1.152-174",
                    "title": "Share-slicing: Friend or Foe?",
                    "authors": "Si Gao, Ben Marshall, Dan Page, Elisabeth Oswald",
                    "abstract": "Masking is a well loved and widely deployed countermeasure against side channel attacks, in particular in software. Under certain assumptions (w.r.t. independence and noise level), masking provably prevents attacks up to a certain security order and leads to a predictable increase in the number of required leakages for successful attacks beyond this order. The noise level in typical processors where software masking is used may not be very high, thus low masking orders are not sufficient for real world security. Higher order masking however comes at a great cost, and therefore a number techniques have been published over the years that make such implementations more efficient via parallelisation in the form of bit or share slicing. We take two highly regarded schemes (ISW and Barthe et al.), and some corresponding open source implementations that make use of share slicing, and discuss their true security on an ARM Cortex-M0 and an ARM Cortex-M3 processor (both from the LPC series). We show that micro-architectural features of the M0 and M3 undermine the independence assumptions made in masking proofs and thus their theoretical guarantees do not translate into practice (even worse it seems unpredictable at which order leaks can be expected). Our results demonstrate how difficult it is to link theoretical security proofs to practical real-world security guarantees.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8396/7780"
                    },
                    "abstract_zh": "屏蔽是一种很受欢迎且广泛部署的对抗侧信道攻击的措施，尤其是在软件中。在某些假设(w.r.t .独立性和噪声水平)下，屏蔽可证明地防止了达到某个安全顺序的攻击，并导致了超出该顺序的成功攻击所需的泄漏数量的可预测的增加。在使用软件屏蔽的典型处理器中，噪声水平可能不是很高，因此低屏蔽阶数不足以保证真实世界的安全性。然而，更高阶的屏蔽成本很高，因此这些年来已经发表了许多技术，通过位或共享切片形式的并行化使这种实现更有效。我们采用了两种备受推崇的方案(ISW和巴尔特等人)，以及一些利用共享切片的相应开源实现，并讨论了它们在ARM Cortex-M0和ARM Cortex-M3处理器(均来自LPC系列)上的真正安全性。我们表明，M0和M3的微观结构特征破坏了掩蔽证明中所做的独立性假设，因此它们的理论保证不能转化为实践(更糟糕的是，它似乎不可预测可以预期的阶泄漏)。我们的结果表明，将理论上的安全证明与现实世界的安全保证联系起来是多么困难。",
                    "title_zh": "分享:朋友还是敌人？"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i1.175-202",
                    "title": "CAS-Lock: A Security-Corruptibility Trade-off Resilient Logic Locking Scheme",
                    "authors": "Bicky Shakya, Xiaolin Xu, Mark M. Tehranipoor, Domenic Forte",
                    "abstract": "Logic locking has recently been proposed as a solution for protecting gatelevel semiconductor intellectual property (IP). However, numerous attacks have been mounted on this technique, which either compromise the locking key or restore the original circuit functionality. SAT attacks leverage golden IC information to rule out all incorrect key classes, while bypass and removal attacks exploit the limited output corruptibility and/or structural traces of SAT-resistant locking schemes. In this paper, we propose a new lightweight locking technique: CAS-Lock (cascaded locking) which nullifies both SAT and bypass attacks, while simultaneously maintaining nontrivial output corruptibility. This property of CAS-Lock is in stark contrast to the well-accepted notion that there is an inherent trade-off between output corruptibility and SAT resistance. We theoretically and experimentally validate the SAT resistance of CAS-Lock, and show that it reduces the attack to brute-force, regardless of its construction. Further, we evaluate its resistance to recently proposed approximate SAT attacks (i.e., AppSAT). We also propose a modified version of CAS-Lock (mirrored CAS-Lock or M-CAS) to protect against removal attacks. M-CAS allows a trade-off evaluation between removal attack and SAT attack resiliency, while incurring minimal area overhead. We also show how M-CAS parameters such as the implemented Boolean function and selected key can be tuned by the designer so that a desired level of protection against all known attacks can be achieved.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8397/7781"
                    },
                    "abstract_zh": "最近提出了逻辑锁定作为保护门级半导体知识产权(IP)的解决方案。然而，对这种技术已经进行了许多攻击，这些攻击或者危及锁定键，或者恢复原始电路功能。SAT攻击利用黄金IC信息来排除所有不正确的密钥类，而旁路和移除攻击利用了抗SAT锁定方案的有限输出易损坏性和/或结构痕迹。在本文中，我们提出了一种新的轻量级锁定技术:CAS-Lock(级联锁定),它可以消除SAT和bypass攻击，同时保持非平凡的输出易损坏性。CAS-Lock的这一特性与广为接受的概念形成鲜明对比，即在输出易腐败性和SAT电阻之间存在固有的权衡。我们从理论上和实验上验证了CAS-Lock的抗SAT性，并表明它减少了对暴力破解的攻击，而与它的结构无关。此外，我们评估了它对最近提出的近似SAT攻击(即AppSAT)的抵抗性。我们还提出了一个CAS-Lock的修改版本(镜像CAS-Lock或M-CAS)来防止删除攻击。M-CAS允许在移除攻击和SAT攻击弹性之间进行权衡评估，同时产生最小的面积开销。我们还展示了M-CAS参数(如实现的布尔函数和选择的密钥)是如何被设计者调整的，从而可以实现针对所有已知攻击的期望保护级别。",
                    "title_zh": "CAS-Lock:一种安全性-易损坏性折衷的弹性逻辑锁方案"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i1.203-230",
                    "title": "Improved Heuristics for Short Linear Programs",
                    "authors": "Quan Quan Tan, Thomas Peyrin",
                    "abstract": "In this article, we propose new heuristics for minimising the amount of XOR gates required to compute a system of linear equations in GF(2). We first revisit the well known Boyar-Peralta strategy and argue that a proper randomisation process during the selection phases can lead to great improvements. We then propose new selection criteria and explain their rationale. Our new methods outperform state-of-the-art algorithms such as Paar or Boyar-Peralta (or open synthesis tools such as Yosys) when tested on random matrices with various densities. They can be applied to matrices of reasonable sizes (up to about 32 × 32). Notably, we provide a new implementation record for the matrix underlying the MixColumns function of the AES block cipher, requiring only 94 XORs.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8398/7782"
                    },
                    "abstract_zh": "在这篇文章中，我们提出了新的启发式算法来最小化计算GF(2)中的线性方程组所需的XOR门的数量。我们首先回顾了著名的Boyar-Peralta策略，并认为在选择阶段适当的随机过程可以带来巨大的改进。然后，我们提出新的选择标准，并解释其基本原理。在不同密度的随机矩阵上进行测试时，我们的新方法优于最先进的算法，如Paar或Boyar-Peralta(或开放综合工具，如Yosys)。它们可以应用于合理大小的矩阵(最大为大约32 × 32)。值得注意的是，我们为AES分组密码的MixColumns函数下的矩阵提供了新的实现记录，只需要94个xor。",
                    "title_zh": "短线性规划的改进启发式算法"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i1.231-255",
                    "title": "Cache vs. Key-Dependency: Side Channeling an Implementation of Pilsung",
                    "authors": "Daniel Genkin, Romain Poussier, Rui Qi Sim, Yuval Yarom, Yuanjing Zhao",
                    "abstract": "Over the past two decades, cache attacks have been identified as a threat to the security of cipher implementations. These attacks recover secret information by combining observations of the victim cache accesses with the knowledge of the internal structure of the cipher. So far, cache attacks have been applied to ciphers that have fixed state transformations, leaving open the question of whether using secret, key-dependent transformations enhances the security against such attacks. In this paper we investigate this question. We look at an implementation of the North Korean cipher Pilsung, as reverse-engineered by Kryptos Logic. Like AES, Pilsung is a permutation-substitution cipher, but unlike AES, both the substitution and the permutation steps in Pilsung depend on the key, and are not known to the attacker. We analyze Pilsung and design a cache-based attack. We improve the state of the art by developing techniques for reversing secret-dependent transformations. Our attack, which requires an average of eight minutes on a typical laptop computer, demonstrates that secret transformations do not necessarily protect ciphers against side channel attacks.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8399/7783"
                    },
                    "abstract_zh": "在过去的二十年中，高速缓存攻击已经被认为是对密码实现安全性的威胁。这些攻击通过将对受害者缓存访问的观察与对密码内部结构的了解相结合来恢复秘密信息。到目前为止，缓存攻击已经应用于具有固定状态转换的密码，留下了一个问题，即使用秘密的、依赖于密钥的转换是否增强了对这种攻击的安全性。本文对这一问题进行了研究。我们来看看朝鲜密码Pilsung的一个实现，它是由Kryptos Logic逆向设计的。与AES一样，Pilsung是一种置换-替换密码，但与AES不同，Pilsung中的替换和置换步骤都取决于密钥，并且不为攻击者所知。我们分析了Pilsung并设计了一个基于缓存的攻击。我们通过开发逆转秘密相关变换的技术来提高技术水平。我们的攻击，在典型的膝上型电脑上平均需要八分钟，证明了秘密转换不一定保护密码免受旁路攻击。",
                    "title_zh": "缓存与键依赖:侧通道Pilsung的实现"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i1.256-320",
                    "title": "TEDT, a Leakage-Resist AEAD Mode for High Physical Security Applications",
                    "authors": "Francesco Berti, Chun Guo, Olivier Pereira, Thomas Peters, François-Xavier Standaert",
                    "abstract": "We propose TEDT, a new Authenticated Encryption with Associated Data (AEAD) mode leveraging Tweakable Block Ciphers (TBCs). TEDT provides the following features: (i) It offers full leakage-resistance, that is, it limits the exploitability of physical leakages via side-channel attacks, even if these leakages happen during every message encryption and decryption operation. Moreover, the leakage integrity bound is asymptotically optimal in the multi-user setting. (ii) It offers nonce misuse-resilience, that is, the repetition of nonces does not impact the security of ciphertexts produced with fresh nonces. (iii) It can be implemented with a remarkably low energy cost when strong resistance to side-channel attacks is needed, supports online encryption and handles static and incremental associated data efficiently. Concretely, TEDT encourages so-called leveled implementations, in which two TBCs are implemented: the first one needs strong and energy demanding protections against side-channel attacks but is used in a limited way, while the other only requires weak and energy-efficient protections and performs the bulk of the computation. As a result, TEDT leads to more energy-efficient implementations compared to traditional AEAD schemes, whose side-channel security requires to uniformly protect every (T)BC execution.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8400/7784"
                    },
                    "abstract_zh": "我们提出了TEDT，一种新的利用可调分组密码(TBCs)的认证关联数据加密(AEAD)模式。TEDT提供了以下特征:(I)它提供了完全的抗泄漏性，即，它限制了经由旁道攻击的物理泄漏的可利用性，即使这些泄漏发生在每个消息加密和解密操作期间。此外，在多用户环境下，泄漏完整性界限是渐近最优的。(ii)它提供了随机数误用弹性，即随机数的重复不会影响用新随机数产生的密文的安全性。(iii)当需要强抗旁路攻击时，它可以以非常低的能量成本实现，支持在线加密并有效地处理静态和增量关联数据。具体来说，TEDT鼓励所谓的分级实现，其中实现两个TBC:第一个TBC需要针对边信道攻击的强且能量要求高的保护，但是以有限的方式使用，而另一个TBC仅需要弱且能量有效的保护，并且执行大部分计算。因此，与传统的AEAD方案相比，TEDT带来了更节能的实现，传统的AEAD方案的边通道安全性要求统一保护每个(T)BC执行。",
                    "title_zh": "TEDT，用于高物理安全性应用的防泄漏AEAD模式"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i1.321-347",
                    "title": "Bluethunder: A 2-level Directional Predictor Based Side-Channel Attack against SGX",
                    "authors": "Tianlin Huo, Xiaoni Meng, Wenhao Wang, Chunliang Hao, Pei Zhao, Jian Zhai, Mingshu Li",
                    "abstract": "Software Guard Extension (SGX) is a hardware-based trusted execution environment (TEE) implemented in recent Intel commodity processors. By isolating the memory of security-critical applications from untrusted software, this mechanism provides users with a strongly shielded environment called enclave for executing programs safely. However, recent studies have demonstrated that SGX enclaves are vulnerable to side-channel attacks. In order to deal with these attacks, several protection techniques have been studied and utilized.In this paper, we explore a new pattern history table (PHT) based side-channel attack against SGX named Bluethunder, which can bypass existing protection techniques and reveal the secret information inside an enclave. Comparing to existing PHT-based attacks (such as Branchscope [ERAG+18]), Bluethunder abuses the 2-level directional predictor in the branch prediction unit, on top of which we develop an exploitation methodology to disclose the input-dependent control flow in an enclave. Since the cost of training the 2-level predictor is pretty low, Bluethunder can achieve a high bandwidth during the attack. We evaluate our attacks on two case studies: extracting the format string information in the vfprintf function in the Intel SGX SDK and attacking the implementation of RSA decryption algorithm in mbed TLS. Both attacks show that Bluethunder can recover fine-grained information inside an enclave with low training overhead, which outperforms the latest PHT-based side channel attack (Branchscope) by 52×. Specifically, in the second attack, Bluethunder can recover the RSA private key with 96.76% accuracy in a single run.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8401/7785"
                    },
                    "abstract_zh": "软件保护扩展(SGX)是一种基于硬件的可信执行环境(TEE ),在最新的英特尔商用处理器中实施。通过将安全关键应用程序的内存与不受信任的软件隔离开来，这种机制为用户提供了一个称为enclave的强屏蔽环境，用于安全地执行程序。然而，最近的研究表明，SGX飞地容易受到旁门左道的攻击。为了对付这些攻击，已经研究并利用了几种保护技术。在这篇文章中，我们探索了一种新的基于模式历史表(PHT)的针对SGX的边信道攻击Bluethunder，它可以绕过现有的保护技术，暴露飞地内部的秘密信息。与现有的基于PHT的攻击(如Branchscope [ERAG+18])相比，Bluethunder滥用了分支预测单元中的2级方向预测器，在此基础上，我们开发了一种利用方法来揭示enclave中依赖于输入的控制流。由于训练2级预测器的成本非常低，Bluethunder可以在攻击期间获得高带宽。我们在两个案例研究中评估了我们的攻击:提取英特尔SGX SDK中vfprintf函数的格式字符串信息和攻击mbed TLS中RSA解密算法的实现。这两种攻击都表明，Bluethunder可以以较低的训练开销恢复飞地内部的细粒度信息，其性能优于最新的基于PHT的侧信道攻击(branch scope)52倍。具体来说，在第二次攻击中，Bluethunder可以在单次运行中以96.76%的准确率恢复RSA私钥。",
                    "title_zh": "Bluethunder:一种针对SGX的基于两级方向预测器的旁道攻击"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i1.348-375",
                    "title": "A Comprehensive Study of Deep Learning for Side-Channel Analysis",
                    "authors": "Loïc Masure, Cécile Dumas, Emmanuel Prouff",
                    "abstract": "Recently, several studies have been published on the application of deep learning to enhance Side-Channel Attacks (SCA). These seminal works have practically validated the soundness of the approach, especially against implementations protected by masking or by jittering. Concurrently, important open issues have emerged. Among them, the relevance of machine (and thereby deep) learning based SCA has been questioned in several papers based on the lack of relation between the accuracy, a typical performance metric used in machine learning, and common SCA metrics like the Guessing entropy or the key-discrimination success rate. Also, the impact of the classical side-channel counter-measures on the efficiency of deep learning has been questioned, in particular by the semi-conductor industry. Both questions enlighten the importance of studying the theoretical soundness of deep learning in the context of side-channel and of developing means to quantify its efficiency, especially with respect to the optimality bounds published so far in the literature for side-channel leakage exploitation. The first main contribution of this paper directly concerns the latter point. It is indeed proved that minimizing the Negative Log Likelihood (NLL for short) loss function during the training of deep neural networks is actually asymptotically equivalent to maximizing the Perceived Information introduced by Renauld et al. at EUROCRYPT 2011 as a lower bound of the Mutual Information between the leakage and the target secret. Hence, such a training can be considered as an efficient and effective estimation of the PI, and thereby of the MI (known to be complex to accurately estimate in the context of secure implementations). As a second direct consequence of our main contribution, it is argued that, in a side-channel exploitation context, choosing the NLL loss function to drive the training is sound from an information theory point of view. As a third contribution, classical counter-measures like Boolean masking or execution flow shuffling, initially dedicated to classical SCA, are proved to stay sound against deep Learning based attacks.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8402/7786"
                    },
                    "abstract_zh": "最近，发表了几项关于应用深度学习来增强旁路攻击(SCA)的研究。这些开创性的工作实际上验证了该方法的合理性，特别是针对受屏蔽或抖动保护的实现。与此同时，出现了一些重要的未决问题。其中，基于机器(从而深度)学习的SCA的相关性在几篇论文中受到质疑，原因是准确性(机器学习中使用的典型性能度量)和常见的SCA度量(如猜测熵或键识别成功率)之间缺乏联系。此外，经典的旁道对策对深度学习效率的影响一直受到质疑，特别是半导体行业。这两个问题都启发了在旁路环境中研究深度学习的理论合理性以及开发量化其效率的方法的重要性，特别是关于迄今为止在旁路泄漏利用文献中发表的最优界限。本文的第一个主要贡献与后一点直接相关。事实证明，在深度神经网络的训练过程中最小化负对数似然(NLL)损失函数实际上渐近等价于最大化Renauld等人在EUROCRYPT 2011上引入的感知信息，作为泄漏和目标秘密之间的互信息的下界。因此，这种训练可以被认为是PI的高效且有效的估计，从而是MI的高效且有效的估计(已知在安全实现的背景下精确估计是复杂的)。作为我们的主要贡献的第二个直接结果，从信息论的观点来看，认为在侧信道开发环境中，选择NLL损失函数来驱动训练是合理的。第三个贡献是，最初专用于经典SCA的经典对策，如布尔屏蔽或执行流洗牌，被证明可以抵御基于深度学习的攻击。",
                    "title_zh": "侧通道分析的深度学习综合研究"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i2.1-25",
                    "title": "Side-Channel Countermeasures' Dissection and the Limits of Closed Source Security Evaluations",
                    "authors": "Olivier Bronchain, François-Xavier Standaert",
                    "abstract": "We take advantage of a recently published open source implementation of the AES protected with a mix of countermeasures against side-channel attacks to discuss both the challenges in protecting COTS devices against such attacks and the limitations of closed source security evaluations. The target implementation has been proposed by the French ANSSI (Agence Nationale de la Sécurité des Systèmes d’Information) to stimulate research on the design and evaluation of side-channel secure implementations. It combines additive and multiplicative secret sharings into an affine masking scheme that is additionally mixed with a shuffled execution. Its preliminary leakage assessment did not detect data dependencies with up to 100,000 measurements. We first exhibit the gap between such a preliminary leakage assessment and advanced attacks by exhibiting how a countermeasures’ dissection exploiting a mix of dimensionality reduction, multivariate information extraction and key enumeration can recover the full key with less than 2,000 measurements. We then discuss the relevance of open source evaluations to analyze such implementations efficiently, by exhibiting that certain steps of the attack are hard to automate without implementation knowledge (even with machine learning tools), while performing them manually is trivial. Our findings are not due to design flaws but from the general difficulty to prevent side-channel attacks in COTS devices with limited noise. We anticipate that high security on such devices requires significantly more shares.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "我们利用最近发布的AES保护开源实现，结合针对侧信道攻击的各种对策，讨论保护COTS器件免受此类攻击的挑战以及闭源安全评估的局限性。目标实现是由法国ANSSI(国家信息系统安全局)提出的，旨在促进对侧信道安全实现的设计和评估的研究。它将加法和乘法秘密共享结合到一个仿射掩蔽方案中，该方案还混合了混洗执行。其初步泄漏评估没有检测到多达100，000次测量的数据相关性。我们首先展示了这种初步泄漏评估和高级攻击之间的差距，展示了如何利用降维、多元信息提取和密钥枚举的组合来分析对策，从而可以用不到2000次测量来恢复完整的密钥。然后，我们讨论了开源评估与有效分析这种实现的相关性，通过展示在没有实现知识的情况下(即使使用机器学习工具)，攻击的某些步骤很难自动化，而手动执行它们是微不足道的。我们的发现不是由于设计缺陷，而是由于在噪声有限的COTS器件中防止侧信道攻击的普遍困难。我们预计，此类设备的高安全性需要更多份额。",
                    "title_zh": "旁路对策剖析及闭源安全评估的局限性"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i2.26-48",
                    "title": "A Fast and Accurate Guessing Entropy Estimation Algorithm for Full-key Recovery",
                    "authors": "Ziyue Zhang, A. Adam Ding, Yunsi Fei",
                    "abstract": "Guessing entropy (GE) is a widely adopted metric that measures the average computational cost needed for a successful side-channel analysis (SCA). However, with current estimation methods where the evaluator has to average the correct key rank over many independent side-channel leakage measurement sets, full-key GE estimation is impractical due to its prohibitive computing requirement. A recent estimation method based on posterior probabilities, although scalable, is not accurate.We propose a new guessing entropy estimation algorithm (GEEA) based on theoretical distributions of the ranking score vectors. By discovering the relationship of GE with pairwise success rates and utilizing it, GEEA uses a sum of many univariate Gaussian probabilities instead of multi-variate Gaussian probabilities, significantly improving the computation efficiency.We show that GEEA is more accurate and efficient than all current GE estimations. To the best of our knowledge, it is the only practical full-key GE evaluation on given experimental data sets which the evaluator has access to. Moreover, it can accurately predict the GE for larger sizes than the experimental data sets, providing comprehensive security evaluation.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8543/8108"
                    },
                    "abstract_zh": "猜测熵(GE)是一种广泛采用的度量标准，用于衡量成功的侧信道分析(SCA)所需的平均计算成本。然而，在当前的估计方法中，评估者必须在许多独立的侧信道泄漏测量集合上平均正确的密钥等级，全密钥ge估计由于其令人望而却步的计算要求而不切实际。最近的一种基于后验概率的估计方法，虽然是可扩展的，但并不准确。我们提出了一种新的基于排序得分向量理论分布的猜测熵估计算法。通过发现GE与成对成功率之间的关系并加以利用，GEEA使用许多单变量高斯概率的总和而不是多变量高斯概率，从而显著提高了计算效率。我们证明了GEEA比目前所有的GE估计更准确和有效。据我们所知，这是评估者可以访问的给定实验数据集上唯一实用的全键通用电气评估。此外，它可以准确地预测比实验数据集更大的GE，提供全面的安全性评估。",
                    "title_zh": "一种快速准确的全密钥恢复猜测熵估计算法"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i2.49-72",
                    "title": "Highly Efficient Architecture of NewHope-NIST on FPGA using Low-Complexity NTT/INTT",
                    "authors": "Neng Zhang, Bohan Yang, Chen Chen, Shouyi Yin, Shaojun Wei, Leibo Liu",
                    "abstract": "NewHope-NIST is a promising ring learning with errors (RLWE)-based postquantum cryptography (PQC) for key encapsulation mechanisms. The performance on the field-programmable gate array (FPGA) affects the applicability of NewHope-NIST. In RLWE-based PQC algorithms, the number theoretic transform (NTT) is one of the most time-consuming operations. In this paper, low-complexity NTT and inverse NTT (INTT) are used to implement highly efficient NewHope-NIST on FPGA. First, both the pre-processing of NTT and the post-processing of INTT are merged into the fast Fourier transform (FFT) algorithm, which reduces N and 2N modular multiplications for N-point NTT and INTT, respectively. Second, a compact butterfly unit and an efficient modular reduction on the modulus 12289 are proposed for the low-complexity NTT/INTT architecture, which achieves an improvement of approximately 3× in the area time product (ATP) compared with the results of the state-of-the-art designs. Finally, a highly efficient architecture with doubled bandwidth and timing hiding for NewHope-NIST is presented. The implementation results on an FPGA show that our design is at least 2.5× faster and has 4.9× smaller ATP compared with the results of the state-of-the-art designs of NewHope-NIST on similar platforms.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "纽霍普-NIST是一种很有前途的基于带误差环学习(RLWE)的后量子密码(PQC)密钥封装机制。现场可编程门阵列(FPGA)的性能影响着纽霍普-NIST的适用性。在基于RLWE的PQC算法中，数论变换(NTT)是最耗时的操作之一。本文采用低复杂度的NTT和逆NTT (INTT)在FPGA上实现了高效的纽霍普-NIST。首先，NTT的预处理和INTT的后处理被合并到快速傅立叶变换(FFT)算法中，这分别减少了N点NTT和INTT的N和2N次模乘。其次，针对低复杂度的NTT/INTT架构，提出了一种紧凑的蝶形单元和对模数12289的有效模数缩减，与最先进的设计结果相比，其面积时间积(ATP)实现了大约3倍的改善。最后，提出了一种新希望-NIST的高效结构，该结构具有双倍的带宽和时间隐藏。在FPGA上的实现结果表明，与新希望-NIST公司在类似平台上的最新设计结果相比，我们的设计至少快2.5倍，ATP小4.9倍。",
                    "title_zh": "基于低复杂度NTT/INTT的FPGA高效纽霍普-NIST结构"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i2.73-98",
                    "title": "FENL: an ISE to mitigate analogue micro-architectural leakage",
                    "authors": "Si Gao, Ben Marshall, Dan Page, Thinh Hung Pham",
                    "abstract": "Ge et al. [GYH18] propose the augmented ISA (or aISA), a central tenet of which is the selective exposure of micro-architectural resources via a less opaque abstraction than normal. The aISA proposal is motivated by the need for control over such resources, for example to implement robust countermeasures against microarchitectural attacks. In this paper, we apply an aISA-style approach to challenges stemming from analogue micro-architectural leakage; examples include power-based Hamming weight and distance leakage from relatively fine-grained resources (e.g., pipeline registers), which are not exposed in, and so cannot be reliably controlled via, a normal ISA. Specifically, we design, implement, and evaluate an ISE named FENL: the ISE acts as a fence for leakage, preventing interaction between, and hence leakage from, instructions before and after it in program order. We demonstrate that the implementation and use of FENL has relatively low overhead, and represents an effective tool for systematically localising and reducing leakage.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8545/8110"
                    },
                    "abstract_zh": "Ge等人[GYH18]提出了扩展的ISA(或aISA)，其中心原则是通过比普通抽象更透明的抽象来选择性地暴露微架构资源。aISA提案的动机是对这种资源进行控制的需要，例如实现针对微体系结构攻击的强大对策。在本文中，我们采用了aISA风格的方法来应对模拟微建筑渗漏带来的挑战；示例包括来自相对细粒度资源(例如，流水线寄存器)的基于功率的汉明权重和距离泄漏，这些在正常ISA中不暴露，因此不能通过正常ISA可靠地控制。具体来说，我们设计、实现并评估了一个名为FENL的ISE:ISE就像一个防止泄漏的栅栏，防止程序顺序中前后指令之间的交互，从而防止泄漏。我们证明了FENL的实现和使用具有相对较低的开销，并且代表了用于系统地定位和减少泄漏的有效工具。",
                    "title_zh": "FENL:减轻模拟微建筑泄漏的ISE"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i2.99-127",
                    "title": "Dismantling DST80-based Immobiliser Systems",
                    "authors": "Lennert Wouters, Jan Van den Herrewegen, Flavio D. Garcia, David F. Oswald, Benedikt Gierlichs, Bart Preneel",
                    "abstract": "Car manufacturers deploy vehicle immobiliser systems in order to prevent car theft. However, in many cases the underlying cryptographic primitives used to authenticate a transponder are proprietary in nature and thus not open to public scrutiny. In this paper we publish the proprietary Texas Instruments DST80 cipher used in immobilisers of several manufacturers. Additionally, we expose serious flaws in immobiliser systems of major car manufacturers such as Toyota, Kia, Hyundai and Tesla. Specifically, by voltage glitching the firmware protection mechanisms of the microcontroller, we extracted the firmware from several immobiliser ECUs and reverse engineered the key diversification schemes employed within. We discovered that Kia and Hyundai immobiliser keys have only three bytes of entropy and that Toyota only relies on publicly readable information such as the transponder serial number and three constants to generate cryptographic keys. Furthermore, we present several practical attacks which can lead to recovering the full 80-bit cryptographic key in a matter of seconds or permanently disabling the transponder. Finally, even without key management or configuration issues, we demonstrate how an attacker can recover the cryptographic key using a profiled side-channel attack. We target the key loading procedure and investigate the practical applicability in the context of portability. Our work once again highlights the issues automotive vendors face in implementing cryptography securely.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8546/8111"
                    },
                    "abstract_zh": "汽车制造商部署车辆防盗系统，以防止汽车被盗。然而，在许多情况下，用于认证应答器的底层密码原语本质上是专有的，因此不对公众审查开放。在本文中，我们公布了几家制造商的防盗系统中使用的专有德州仪器DST80密码。此外，我们揭露了丰田、起亚、现代和特斯拉等主要汽车制造商的防盗系统的严重缺陷。具体来说，通过对微控制器的固件保护机制施加电压干扰，我们从几个防盗系统ECU中提取了固件，并对其中采用的密钥多样化方案进行了逆向工程。我们发现起亚和现代的防盗系统密钥只有三个字节的熵，而丰田只依赖于公共可读信息，如转发器序列号和三个常数来生成密钥。此外，我们提出了几个实际的攻击，这些攻击可以导致在几秒钟内恢复完整的80位密钥或永久禁用应答器。最后，即使没有密钥管理或配置问题，我们也演示了攻击者如何使用侧写的侧信道攻击来恢复加密密钥。我们的目标是关键的加载过程，并调查在可移植性的背景下的实际适用性。我们的工作再一次强调了汽车厂商在安全实现加密时面临的问题。",
                    "title_zh": "拆卸基于DST80的防盗系统"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i2.128-171",
                    "title": "Efficient and Private Computations with Code-Based Masking",
                    "authors": "Weijia Wang, Pierrick Méaux, Gaëtan Cassiers, François-Xavier Standaert",
                    "abstract": "Code-based masking is a very general type of masking scheme that covers Boolean masking, inner product masking, direct sum masking, and so on. The merits of the generalization are twofold. Firstly, the higher algebraic complexity of the sharing function decreases the information leakage in “low noise conditions” and may increase the “statistical security order” of an implementation (with linear leakages). Secondly, the underlying error-correction codes can offer improved fault resistance for the encoded variables. Nevertheless, this higher algebraic complexity also implies additional challenges. On the one hand, a generic multiplication algorithm applicable to any linear code is still unknown. On the other hand, masking schemes with higher algebraic complexity usually come with implementation overheads, as for example witnessed by inner-product masking. In this paper, we contribute to these challenges in two directions. Firstly, we propose a generic algorithm that allows us (to the best of our knowledge for the first time) to compute on data shared with linear codes. Secondly, we introduce a new amortization technique that can significantly mitigate the implementation overheads of code-based masking, and illustrate this claim with a case study. Precisely, we show that, although performing every single code-based masked operation is relatively complex, processing multiple secrets in parallel leads to much better performances. This property enables code-based masked implementations of the AES to compete with the state-of-the-art in randomness complexity. Since our masked operations can be instantiated with various linear codes, we hope that these investigations open new avenues for the study of code-based masking schemes, by specializing the codes for improved performances, better side-channel security or improved fault tolerance.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8547/8112"
                    },
                    "abstract_zh": "基于代码的屏蔽是一种非常通用的屏蔽方案，包括布尔屏蔽、内积屏蔽、直和屏蔽等。这种概括的优点是双重的。首先，共享函数的较高代数复杂度减少了“低噪声条件”下的信息泄漏，并且可以增加实现的“统计安全顺序”(具有线性泄漏)。其次，基础纠错码可以为编码变量提供改进的容错能力。然而，这种更高的代数复杂度也意味着额外的挑战。一方面，适用于任何线性码的通用乘法算法仍然未知。另一方面，代数复杂度较高的掩蔽方案通常会带来实现开销，例如内积掩蔽。在本文中，我们从两个方向来应对这些挑战。首先，我们提出了一个通用算法，允许我们(第一次尽我们所知)计算与线性码共享的数据。其次，我们介绍了一种新的摊销技术，它可以显著减少基于代码的屏蔽的实现开销，并通过一个案例研究来说明这一点。准确地说，我们表明，尽管执行每个基于代码的屏蔽操作相对复杂，但并行处理多个秘密会导致更好的性能。这一特性使得AES的基于代码的屏蔽实现能够在随机性复杂性方面与最先进的技术相竞争。由于我们的掩码操作可以用各种线性码来实例化，我们希望这些研究为基于码的掩码方案的研究开辟新的途径，通过专门化码来提高性能、更好的边信道安全性或提高容错性。",
                    "title_zh": "基于代码屏蔽的高效私密计算"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i2.172-195",
                    "title": "Persistent Fault Attack in Practice",
                    "authors": "Fan Zhang, Yiran Zhang, Huilong Jiang, Xiang Zhu, Shivam Bhasin, Xinjie Zhao, Zhe Liu, Dawu Gu, Kui Ren",
                    "abstract": "Persistence fault analysis (PFA) is a novel fault analysis technique proposed in CHES 2018 and demonstrated with rowhammer-based fault injections. However, whether such analysis can be applied to traditional fault attack scenario, together with its difficulty in practice, has not been carefully investigated. For the first time, a persistent fault attack is conducted on an unprotected AES implemented on ATmega163L microcontroller in this paper. Several critical challenges are solved with our new improvements, including (1) how to decide whether the fault is injected in SBox; (2) how to use the maximum likelihood estimation to pursue the minimum number of ciphertexts; (3) how to utilize the unknown fault in SBox to extract the key. Our experiments show that: to break AES with physical laser injections despite all these challenges, the minimum and average number of required ciphertexts are 926 and 1641, respectively. It is about 38% and 28% reductions of the ciphertexts required in comparison to 1493 and 2273 in previous work where both fault value and location have to be known. Furthermore, our analysis is extended to the PRESENT cipher. By applying the persistent fault analysis to the penultimate round, the full PRESENT key of 80 bits can be recovered. Eventually, an experimental validation is performed to confirm the accuracy of our attack with more insights. This paper solves the challenges in most aspects of practice and also demonstrates the feasibility and universality of PFA on SPN block ciphers.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8548/8113"
                    },
                    "abstract_zh": "持久性故障分析(PFA)是CHES 2018中提出的一种新的故障分析技术，并通过基于rowhammer的故障注入进行了演示。然而，这种分析是否可以应用于传统的故障攻击场景，以及它在实践中的困难，还没有被仔细研究。本文首次对ATmega163L微控制器上实现的无保护AES进行了持续故障攻击。我们的新改进解决了几个关键挑战，包括(1)如何确定故障是否注入SBox(2)如何用最大似然估计来追求最少的密文数量；(3)如何利用SBox中的未知故障提取密钥。我们的实验表明:尽管有这些挑战，要用物理激光注入破解AES，所需密文的最小和平均数目分别是926和1641。与已知故障值和位置的先前工作中的1493和2273相比，所需的密文减少了大约38%和28%。此外，我们的分析扩展到目前的密码。通过将持续故障分析应用于倒数第二轮，可以恢复80位的完整当前密钥。最后，通过实验验证了我们的攻击的准确性。本文解决了实践中的大部分难题，并论证了在SPN分组密码上进行PFA的可行性和普适性。",
                    "title_zh": "实践中的持续故障攻击"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i2.196-221",
                    "title": "When one vulnerable primitive turns viral: Novel single-trace attacks on ECDSA and RSA",
                    "authors": "Alejandro Cabrera Aldaya, Billy Bob Brumley",
                    "abstract": "Microarchitecture based side-channel attacks are common threats nowadays. Intel SGX technology provides a strong isolation from an adversarial OS, however, does not guarantee protection against side-channel attacks. In this paper, we analyze the security of the mbedTLS binary GCD algorithm, an implementation that offers interesting challenges when compared for example with OpenSSL, due to the usage of very tight loops in the former. Using practical experiments we demonstrate the mbedTLS binary GCD implementation is vulnerable to side-channel analysis using the SGX-Step framework against mbedTLS based SGX enclaves.We analyze the security of some use cases of this algorithm in this library, resulting in the discovery of a new vulnerability in the ECDSA code path that allows a single-trace attack against this implementation. This vulnerability is three-fold interesting: \n \nIt resides in the implementation of a countermeasure which makes it more dangerous due to the false state of security the countermeasure currently offers. \nIt reduces mbedTLS ECDSA security to an integer factorization problem. \nAn unexpected GCD call inside the ECDSA code path compromises the countermeasure. \n \nWe also cover an orthogonal use case, this time inside the mbedTLS RSA code path during the computation of a CRT parameter when loading a private key. The attack also exploits the binary GCD implementation threat, showing how a single vulnerable primitive leads to multiple vulnerabilities. We demonstrate both security threats with end-to-end attacks using 1000 trials each, showing in both cases single-trace attacks can be achieved with success rates very close to 100%.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8549/8114"
                    },
                    "abstract_zh": "基于微体系结构的旁道攻击是当今常见的威胁。英特尔SGX技术提供了与敌对操作系统的强大隔离，但不能保证抵御侧信道攻击。在本文中，我们分析了mbedTLS二进制GCD算法的安全性，与OpenSSL等相比，这种实现带来了有趣的挑战，因为前者使用了非常紧密的循环。通过实际实验，我们证明了mbedTLS二进制GCD实现容易受到针对基于mbedTLS的SGX飞地使用SGX-步长框架的旁道分析的攻击。我们分析了该库中该算法的一些用例的安全性，结果在ECDSA代码路径中发现了一个新的漏洞，该漏洞允许对此实现进行单跟踪攻击。这个漏洞有三个有趣之处:\n\n它存在于对策的实现中，由于对策当前提供的错误的安全状态，该对策使其更加危险。\n它将mbedTLS ECDSA安全性归结为一个整数因式分解问题。\nECDSA代码路径中的意外GCD调用会危及对策。\n\n我们还介绍了一个正交用例，这次是在加载私钥时计算CRT参数期间的mbedTLS RSA代码路径内。该攻击还利用了二进制GCD实现威胁，展示了单个易受攻击的原语如何导致多个漏洞。我们分别使用1000次试验，通过端到端攻击展示了这两种安全威胁，表明在这两种情况下，单一跟踪攻击都可以实现，成功率非常接近100%。",
                    "title_zh": "当一个易受攻击的原语变成病毒时:对ECDSA和RSA的新的单迹攻击"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i2.222-244",
                    "title": "Time-memory trade-off in Toom-Cook multiplication: an application to module-lattice based cryptography",
                    "authors": "Jose Maria Bermudo Mera, Angshuman Karmakar, Ingrid Verbauwhede",
                    "abstract": "Since the introduction of the ring-learning with errors problem, the number theoretic transform (NTT) based polynomial multiplication algorithm has been studied extensively. Due to its faster quasilinear time complexity, it has been the preferred choice of cryptographers to realize ring-learning with errors cryptographic schemes. Compared to NTT, Toom-Cook or Karatsuba based polynomial multiplication algorithms, though being known for a long time, still have a fledgling presence in the context of post-quantum cryptography.In this work, we observe that the pre- and post-processing steps in Toom-Cook based multiplications can be expressed as linear transformations. Based on this observation we propose two novel techniques that can increase the efficiency of Toom-Cook based polynomial multiplications. Evaluation is reduced by a factor of 2, and we call this method precomputation, and interpolation is reduced from quadratic to linear, and we call this method lazy interpolation.As a practical application, we applied our algorithms to the Saber post-quantum key-encapsulation mechanism. We discuss in detail the various implementation aspects of applying our algorithms to Saber. We show that our algorithm can improve the efficiency of the computationally costly matrix-vector multiplication by 12−37% compared to previous methods on their respective platforms. Secondly, we propose different methods to reduce the memory footprint of Saber for Cortex-M4 microcontrollers. Our implementation shows between 2.6 and 5.7 KB reduction in the memory usage with respect to the smallest implementation in the literature.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8550/8115"
                    },
                    "abstract_zh": "自从有错环学习问题提出以来，基于数论变换(NTT)的多项式乘法算法得到了广泛的研究。由于其较快的准线性时间复杂度，它已经成为密码学家实现带错误环学习密码方案的首选。与NTT相比，基于Toom-Cook或Karatsuba的多项式乘法算法虽然早已为人所知，但在后量子密码术的背景下仍处于萌芽状态。在这项工作中，我们观察到基于Toom-Cook的乘法中的预处理和后处理步骤可以表示为线性变换。基于这种观察，我们提出了两种新的技术，可以提高基于Toom-Cook的多项式乘法的效率。求值减少了2倍，我们称这种方法为预计算，插值由二次减少为线性，我们称这种方法为懒插值。作为一个实际应用，我们将我们的算法应用到Saber后量子密钥封装机制中。我们详细讨论了将我们的算法应用到Saber的各个实现方面。我们表明，与各自平台上的先前方法相比，我们的算法可以将计算成本高的矩阵向量乘法的效率提高1237%。其次，我们提出了不同的方法来减少M4微控制器的内存占用。与文献中最小的实现相比，我们的实现显示内存使用减少了2.6到5.7 KB。",
                    "title_zh": "Toom-Cook乘法中的时间-存储权衡:在基于模格的密码学中的应用"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i2.245-271",
                    "title": "A Compact and Scalable Hardware/Software Co-design of SIKE",
                    "authors": "Pedro Maat C. Massolino, Patrick Longa, Joost Renes, Lejla Batina",
                    "abstract": "We present efficient and compact hardware/software co-design implementations of the Supersingular Isogeny Key Encapsulation (SIKE) protocol on field-programmable gate arrays (FPGAs). In order to be better equipped for different post-quantum scenarios, our architectures were designed to feature high-flexibility by covering all the currently available parameter sets and with support for primes up to 1016 bits. In particular, any of the current SIKE parameters equivalent to the post-quantum security of AES-128/192/256 and SHA3-256 can be selected and run on-the-fly. This security scalability property, together with the small footprint and efficiency of our architectures, makes them ideal for embedded applications in a post-quantum world. In addition, the proposed implementations exhibit regular, constant-time execution, which provides protection against timing and simple sidechannel attacks. Our results demonstrate that supersingular isogeny-based primitives such as SIDH and SIKE can indeed be deployed for embedded applications featuring competitive performance. For example, our smallest architecture based on a 128-bit MAC unit takes only 3415 slices, 21 BRAMs and 57 DSPs on a Virtex 7 690T and can perform key generation, encapsulation and decapsulation in 14.4, 24.4 and 26.0 milliseconds for SIKEp434 and in 52.3, 86.4 and 93.2 milliseconds for SIKEp751, respectively.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8551/8116"
                    },
                    "abstract_zh": "我们提出了超奇异同源密钥封装(SIKE)协议在现场可编程门阵列(FPGAs)上的高效和紧凑的硬件/软件协同设计实现。为了更好地适应不同的后量子场景，我们的架构被设计为具有高灵活性，涵盖所有当前可用的参数集，并支持高达1016位的素数。具体而言，可以选择相当于AES-128/192/256和SHA3-256的后量子安全性的任何当前SIKE参数，并即时运行。这种安全可扩展性，加上我们架构的小尺寸和高效率，使其成为后量子时代嵌入式应用的理想选择。此外，所提出的实现展示了规则的、恒定时间的执行，这提供了针对计时和简单旁道攻击的保护。我们的结果表明，基于超奇异同源的原语，如SIDH和SIKE，确实可以部署到具有竞争性能的嵌入式应用中。例如，我们基于128位MAC单元的最小架构在Virtex 7 690T上仅占用3415个片、21个BRAMs和57个DSP，对于SIKEp434，可以分别在14.4、24.4和26.0毫秒内执行密钥生成、封装和解封装，对于SIKEp751，可以分别在52.3、86.4和93.2毫秒内执行。",
                    "title_zh": "一种紧凑的可扩展的SIKE软硬件协同设计"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i2.272-299",
                    "title": "FEDS: Comprehensive Fault Attack Exploitability Detection for Software Implementations of Block Ciphers",
                    "authors": "Keerthi K., Indrani Roy, Chester Rebeiro, Aritra Hazra, Swarup Bhunia",
                    "abstract": "Fault injection attacks are one of the most powerful forms of cryptanalytic attacks on ciphers. A single, precisely injected fault during the execution of a cipher like the AES, can completely reveal the key within a few milliseconds. Software implementations of ciphers, therefore, need to be thoroughly evaluated for such attacks. In recent years, automated tools have been developed to perform these evaluations. These tools either work on the cipher algorithm or on their implementations. Tools that work at the algorithm level can provide a comprehensive assessment of fault attack vulnerability for different fault attacks and with different fault models. Their application is, however, restricted because every realization of the cipher has unique vulnerabilities. On the other hand, tools that work on cipher implementations have a much wider application but are often restricted by the range of fault attacks and the number of fault models they can evaluate.In this paper, we propose a framework, called FEDS, that uses a combination of compiler techniques and model checking to merge the advantages of both, algorithmic level tools as well as implementation level tools. Like the algorithmic level tools, FEDS can provide a comprehensive assessment of fault attack exploitability considering a wide range of fault attacks and fault models. Like implementation level tools, FEDS works with implementations, therefore has wide application. We demonstrate the versatility of FEDS by evaluating seven different implementations of AES (including bitsliced implementation) and implementations of CLEFIA and CAMELLIA for Differential Fault Attacks. The framework automatically identifies exploitable instructions in all implementations. Further, we present an application of FEDS in a Fault Attack Aware Compiler, that can automatically identify and protect exploitable regions of the code. We demonstrate that the compiler can generate significantly more efficient code than a naïvely protected equivalent, while maintaining the same level of protection.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8552/8117"
                    },
                    "abstract_zh": "故障注入攻击是对密码进行的最强大的密码分析攻击形式之一。在AES等密码的执行过程中，一个精确注入的错误就可以在几毫秒内完全泄露密钥。因此，需要对密码的软件实现进行彻底评估，以防范此类攻击。近年来，已经开发了自动化工具来执行这些评估。这些工具要么研究密码算法，要么研究它们的实现。在算法级工作的工具可以为不同的故障攻击和不同的故障模型提供故障攻击脆弱性的综合评估。然而，它们的应用受到限制，因为密码的每一种实现都有独特的弱点。另一方面，致力于密码实现的工具具有更广泛的应用，但通常受到故障攻击范围和它们可以评估的故障模型数量的限制。在本文中，我们提出了一个框架，称为FEDS，它使用编译技术和模型检查的组合来融合算法级工具和实现级工具的优点。像算法级工具一样，联邦调查局可以考虑各种各样的故障攻击和故障模型，提供对故障攻击可利用性的全面评估。像实现级工具一样，FEDS与实现一起工作，因此具有广泛的应用。我们通过评估AES的七种不同实现(包括位片实现)以及针对差分故障攻击的CLEFIA和CAMELLIA实现来展示fed的多功能性。该框架自动识别所有实现中的可利用指令。此外，我们还介绍了联邦政府在故障攻击感知编译器中的应用，它可以自动识别和保护代码的可利用区域。我们证明了编译器可以生成比未受保护的等效代码更高效的代码，同时保持相同的保护级别。",
                    "title_zh": "FEDS:针对分组密码软件实现的全面故障攻击可利用性检测"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i2.300-326",
                    "title": "Low-Latency Hardware Masking with Application to AES",
                    "authors": "Pascal Sasdrich, Begül Bilgin, Michael Hutter, Mark E. Marson",
                    "abstract": "During the past two decades there has been a great deal of research published on masked hardware implementations of AES and other cryptographic primitives. Unfortunately, many hardware masking techniques can lead to increased latency compared to unprotected circuits for algorithms such as AES, due to the high-degree of nonlinear functions in their designs. In this paper, we present a hardware masking technique which does not increase the latency for such algorithms. It is based on the LUT-based Masked Dual-Rail with Pre-charge Logic (LMDPL) technique presented at CHES 2014. First, we show 1-glitch extended strong noninterference of a nonlinear LMDPL gadget under the 1-glitch extended probing model. We then use this knowledge to design an AES implementation which computes a full AES-128 operation in 10 cycles and a full AES-256 operation in 14 cycles. We perform practical side-channel analysis of our implementation using the Test Vector Leakage Assessment (TVLA) methodology and analyze univariate as well as bivariate t-statistics to demonstrate its DPA resistance level.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "在过去的二十年中，已经发表了大量关于AES和其他密码原语的屏蔽硬件实现的研究。不幸的是，与AES等算法的无保护电路相比，许多硬件屏蔽技术可能会导致延迟增加，因为其设计中存在高度非线性功能。在本文中，我们提出了一种硬件屏蔽技术，它不会增加这种算法的延迟。它基于CHES 2014上展示的基于LUT的带预充电逻辑的屏蔽式双轨(LMDPL)技术。首先，我们展示了在1毛刺扩展探测模型下，非线性LMDPL小工具的1毛刺扩展强不干扰。然后，我们使用这一知识来设计AES实现，它在10个周期内计算完整的AES-128运算，在14个周期内计算完整的AES-256运算。我们使用测试向量泄漏评估(TVLA)方法对我们的实现进行了实际的旁道分析，并分析了单变量和双变量t统计，以展示其DPA抵抗水平。",
                    "title_zh": "应用于AES的低延迟硬件屏蔽"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i2.327-357",
                    "title": "On the Security Goals of White-Box Cryptography",
                    "authors": "Estuardo Alpirez Bock, Alessandro Amadori, Chris Brzuska, Wil Michiels",
                    "abstract": "We discuss existing and new security notions for white-box cryptography and comment on their suitability for Digital Rights Management and Mobile Payment Applications, the two prevalent use-cases of white-box cryptography. In particular, we put forward indistinguishability for white-box cryptography with hardware-binding (IND-WHW) as a new security notion that we deem central. We also discuss the security property of application-binding and explain the issues faced when defining it as a formal security notion. Based on our proposed notion for hardware-binding, we describe a possible white-box competition setup which assesses white-box implementations w.r.t. hardware-binding. Our proposed competition setup allows us to capture hardware-binding in a practically meaningful way.While some symmetric encryption schemes have been proven to admit plain white-box implementations, we show that not all secure symmetric encryption schemes are white-boxeable in the plain white-box attack scenario, i.e., without hardware-binding. Thus, even strong assumptions such as indistinguishability obfuscation cannot be used to provide secure white-box implementations for arbitrary ciphers. Perhaps surprisingly, our impossibility result does not carry over to the hardware-bound scenario. In particular, Alpirez Bock, Brzuska, Fischlin, Janson and Michiels (ePrint 2019/1014) proved a rather general feasibility result in the hardware-bound model. Equally important, the apparent theoretical distinction between the plain white-box model and the hardware-bound white-box model also translates into practically reduced attack capabilities as we explain in this paper.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8554/8119"
                    },
                    "abstract_zh": "我们讨论了现有的和新的白盒加密安全概念，并评论了它们对数字版权管理和移动支付应用的适用性，这是白盒加密的两个普遍使用案例。特别地，我们提出了硬件绑定白盒密码的不可区分性(IND-WHW ),这是一个我们认为重要的新的安全概念。我们还讨论了应用程序绑定的安全属性，并解释了将其定义为正式的安全概念时所面临的问题。基于我们提出的硬件绑定概念，我们描述了一个可能的白盒竞争设置，该设置评估白盒实现与硬件绑定的关系。我们提议的竞赛设置允许我们以实际有意义的方式捕获硬件绑定。虽然一些对称加密方案已被证明允许简单的白盒实现，但我们表明，在简单的白盒攻击场景中，即没有硬件绑定的情况下，并非所有安全的对称加密方案都是可白盒化的。因此，即使像不可区分性混淆这样的强假设也不能用于为任意密码提供安全的白盒实现。也许令人惊讶的是，我们不可能的结果并没有延续到硬件受限的场景。特别是，Alpirez Bock、Brzuska、Fischlin、Janson和Michiels (ePrint 2019/1014)在硬件绑定模型中证明了一个相当普遍的可行性结果。同样重要的是，简单白盒模型和硬件绑定白盒模型之间明显的理论差异也转化为我们在本文中解释的实际降低的攻击能力。",
                    "title_zh": "白盒密码的安全目标"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i3.1-21",
                    "title": "Strengthening Sequential Side-Channel Attacks Through Change Detection",
                    "authors": "Luca Frittoli, Matteo Bocchi, Silvia Mella, Diego Carrera, Beatrice Rossi, Pasqualina Fragneto, Ruggero Susella, Giacomo Boracchi",
                    "abstract": "The sequential structure of some side-channel attacks makes them subject to error propagation, i.e. when an error occurs during the recovery of some part of a secret key, all the following guesses might as well be chosen randomly. We propose a methodology that strengthens sequential attacks by automatically identifying and correcting errors. The core ingredient of our methodology is a change-detection test that monitors the distribution of the distinguisher values used to reconstruct the secret key. Our methodology includes an error-correction procedure that can cope both with false positives of the change-detection test, and inaccuracies of the estimated location of the wrong key guess. The proposed methodology is general and can be included in several attacks. As meaningful examples, we conduct two different side-channel attacks against RSA-2048: an horizontal power-analysis attack based on correlation and a vertical timing attack. Our experiments show that, in all the considered cases, strengthened attacks outperforms their original counterparts and alternative solutions that are based on thresholds. In particular, strengthened attacks achieve high success rates even when the side-channel measurements are noisy or limited in number, without prohibitively increasing the computing time.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8581/8148"
                    },
                    "abstract_zh": "一些旁道攻击的顺序结构使它们容易受到错误传播的影响，即当在恢复密钥的某个部分的过程中出现错误时，所有随后的猜测也可能是随机选择的。我们提出了一种通过自动识别和纠正错误来加强顺序攻击的方法。我们的方法的核心成分是一个变化检测测试，它监视用于重建密钥的distinguisher值的分布。我们的方法包括一个纠错过程，它既能处理变化检测测试的假阳性，又能处理错误密钥猜测的估计位置的不准确性。所提出的方法是通用的，并且可以包括在几种攻击中。作为有意义的例子，我们对RSA-2048进行了两种不同的侧信道攻击:基于相关性的水平功耗分析攻击和垂直计时攻击。我们的实验表明，在所有考虑的情况下，强化攻击优于其原始对应物和基于阈值的替代解决方案。特别是，即使在边信道测量有噪声或数量有限的情况下，增强攻击也能获得很高的成功率，而不会显著增加计算时间。",
                    "title_zh": "通过变化检测加强顺序旁道攻击"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i3.22-72",
                    "title": "Investigating Profiled Side-Channel Attacks Against the DES Key Schedule",
                    "authors": "Johann Heyszl, Katja Miller, Florian Unterstein, Marc Schink, Alexander Wagner, Horst A. Gieser, Sven Freud, Tobias Damm, Dominik Klein, Dennis Kügler",
                    "abstract": "Recent publications describe profiled single trace side-channel attacks (SCAs) against the DES key-schedule of a “commercially available security controller”. They report a significant reduction of the average remaining entropy of cryptographic keys after the attack, with surprisingly large, key-dependent variations of attack results, and individual cases with remaining key entropies as low as a few bits. Unfortunately, they leave important questions unanswered: Are the reported wide distributions of results plausible - can this be explained? Are the results device-specific or more generally applicable to other devices? What is the actual impact on the security of 3-key triple DES? We systematically answer those and several other questions by analyzing two commercial security controllers and a general purpose microcontroller. We observe a significant overall reduction and, importantly, also observe a large key-dependent variation in single DES key security levels, i.e. 49.4 bit mean and 0.9 % of keys < 40 bit (first investigated security controller; other results similar). We also observe a small fraction of keys with exceptionally low security levels that can be called weak keys. It is unclear, whether a device’s side-channel security should be assessed based on such rare weak key outliers. We generalize results to other leakage models by attacking the hardware DES accelerator of a general purpose microcontroller exhibiting a different leakage model. A highly simplified leakage simulation also confirms the wide distribution and shows that security levels are predictable to some extent. Through extensive investigations we find that the actual weakness of keys mainly stems from the specific switching noise they cause. Based on our investigations we expect that widely distributed results and weak outliers should be expected for all profiled attacks against (insufficiently protected) key-schedules, regardless of the algorithm and specific implementation. Finally, we describe a sound approach to estimate actual 3-key triple-DES security levels from empirical single DES results and find that the impact on the security of 3-key triple-DES is limited, i.e. 96.1 bit mean and 0.24 % of key-triples < 80 bit for the same security controller.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8582/8149"
                    },
                    "abstract_zh": "最近的出版物描述了针对“商业上可用的安全控制器”的DES密钥表的剖析的单迹旁道攻击(SCA)。他们报告了攻击后加密密钥的平均剩余熵的显著降低，攻击结果具有惊人的大的、依赖于密钥的变化，以及剩余密钥熵低至几个比特的个别情况。不幸的是，他们留下了一些重要的问题没有回答:报道的结果的广泛分布是可信的吗？这能解释吗？结果是特定于设备的还是更普遍地适用于其他设备？对3密钥三重DES的安全性有什么实际影响？我们通过分析两个商用安全控制器和一个通用微控制器，系统地回答了这些问题和其他几个问题。我们观察到显著的总体降低，并且重要的是，还观察到单个DES密钥安全级别的大的密钥依赖变化，即49.4位平均值和0.9 %的密钥< 40位(首先调查安全控制器；其他结果类似)。我们还观察到一小部分安全级别特别低的密钥，可以称为弱密钥。目前还不清楚，是否应该根据这种罕见的弱关键异常值来评估设备的侧信道安全性。我们通过攻击表现出不同泄漏模型的通用微控制器的硬件DES加速器，将结果推广到其他泄漏模型。高度简化的泄漏模拟也证实了广泛的分布，并表明安全水平在某种程度上是可预测的。通过广泛的调查，我们发现键的实际弱点主要源于它们引起的特定开关噪声。根据我们的研究，我们预计，无论算法和具体实现如何，针对(保护不足的)密钥表的所有概要攻击都应该有广泛分布的结果和微弱的异常值。最后，我们描述了一种合理的方法来从经验的单DES结果估计实际的3-密钥三重DES安全级别，并且发现对3-密钥三重DES的安全性的影响是有限的，即对于相同的安全控制器，96.1位均值和0.24 %的密钥三重< 80位。",
                    "title_zh": "调查针对DES密钥表的侧写侧信道攻击"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i3.73-96",
                    "title": "A Novel Evaluation Metric for Deep Learning-Based Side Channel Analysis and Its Extended Application to Imbalanced Data",
                    "authors": "Jiajia Zhang, Mengce Zheng, Jiehui Nan, Honggang Hu, Nenghai Yu",
                    "abstract": "Since Kocher (CRYPTO’96) proposed timing attack, side channel analysis (SCA) has shown great potential to break cryptosystems via physical leakage. Recently, deep learning techniques are widely used in SCA and show equivalent and even better performance compared to traditional methods. However, it remains unknown why and when deep learning techniques are effective and efficient for SCA. Masure et al. (IACR TCHES 2020(1):348–375) illustrated that deep learning paradigm is suitable for evaluating implementations against SCA from a worst-case scenario point of view, yet their work is limited to balanced data and a specific loss function. Besides, deep learning metrics are not consistent with side channel metrics. In most cases, they are deceptive in foreseeing the feasibility and complexity of mounting a successful attack, especially for imbalanced data. To mitigate the gap between deep learning metrics and side channel metrics, we propose a novel Cross Entropy Ratio (CER) metric to evaluate the performance of deep learning models for SCA. CER is closely related to traditional side channel metrics Guessing Entropy (GE) and Success Rate (SR) and fits to deep learning scenario. Besides, we show that it works stably while deep learning metrics such as accuracy becomes rather unreliable when the training data tends to be imbalanced. However, estimating CER can be done as easy as natural metrics in deep learning algorithms with low computational complexity. Furthermore, we adapt CER metric to a new kind of loss function, namely CER loss function, designed specifically for deep learning in side channel scenario. In this way, we link directly the SCA objective to deep learning optimization. Our experiments on several datasets show that, for SCA with imbalanced data, CER loss function outperforms Cross Entropy loss function in various conditions.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8583/8150"
                    },
                    "abstract_zh": "自从Kocher (CRYPTO'96)提出计时攻击以来，边信道分析(SCA)已经显示出通过物理泄漏破解密码系统的巨大潜力。最近，深度学习技术被广泛用于SCA，并显示出与传统方法相当甚至更好的性能。然而，深度学习技术为什么以及何时对SCA有效和高效仍然是未知的。Masure等人(IACR·奇斯2020(1):348–375)说明，深度学习范式适合从最坏情况的角度评估SCA的实现，但他们的工作仅限于平衡的数据和特定的损失函数。此外，深度学习指标与侧信道指标不一致。在大多数情况下，他们在预测发动成功攻击的可行性和复杂性方面具有欺骗性，尤其是对于不平衡的数据。为了缩小深度学习度量和侧信道度量之间的差距，我们提出了一种新的交叉熵比率(CER)度量来评估深度学习模型的性能。CER与传统的边信道度量猜测熵(GE)和成功率(SR)密切相关，适合深度学习场景。此外，我们表明，它可以稳定地工作，而当训练数据趋于不平衡时，深度学习指标如准确性变得相当不可靠。然而，估计CER可以像深度学习算法中的自然度量一样简单，计算复杂度低。此外，我们将CER度量适应于一种新的损失函数，即CER损失函数，它是专门为侧通道场景中的深度学习而设计的。通过这种方式，我们将SCA目标与深度学习优化直接联系起来。我们在几个数据集上的实验表明，对于不平衡数据的SCA，CER损失函数在各种情况下都优于交叉熵损失函数。",
                    "title_zh": "一种新的基于深度学习的侧通道分析评价方法及其在不平衡数据中的扩展应用"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i3.97-120",
                    "title": "Splitting the Interpose PUF: A Novel Modeling Attack Strategy",
                    "authors": "Nils Wisiol, Christopher Mühl, Niklas Pirnay, Phuong Ha Nguyen, Marian Margraf, Jean-Pierre Seifert, Marten van Dijk, Ulrich Rührmair",
                    "abstract": "We demonstrate that the Interpose PUF proposed at CHES 2019, an Arbiter PUF-based design for so-called Strong Physical Unclonable Functions (PUFs), can be modeled by novel machine learning strategies up to very substantial sizes and complexities. Our attacks require in the most difficult cases considerable, but realistic, numbers of CRPs, while consuming only moderate computation times, ranging from few seconds to few days. The attacks build on a new divide-and-conquer approach that allows us to model the two building blocks of the Interpose PUF separately. For non-reliability based Machine Learning (ML) attacks, this eventually leads to attack times on (kup, kdown)-Interpose PUFs that are comparable to the ones against max{kup, kdown}-XOR Arbiter PUFs, refuting the original claim that Interpose PUFs could provide security similar to (kdown + kup/2)-XOR Arbiter PUFs (CHES 2019). On the technical side, our novel divide-and-conquer technique might also be useful in analyzing other designs, where XOR Arbiter PUF challenge bits are unknown to the attacker.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8584/8151"
                    },
                    "abstract_zh": "我们证明了PUF在CHES 2019上提出的Interpose，一种基于仲裁器PUF的所谓强物理不可克隆功能(puf)的设计，可以通过新颖的机器学习策略建模，达到非常大的规模和复杂性。在最困难的情况下，我们的攻击需要大量但实际的CRP，同时只消耗中等的计算时间，从几秒到几天。这些攻击建立在一种新的分而治之的方法之上，这种方法允许我们分别对PUF的两个构建模块进行建模。对于基于非可靠性的机器学习(ML)攻击，这最终导致对(kup，kdown)-内插器puf的攻击时间与对max{kup，kdown}-XOR仲裁器puf的攻击时间相当，驳斥了最初声称内插器puf可以提供类似于(kdown + kup/2)-XOR仲裁器puf的安全性(CHES 2019)。在技术方面，我们新颖的分治技术也可以用于分析其他设计，其中XOR仲裁器PUF挑战位对于攻击者来说是未知的。",
                    "title_zh": "分裂PUF:一种新的建模攻击策略"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i3.121-146",
                    "title": "CPAmap: On the Complexity of Secure FPGA Virtualization, Multi-Tenancy, and Physical Design",
                    "authors": "Jonas Krautter, Dennis Gnad, Mehdi Baradaran Tahoori",
                    "abstract": "With virtualized Field Programmable Gate Arrays (FPGAs) on the verge of being deployed to the cloud computing domain, there is a rising interest in resolving recently identified security issues. Those issues result from different trusted and untrusted entities sharing the FPGA fabric and the Power Distribution Network. Researchers were able to perform both side-channel and fault attacks between logically isolated designs on the same FPGA fabric, compromising security of cryptographic modules and other critical implementations. Side-channel attacks specifically are enabled by the vast degree of freedom given to developers when making use of the basic FPGA resources. Both ring oscillators as well as long delay lines, implemented using low-level FPGA primitives, have been shown to provide sufficient data for simple or correlation-based power analysis attacks. In order to develop new or apply known countermeasures onto designs and implementations in a virtualized multi-tenant FPGA, we seek to fully understand the underlying mechanisms and dependencies of chip-internal side-channel attacks. Although the impact of process variation and other physical design parameters on side-channel vulnerability has been investigated in previous works, remote attacks between logically isolated partitions in multi-tenant FPGAs introduce new and unique challenges. Thus, we systematically analyze the impact of physical mapping of both attacker and victim design on the success of correlation power analysis attacks on the Advanced Encryption Standard (AES). We report our findings on a Xilinx Zynq 7000-based platform, which show that the effect of global and local placement as well as routing and process variation on the success of side-channel attacks almost exceeds the impact of hiding countermeasures. This result reveals fundamental challenges in secure virtualization of FPGAs, which have been mostly ignored so far. Eventually, our results may also help vendors and hypervisors in developing zero overhead side-channel countermeasures based on adequate global and local placement of isolated designs on a multi-tenant FPGA.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8585/8152"
                    },
                    "abstract_zh": "随着虚拟化现场可编程门阵列(FPGAs)即将被部署到云计算领域，人们对解决最近发现的安全问题越来越感兴趣。这些问题是由共享FPGA结构和配电网络的不同可信和不可信实体造成的。研究人员能够在同一FPGA结构上的逻辑隔离设计之间执行旁路和故障攻击，从而危及加密模块和其他关键实施的安全性。在利用基本FPGA资源时，开发人员拥有很大的自由度，这使得旁道攻击成为可能。使用低级FPGA原语实现的环形振荡器和长延迟线已经被证明为简单的或基于相关性的功率分析攻击提供了足够的数据。为了在虚拟化多租户FPGA的设计和实现中开发新的或应用已知的对策，我们寻求完全理解芯片内部侧信道攻击的底层机制和依赖性。尽管在之前的工作中已经研究了工艺变化和其他物理设计参数对侧信道脆弱性的影响，但是多租户FPGAs中逻辑隔离分区之间的远程攻击带来了新的独特挑战。因此，我们系统地分析了攻击者和受害者设计的物理映射对高级加密标准(AES)上的相关功率分析攻击的成功的影响。我们在基于Xilinx Zynq 7000的平台上报告了我们的研究结果，结果表明，全局和局部布局以及路由和流程变化对旁路攻击成功的影响几乎超过了隐藏对策的影响。这一结果揭示了FPGAs安全虚拟化中的基本挑战，这些挑战迄今为止大多被忽视。最终，我们的结果还可能有助于供应商和虚拟机管理程序基于多租户FPGA上隔离设计的适当全局和局部布局，开发零开销侧信道对策。",
                    "title_zh": "CPAmap:安全FPGA虚拟化、多租户和物理设计的复杂性"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i3.147-168",
                    "title": "Revisiting a Methodology for Efficient CNN Architectures in Profiling Attacks",
                    "authors": "Lennert Wouters, Victor Arribas, Benedikt Gierlichs, Bart Preneel",
                    "abstract": "This work provides a critical review of the paper by Zaid et al. titled “Methodology for Efficient CNN Architectures in Profiling attacks”, which was published in TCHES Volume 2020, Issue 1. This work studies the design of CNN networks to perform side-channel analysis of multiple implementations of the AES for embedded devices. Based on the authors’ code and public data sets, we were able to cross-check their results and perform a thorough analysis. We correct multiple misconceptions by carefully inspecting different elements of the model architectures proposed by Zaid et al. First, by providing a better understanding on the internal workings of these models, we can trivially reduce their number of parameters on average by 52%, while maintaining a similar performance. Second, we demonstrate that the convolutional filter’s size is not strictly related to the amount of misalignment in the traces. Third, we show that increasing the filter size and the number of convolutions actually improves the performance of a network. Our work demonstrates once again that reproducibility and review are important pillars of academic research. Therefore, we provide the reader with an online Python notebook which allows to reproduce some of our experiments1 and additional example code is made available on Github.2",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8586/8153"
                    },
                    "abstract_zh": "这篇文章对Zaid等人发表在TCHES Volume 2020，Issue 1上的题为“Profiling attacks中高效CNN架构的方法论”的论文进行了评论。这项工作研究了CNN网络的设计，以执行嵌入式设备AES的多种实现的边信道分析。基于作者的代码和公共数据集，我们能够交叉检查他们的结果并进行彻底的分析。我们通过仔细检查Zaid等人提出的模型架构的不同元素来纠正多个误解。首先，通过更好地理解这些模型的内部工作方式，我们可以在保持类似性能的同时，将它们的参数数量平均减少52%。其次，我们证明了卷积滤波器的大小与轨迹中的错位量没有严格的关系。第三，我们表明，增加过滤器的大小和卷积的数量实际上改善了网络的性能。我们的工作再次证明了再现性和评论是学术研究的重要支柱。因此，我们为读者提供了一个在线Python笔记本，允许重现我们的一些实验1，Github上还提供了额外的示例代码。2",
                    "title_zh": "在剖析攻击中重新审视有效CNN架构的方法"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i3.169-195",
                    "title": "JackHammer: Efficient Rowhammer on Heterogeneous FPGA-CPU Platforms",
                    "authors": "Zane Weissman, Thore Tiemann, Daniel Moghimi, Evan Custodio, Thomas Eisenbarth, Berk Sunar",
                    "abstract": "After years of development, FPGAs are finally making an appearance on multi-tenant cloud servers. Heterogeneous FPGA-CPU microarchitectures require reassessment of common assumptions about isolation and security boundaries, as they introduce new attack vectors and vulnerabilities. In this work, we analyze the memory and cache subsystem and study Rowhammer and cache attacks enabled by two proposed heterogeneous FPGA-CPU platforms from Intel: the Arria 10 GX with an integrated FPGA-CPU platform, and the Arria 10 GX PAC expansion card which connects the FPGA to the CPU via the PCIe interface. We demonstrate JackHammer, a novel, efficient, and stealthy Rowhammer from the FPGA to the host’s main memory. Our results indicate that a malicious FPGA can perform twice as fast as a typical Rowhammer from the CPU on the same system and causes around four times as many bit flips as the CPU attack. We demonstrate the efficacy of JackHammer from the FPGA through a realistic fault attack on the WolfSSL RSA signing implementation that reliably causes a fault after an average of fifty-eight RSA signatures, 25% faster than a CPU Rowhammer. In some scenarios our JackHammer attack produces faulty signatures more than three times more often and almost three times faster than a conventional CPU Rowhammer. Finally, we systematically analyze new cache attacks in these environments following demonstration of a cache covert channel across FPGA and CPU.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8587/8154"
                    },
                    "abstract_zh": "经过多年的发展，FPGAs终于出现在多租户云服务器上。异构FPGA-CPU微体系结构需要重新评估关于隔离和安全边界的常见假设，因为它们会引入新的攻击媒介和漏洞。在这项工作中，我们分析了内存和高速缓存子系统，并研究了英特尔提出的两种异构FPGA-CPU平台支持的行锤和高速缓存攻击:集成FPGA-CPU平台的Arria 10 GX和通过PCIe接口将FPGA连接到CPU的Arria 10 GX PAC扩展卡。我们演示了手提钻，一种新颖、高效、隐形的从FPGA到主机主存的行锤。我们的结果表明，在相同的系统上，恶意FPGA的执行速度是典型的Rowhammer的两倍，导致的位翻转是CPU攻击的四倍。我们通过对WolfSSL RSA签名实施的真实故障攻击，展示了FPGA中手提钻的功效，该攻击在平均58个RSA签名后可靠地导致故障，比CPU Rowhammer快25%。在某些情况下，我们的手提钻攻击产生错误签名的频率是传统CPU行锤的三倍以上，速度几乎是传统CPU行锤的三倍。最后，在演示了跨FPGA和CPU的高速缓存隐蔽通道之后，我们系统地分析了这些环境中的新的高速缓存攻击。",
                    "title_zh": "手提钻:异构FPGA-CPU平台上的高效Rowhammer"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i3.196-218",
                    "title": "The Long and Winding Path to Secure Implementation of GlobalPlatform SCP10",
                    "authors": "Daniel De Almeida Braga, Pierre-Alain Fouque, Mohamed Sabt",
                    "abstract": "GlobalPlatform (GP) card specifications are defined for smart cards regarding rigorous security requirements. The increasingly more powerful cards within an open ecosystem of multiple players stipulate that asymmetric-key protocols become necessary. In this paper, we analyze SCP10, which is the Secure Channel Protocol (SCP) that relies on RSA for key exchange and authentication. Our findings are twofold. First, we demonstrate several flaws in the design of SCP10. We discuss the scope of the identified flaws by presenting several attack scenarios in which a malicious attacker can recover all the messages protected by SCP10. We provide a full implementation of these attacks. For instance, an attacker can get the freshly generated session keys in less than three hours. Second, we propose a secure implementation of SCP10 and discuss how it can mitigate the discovered flaws. Finally, we measure the overhead incurred by the implemented countermeasures.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8588/8155"
                    },
                    "abstract_zh": "全球平台(GP)卡规范针对智能卡定义了严格的安全要求。在一个多玩家的开放生态系统中，越来越强大的卡规定非对称密钥协议成为必要。在本文中，我们分析了SCP10，它是依靠RSA进行密钥交换和认证的安全通道协议(SCP)。我们的发现是双重的。首先，我们展示了SCP10设计中的几个缺陷。我们通过展示几种攻击场景来讨论已识别缺陷的范围，在这些攻击场景中，恶意攻击者可以恢复SCP10保护的所有消息。我们提供了这些攻击的完整实现。例如，攻击者可以在不到三个小时的时间内获得新生成的会话密钥。其次，我们提出了一个SCP10的安全实现，并讨论了它如何减轻发现的缺陷。最后，我们测量由实现的对策引起的开销。",
                    "title_zh": "安全实施GlobalPlatform SCP10的漫长而曲折的道路"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i3.219-242",
                    "title": "ISA Extensions for Finite Field Arithmetic Accelerating Kyber and NewHope on RISC-V",
                    "authors": "Erdem Alkim, Hülya Evkan, Norman Lahr, Ruben Niederhagen, Richard Petri",
                    "abstract": "We present and evaluate a custom extension to the RISC-V instruction set for finite field arithmetic. The result serves as a very compact approach to softwarehardware co-design of PQC implementations in the context of small embedded processors such as smartcards. The extension provides instructions that implement finite field operations with subsequent reduction of the result. As small finite fields are used in various PQC schemes, such instructions can provide a considerable speedup for an otherwise software-based implementation. Furthermore, we create a prototype implementation of the presented instructions for the extendable VexRiscv core, integrate the result into a chip design, and evaluate the design on two different FPGA platforms. The effectiveness of the extension is evaluated by using the instructions to optimize the Kyber and NewHope key-encapsulation schemes. To that end, we also present an optimized software implementation for the standard RISC-V instruction set for the polynomial arithmetic underlying those schemes, which serves as basis for comparison. Both variants are tuned on an assembler level to optimally use the processor pipelines of contemporary RISC-V CPUs. The result shows a speedup for the polynomial arithmetic of up to 85% over the basic software implementation. Using the custom instructions drastically reduces the code and data size of the implementation without introducing runtime-performance penalties at a small cost in circuit size. When used in the selected schemes, the custom instructions can be used to replace a full general purpose multiplier to achieve very compact implementations.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "我们提出并评估了一个用于有限域算术的RISC-V指令集的定制扩展。其结果为在小型嵌入式处理器(如智能卡)环境中PQC实现的软硬件协同设计提供了一种非常紧凑的方法。该扩展提供了实现有限域运算并随后对结果进行归约的指令。由于在各种PQC方案中使用小的有限域，这种指令可以为基于软件的实现提供相当大的加速。此外，我们为可扩展的VexRiscv内核创建了所提供指令的原型实现，将结果集成到芯片设计中，并在两种不同的FPGA平台上评估该设计。通过使用优化Kyber和NewHope密钥封装方案的指令来评估扩展的有效性。为此，我们还针对这些方案下的多项式算法提出了标准RISC-V指令集的优化软件实现，作为比较的基础。这两种变体都在汇编级别进行了调整，以优化使用当代RISC-V CPU的处理器流水线。结果显示，与基本软件实现相比，多项式算法的加速高达85%。使用定制指令大大减少了实现的代码和数据大小，而没有引入运行时性能损失，并且电路尺寸代价很小。当在所选方案中使用时，定制指令可以用来代替完整的通用乘法器，以实现非常紧凑的实现。",
                    "title_zh": "RISC-V上有限域算法加速Kyber和NewHope的ISA扩展"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i3.243-268",
                    "title": "Single-Trace Attacks on Keccak",
                    "authors": "Matthias J. Kannwischer, Peter Pessl, Robert Primas",
                    "abstract": "Since its selection as the winner of the SHA-3 competition, Keccak, with all its variants, has found a large number of applications. It is, for instance, a common building block in schemes submitted to NIST’s post-quantum cryptography project. In many of these applications, Keccak processes ephemeral secrets. In such a setting, side-channel adversaries are limited to a single observation, meaning that differential attacks are inherently prevented. If, however, such a single trace of Keccak can already be sufficient for key recovery has so far been unknown. In this paper, we change the above by presenting the first single-trace attack targeting Keccak. Our method is based on soft-analytical side-channel attacks and, thus, combines template matching with message passing in a graphical model of the attacked algorithm. As a straight-forward model of Keccak does not yield satisfactory results, we describe several optimizations for the modeling and the message-passing algorithm. Their combination allows attaining high attack performance in terms of both success rate as well as computational runtime. We evaluate our attack assuming generic software (microcontroller) targets and thus use simulations in the generic noisy Hamming-weight leakage model. Hence, we assume relatively modest profiling capabilities of the adversary. Nonetheless, the attack can reliably recover secrets in a large number of evaluated scenarios at realistic noise levels. Consequently, we demonstrate the need for countermeasures even in settings where DPA is not a threat.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8590/8157"
                    },
                    "abstract_zh": "自从被选为SHA-3竞赛的获胜者以来，Keccak及其所有变体已经找到了大量的应用。例如，在提交给NIST后量子密码术项目的方案中，它是一个常见的构件。在许多这样的应用中，Keccak处理短暂的秘密。在这种情况下，侧信道对手只能进行一次观察，这意味着差分攻击在本质上是可以避免的。然而，这种Keccak的单个踪迹是否已经足以用于密钥恢复，到目前为止还是未知的。在本文中，我们通过提出针对Keccak的第一个单一跟踪攻击来改变上述情况。我们的方法基于软分析侧信道攻击，因此，在受攻击算法的图形模型中结合了模板匹配和消息传递。由于Keccak的直接模型不能产生令人满意的结果，我们描述了对建模和消息传递算法的几种优化。它们的组合允许在成功率和计算运行时间方面获得高攻击性能。我们假设通用软件(微控制器)目标来评估我们的攻击，并因此在通用噪声汉明重量泄漏模型中使用模拟。因此，我们假设对手的分析能力相对较弱。尽管如此，该攻击可以在真实噪声水平下在大量评估场景中可靠地恢复秘密。因此，我们证明了即使在DPA不构成威胁的环境中也需要对策。",
                    "title_zh": "对凯克的单一跟踪攻击"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i3.269-306",
                    "title": "Parameterized Hardware Accelerators for Lattice-Based Cryptography and Their Application to the HW/SW Co-Design of qTESLA",
                    "authors": "Wen Wang, Shanquan Tian, Bernhard Jungk, Nina Bindel, Patrick Longa, Jakub Szefer",
                    "abstract": "This paper presents a set of efficient and parameterized hardware accelerators that target post-quantum lattice-based cryptographic schemes, including a versatile cSHAKE core, a binary-search CDT-based Gaussian sampler, and a pipelined NTT-based polynomial multiplier, among others. Unlike much of prior work, the accelerators are fully open-sourced, are designed to be constant-time, and can be parameterized at compile-time to support different parameters without the need for re-writing the hardware implementation. These flexible, publicly-available accelerators are leveraged to demonstrate the first hardware-software co-design using RISC-V of the post-quantum lattice-based signature scheme qTESLA with provably secure parameters. In particular, this work demonstrates that the NIST’s Round 2 level 1 and level 3 qTESLA variants achieve over a 40-100x speedup for key generation, about a 10x speedup for signing, and about a 16x speedup for verification, compared to the baseline RISC-V software-only implementation. For instance, this corresponds to execution in 7.7, 34.4, and 7.8 milliseconds for key generation, signing, and verification, respectively, for qTESLA’s level 1 parameter set on an Artix-7 FPGA, demonstrating the feasibility of the scheme for embedded applications.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8591/8158"
                    },
                    "abstract_zh": "本文介绍了一组针对后量子格基密码方案的高效参数化硬件加速器，包括多功能cSHAKE内核、基于二分搜索CDT的高斯采样器和基于流水线NTT的多项式乘法器等。与以前的许多工作不同，加速器是完全开源的，被设计为常数时间，并且可以在编译时参数化以支持不同的参数，而无需重写硬件实现。这些灵活的、公开可用的加速器被用来演示使用RISC-V的第一个硬件-软件协同设计，该设计使用可证明安全的参数的后量子格基签名方案qTESLA。特别是，这项工作表明，与基准RISC-V纯软件实现相比，NIST的第二轮1级和3级qTESLA变体在密钥生成方面实现了超过40-100倍的加速，在签名方面实现了大约10倍的加速，在验证方面实现了大约16倍的加速。例如，对于Artix-7 FPGA上的qTESLA 1级参数集，这相当于密钥生成、签名和验证分别需要7.7、34.4和7.8毫秒，证明了该方案在嵌入式应用中的可行性。",
                    "title_zh": "格基密码的参数化硬件加速器及其在qTESLA软硬件协同设计中的应用"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i3.307-335",
                    "title": "Generic Side-channel attacks on CCA-secure lattice-based PKE and KEMs",
                    "authors": "Prasanna Ravi, Sujoy Sinha Roy, Anupam Chattopadhyay, Shivam Bhasin",
                    "abstract": "In this work, we demonstrate generic and practical EM side-channel assisted chosen ciphertext attacks over multiple LWE/LWR-based Public Key Encryption (PKE) and Key Encapsulation Mechanisms (KEM) secure in the chosen ciphertext model (IND-CCA security). We show that the EM side-channel information can be efficiently utilized to instantiate a plaintext checking oracle, which provides binary information about the output of decryption, typically concealed within IND-CCA secure PKE/KEMs, thereby enabling our attacks. Firstly, we identified EM-based side-channel vulnerabilities in the error correcting codes (ECC) enabling us to distinguish based on the value/validity of decrypted codewords. We also identified similar vulnerabilities in the Fujisaki-Okamoto transform which leaks information about decrypted messages applicable to schemes that do not use ECC. We subsequently exploit these vulnerabilities to demonstrate practical attacks applicable to six CCA-secure lattice-based PKE/KEMs competing in the second round of the NIST standardization process. We perform experimental validation of our attacks on implementations taken from the open-source pqm4 library, running on the ARM Cortex-M4 microcontroller. Our attacks lead to complete key-recovery in a matter of minutes on all the targeted schemes, thus showing the effectiveness of our attack.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8592/8159"
                    },
                    "abstract_zh": "在这项工作中，我们演示了一般的和实际的EM旁道辅助选择密文攻击，在选择密文模型(IND-CCA安全)中，基于多个LWE/LWR的公钥加密(PKE)和密钥封装机制(KEM)是安全的。我们证明了EM副信道信息可以被有效地利用来实例化明文检查预言，其提供关于解密输出的二进制信息，通常隐藏在IND-CCA安全PKE/KEMs中，从而使我们的攻击成为可能。首先，我们确定了纠错码(ECC)中基于EM的旁路漏洞，使我们能够根据解密代码字的值/有效性进行区分。我们还在藤崎琴音-冈本变换中发现了类似的漏洞，它泄漏了适用于不使用ECC的方案的解密消息的信息。我们随后利用这些漏洞演示了适用于六个CCA安全的基于格的PKE/KEMs的实际攻击，这些攻击在NIST标准化进程的第二轮中竞争。我们在运行于ARM Cortex-M4微控制器上的开源pqm4库的实现上对我们的攻击进行了实验验证。我们的攻击导致在几分钟内对所有目标方案进行完全的密钥恢复，从而显示了我们攻击的有效性。",
                    "title_zh": "对CCA安全格基PKE和KEMs的一般旁路攻击"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i3.336-357",
                    "title": "Cortex-M4 optimizations for {R, M} LWE schemes",
                    "authors": "Erdem Alkim, Yusuf Alper Bilgin, Murat Cenk, François Gérard",
                    "abstract": "This paper proposes various optimizations for lattice-based key-encapsulation mechanisms (KEM) using the Number Theoretic Transform (NTT) on the popular ARM Cortex-M4 microcontroller. Improvements come in the form of a faster code using more efficient modular reductions, small polynomial multiplications and more aggressive layer merging in the NTT but also reduced stack usage. We test those optimizations in software implementations of Kyber and NewHope, both round 2 candidates in the NIST post-quantum project and also NewHope-Compact, a recently proposed derivative of NewHope with smaller parameters. Our software is the first implementation of NewHope-Compact on Cortex-M4 and shows speed improvements over previous high-speed implementations on the same platform for Kyber and NewHope. Moreover, it gives a common framework to compare those algorithms with the same level of optimization. Our results show that NewHope-Compact is the faster algorithm, followed by Kyber and finally NewHope that seems to suffer from its large modulus and error distribution for small dimensions.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "本文提出了在流行的ARM Cortex-M4微控制器上使用数论变换(NTT)对基于格的密钥封装机制(KEM)进行各种优化。改进表现为代码速度更快，使用了更高效的模数缩减、小多项式乘法和NTT中更积极的层合并，同时还减少了堆栈的使用。我们在Kyber和NewHope的软件实现中测试了这些优化，他们都是NIST后量子项目的第二轮候选人，也是NewHope-Compact，一个最近提出的NewHope的更小参数的衍生物。我们的软件是NewHope-Compact在Cortex-M4上的首次实现，与之前在同一平台上为Kyber和NewHope实现的高速实现相比，速度有所提高。此外，它还提供了一个通用的框架来比较那些具有相同优化水平的算法。我们的结果表明，NewHope-Compact是更快的算法，其次是Kyber，最后是NewHope，它似乎受到大模数和小维数误差分布的影响。",
                    "title_zh": "{R，M} LWE方案的皮质-M4优化"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i3.358-401",
                    "title": "Understanding Screaming Channels: From a Detailed Analysis to Improved Attacks",
                    "authors": "Giovanni Camurati, Aurélien Francillon, François-Xavier Standaert",
                    "abstract": "Recently, some wireless devices have been found vulnerable to a novel class of side-channel attacks, called Screaming Channels. These leaks might appear if the sensitive leaks from the processor are unintentionally broadcast by a radio transmitter placed on the same chip. Previous work focuses on identifying the root causes, and on mounting an attack at a distance considerably larger than the one achievable with conventional electromagnetic side channels, which was demonstrated in the low-noise environment of an anechoic chamber. However, a detailed understanding of the leak, attacks that take full advantage of the novel vector, and security evaluations in more practical scenarios are still missing. In this paper, we conduct a thorough experimental analysis of the peculiar properties of Screaming Channels. For example, we learn about the coexistence of intended and unintended data, the role of distance and other parameters on the strength of the leak, the distortion of the leakmodel, and the portability of the profiles. With such insights, we build better attacks. We profile a device connected via cable with 10000·500 traces. Then, 5 months later, we attack a different instance at 15m in an office environment. We recover the AES-128 key with 5000·1000 traces and key enumeration up to 223. Leveraging spatial diversity, we mount some attacks in the presence of obstacles. As a first example of application to a real system, we show a proof-of-concept attack against the authentication method of Google Eddystone beacons. On the one side, this work lowers the bar for more realistic attacks, highlighting the importance of the novel attack vector. On the other side, it provides a broader security evaluation of the leaks, helping the defender and radio designers to evaluate risk, and the need of countermeasures.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8594/8161"
                    },
                    "abstract_zh": "最近，一些无线设备被发现容易受到一种新的边信道攻击，称为尖叫信道。如果处理器的敏感泄漏被放置在同一芯片上的无线电发射器无意广播，这些泄漏就可能出现。以前的工作集中于确定根本原因，并在比传统电磁侧信道可实现的距离大得多的距离上发起攻击，这在消声室的低噪声环境中得到证实。然而，仍然缺乏对泄漏、充分利用新载体的攻击以及更实际场景中的安全评估的详细理解。在本文中，我们对尖叫通道的特殊性质进行了全面的实验分析。例如，我们了解预期数据和非预期数据的共存、距离和其他参数对泄漏强度的作用、泄漏模型的失真以及剖面的可移植性。有了这样的见解，我们就能构建更好的攻击。我们用10000 500条迹线来描述通过电缆连接的设备。然后，5个月后，我们在15m的办公室环境中攻击了另一个实例。我们用5000×1000个轨迹和高达223的密钥枚举来恢复AES-128密钥。利用空间多样性，我们在有障碍物的情况下发动一些攻击。作为实际系统应用的第一个例子，我们展示了针对Google Eddystone beacons认证方法的概念验证攻击。一方面，这项工作降低了更现实的攻击的门槛，突出了新的攻击载体的重要性。另一方面，它提供了对泄漏的更广泛的安全评估，帮助防御者和无线电设计者评估风险以及对策的需要。",
                    "title_zh": "理解尖叫通道:从详细分析到改进攻击"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i3.402-427",
                    "title": "Fixslicing: A New GIFT Representation Fast Constant-Time Implementations of GIFT and GIFT-COFB on ARM Cortex-M",
                    "authors": "Alexandre Adomnicai, Zakaria Najm, Thomas Peyrin",
                    "abstract": "",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "",
                    "title_zh": "Fixslicing:一种新的GIFT表示法GIFT和GIFT-COFB在ARM Cortex-M上的快速常数时间实现"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i3.428-453",
                    "title": "From A to Z: Projective coordinates leakage in the wild",
                    "authors": "Alejandro Cabrera Aldaya, Cesar Pereida García, Billy Bob Brumley",
                    "abstract": "At EUROCRYPT 2004, Naccache et al. showed that the projective coordinates representation of the resulting point of an elliptic curve scalar multiplication potentially allows to recover some bits of the scalar. However, this attack has received little attention by the scientific community, and the status of deployed mitigations to prevent it in widely adopted cryptography libraries is unknown. In this paper, we aim to fill this gap, by analyzing several cryptography libraries in this context. To demonstrate the applicability of the attack, we use a side-channel attack to exploit this vulnerability within libgcrypt in the context of ECDSA. To the best of our knowledge, this is the first practical attack instance. It targets the insecure binary extended Euclidean algorithm implementation using a microarchitectural side-channel attack that allows recovering the projective representation of the output point of scalar multiplication during ECDSA signature generation. We captured 100k traces to estimate the number of traces an attacker would need to compromise the libgcrypt ECDSA implementation, resulting in less than 2k for commonly used elliptic curve secp256r1, demonstrating the attack feasibility. During exploitation, we found two additional vulnerabilities. However, we remark the purpose of this paper is not merely exploiting a library but about providing an analysis on the projective coordinates vulnerability status in widely deployed open-source libraries, filling a gap between its original description in the academic literature and the adoption of countermeasures to thwart it in real-world applications.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8596/8163"
                    },
                    "abstract_zh": "在EUROCRYPT 2004上，Naccache等人证明了椭圆曲线标量乘法的结果点的投影坐标表示潜在地允许恢复标量的一些位。然而，这种攻击很少受到科学界的关注，并且在广泛采用的加密库中防止这种攻击的部署缓解措施的状态是未知的。在本文中，我们旨在填补这一空白，通过分析这方面的几个密码库。为了演示攻击的适用性，我们使用一个侧信道攻击来利用ECDSA上下文中libgcrypt内的这个漏洞。据我们所知，这是第一个实际的攻击实例。它针对使用微体系结构侧信道攻击的不安全二进制扩展欧几里德算法实现，该攻击允许在ECDSA签名生成期间恢复标量乘法的输出点的投影表示。我们捕获了100k条跟踪，以估计攻击者破坏libgcrypt ECDSA实现所需的跟踪数量，结果是常用的椭圆曲线secp256r1的跟踪数量不到2k，证明了攻击的可行性。在攻击过程中，我们发现了另外两个漏洞。然而，我们注意到本文的目的不仅仅是利用一个库，而是对广泛部署的开源库中的投影坐标漏洞状态进行分析，填补学术文献中的原始描述和在现实世界应用中采取对策阻止它之间的空白。",
                    "title_zh": "从A到Z:射影坐标在野外泄漏"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i3.454-482",
                    "title": "Defeating State-of-the-Art White-Box Countermeasures with Advanced Gray-Box Attacks",
                    "authors": "Louis Goubin, Matthieu Rivain, Junwei Wang",
                    "abstract": "The goal of white-box cryptography is to protect secret keys embedded in a cryptographic software deployed in an untrusted environment. In this article, we revisit state-of-the-art countermeasures employed in white-box cryptography, and we discuss possible ways to combine them. Then we analyze the different gray-box attack paths and study their performances in terms of required traces and computation time. Afterward, we propose a new paradigm for the gray-box attack against white-box cryptography, which exploits the data-dependency of the target implementation. We demonstrate that our approach provides substantial complexity improvements over the existing attacks. Finally, we showcase this new technique by breaking the three winning AES-128 white-box implementations from WhibOx 2019 white-box cryptography competition.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8597/8164"
                    },
                    "abstract_zh": "白盒加密的目标是保护在不可信环境中部署的加密软件中嵌入的密钥。在本文中，我们将重新审视白盒加密中采用的最新对策，并讨论将它们结合起来的可能方式。然后我们分析了不同的灰盒攻击路径，并研究了它们在所需轨迹和计算时间方面的性能。之后，我们提出了一个新的针对白盒密码的灰盒攻击模型，它利用了目标实现的数据依赖性。我们证明了我们的方法在现有攻击的基础上提供了实质性的复杂性改进。最后，我们通过破解WhibOx 2019白盒密码竞赛的三个获奖AES-128白盒实现来展示这项新技术。",
                    "title_zh": "用高级灰盒攻击击败最先进的白盒对抗手段"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i3.483-507",
                    "title": "High-Speed Masking for Polynomial Comparison in Lattice-based KEMs",
                    "authors": "Florian Bache, Clara Paglialonga, Tobias Oder, Tobias Schneider, Tim Güneysu",
                    "abstract": "With the NIST post-quantum standardization competition entering the second round, the interest in practical implementation results of the remaining NIST candidates is steadily growing. Especially implementations on embedded devices are often not protected against side-channel attacks, such as differential power analysis. In this regard, the application of countermeasures against side-channel attacks to candidates of the NIST standardization process is still an understudied topic. Our work aims to contribute to the NIST competition by enabling a more realistic judgment of the overhead cost introduced by side-channel countermeasures that are applied to lattice-based KEMs that achieve CCA-security based on the Fujisaki-Okamoto transform. We present a novel higher-order masking scheme that enables an efficient comparison of polynomials as previous techniques based on arithmetic-to-Boolean conversions renders this (generally inexpensive) component extremely expensive in the masked case. Our approach has linear complexity in the number of shares compared to quadratic complexity of previous contributions and it applies to lattice based schemes with prime modulus. It comes with a proof in the probing model and an efficient implementation on an ARM Cortex-M4F microcontroller which was defined as a preferred evaluation platform for embedded implementations by NIST. Our algorithm can be executed in only 1.5-2.2 milliseconds on the target platform (depending on the masking order) and is therefore well suited even for lightweight applications. While in previous work, practical side-channel experiments were conducted using only 5,000 - 100,000 power traces, we confirm the absence of first-order leakage in this work by collecting 1 million power traces and applying the t-test methodology.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8598/8165"
                    },
                    "abstract_zh": "随着NIST后量子标准化竞赛进入第二轮，其余NIST候选人对实际实施结果的兴趣正在稳步增长。尤其是在嵌入式设备上的实现通常无法抵御侧信道攻击，例如差分功耗分析。在这方面，对NIST标准化进程的候选国家适用防止旁道攻击的对策仍然是一个研究不足的课题。我们的工作旨在通过对侧信道对抗措施引入的开销成本做出更现实的判断，为NIST竞赛做出贡献，这些措施应用于基于藤崎琴音-冈本变换实现CCA安全性的基于格的kem。我们提出了一种新颖的高阶屏蔽方案，该方案使得能够有效地比较多项式，因为基于算术到布尔转换的先前技术在屏蔽的情况下使得这种(通常不昂贵的)组件极其昂贵。与先前贡献的二次复杂度相比，我们的方法在份额数量上具有线性复杂度，并且它适用于具有质数模的基于格的方案。它提供了探测模型证明和在ARM Cortex-M4F微控制器上的高效实施，该微控制器被NIST定义为嵌入式实施的首选评估平台。我们的算法在目标平台上只需要1.5-2.2毫秒就可以执行(取决于屏蔽顺序)，因此非常适合轻量级应用。在之前的工作中，实际的侧通道实验仅使用5，000 - 100，000条电源走线进行，我们通过收集100万条电源走线并应用t-test方法，确认在这项工作中不存在一阶泄漏。",
                    "title_zh": "格基KEMs中多项式比较的高速掩蔽"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i3.508-543",
                    "title": "Protecting against Statistical Ineffective Fault Attacks",
                    "authors": "Joan Daemen, Christoph Dobraunig, Maria Eichlseder, Hannes Groß, Florian Mendel, Robert Primas",
                    "abstract": "Statistical Ineffective Fault Attacks (SIFA) pose a threat for many practical implementations of symmetric primitives. Countermeasures against both power analysis and fault attacks typically do not prevent straightforward SIFA attacks, which require only very limited knowledge about the concrete implementation. Therefore, the exploration of countermeasures against SIFA that do not rely on protocols or physical protection mechanisms is of great interest. In this paper, we describe different countermeasure strategies against SIFA. First, we introduce an abstraction layer between the algorithmic specification of a cipher and its implementation in hardware or software to study and describe resistance against SIFA. We then show that by basing the masked implementation on permutations as building blocks, we can build circuits that withstand single-fault SIFA and DPA attacks. We show how this approach can be applied to 3-bit, 4-bit, and 5-bit S-boxes and the AES S-box. Additionally, we present a strategy based on fine-grained fault detection suitable for protecting any circuit against SIFA attacks. Although this approach may lead to a higher implementation cost due to the fine-grained detection needed, it can be used to protect arbitrary circuits and can be generalized to cover multi-fault SIFA. For single-fault SIFA protection, our countermeasures only have a small computational overhead compared to a simple combination of masking and duplication.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8599/8166"
                    },
                    "abstract_zh": "统计无效故障攻击(SIFA)对对称原语的许多实际实现构成了威胁。针对功耗分析和故障攻击的对策通常不能防止直接的SIFA攻击，这种攻击只需要非常有限的关于具体实现的知识。因此，探索不依赖于协议或实物保护机制的针对SIFA的对策是很有意义的。在本文中，我们描述了针对SIFA的不同对策。首先，我们在密码的算法规范和它的硬件或软件实现之间引入一个抽象层来研究和描述对SIFA的抵抗性。然后，我们展示了通过将置换作为构建模块的掩码实现，我们可以构建能够承受单故障SIFA和DPA攻击的电路。我们展示了这种方法如何应用于3位、4位和5位S盒以及AES S盒。此外，我们提出了一种基于细粒度故障检测的策略，适用于保护任何电路免受SIFA攻击。尽管这种方法由于所需的细粒度检测可能导致较高的实现成本，但它可以用于保护任意电路，并且可以推广到覆盖多故障SIFA。对于单故障SIFA保护，与屏蔽和复制的简单组合相比，我们的对策只有很小的计算开销。",
                    "title_zh": "防范统计无效故障攻击"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i4.1-23",
                    "title": "A Hybrid-CPU-FPGA-based Solution to the Recovery of Sha256crypt-hashed Passwords",
                    "authors": "Zhendong Zhang, Peng Liu",
                    "abstract": "This paper presents an accelerator design for the password recovery of sha256crypt based on hybrid CPU-FPGA devices. By applying the brute-force attack computation model proposed in this paper, we decompose the sha256crypt function into two types of operations, namely the data dispatching and the block transforming. The data dispatching operation generates message blocks and the block transforming operation transforms message blocks into digests. These two operations are efficiently accelerated by the customized data dispatch unit and the pipelined block transform unit, respectively. Difficulties of adopting the pipeline technique are addressed also with the following techniques. The group scheduling is used to solve the data dependency that stalls the pipeline. The look-ahead execution eliminates the uncertainty of the execution path. The data path pruning and spatial-temporal multiplexing reduce the resource overhead of non-computing units.The proposed accelerator design is implemented and evaluated on the Xilinx Zynq-7000 XC7Z030-3 SoC. Our experimental results show that the proposed accelerator can improve energy efficiency by 2.54x over the state-of-the-art password recovery tool Hashcat running on an NVIDIA GTX1080Ti GPU. Compared with the pure FPGA-based implementation in John-the-Ripper, the proposed accelerator improves energy efficiency by 1.64x and improves resource efficiency by 1.69x.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8675/8234"
                    },
                    "abstract_zh": "提出了一种基于混合CPU-FPGA器件的密码恢复加速器设计方案。应用本文提出的暴力攻击计算模型，我们将sha256crypt函数分解为两种类型的操作，即数据分发和块变换。数据分派操作生成消息块，而块转换操作将消息块转换成摘要。这两个操作分别由定制数据分派单元和流水线块变换单元有效地加速。采用流水线技术的困难也用下面的技术来解决。组调度用于解决使流水线停滞的数据依赖性。前瞻执行消除了执行路径的不确定性。数据路径修剪和时空复用减少了非计算单元的资源开销。提出的加速器设计在Xilinx Zynq-7000 XC7Z030-3 SoC上实现和评估。我们的实验结果表明，与运行在NVIDIA GTX1080Ti GPU上的最先进的密码恢复工具Hashcat相比，该加速器可以将能效提高2.54倍。与John-the-Ripper中的纯FPGA实现相比，该加速器的能效提高了1.64倍，资源效率提高了1.69倍。",
                    "title_zh": "一种基于混合CPU-FPGA的sha 256加密哈希密码恢复方案"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i4.24-48",
                    "title": "On the spectral features of robust probing security",
                    "authors": "Maria Chiara Molteni, Vittorio Zaccaria",
                    "abstract": "In this work we provide a spectral formalization of non-interference in the presence of glitches. Our goal is to present new theoretical and practical tools to reason about robust-d-probing security. We show that the current understanding of extended probes lends itself to probes that participate, during gadget composition, to the creation of additional extended probes. In turn, this enables a natural extension of non-interference definitions into robust ones to build a new reasoning framework that can formally explain some semi-formal results already appeared in the past and be used to synthesize new robust-d-SNI gadgets.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8676/8235"
                    },
                    "abstract_zh": "在这项工作中，我们提供了一个频谱形式的干扰不存在的毛刺。我们的目标是提出新的理论和实践工具来推理鲁棒d探测安全性。我们表明，当前对扩展探针的理解有助于探针在小工具组合期间参与创建额外的扩展探针。反过来，这使得非干扰定义能够自然扩展到鲁棒定义，以建立新的推理框架，该框架可以正式解释过去已经出现的一些半正式结果，并用于合成新的鲁棒d-SNI小工具。",
                    "title_zh": "鲁棒探测安全性的谱特征"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i4.49-85",
                    "title": "Plaintext: A Missing Feature for Enhancing the Power of Deep Learning in Side-Channel Analysis? Breaking multiple layers of side-channel countermeasures",
                    "authors": "Anh-Tuan Hoang, Neil Hanley, Máire O'Neill",
                    "abstract": "Deep learning (DL) has proven to be very effective for image recognition tasks, with a large body of research on various model architectures for object classification. Straight-forward application of DL to side-channel analysis (SCA) has already shown promising success, with experimentation on open-source variable key datasets showing that secret keys can be revealed with 100s traces even in the presence of countermeasures. This paper aims to further improve the application of DL for SCA, by enhancing the power of DL when targeting the secret key of cryptographic algorithms when protected with SCA countermeasures. We propose a new model, CNN-based model with Plaintext feature extension (CNNP) together with multiple convolutional filter kernel sizes and structures with deeper and narrower neural networks, which has empirically proven its effectiveness by outperforming reference profiling attack methods such as template attacks (TAs), convolutional neural networks (CNNs) and multilayer perceptron (MLP) models. Our model generates state-of-the art results when attacking the ASCAD variable-key database, which has a restricted number of training traces per key, recovering the key within 40 attack traces in comparison with order of 100s traces required by straightforward machine learning (ML) application. During the profiling stage an attacker needs no additional knowledge on the implementation, such as the masking scheme or random mask values, only the ability to record the power consumption or electromagnetic field traces, plaintext/ciphertext and the key. Additionally, no heuristic pre-processing is required in order to break the high-order masking countermeasures of the target implementation.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8677/8236"
                    },
                    "abstract_zh": "深度学习(DL)已被证明对图像识别任务非常有效，对对象分类的各种模型架构进行了大量研究。直接将DL应用于旁道分析(SCA)已经取得了令人鼓舞的成功，在开源可变密钥数据集上进行的实验表明，即使在存在对策的情况下，也可以通过100次跟踪来揭示密钥。本文旨在进一步改进DL在SCA中的应用，方法是在用SCA对策保护加密算法的密钥时，增强DL的能力。我们提出了一种新的模型，基于CNN的模型，具有明文特征扩展(CNNP)以及多个卷积滤波器核大小和具有更深更窄的神经网络的结构，该模型通过超越参考配置攻击方法(如模板攻击(TAs)、卷积神经网络(CNN)和多层感知器(MLP)模型)在经验上证明了其有效性。当攻击ASCAD可变密钥数据库时，我们的模型生成最先进的结果，该数据库每个密钥具有有限数量的训练跟踪，与直接机器学习(ML)应用所需的100个跟踪相比，在40个攻击跟踪内恢复密钥。在剖析阶段，攻击者不需要关于实现的额外知识，例如屏蔽方案或随机屏蔽值，只需要记录功耗或电磁场轨迹、明文/密文和密钥的能力。此外，不需要启发式预处理来打破目标实现的高阶屏蔽对策。",
                    "title_zh": "明文:增强侧信道分析中深度学习能力的缺失特征？打破多层旁道对策"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i4.86-128",
                    "title": "Rejection Sampling Schemes for Extracting Uniform Distribution from Biased PUFs",
                    "authors": "Rei Ueno, Kohei Kazumori, Naofumi Homma",
                    "abstract": "This paper presents an efficient fuzzy extractor (FE) construction for secure cryptographic key generation from physically unclonable functions (PUFs). The proposed FE, named acceptance-or-rejection (AR)-based FE, utilizes a new debiasing scheme to extract a uniform distribution from a biased PUF response. The proposed debiasing scheme employs the principle of rejection sampling, and can extract a longer debiased bit string compared to those of conventional debiasing schemes. In addition, the proposed AR-based FE is extended to ternary PUF responses (i.e., ternary encoding of a PUF response). These responses can be derived according to cell-wise reliability of the PUF and are promising for extraction of stable and high-entropy responses from common PUFs. The performance of the AR-based Fes is evaluated through an experimental simulation of PUF-based key generation and compared with conventional FEs. We confirm that the proposed AR-based FE can achieve the highest efficiency in terms of PUF and nonvolatile memory (NVM) sizes for various PUF conditions among the conventional counterparts. More precisely, the AR-based FE can realize a 128-bit key generation with up-to 55% smaller PUF size or up-to 72% smaller NVM size than other conventional FEs. In addition, the ternary AR-based FE is up to 55% more efficient than the binary version, and can also achieve up-to 63% higher efficiency than conventional counterparts. Furthermore, we show that the AR-based FE can be applied to PUFs with local biases (e.g., biases depending on cell location in SRAM PUFs), unlike all the conventional schemes, for which only global (or identical) biases are assumed.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8678/8237"
                    },
                    "abstract_zh": "提出了一种有效的模糊提取器(FE)结构，用于从物理上不可克隆的函数(puf)生成安全密钥。提出的FE，命名为基于接受或拒绝(AR)的FE，利用一种新的去偏置方案从有偏PUF响应中提取均匀分布。所提出的去偏置方案采用拒绝采样的原理，并且与传统去偏置方案相比，可以提取更长的去偏置比特串。此外，所提出的基于AR的FE被扩展到三元PUF响应(即，PUF响应的三元编码)。这些响应可以根据PUF的细胞可靠性导出，并且有希望从普通puf中提取稳定和高熵的响应。通过基于PUF的密钥生成的实验模拟，评估了基于AR的FEs的性能，并与传统的Fes进行了比较。我们证实，在传统的同类产品中，对于各种PUF条件，所提出的基于AR的FE可以在PUF和非易失性存储器(NVM)尺寸方面实现最高的效率。更准确地说，基于AR的FE可以实现128位密钥生成，与其他传统FE相比，PUF尺寸小55 %, NVM尺寸小72%。此外，三元AR基FE的效率比二元版本高55%,也比传统版本高63%。此外，我们表明，基于AR的FE可以应用于具有局部偏置(例如，偏置取决于SRAM PUFs中的单元位置)的puf，而不像所有常规方案，对于所有常规方案，仅假设全局(或相同)偏置。",
                    "title_zh": "从有偏puf中提取均匀分布的拒绝采样方案"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i4.129-153",
                    "title": "Second-Order Masked Lookup Table Compression Scheme",
                    "authors": "Annapurna Valiveti, Srinivas Vivek",
                    "abstract": "Masking by lookup table randomisation is a well-known technique used to achieve side-channel attack resistance for software implementations, particularly, against DPA attacks. The randomised table technique for first- and second-order security requires about m•2n bits of RAM to store an (n,m)-bit masked S-box lookup table. Table compression helps in reducing the amount of memory required, and this is useful for highly resource-constrained IoT devices. Recently, Vadnala (CT-RSA 2017) proposed a randomised table compression scheme for first- and second-order security in the probing leakage model. This scheme reduces the RAM memory required by about a factor of 2l, where l is a compression parameter. Vivek (Indocrypt 2017) demonstrated an attack against the second-order scheme of Vadnala. Hence achieving table compression at second and higher orders is an open problem.In this work, we propose a second-order secure randomised table compression scheme which works for any (n,m)-bit S-box. Our proposal is a variant of Vadnala’s scheme that is not only secure but also significantly improves the time-memory trade-off. Specifically, we improve the online execution time by a factor of 2n−l. Our proposed scheme is proved 2-SNI secure in the probing leakage model. We have implemented our method for AES-128 on a 32-bit ARM Cortex processor. We are able to reduce the memory required to store a randomised S-box table for second-order AES-128 implementation to 59 bytes.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8679/8238"
                    },
                    "abstract_zh": "通过查找表随机化进行掩蔽是一种众所周知的技术，用于实现软件实现的抗侧信道攻击，特别是抗DPA攻击。用于一阶和二阶安全性的随机化表技术需要大约m 2n位RAM来存储(n，m)位屏蔽S盒查找表。表压缩有助于减少所需的内存量，这对于资源高度受限的物联网设备非常有用。最近，Vadnala (CT-RSA 2017)提出了一种随机表压缩方案，用于探测泄漏模型中的一阶和二阶安全性。该方案将所需的RAM存储器减少了大约2l倍，其中l是压缩参数。Vivek (Indocrypt 2017)演示了对Vadnala二阶方案的攻击。因此，在二阶和更高阶实现表压缩是一个公开的问题。在这项工作中，我们提出了一个二阶安全的随机表压缩方案，适用于任何(n，m)位的S盒。我们的方案是Vadnala方案的一个变体，它不仅是安全的，而且显著地改善了时间-存储器的折衷。具体来说，我们将在线执行时间提高了2n l倍。我们提出的方案在探测泄漏模型中被证明是2-SNI安全的。我们已经在32位ARM Cortex处理器上实现了针对AES-128的方法。我们能够将存储二阶AES-128实现的随机S盒表所需的内存减少到59个字节。",
                    "title_zh": "二阶屏蔽查找表压缩方案"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i4.154-188",
                    "title": "Improving the Performance of the Picnic Signature Scheme",
                    "authors": "Daniel Kales, Greg Zaverucha",
                    "abstract": "Picnic is a digital signature algorithm designed to provide security against attacks by quantum computers. The design uses only symmetric-key primitives, and is an efficient instantiation of the MPC-in-the-head paradigm. In this work, we explore the Picnic design in great detail. We investigate and benchmark different parameter choices and show that there exist better parameter choices than those in the current specification. We also present improvements to the MPC protocol that shorten signatures and reduce signing time. The proposed MPC changes tailor the protocol to the circuit of interest in Picnic, but may also be of independent interest. Taken together, these changes give a new instantiation of Picnic that signs messages 7.9 to 13.9 times faster, and verifies signatures 4.5 to 5.5 times faster than the existing “Picnic2” design, while having nearly the same signature sizes.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8680/8239"
                    },
                    "abstract_zh": "野餐是一种数字签名算法，旨在防止量子计算机的攻击。该设计仅使用对称密钥原语，是MPC-in-the-head范例的有效实例。在这部作品中，我们详细探讨了野餐的设计。我们对不同的参数选择进行了调查和基准测试，并表明存在比当前规范中更好的参数选择。我们还对MPC协议进行了改进，缩短了签名时间。所提出的MPC改变使协议适合于野餐中感兴趣的电路，但也可能是独立感兴趣的。综上所述，这些变化给出了一个新的野餐实例，与现有的“野餐2”设计相比，其签署消息的速度快7.9到13.9倍，验证签名的速度快4.5到5.5倍，而签名大小几乎相同。",
                    "title_zh": "改进野餐签名方案的性能"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i4.189-208",
                    "title": "Faster Montgomery and double-add ladders for short Weierstrass curves",
                    "authors": "Mike Hamburg",
                    "abstract": "The Montgomery ladder and Joye ladder are well-known algorithms for elliptic curve scalar multiplication with a regular structure. The Montgomery ladder is best known for its implementation on Montgomery curves, which requires 5M+4S+1m+8A per scalar bit, and 6 field registers. Here (M, S,m,A) represent respectively field Multiplications, Squarings, multiplications by a curve constant, and Additions or subtractions. This ladder is also complete, meaning that it works on all input points and all scalars. Many protocols do not use Montgomery curves, but instead use prime-order curves in short Weierstrass form. These have historically been much slower, with ladders costing at least 14 multiplications or squarings per bit: 8M + 6S + 27A for the Montgomery ladder and 8M+ 6S + 30A for the Joye ladder. In 2017, Kim et al. improved the Montgomery ladder to 8M+ 4S + 12A + 1H per bit using 9 registers, where the H represents a halving. Hamburg simplified Kim et al.’s formulas to 8M+ 4S + 8A + 1H per bit using 6 registers. Here we present improved formulas which compute the Montgomery ladder on short Weierstrass curves using 8M+ 3S + 7A per bit, and requiring 6 registers. We also give formulas for the Joye ladder that use 9M+3S+7A per bit, requiring 5 registers. One of our new formulas supports very efficient 4-way vectorization. We also discuss curve invariants, exceptional points, side-channel protection and how to set up and finish these ladder operations. Finally, we show a novel technique to make these ladders complete when the curve order is not divisible by 2 or 3, at a modest increase in cost. A sample implementation of these techniques is given in the supplementary material, also posted at https://github.com/bitwiseshiftleft/ladder_formulas",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8681/8240"
                    },
                    "abstract_zh": "蒙哥马利阶梯和Joye阶梯是用于具有规则结构的椭圆曲线标量乘法的众所周知的算法。蒙哥马利阶梯以其在蒙哥马利曲线上的实现而闻名，该实现要求每个标量位5M+4S+1m+8A，以及6个场寄存器。这里(M，S，M，A)分别表示场乘法、平方、乘以曲线常数以及加法或减法。这个阶梯也是完整的，这意味着它可以在所有输入点和所有标量上工作。许多协议不使用蒙哥马利曲线，而是使用短Weierstrass形式的素数阶曲线。这些在历史上要慢得多，每比特至少需要14次乘法或平方运算:蒙哥马利阶梯为8M + 6S + 27A，乔伊阶梯为8M+ 6S + 30A。2017年，Kim等人使用9个寄存器将Montgomery ladder改进为每位8M+ 4S + 12A + 1H，其中H代表减半。汉堡使用6个寄存器将金等人的公式简化为每比特8M+ 4S + 8A + 1H。这里，我们提出了改进的公式，该公式使用每比特8M+ 3S + 7A来计算短Weierstrass曲线上的蒙哥马利阶梯，并且需要6个寄存器。我们还给出了每比特使用9M+3S+7A、需要5个寄存器的Joye梯形公式。我们的一个新公式支持非常高效的四向矢量化。我们还讨论了曲线不变量、例外点、旁道保护以及如何建立和完成这些梯形运算。最后，我们展示了一种新颖的技术，当曲线顺序不能被2或3整除时，以适度的成本增加来完成这些阶梯。同样张贴在https://github.com/bitwiseshiftleft/ladder_formulas网站上的补充材料中给出了这些技术的一个示例",
                    "title_zh": "更快的Montgomery和双加梯适用于短Weierstrass曲线"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i4.209-238",
                    "title": "Modeling Soft Analytical Side-Channel Attacks from a Coding Theory Viewpoint",
                    "authors": "Qian Guo, Vincent Grosso, François-Xavier Standaert, Olivier Bronchain",
                    "abstract": "One important open question in side-channel analysis is to find out whether all the leakage samples in an implementation can be exploited by an adversary, as suggested by masking security proofs. For attacks exploiting a divide-and-conquer strategy, the answer is negative: only the leakages corresponding to the first/last rounds of a block cipher can be exploited. Soft Analytical Side-Channel Attacks (SASCA) have been introduced as a powerful solution to mitigate this limitation. They represent the target implementation and its leakages as a code (similar to a Low Density Parity Check code) that is decoded thanks to belief propagation. Previous works have shown the low data complexities that SASCA can reach in practice. In this paper, we revisit these attacks by modeling them with a variation of the Random Probing Model used in masking security proofs, that we denote as the Local Random Probing Model (LRPM). Our study establishes interesting connections between this model and the erasure channel used in coding theory, leading to the following benefits. First, the LRPM allows bounding the security of concrete implementations against SASCA in a fast and intuitive manner. We use it in order to confirm that the leakage of any operation in a block cipher can be exploited, although the leakages of external operations dominate in known-plaintext/ciphertext attack scenarios. Second, we show that the LRPM is a tool of choice for the (nearly worst-case) analysis of masked implementations in the noisy leakage model, taking advantage of all the operations performed, and leading to new tradeoffs between their amount of randomness and physical noise level. Third, we show that it can considerably speed up the evaluation of other countermeasures such as shuffling.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8682/8241"
                    },
                    "abstract_zh": "侧信道分析中的一个重要的公开问题是，找出实现中的所有泄漏样本是否都可以被对手利用，正如掩蔽安全证据所暗示的那样。对于利用分治策略的攻击，答案是否定的:只有与分组密码的第一/最后一轮相对应的泄漏可以被利用。软分析侧信道攻击(SASCA)作为一种强大的解决方案被引入，以减轻这种限制。它们将目标实现及其泄漏表示为代码(类似于低密度奇偶校验码),由于信任传播而被解码。先前的工作已经显示了SASCA在实践中可以达到的低数据复杂度。在本文中，我们通过用一种在屏蔽安全证据中使用的随机探测模型(我们称之为本地随机探测模型(LRPM))的变体对这些攻击进行建模，来重新审视这些攻击。我们的研究在该模型和编码理论中使用的擦除信道之间建立了有趣的联系，从而带来以下好处。首先，LRPM允许以快速和直观的方式限制SASCA具体实现的安全性。我们使用它来确认分组密码中任何操作的泄漏都可以被利用，尽管外部操作的泄漏在已知明文/密文攻击场景中占主导地位。第二，我们表明，LRPM是噪声泄漏模型中屏蔽实现(几乎是最坏情况)分析的首选工具，利用了所执行的所有操作，并在随机性和物理噪声水平之间产生了新的折衷。第三，我们表明它可以大大加快评估其他对策，如洗牌。",
                    "title_zh": "从编码理论角度对软分析性旁道攻击建模"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i4.239-280",
                    "title": "RISQ-V: Tightly Coupled RISC-V Accelerators for Post-Quantum Cryptography",
                    "authors": "Tim Fritzmann, Georg Sigl, Johanna Sepúlveda",
                    "abstract": "Empowering electronic devices to support Post-Quantum Cryptography (PQC) is a challenging task. PQC introduces new mathematical elements and operations which are usually not easy to implement on standard processors. Especially for low cost and resource constraint devices, hardware acceleration is usually required. In addition, as the standardization process of PQC is still ongoing, a focus on maintaining flexibility is mandatory. To cope with such requirements, hardware/software co-design techniques have been recently used for developing complex and highly customized PQC solutions. However, while most of the previous works have developed loosely coupled PQC accelerators, the design of tightly coupled accelerators and Instruction Set Architecture (ISA) extensions for PQC have been barely explored. To this end, we present RISQ-V, an enhanced RISC-V architecture that integrates a set of powerful tightly coupled accelerators to speed up lattice-based PQC. RISQ-V efficiently reuses processor resources and reduces the amount of memory accesses. This significantly increases the performance while keeping the silicon area overhead low. We present three contributions. First, we propose a set of powerful hardware accelerators deeply integrated into the RISC-V pipeline. Second, we extended the RISC-V ISA with 29 new instructions to efficiently perform operations for lattice-based cryptography. Third, we implemented our RISQ-V in ASIC technology and on FPGA. We evaluated the performance of NewHope, Kyber, and Saber on RISQ-V. Compared to the pure software implementation on RISC-V, our co-design implementations show a speedup factor of up to 11.4 for NewHope, 9.6 for Kyber, and 2.7 for Saber. For the ASIC implementation, the energy consumption was reduced by factors of up to 9.5 for NewHope, 7.7 for Kyber, and 2.1 for Saber. The cell count of the CPU was increased by a factor of 1.6 compared to the original RISC-V design, which can be considered as a moderate increase for the achieved performance gain.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8683/8242"
                    },
                    "abstract_zh": "让电子设备支持后量子密码术(PQC)是一项具有挑战性的任务。PQC引入了新的数学元素和运算，这些元素和运算通常不容易在标准处理器上实现。特别是对于低成本和资源受限的设备，通常需要硬件加速。此外，由于PQC的标准化过程仍在进行中，因此必须关注保持灵活性。为了应对这样的需求，硬件/软件协同设计技术最近已经被用于开发复杂的和高度定制的PQC解决方案。然而，虽然大多数先前的工作已经开发了松耦合的PQC加速器，但是紧耦合加速器的设计和PQC的指令集架构(ISA)扩展几乎没有被探索。为此，我们提出了RISQ-V，一种增强的RISC-V架构，集成了一组强大的紧耦合加速器来加速基于网格的PQC。RISQ-V有效地重新利用处理器资源，减少内存访问的数量。这显著提高了性能，同时保持了较低的芯片面积开销。我们提出三个贡献。首先，我们提出一组强大的硬件加速器，深入集成到RISC-V流水线中。第二，我们用29条新指令扩展了RISC-V ISA，以高效地执行基于格的加密操作。第三，我们在ASIC技术和FPGA上实现了我们的RISQ-V。我们评估了NewHope、Kyber和Saber在RISQ-V上的性能。与RISC-V上的纯软件实现相比，我们的协同设计实现显示，NewHope的加速因子高达11.4，Kyber高达9.6，Saber高达2.7。对于ASIC实现，NewHope的能耗降低了9.5倍，Kyber降低了7.7倍，Saber降低了2.1倍。与原始RISC-V设计相比，CPU的单元数增加了1.6倍，这可以被认为是实现性能增益的适度增加。",
                    "title_zh": "RISQ-V:用于后量子密码术的紧耦合RISC-V加速器"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i4.281-308",
                    "title": "Minerva: The curse of ECDSA nonces Systematic analysis of lattice attacks on noisy leakage of bit-length of ECDSA nonces",
                    "authors": "Jan Jancar, Vladimir Sedlacek, Petr Svenda, Marek Sýs",
                    "abstract": "",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "",
                    "title_zh": "密涅瓦:ECDSA随机数的诅咒ECDSA随机数比特长度噪声泄漏的格攻击系统分析"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i4.309-336",
                    "title": "DANA Universal Dataflow Analysis for Gate-Level Netlist Reverse Engineering",
                    "authors": "Nils Albartus, Max Hoffmann, Sebastian Temme, Leonid Azriel, Christof Paar",
                    "abstract": "Reverse engineering of integrated circuits, i.e., understanding the internals of Integrated Circuits (ICs), is required for many benign and malicious applications. Examples of the former are detection of patent infringements, hardware Trojans or Intellectual Property (IP)-theft, as well as interface recovery and defect analysis, while malicious applications include IP-theft and finding insertion points for hardware Trojans. However, regardless of the application, the reverse engineer initially starts with a large unstructured netlist, forming an incomprehensible sea of gates. This work presents DANA, a generic, technology-agnostic, and fully automated dataflow analysis methodology for flattened gate-level netlists. By analyzing the flow of data between individual Flip Flops (FFs), DANA recovers high-level registers. The key idea behind DANA is to combine independent metrics based on structural and control information with a powerful automated architecture. Notably, DANA works without any thresholds, scenario-dependent parameters, or other “magic” values that the user must choose. We evaluate DANA on nine modern hardware designs, ranging from cryptographic co-processors, over CPUs, to the OpenTitan, a stateof-the-art System-on-Chip (SoC), which is maintained by the lowRISC initiative with supporting industry partners like Google and Western Digital. Our results demonstrate almost perfect recovery of registers for all case studies, regardless whether they were synthesized as FPGA or ASIC netlists. Furthermore, we explore two applications for dataflow analysis: we show that the raw output of DANA often already allows to identify crucial components and high-level architecture features and also demonstrate its applicability for detecting simple hardware Trojans. Hence, DANA can be applied universally as the first step when investigating unknown netlists and provides major guidance for human analysts by structuring and condensing the otherwise incomprehensible sea of gates. Our implementation of DANA and all synthesized netlists are available as open source on GitHub.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "许多良性和恶意应用都需要集成电路的逆向工程，即理解集成电路(IC)的内部结构。前者的例子是检测专利侵权、硬件木马或知识产权(IP)盗窃，以及接口恢复和缺陷分析，而恶意应用包括IP盗窃和寻找硬件木马的插入点。然而，不管应用程序如何，逆向工程最初都是从一个庞大的非结构化网表开始，形成了一个难以理解的门的海洋。这项工作提出了DANA，一个通用的，技术不可知的，完全自动化的数据流分析方法，用于扁平化的门级网表。通过分析单个触发器(FFs)之间的数据流，DANA恢复高级寄存器。DANA背后的关键思想是将基于结构和控制信息的独立指标与强大的自动化架构相结合。值得注意的是，DANA没有任何阈值、依赖于场景的参数或用户必须选择的其他“神奇”值。我们评估了DANA的九种现代硬件设计，从加密协处理器、CPU到OpenTitan，后者是一种先进的片上系统(SoC ),由lowRISC initiative与Google和Western Digital等行业合作伙伴共同维护。我们的结果表明，对于所有案例研究，寄存器的恢复几乎都是完美的，无论它们是作为FPGA还是ASIC网表合成的。此外，我们探索了数据流分析的两个应用:我们表明DANA的原始输出通常已经允许识别关键组件和高级架构特征，并且还展示了它对于检测简单硬件木马的适用性。因此，当调查未知网表时，DANA可以作为第一步普遍应用，并通过构造和浓缩否则难以理解的门的海洋为人类分析师提供主要指导。我们的DANA实现和所有合成的网表在GitHub上都是开源的。",
                    "title_zh": "用于门级网表逆向工程的DANA通用数据流分析"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i4.337-364",
                    "title": "Strength in Numbers: Improving Generalization with Ensembles in Machine Learning-based Profiled Side-channel Analysis",
                    "authors": "Guilherme Perin, Lukasz Chmielewski, Stjepan Picek",
                    "abstract": "The adoption of deep neural networks for profiled side-channel attacks provides powerful options for leakage detection and key retrieval of secure products. When training a neural network for side-channel analysis, it is expected that the trained model can implement an approximation function that can detect leaking side-channel samples and, at the same time, be insensible to noisy (or non-leaking) samples. This outlines a generalization situation where the model can identify the main representations learned from the training set in a separate test set.This paper discusses how output class probabilities represent a strong metric when conducting the side-channel analysis. Further, we observe that these output probabilities are sensitive to small changes, like selecting specific test traces or weight initialization for a neural network. Next, we discuss the hyperparameter tuning, where one commonly uses only a single out of dozens of trained models, where each of those models will result in different output probabilities. We show how ensembles of machine learning models based on averaged class probabilities can improve generalization. Our results emphasize that ensembles increase a profiled side-channel attack’s performance and reduce the variance of results stemming from different hyperparameters, regardless of the selected dataset or leakage model.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8686/8245"
                    },
                    "abstract_zh": "针对侧面通道攻击采用深度神经网络为安全产品的泄漏检测和密钥检索提供了强大的选项。当训练用于旁道分析的神经网络时，期望训练的模型可以实现近似函数，该函数可以检测泄漏的旁道样本，同时对噪声(或非泄漏)样本不敏感。这概述了一种概括情况，其中模型可以识别从单独的测试集中的训练集中学习的主要表示。本文讨论了在进行边信道分析时，输出类概率如何代表一个强度量。此外，我们观察到这些输出概率对小的变化很敏感，如选择特定的测试轨迹或神经网络的权重初始化。接下来，我们讨论超参数调整，其中通常只使用几十个训练模型中的一个，其中每个模型将产生不同的输出概率。我们展示了基于平均类概率的机器学习模型的集成如何提高泛化能力。我们的结果强调，集成提高了侧写侧信道攻击的性能，并减少了来自不同超参数的结果的方差，而不管选择的数据集或泄漏模型。",
                    "title_zh": "数量优势:在基于机器学习的侧面通道分析中用集成提高泛化能力"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i4.365-388",
                    "title": "Retrofitting Leakage Resilient Authenticated Encryption to Microcontrollers",
                    "authors": "Florian Unterstein, Marc Schink, Thomas Schamberger, Lars Tebelmann, Manuel Ilg, Johann Heyszl",
                    "abstract": "The security of Internet of Things (IoT) devices relies on fundamental concepts such as cryptographically protected firmware updates. In this context attackers usually have physical access to a device and therefore side-channel attacks have to be considered. This makes the protection of required cryptographic keys and implementations challenging, especially for commercial off-the-shelf (COTS) microcontrollers that typically have no hardware countermeasures. In this work, we demonstrate how unprotected hardware AES engines of COTS microcontrollers can be efficiently protected against side-channel attacks by constructing a leakage resilient pseudo random function (LR-PRF). Using this side-channel protected building block, we implement a leakage resilient authenticated encryption with associated data (AEAD) scheme that enables secured firmware updates. We use concepts from leakage resilience to retrofit side-channel protection on unprotected hardware AES engines by means of software-only modifications. The LR-PRF construction leverages frequent key changes and low data complexity together with key dependent noise from parallel hardware to protect against side-channel attacks. Contrary to most other protection mechanisms such as time-based hiding, no additional true randomness is required. Our concept relies on parallel S-boxes in the AES hardware implementation, a feature that is fortunately present in many microcontrollers as a measure to increase performance. In a case study, we implement the protected AEAD scheme for two popular ARM Cortex-M microcontrollers with differing parallelism. We evaluate the protection capabilities in realistic IoT attack scenarios, where non-invasive EM probes or power consumption measurements are employed by the attacker. We show that the concept provides the side-channel hardening that is required for the long-term security of IoT devices.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8687/8246"
                    },
                    "abstract_zh": "物联网(IoT)设备的安全性依赖于一些基本概念，如加密保护的固件更新。在这种情况下，攻击者通常可以物理访问设备，因此必须考虑旁道攻击。这使得保护所需的加密密钥和实现具有挑战性，尤其是对于通常没有硬件对策的商用现货(COTS)微控制器。在这项工作中，我们演示了如何通过构造泄漏弹性伪随机函数(LR-PRF)来有效地保护COTS微控制器的无保护硬件AES引擎免受旁路攻击。使用这种侧信道受保护的构建模块，我们实现了泄漏弹性认证加密和关联数据(AEAD)方案，实现了安全的固件更新。我们使用泄漏弹性的概念，通过纯软件修改的方式，在无保护的硬件AES引擎上改造侧通道保护。LR-PRF结构利用频繁的密钥变化和低数据复杂度以及来自并行硬件的密钥相关噪声来防止旁道攻击。与大多数其他保护机制(如基于时间的隐藏)相反，不需要额外的真随机性。我们的概念依赖于AES硬件实现中的并行S盒，幸运的是，这是许多微控制器中存在的一种提高性能的措施。在案例研究中，我们为两个流行的ARM Cortex-M微控制器实施了受保护的AEAD方案，它们具有不同的并行性。我们评估了真实物联网攻击场景中的保护能力，其中攻击者采用了非侵入式EM探针或功耗测量。我们表明，这一概念提供了物联网设备长期安全所需的辅助渠道强化。",
                    "title_zh": "对微控制器进行泄漏弹性认证加密改造"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i4.389-415",
                    "title": "Remove Some Noise: On Pre-processing of Side-channel Measurements with Autoencoders",
                    "authors": "Lichao Wu, Stjepan Picek",
                    "abstract": "In the profiled side-channel analysis, deep learning-based techniques proved to be very successful even when attacking targets protected with countermeasures. Still, there is no guarantee that deep learning attacks will always succeed. Various countermeasures make attacks significantly more complex, and such countermeasures can be further combined to make the attacks even more challenging. An intuitive solution to improve the performance of attacks would be to reduce the effect of countermeasures.This paper investigates whether we can consider certain types of hiding countermeasures as noise and then use a deep learning technique called the denoising autoencoder to remove that noise. We conduct a detailed analysis of six different types of noise and countermeasures separately or combined and show that denoising autoencoder improves the attack performance significantly.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8688/8247"
                    },
                    "abstract_zh": "在侧面通道分析中，即使在攻击有对策保护的目标时，基于深度学习的技术也被证明是非常成功的。尽管如此，也不能保证深度学习攻击总能成功。各种对策使攻击变得更加复杂，并且可以进一步组合这些对策，使攻击变得更具挑战性。提高攻击性能的直观解决方案是降低对策的效果。本文研究了我们是否可以将某些类型的隐藏对策视为噪声，然后使用一种称为去噪自动编码器的深度学习技术来消除这种噪声。我们对六种不同类型的噪声和对策分别或组合进行了详细的分析，表明去噪自动编码器显著提高了攻击性能。",
                    "title_zh": "去除一些噪声:用自动编码器对侧信道测量进行预处理"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i4.416-442",
                    "title": "Unrolled Cryptography on Silicon A Physical Security Analysis",
                    "authors": "Thorben Moos",
                    "abstract": "",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "",
                    "title_zh": "硅上的展开密码术物理安全性分析"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2020.i4.443-466",
                    "title": "High-speed Instruction-set Coprocessor for Lattice-based Key Encapsulation Mechanism: Saber in Hardware",
                    "authors": "Sujoy Sinha Roy, Andrea Basso",
                    "abstract": "In this paper, we present an instruction set coprocessor architecture for lattice-based cryptography and implement the module lattice-based post-quantum key encapsulation mechanism (KEM) Saber as a case study. To achieve fast computation time, the architecture is fully implemented in hardware, including CCA transformations. Since polynomial multiplication plays a performance-critical role in the module and ideal lattice-based public-key cryptography, a parallel polynomial multiplier architecture is proposed that overcomes memory access bottlenecks and results in a highly parallel yet simple and easy-to-scale design. Such multipliers can compute a full multiplication in 256 cycles, but are designed to target any area/performance trade-offs. Besides optimizing polynomial multiplication, we make important design decisions and perform architectural optimizations to reduce the overall cycle counts as well as improve resource utilization. For the module dimension 3 (security comparable to AES-192), the coprocessor computes CCA key generation, encapsulation, and decapsulation in only 5,453, 6,618 and 8,034 cycles respectively, making it the fastest hardware implementation of Saber to our knowledge. On a Xilinx UltraScale+ XCZU9EG-2FFVB1156 FPGA, the entire instruction set coprocessor architecture runs at 250 MHz clock frequency and consumes 23,686 LUTs, 9,805 FFs, and 2 BRAM tiles (including 5,113 LUTs and 3,068 FFs for the Keccak core).",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8690/8249"
                    },
                    "abstract_zh": "本文提出了一种用于格基密码的指令集协处理器结构，并实现了模块格基后量子密钥封装机制(KEM) Saber。为了实现快速计算，该架构完全在硬件中实现，包括CCA变换。由于多项式乘法在模块和理想的基于格的公钥密码中起着关键的性能作用，因此提出了一种并行多项式乘法器架构，其克服了存储器访问瓶颈，并且产生了高度并行但简单且易于扩展的设计。这种乘法器可以在256个周期内计算完整的乘法运算，但旨在实现任何面积/性能平衡。除了优化多项式乘法，我们还做出重要的设计决策并执行架构优化，以减少整体周期数并提高资源利用率。对于模块dimension 3(安全性堪比AES-192)，协处理器计算CCA密钥生成、封装和解封装分别仅需5，453、6，618和8，034个周期，是我们所知的最快的Saber硬件实现。在Xilinx ultra scale+xczu 9 eg-2 ffvb 1156 FPGA上，整个指令集协处理器架构以250 MHz时钟频率运行，消耗23，686个lut、9，805个ff和2个BRAM瓦片(包括Keccak内核的5，113个lut和3，068个ff)。",
                    "title_zh": "基于格的密钥封装机制的高速指令集协处理器:硬件中的Saber"
                }
            ]
        }
    ],
    "2019": [
        {
            "dblp_url": "https://dblp.uni-trier.de/db/journals/tches/tches2019.html",
            "journals_title": "IACR Transactions on Cryptographic Hardware and Embedded Systems, Volume 2019",
            "papers": [
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i1.1-24",
                    "title": "Improving CEMA using Correlation Optimization",
                    "authors": "Pieter Robyns, Peter Quax, Wim Lamotte",
                    "abstract": "Sensitive cryptographic information, e.g. AES secret keys, can be extracted from the electromagnetic (EM) leakages unintentionally emitted by a device using techniques such as Correlation Electromagnetic Analysis (CEMA). In this paper, we introduce Correlation Optimization (CO), a novel approach that improves CEMA attacks by formulating the selection of useful EM leakage samples in a trace as a machine learning optimization problem. To this end, we propose the correlation loss function, which aims to maximize the Pearson correlation between a set of EM traces and the true AES key during training. We show that CO works with high-dimensional and noisy traces, regardless of time-domain trace alignment and without requiring prior knowledge of the power consumption characteristics of the cryptographic hardware. We evaluate our approach using the ASCAD benchmark dataset and a custom dataset of EM leakages from an Arduino Duemilanove, captured with a USRP B200 SDR. Our results indicate that the masked AES implementation used in all three ASCAD datasets can be broken with a shallow Multilayer Perceptron model, whilst requiring only 1,000 test traces on average. A similar methodology was employed to break the unprotected AES implementation from our custom dataset, using 22,000 unaligned and unfiltered test traces.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "使用相关电磁分析(CEMA)等技术，可以从设备无意发射的电磁(EM)泄漏中提取敏感的密码信息，例如AES密钥。在本文中，我们介绍了相关优化(CO)，这是一种新的方法，通过将迹线中有用的EM泄漏样本的选择公式化为机器学习优化问题来改进CEMA攻击。为此，我们提出了相关损失函数，其目的是在训练期间最大化一组EM轨迹和真实AES密钥之间的皮尔逊相关。我们证明了CO与高维和噪声迹线一起工作，而不考虑时域迹线对齐，并且不需要密码硬件的功耗特性的先验知识。我们使用ASCAD基准数据集和USRP B200 SDR捕获的Arduino Duemilanove电磁泄漏定制数据集来评估我们的方法。我们的结果表明，在所有三个ASCAD数据集中使用的屏蔽AES实现可以用浅层多层感知器模型来破解，同时平均只需要1，000个测试轨迹。使用22，000条未对齐和未过滤的测试轨迹，采用类似的方法从我们的自定义数据集中破解未受保护的AES实施。",
                    "title_zh": "利用相关优化改进CEMA"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i1.25-50",
                    "title": "M&M: Masks and Macs against Physical Attacks",
                    "authors": "Lauren De Meyer, Victor Arribas, Svetla Nikova, Ventzislav Nikov, Vincent Rijmen",
                    "abstract": "Cryptographic implementations on embedded systems need to be protected against physical attacks. Today, this means that apart from incorporating countermeasures against side-channel analysis, implementations must also withstand fault attacks and combined attacks. Recent proposals in this area have shown that there is a big tradeoff between the implementation cost and the strength of the adversary model. In this work, we introduce a new combined countermeasure M&M that combines Masking with information-theoretic MAC tags and infective computation. It works in a stronger adversary model than the existing scheme ParTI, yet is a lot less costly to implement than the provably secure MPC-based scheme CAPA. We demonstrate M&M with a SCA- and DFA-secure implementation of the AES block cipher. We evaluate the side-channel leakage of the second-order secure design with a non-specific t-test and use simulation to validate the fault resistance.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7333/6505"
                    },
                    "abstract_zh": "嵌入式系统上的加密实现需要防止物理攻击。如今，这意味着除了结合对抗侧信道分析的对策之外，实现还必须承受故障攻击和组合攻击。该领域的最新提议表明，在实现成本和对手模型的强度之间存在很大的权衡。在本文中，我们介绍了一种新的联合对抗M&M，它结合了掩蔽、信息论MAC标签和感染计算。它在一个比现有的ParTI方案更强的对手模型中工作，但是比可证明安全的基于MPC的CAPA方案的实现成本低得多。我们用AES分组密码的SCA-和DFA-安全实现来演示M&M。我们使用非特定t检验评估了二阶安全设计的侧信道泄漏，并使用仿真来验证故障抵抗性。",
                    "title_zh": "M&M:防物理攻击的口罩和苹果机"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i1.51-96",
                    "title": "Secure Physical Enclosures from Covers with Tamper-Resistance",
                    "authors": "Vincent Immler, Johannes Obermaier, Kuan Kuan Ng, Fei Xiang Ke, JinYu Lee, Yak Peng Lim, Wei Koon Oh, Keng Hoong Wee, Georg Sigl",
                    "abstract": "Ensuring physical security of multiple-chip embedded systems on a PCB is challenging, since the attacker can control the device in a hostile environment. To detect physical intruders as part of a layered approach to security, it is common to create a physical security boundary that is difficult to penetrate or remove, e.g., enclosures created from tamper-respondent envelopes or covers. Their physical integrity is usually checked by active sensing, i.e., a battery-backed circuit continuously monitors the enclosure. However, adoption is often hampered by the disadvantages of a battery and due to specialized equipment which is required to create the enclosure. In contrast, we present a batteryless tamper-resistant cover made from standard flexPCB technology, i.e., a commercially widespread, scalable, and proven technology. The cover comprises a fine mesh of electrodes and an evaluation unit underneath the cover checks their integrity by detecting short and open circuits. Additionally, it measures the capacitances between the electrodes of the mesh. Once its preliminary integrity is confirmed, a cryptographic key is derived from the capacitive measurements representing a PUF, to decrypt and authenticate sensitive data of the enclosed system. We demonstrate the feasibility of our concept, provide details on the layout, electrical properties of the cover, and explain the underlying security architecture. Practical results including statistics over a set of 115 flexPCB covers, physical attacks, and environmental testing support our design rationale. Hence, our work opens up a new direction of counteracting physical tampering without the need of batteries, while aiming at a physical security level comparable to FIPS 140-2 level 3.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7334/6506"
                    },
                    "abstract_zh": "确保PCB上多芯片嵌入式系统的物理安全是一项挑战，因为攻击者可以在敌对环境中控制设备。作为分层安全方法的一部分，为了检测物理入侵者，通常创建难以穿透或移除的物理安全边界，例如由防篡改信封或封面创建的外壳。它们的物理完整性通常通过主动感应来检查，即电池供电电路持续监控外壳。然而，由于电池的缺点以及制造外壳所需的专用设备，这种应用经常受到阻碍。相比之下，我们提出了一种由标准flexPCB技术制成的无电池防篡改外壳，即一种商业上广泛使用、可扩展且经过验证的技术。盖子包括电极的细网格，盖子下面的评估单元通过检测短路和开路来检查它们的完整性。此外，它还测量网格电极之间的电容。一旦其初步完整性被确认，从代表PUF的电容测量值中导出密钥，以解密和认证封闭系统的敏感数据。我们演示了我们的概念的可行性，提供了关于布局的细节，盖的电气属性，并解释了基本的安全架构。实际结果，包括115个flexPCB盖板的统计数据、物理攻击和环境测试，都支持我们的设计理念。因此，我们的工作开辟了一个新的方向，在不需要电池的情况下对抗物理篡改，同时旨在达到与FIPS 140-2 level 3相当的物理安全级别。",
                    "title_zh": "用防篡改的盖子保护物理机箱"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i1.97-122",
                    "title": "SMT Attack: Next Generation Attack on Obfuscated Circuits with Capabilities and Performance Beyond the SAT Attacks",
                    "authors": "Kimia Zamiri Azar, Hadi Mardani Kamali, Houman Homayoun, Avesta Sasan",
                    "abstract": "In this paper, we introduce the Satisfiability Modulo Theory (SMT) attack on obfuscated circuits. The proposed attack is the superset of Satisfiability (SAT) attack, with many additional features. It uses one or more theory solvers in addition to its internal SAT solver. For this reason, it is capable of modeling far more complex behaviors and could formulate much stronger attacks. In this paper, we illustrate that the use of theory solvers enables the SMT to carry attacks that are not possible by SAT formulated attacks. As an example of its capabilities, we use the SMT attack to break a recent obfuscation scheme that uses key values to alter delay properties (setup and hold time) of a circuit to remain SAT hard. Considering that the logic delay is not a Boolean logical property, the targeted obfuscation mechanism is not breakable by a SAT attack. However, in this paper, we illustrate that the proposed SMT attack, by deploying a simple graph theory solver, can model and break this obfuscation scheme in few minutes. We describe how the SMT attack could be used in one of four different attack modes: (1) We explain how SMT attack could be reduced to a SAT attack, (2) how the SMT attack could be carried out in Eager, and (3) Lazy approach, and finally (4) we introduce the Accelerated SMT (AccSMT) attack that offers significant speed-up to SAT attack. Additionally, we explain how AccSMT attack could be used as an approximate attack when facing SMT-Hard obfuscation schemes.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7335/6507"
                    },
                    "abstract_zh": "本文介绍了对混淆电路的可满足性模论攻击。提出的攻击是可满足性(SAT)攻击的超集，具有许多附加特征。除了内部SAT解算器之外，它还使用一个或多个理论解算器。由于这个原因，它能够模拟更复杂的行为，并能设计更强的攻击。在本文中，我们说明了理论解算器的使用使得SMT能够进行SAT公式化攻击所不能进行的攻击。作为其功能的一个例子，我们使用SMT攻击来打破最近的混淆方案，该方案使用键值来改变电路的延迟属性(建立和保持时间)以保持SAT硬。考虑到逻辑延迟不是布尔逻辑属性，目标混淆机制不会被SAT攻击破坏。然而，在本文中，我们说明了所提出的SMT攻击，通过部署一个简单的图论解算器，可以在几分钟内建模并破解该混淆方案。我们描述了SMT攻击如何在四种不同的攻击模式中的一种中使用:(1)我们解释了SMT攻击如何被简化为SAT攻击，(2)SMT攻击如何在Eager中执行，以及(3) Lazy方法，最后(4)我们介绍了加速SMT (AccSMT)攻击，它为SAT攻击提供了显著的加速。此外，我们解释了当面对SMT-Hard混淆方案时，AccSMT攻击如何被用作近似攻击。",
                    "title_zh": "SMT攻击:对混淆电路的下一代攻击，其能力和性能超过SAT攻击"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i1.123-145",
                    "title": "3-Share Threshold Implementation of AES S-box without Fresh Randomness",
                    "authors": "Takeshi Sugawara",
                    "abstract": "Threshold implementation is studied as a countermeasure against sidechannel attack. There had been no threshold implementation for the AES and Keccak S-boxes that satisfies an important property called uniformity. In the conventional implementations, intermediate values are remasked to compensate for the lack of uniformity. The remasking consumes thousands of fresh random bits and its implementation cost is a serious concern. Daemen recently proposed a 3-share uniform threshold implementation of the Keccak S-box. This is enabled by a new technique called the changing of the guards which can be applied to any invertible functions. Subsequently, Wegener et al. proposed a 4-share threshold implementation of the AES S-box based on the changing of the guards technique. However, a 3-share threshold implementation of AES S-box remains open. The difficulty stays in 2-input multiplication, used in decomposed S-box representations, which is non-invertible because of different input and output sizes. In this study, this problem is addressed by introducing a certain generalization of the changing of the guards technique. The proposed method provides a generic way to construct a uniform sharing for a target function having different input and output sizes. The key idea is to transform a target function into an invertible one by adding additional inputs and outputs. Based on the proposed technique, the first 3-share threshold implementation of AES S-box without fresh randomness is presented. Performance evaluation and simulation-based leakage assessment of the implementation are also presented.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7336/6508"
                    },
                    "abstract_zh": "研究了门限实现作为对抗侧信道攻击的对策。对于AES和Keccak S盒，还没有满足称为一致性的重要属性的阈值实现。在常规实现中，中间值被重新屏蔽以补偿一致性的缺乏。重新掩码消耗了数千个新的随机比特，并且其实现成本是一个严重的问题。代蒙最近提出了一个3股统一阈值实施的凯克S盒。这是通过一种新技术实现的，这种新技术叫做保护的改变，它可以应用于任何可逆函数。随后，Wegener等人基于guards技术的改变提出了AES S-box的4份门限实现。然而，AES S-box的3份额阈值实现仍然是开放的。困难在于分解的S盒表示中使用的2输入乘法，由于不同的输入和输出大小，它是不可逆的。在这项研究中，这个问题是通过介绍警卫技术的变化的某种概括。所提出的方法提供了一种为具有不同输入和输出大小的目标函数构造统一共享的通用方式。其核心思想是通过增加额外的输入和输出，将目标函数转化为可逆函数。基于所提出的技术，给出了第一个没有新的随机性的AES S盒的3份门限实现。还介绍了实现的性能评估和基于仿真的泄漏评估。",
                    "title_zh": "无新随机性的AES S盒的3份门限实现"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i1.146-168",
                    "title": "Return of the Hidden Number Problem. A Widespread and Novel Key Extraction Attack on ECDSA and DSA",
                    "authors": "Keegan Ryan",
                    "abstract": "Side channels have long been recognized as a threat to the security of cryptographic applications. Implementations can unintentionally leak secret information through many channels, such as microarchitectural state changes in processors, changes in power consumption, or electromagnetic radiation. As a result of these threats, many implementations have been hardened to defend against these attacks. Despite these mitigations, this work presents a novel side-channel attack against ECDSA and DSA. The attack targets a common implementation pattern that is found in many cryptographic libraries. In fact, about half of the libraries that were tested exhibited the vulnerable pattern. This pattern is exploited in a full proof of concept attack against OpenSSL, demonstrating that it is possible to extract a 256-bit ECDSA private key using a simple cache attack after observing only a few thousand signatures. The target of this attack is a previously unexplored part of (EC)DSA signature generation, which explains why mitigations are lacking and the issue is so widespread. Finally, estimates are provided for the minimum number of signatures needed to perform the attack, and countermeasures are suggested to protect against this attack.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "侧信道长期以来被认为是对加密应用安全性的威胁。实现可能会通过许多渠道无意中泄露机密信息，例如处理器中微体系结构状态的变化、功耗的变化或电磁辐射。由于这些威胁，许多实现已经被强化以抵御这些攻击。尽管有这些缓解措施，这项工作提出了一个新的边信道攻击ECDSA和DSA。攻击的目标是许多加密库中常见的实现模式。事实上，大约一半被测试的库表现出易受攻击的模式。这种模式在针对OpenSSL的完整概念验证攻击中得到了利用，证明了在仅观察几千个签名后，使用简单的缓存攻击就可以提取256位ECDSA私钥。这种攻击的目标是(EC)DSA签名生成的一个以前未开发的部分，这解释了为什么缺少缓解措施以及这个问题如此普遍。最后，提供了执行攻击所需的最少签名数的估计值，并建议了防范这种攻击的对策。",
                    "title_zh": "隐藏数字问题的回归。一种针对ECDSA和DSA的广泛而新颖的密钥提取攻击"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i1.169-208",
                    "title": "Implementing RLWE-based Schemes Using an RSA Co-Processor",
                    "authors": "Martin R. Albrecht, Christian Hanser, Andrea Höller, Thomas Pöppelmann, Fernando Virdia, Andreas Wallner",
                    "abstract": "We repurpose existing RSA/ECC co-processors for (ideal) lattice-based cryptography by exploiting the availability of fast long integer multiplication. Such co-processors are deployed in smart cards in passports and identity cards, secured microcontrollers and hardware security modules (HSM). In particular, we demonstrate an implementation of a variant of the Module-LWE-based Kyber Key Encapsulation Mechanism (KEM) that is tailored for high performance on a commercially available smart card chip (SLE 78). To benefit from the RSA/ECC co-processor we use Kronecker substitution in combination with schoolbook and Karatsuba polynomial multiplication. Moreover, we speed-up symmetric operations in our Kyber variant using the AES co-processor to implement a PRNG and a SHA-256 co-processor to realise hash functions. This allows us to execute CCA-secure Kyber768 key generation in 79.6 ms, encapsulation in 102.4 ms and decapsulation in 132.7 ms.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7338/6510"
                    },
                    "abstract_zh": "通过利用快速长整数乘法的可用性，我们将现有的RSA/ECC协处理器重新用于(理想的)基于格的密码术。这种协处理器被部署在护照和身份证中的智能卡、安全微控制器和硬件安全模块中(HSM)。特别是，我们展示了一种基于模块LWE的Kyber密钥封装机制(KEM)的变体的实现，该机制针对商用智能卡芯片(SLE 78)的高性能而定制。为了从RSA/ECC协处理器中获益，我们将Kronecker替换与教科书和Karatsuba多项式乘法结合使用。此外，我们在我们的Kyber变体中加速对称运算，使用AES协处理器实现PRNG和阿沙-256协处理器实现哈希函数。这允许我们在79.6毫秒内执行CCA-secure Kyber768密钥生成，在102.4毫秒内执行封装，在132.7毫秒内执行解封装。",
                    "title_zh": "使用RSA协处理器实现基于RLWE的方案"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i1.209-237",
                    "title": "The Curse of Class Imbalance and Conflicting Metrics with Machine Learning for Side-channel Evaluations",
                    "authors": "Stjepan Picek, Annelie Heuser, Alan Jovic, Shivam Bhasin, Francesco Regazzoni",
                    "abstract": "We concentrate on machine learning techniques used for profiled sidechannel analysis in the presence of imbalanced data. Such scenarios are realistic and often occurring, for instance in the Hamming weight or Hamming distance leakage models. In order to deal with the imbalanced data, we use various balancing techniques and we show that most of them help in mounting successful attacks when the data is highly imbalanced. Especially, the results with the SMOTE technique are encouraging, since we observe some scenarios where it reduces the number of necessary measurements more than 8 times. Next, we provide extensive results on comparison of machine learning and side-channel metrics, where we show that machine learning metrics (and especially accuracy as the most often used one) can be extremely deceptive. This finding opens a need to revisit the previous works and their results in order to properly assess the performance of machine learning in side-channel analysis.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7339/6511"
                    },
                    "abstract_zh": "我们专注于在存在不平衡数据的情况下用于侧面通道分析的机器学习技术。这种情况是现实的，并且经常发生，例如在汉明重量或汉明距离泄漏模型中。为了处理不平衡的数据，我们使用了各种平衡技术，我们表明，当数据高度不平衡时，大多数平衡技术有助于发起成功的攻击。特别是，SMOTE技术的结果令人鼓舞，因为我们观察到一些场景，其中必要的测量次数减少了8倍以上。接下来，我们提供了关于机器学习和侧信道度量的比较的广泛结果，其中我们表明机器学习度量(尤其是最常用的准确性)可能非常具有欺骗性。这一发现使得有必要重新审视以前的工作及其结果，以便正确评估机器学习在旁道分析中的性能。",
                    "title_zh": "边信道评估的机器学习的类不平衡和冲突度量的诅咒"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i1.238-258",
                    "title": "Error Amplification in Code-based Cryptography",
                    "authors": "Alexander Nilsson, Thomas Johansson, Paul Stankovski",
                    "abstract": "Code-based cryptography is one of the main techniques enabling cryptographic primitives in a post-quantum scenario. In particular, the MDPC scheme is a basic scheme from which many other schemes have been derived. These schemes rely on iterative decoding in the decryption process and thus have a certain small probability p of having a decryption (decoding) error.In this paper we show a very fundamental and important property of code-based encryption schemes. Given one initial error pattern that fails to decode, the time needed to generate another message that fails to decode is strictly much less than 1/p. We show this by developing a method for fast generation of undecodable error patterns (error pattern chaining), which additionally proves that a measure of closeness in ciphertext space can be exploited through its strong linkage to the difficulty of decoding these messages. Furthermore, if side-channel information is also available (time to decode), then the initial error pattern no longer needs to be given since one can be easily generated in this case.These observations are fundamentally important because they show that a, say, 128- bit encryption scheme is not inherently safe from reaction attacks even if it employs a decoder with a failure rate of 2−128. In fact, unless explicit protective measures are taken, having a failure rate at all – of any magnitude – can pose a security problem because of the error amplification effect of our method.A key-recovery reaction attack was recently shown on the MDPC scheme as well as similar schemes, taking advantage of decoding errors in order to recover the secret key. It was also shown that knowing the number of iterations in the iterative decoding step, which could be received in a timing attack, would also enable and enhance such an attack. In this paper we apply our error pattern chaining method to show how to improve the performance of such reaction attacks in the CPA case. We show that after identifying a single decoding error (or a decoding step taking more time than expected in a timing attack), we can adaptively create new error patterns that have a much higher decoding error probability than for a random error. This leads to a significant improvement of the attack based on decoding errors in the CPA case and it also gives the strongest known attack on MDPC-like schemes, both with and without using side-channel information.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7340/6512"
                    },
                    "abstract_zh": "基于代码的密码术是在后量子场景中实现密码原语的主要技术之一。特别是，MDPC方案是一个基本方案，许多其他方案都是从这个方案衍生出来的。这些方案依赖于解密过程中的迭代解码，因此具有一定的小概率p的解密(解码)错误。在本文中，我们展示了基于代码的加密方案的一个非常基本和重要的性质。给定一个未能解码的初始错误模式，生成另一个未能解码的消息所需的时间严格来说远小于1/p。我们通过开发一种快速生成不可解码错误模式(错误模式链接)的方法来证明这一点，该方法还证明了密文空间中的紧密性度量可以通过其与解码这些消息的难度的强关联来利用。此外，如果侧信道信息也是可用的(解码时间)，则不再需要给出初始错误模式，因为在这种情况下可以容易地生成一个。这些观察结果非常重要，因为它们表明，比方说128位加密方案，即使采用失败率为2128的解码器，也不一定能够抵御反作用攻击。事实上，除非采取明确的保护措施，否则由于我们方法的误差放大效应，任何数量级的故障率都会造成安全问题。最近在MDPC方案以及类似的方案中出现了密钥恢复反应攻击，利用解码错误来恢复密钥。还表明，知道在定时攻击中可能接收到的迭代解码步骤中的迭代次数，也将允许和增强这种攻击。在本文中，我们应用我们的错误模式链接方法来展示如何在CPA情况下改进这种反应攻击的性能。我们表明，在识别单个解码错误(或在定时攻击中解码步骤花费的时间比预期的多)之后，我们可以自适应地创建新的错误模式，其具有比随机错误高得多的解码错误概率。这导致在CPA情况下基于解码错误的攻击的显著改进，并且它也给出了在使用和不使用边信道信息的情况下对类MDPC方案的已知最强攻击。",
                    "title_zh": "基于代码的密码术中的误差放大"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i1.259-282",
                    "title": "Practical Evaluation of Protected Residue Number System Scalar Multiplication",
                    "authors": "Louiza Papachristodoulou, Apostolos P. Fournaris, Kostas Papagiannopoulos, Lejla Batina",
                    "abstract": "The Residue Number System (RNS) arithmetic is gaining grounds in public key cryptography, because it offers fast, efficient and secure implementations over large prime fields or rings of integers. In this paper, we propose a generic, thorough and analytic evaluation approach for protected scalar multiplication implementations with RNS and traditional Side Channel Attack (SCA) countermeasures in an effort to assess the SCA resistance of RNS. This paper constitutes the first robust evaluation of RNS software for Elliptic Curve Cryptography against electromagnetic (EM) side-channel attacks. Four different countermeasures, namely scalar and point randomization, random base permutations and random moduli operation sequence, are implemented and evaluated using the Test Vector Leakage Assessment (TVLA) and template attacks. More specifically, variations of RNS-based Montgomery Powering Ladder scalar multiplication algorithms are evaluated on an ARM Cortex A8 processor using an EM probe for acquisition of the traces. We show experimentally and theoretically that new bounds should be put forward when TVLA evaluations on public key algorithms are performed. On the security of RNS, our data and location dependent template attacks show that even protected implementations are vulnerable to these attacks. A combination of RNS-based countermeasures is the best way to protect against side-channel leakage.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7341/6513"
                    },
                    "abstract_zh": "剩余数系统(RNS)算法在公钥密码学中逐渐占据优势，因为它在大的素数域或整数环上提供了快速、有效和安全的实现。在本文中，我们提出了一种通用的、全面的和分析性的评估方法，用于使用RNS和传统旁路攻击(SCA)对策的受保护标量乘法实现，以评估RNS的SCA抵抗能力。本文首次对用于椭圆曲线加密的RNS软件进行了抗电磁(EM)边信道攻击的鲁棒性评估。使用测试向量泄漏评估(TVLA)和模板攻击实现并评估了四种不同的对策，即标量和点随机化、随机基排列和随机模运算序列。更具体地说，基于RNS的Montgomery Powering梯形标量乘法算法的变体在ARM Cortex A8处理器上进行评估，使用EM探头采集轨迹。我们从实验和理论上证明了在对公钥算法进行TVLA评估时，应该提出新的界限。关于RNS的安全性，我们的数据和位置相关模板攻击表明，即使受保护的实现也容易受到这些攻击。基于RNS的对策组合是防止侧通道泄漏的最佳方式。",
                    "title_zh": "保护剩余数系标量乘法的实用评估"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i2.1-48",
                    "title": "AuCPace: Efficient verifier-based PAKE protocol tailored for the IIoT",
                    "authors": "Björn Haase, Benoît Labrique",
                    "abstract": "Increasingly connectivity becomes integrated in products and devices that previously operated in a stand-alone setting. This observation holds for many consumer applications in the so-called \"Internet of Things\" (IoT) as well as for corresponding industry applications (IIoT), such as industrial process sensors. Often the only practicable means for authentication of human users is a password. The security of password-based authentication schemes frequently forms the weakest point of the security infrastructure. In this paper we first explain why a tailored protocol designed for the IIoT use case is considered necessary. The differences between IIoT and the conventional Internet use-cases result in largely modified threats and require special procedures for allowing both, convenient and secure use in the highly constrained industrial setting. Specifically the use of a verifier-based password-authenticated key-exchange (V-PAKE) protocol as a hedge against public-key-infrastructure (PKI) failures is considered important. Availability concerns for the case of failures of (part of) the communication infrastructure makes local storage of access credentials mandatory. The larger threat of physical attacks makes it important to use memory-hard password hashing. This paper presents a corresponding tailored protocol, AuCPace, together with a security proof within the Universal Composability (UC) framework considering fully adaptive adversaries. We also introduce a new security notion of partially augmented PAKE that provides specific performance advantages and makes them suitable for a larger set of IIoT applications. We also present an actual instantiation of our protocol, AuCPace25519, and present performance results on ARM Cortex-M0 and Cortex-M4 microcontrollers. Our implementation realizes new speed-records for PAKE and X25519 Diffie-Hellman for the ARM Cortex M4 architecture.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7384/6556"
                    },
                    "abstract_zh": "以前在独立环境下运行的产品和设备越来越多地集成了连接性。这一观察适用于所谓的“物联网”(IoT)中的许多消费应用以及相应的行业应用(IIoT)，如工业过程传感器。通常，对人类用户进行认证的唯一可行手段是密码。基于口令的认证方案的安全性经常形成安全基础设施的最弱点。在本文中，我们首先解释为什么为IIoT用例设计的定制协议被认为是必要的。IIoT和传统互联网使用案例之间的差异导致威胁发生了很大程度的改变，并需要特殊的程序来允许在高度受限的工业环境中既方便又安全地使用。具体来说，使用基于验证者的口令认证密钥交换(V-PAKE)协议作为防范公钥基础设施(PKI)失败的手段被认为是重要的。对(部分)通信基础设施故障情况下的可用性关注使得访问凭证的本地存储成为强制性的。更大的物理攻击威胁使得使用硬记忆密码散列变得很重要。本文提出了一个相应的定制协议AuCPace，以及在考虑完全自适应对手的通用可组合性(UC)框架内的安全性证明。我们还引入了部分增强PAKE的新安全概念，它提供了特定的性能优势，使它们适用于更大的IIoT应用。我们还展示了我们的协议AuCPace25519的实际实例，以及在ARM Cortex-M0和Cortex-M4微控制器上的性能结果。我们的实现为PAKE和X25519 Diffie-Hellman的ARM Cortex M4架构实现了新的速度记录。",
                    "title_zh": "AuCPace:适用于IIoT的高效的基于验证者的PAKE协议"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i2.49-79",
                    "title": "Best Information is Most Successful Mutual Information and Success Rate in Side-Channel Analysis",
                    "authors": "Eloi de Chérisey, Sylvain Guilley, Olivier Rioul, Pablo Piantanida",
                    "abstract": "Using information-theoretic tools, this paper establishes a mathematical link between the probability of success of a side-channel attack and the minimum number of queries to reach a given success rate, valid for any possible distinguishing rule and with the best possible knowledge on the attacker’s side. This link is a lower bound on the number of queries highly depends on Shannon’s mutual information between the traces and the secret key. This leads us to derive upper bounds on the mutual information that are as tight as possible and can be easily calculated. It turns out that, in the case of an additive white Gaussian noise, the bound on the probability of success of any attack is directly related to the signal to noise ratio. This leads to very easy computations and predictions of the success rate in any leakage model.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "使用信息论工具，本文在旁道攻击的成功概率和达到给定成功率的最小查询数之间建立了数学联系，这对于任何可能的区分规则都是有效的，并且具有攻击者方面的最佳可能知识。该链接是查询次数的下限，高度依赖于踪迹和密钥之间的Shannon互信息。这使我们能够推导出尽可能紧密且易于计算的互信息上限。事实证明，在加性高斯白噪声的情况下，任何攻击成功概率的界限与信噪比直接相关。这使得计算和预测任何泄漏模型的成功率变得非常容易。",
                    "title_zh": "最佳信息是边信道分析中最成功的互信息和成功率"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i2.80-106",
                    "title": "Secure Data Retrieval on the Cloud: Homomorphic Encryption meets Coresets",
                    "authors": "Adi Akavia, Dan Feldman, Hayim Shaul",
                    "abstract": "Secure report is the problem of a client that retrieves all records matching specified attributes from a database table at the server (e.g. cloud), as in SQL SELECT queries, but where the query and the database are encrypted. Here, only the client has the secret key, but still the server is expected to compute and return the encrypted result. Secure report is theoretically possible with Fully Homomorphic Encryption (FHE). However, the current state-of-the-art solutions are realized by a polynomial of degree that is at least linear in the number m of records, which is too slow in practice even for very small databases. We present the first solution that is realized by a polynomial that attains degree independent of the number of records m, as well as the first implementation of an FHE solution to Secure report. This is by suggesting a novel paradigm that forges a link between cryptography and modern data summarization techniques known as coresets (core-sets), and sketches in particular. The key idea is to compute only a coreset of the desired report. Since the coreset is small, the client can quickly decode the desired report that the server computes after decrypting the coreset. We implemented our main reporting system in an open source library. This is the first implemented system that can answer such database queries when processing only FHE encrypted data and queries. As our analysis promises, the experimental results show that we can run Secure report queries on billions records in minutes on an Amazon EC2 server, compared to less than a hundred-thousands in previous FHE based solutions.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "安全报告是客户端从服务器(例如云)的数据库表中检索所有匹配指定属性的记录的问题，就像在SQL SELECT查询中一样，但是查询和数据库是加密的。在这里，只有客户端拥有密钥，但是服务器仍然需要计算并返回加密的结果。利用全同态加密(FHE)，安全报告在理论上是可能的。然而，当前最先进的解决方案是通过至少在m个记录中是线性的次数多项式来实现的，即使对于非常小的数据库，这在实践中也太慢了。我们提出了第一种解决方案，它是由一个多项式实现的，该多项式的次数与记录数m无关，我们还提出了第一种安全报告的FHE解决方案。这是通过提出一种新的范式，在密码学和现代数据汇总技术(称为核心集，特别是草图)之间建立一种联系。关键思想是只计算所需报告的核心集。由于核心集很小，客户端可以在解密核心集后快速解码服务器计算的所需报告。我们在一个开源库中实现了我们的主要报告系统。这是第一个实现的系统，当只处理FHE加密的数据和查询时，可以回答这样的数据库查询。正如我们的分析所承诺的，实验结果表明，我们可以在Amazon EC2服务器上在几分钟内对数十亿条记录运行安全的报告查询，而以前基于FHE的解决方案不到十万条。",
                    "title_zh": "云上的安全数据检索:同态加密符合核心集"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i2.107-131",
                    "title": "Non-Profiled Deep Learning-based Side-Channel attacks with Sensitivity Analysis",
                    "authors": "Benjamin Timon",
                    "abstract": "Deep Learning has recently been introduced as a new alternative to perform Side-Channel analysis [MPP16]. Until now, studies have been focused on applying Deep Learning techniques to perform Profiled Side-Channel attacks where an attacker has a full control of a profiling device and is able to collect a large amount of traces for different key values in order to characterize the device leakage prior to the attack. In this paper we introduce a new method to apply Deep Learning techniques in a Non-Profiled context, where an attacker can only collect a limited number of side-channel traces for a fixed unknown key value from a closed device. We show that by combining key guesses with observations of Deep Learning metrics, it is possible to recover information about the secret key. The main interest of this method is that it is possible to use the power of Deep Learning and Neural Networks in a Non-Profiled scenario. We show that it is possible to exploit the translation-invariance property of Convolutional Neural Networks [CDP17] against de-synchronized traces also during Non-Profiled side-channel attacks. In this case, we show that this method can outperform classic Non-Profiled attacks such as Correlation Power Analysis. We also highlight that it is possible to break masked implementations in black-box, without leakages combination pre-preprocessing and with no assumptions nor knowledge about the masking implementation. To carry the attack, we introduce metrics based on Sensitivity Analysis that can reveal both the secret key value as well as points of interest, such as leakages and masks locations in the traces. The results of our experiments demonstrate the interests of this new method and show that this attack can be performed in practice.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7387/6559"
                    },
                    "abstract_zh": "深度学习最近被作为一种新的替代方法引入，用于执行侧通道分析[MPP16]。到目前为止，研究一直集中在应用深度学习技术来执行剖析的侧信道攻击，其中攻击者完全控制剖析设备，并且能够收集不同键值的大量跟踪，以便在攻击之前表征设备泄漏。在本文中，我们介绍了一种在非概要分析上下文中应用深度学习技术的新方法，在非概要分析上下文中，攻击者只能从封闭设备中收集有限数量的固定未知键值的侧信道痕迹。我们表明，通过将密钥猜测与深度学习度量的观察相结合，有可能恢复关于秘密密钥的信息。这种方法的主要兴趣在于，它可以在非概要分析的场景中使用深度学习和神经网络的能力。我们证明了在非轮廓侧信道攻击期间，也可以利用卷积神经网络[CDP17]的平移不变性来对抗去同步轨迹。在这种情况下，我们表明，这种方法可以优于经典的非剖析攻击，如相关功率分析。我们还强调，有可能打破黑盒中的屏蔽实现，而不会泄漏组合预处理，也没有任何假设或关于屏蔽实现的知识。为了进行攻击，我们引入了基于敏感度分析的度量，该度量可以揭示密钥值以及感兴趣的点，例如痕迹中的泄漏和屏蔽位置。我们的实验结果证明了这种新方法的重要性，并表明这种攻击在实践中是可行的。",
                    "title_zh": "基于非概要深度学习的旁路攻击及其敏感性分析"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i2.132-161",
                    "title": "Deep Learning to Evaluate Secure RSA Implementations",
                    "authors": "Mathieu Carbone, Vincent Conin, Marie-Angela Cornelie, François Dassance, Guillaume Dufresne, Cécile Dumas, Emmanuel Prouff, Alexandre Venelli",
                    "abstract": "This paper presents the results of several successful profiled side-channel attacks against a secure implementation of the RSA algorithm. The implementation was running on a ARM Core SC 100 completed with a certified EAL4+ arithmetic co-processor. The analyses have been conducted by three experts’ teams, each working on a specific attack path and exploiting information extracted either from the electromagnetic emanation or from the power consumption. A particular attention is paid to the description of all the steps that are usually followed during a security evaluation by a laboratory, including the acquisitions and the observations preprocessing which are practical issues usually put aside in the literature. Remarkably, the profiling portability issue is also taken into account and different device samples are involved for the profiling and testing phases. Among other aspects, this paper shows the high potential of deep learning attacks against secure implementations of RSA and raises the need for dedicated countermeasures.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7388/6560"
                    },
                    "abstract_zh": "本文介绍了针对RSA算法的安全实现的几个成功的侧面通道攻击的结果。该实现在ARM核SC 100上运行，并配有经认证的EAL4+算术协处理器。分析由三个专家小组进行，每个小组研究一个特定的攻击路径，并利用从电磁辐射或功耗中提取的信息。特别关注实验室在安全评估期间通常遵循的所有步骤的描述，包括采集和观察预处理，这些是通常在文献中被搁置的实际问题。值得注意的是，分析可移植性问题也被考虑在内，并且在分析和测试阶段涉及不同的设备样本。在其他方面，本文显示了针对RSA安全实现的深度学习攻击的高潜力，并提出了对专用对策的需求。",
                    "title_zh": "用于评估安全rsa实施的深度学习"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i2.162-198",
                    "title": "Towards Globally Optimized Masking: From Low Randomness to Low Noise Rate or Probe Isolating Multiplications with Reduced Randomness and Security against Horizontal Attacks",
                    "authors": "Gaëtan Cassiers, François-Xavier Standaert",
                    "abstract": "We improve the state-of-the-art masking schemes in two important directions. First, we propose a new masked multiplication algorithm that satisfies a recently introduced notion called Probe-Isolating Non-Interference (PINI). It captures a sufficient requirement for designing masked implementations in a trivial way, by combining PINI multiplications and linear operations performed share by share. Our improved algorithm has the best reported randomness complexity for large security orders (while the previous PINI multiplication was best for small orders). Second, we analyze the security of most existing multiplication algorithms in the literature against so-called horizontal attacks, which aim to reduce the noise of the actual leakages measured by an adversary, by combining the information of multiple target intermediate values. For this purpose, we leave the (abstract) probing model and consider a specialization of the (more realistic) noisy leakage / random probing models. Our (still partially heuristic but quantitative) analysis allows confirming the improved security of an algorithm by Battistello et al. from CHES 2016 in this setting. We then use it to propose new improved algorithms, leading to better tradeoffs between randomness complexity and noise rate, and suggesting the possibility to design efficient masked multiplication algorithms with constant noise rate in F2.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "我们在两个重要的方向上改进了最先进的掩蔽方案。首先，我们提出了一种新的掩蔽乘法算法，它满足最近引入的称为探针隔离无干扰(PINI)的概念。它通过组合PINI乘法和逐份执行的线性运算，以简单的方式满足了设计屏蔽实现的充分要求。我们改进的算法对于大的安全阶数具有最好的随机复杂度(而之前的PINI乘法对于小阶数是最好的)。其次，我们分析了文献中大多数现有乘法算法对所谓的水平攻击的安全性，水平攻击旨在通过组合多个目标中间值的信息来减少由对手测量的实际泄漏的噪声。为此，我们离开(抽象)探测模型，考虑(更现实的)噪声泄漏/随机探测模型的专门化。我们的(仍然是部分启发式的，但定量的)分析允许在这种情况下确认Battistello等人在CHES 2016中提出的算法的改进的安全性。然后，我们使用它来提出新的改进算法，导致随机性复杂性和噪声率之间的更好的折衷，并提出了在F2中设计具有恒定噪声率的高效掩蔽乘法算法的可能性。",
                    "title_zh": "走向全局优化屏蔽:从低随机性到低噪声率或探针隔离乘法，具有降低的随机性和对水平攻击的安全性"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i2.199-224",
                    "title": "Shaping the Glitch: Optimizing Voltage Fault Injection Attacks",
                    "authors": "Claudio Bozzato, Riccardo Focardi, Francesco Palmarini",
                    "abstract": "Voltage fault injection is a powerful active side channel attack that modifies the execution-flow of a device by creating disturbances on the power supply line. The attack typically aims at skipping security checks or generating side-channels that gradually leak sensitive data, including the firmware code. In this paper we propose a new voltage fault injection technique that generates fully arbitrary voltage glitch waveforms using off-the-shelf and low cost equipment. To show the effectiveness of our setup, we present new, unpublished firmware extraction attacks on six microcontrollers from three major manufacturers: STMicroelectronics, Texas Instruments and Renesas Electronics that, in 2016 declared a market of $1.5 billion, $800 million and $2.5 billion on units sold, respectively. Among the presented attacks, the most challenging ones exploit multiple vulnerabilities and inject over one million glitches, heavily leveraging on the performance and repeatability of the new proposed technique. We perform a thorough evaluation of arbitrary glitch waveforms by comparing the attack performance against two other major V-FI techniques in the literature. Along a responsible disclosure policy, all the vulnerabilities have been timely reported to the manufacturers.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7390/6562"
                    },
                    "abstract_zh": "电压故障注入是一种强大的主动侧通道攻击，它通过在电源线路上产生干扰来修改设备的执行流程。这种攻击通常旨在跳过安全检查或生成逐渐泄漏敏感数据(包括固件代码)的旁路。在本文中，我们提出了一种新的电压故障注入技术，利用现成的低成本设备产生完全任意的电压毛刺波形。为了展示我们设置的有效性，我们展示了对三家主要制造商的六个微控制器的新的、未发布的固件提取攻击:意法半导体、德州仪器和瑞萨电子，它们在2016年宣布的市场销售额分别为15亿美元、8亿美元和25亿美元。在提出的攻击中，最具挑战性的攻击利用多个漏洞，并注入超过一百万个故障，严重依赖于新提出的技术的性能和可重复性。我们通过将攻击性能与文献中的其他两种主要V-FI技术进行比较，对任意毛刺波形进行了全面评估。按照负责任的披露政策，所有漏洞都已及时报告给制造商。",
                    "title_zh": "塑造毛刺:优化电压故障注入攻击"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i2.225-255",
                    "title": "Analysis and Improvement of Differential Computation Attacks against Internally-Encoded White-Box Implementations",
                    "authors": "Matthieu Rivain, Junwei Wang",
                    "abstract": "White-box cryptography is the last security barrier for a cryptographic software implementation deployed in an untrusted environment. The principle of internal encodings is a commonly used white-box technique to protect block cipher implementations. It consists in representing an implementation as a network of look-up tables which are then encoded using randomly generated bijections (the internal encodings). When this approach is implemented based on nibble (i.e. 4-bit wide) encodings, the protected implementation has been shown to be vulnerable to differential computation analysis (DCA). The latter is essentially an adaptation of differential power analysis techniques to computation traces consisting of runtime information, e.g., memory accesses, of the target software. In order to thwart DCA, it has then been suggested to use wider encodings, and in particular byte encodings, at least to protect the outer rounds of the block cipher which are the prime targets of DCA.In this work, we provide an in-depth analysis of when and why DCA works. We pinpoint the properties of the target variables and the encodings that make the attack (in)feasible. In particular, we show that DCA can break encodings wider than 4-bit, such as byte encodings. Additionally, we propose new DCA-like attacks inspired from side-channel analysis techniques. Specifically, we describe a collision attack particularly effective against the internal encoding countermeasure. We also investigate mutual information analysis (MIA) which naturally applies in this context. Compared to the original DCA, these attacks are also passive and they require very limited knowledge of the attacked implementation, but they achieve significant improvements in terms of trace complexity. All the analyses of our work are experimentally backed up with various attack simulation results. We also verified the practicability of our analyses and attack techniques against a publicly available white-box AES implementation protected with byte encodings –which DCA has failed to break before– and against a “masked” white-box AES implementation –which intends to resist DCA.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7391/6563"
                    },
                    "abstract_zh": "白盒加密是部署在不可信环境中的加密软件实现的最后一道安全屏障。内部编码的原理是保护分组密码实现的常用白盒技术。它包括将实现表示为查找表的网络，然后使用随机生成的双射(内部编码)对其进行编码。当这种方法基于半字节(即4位宽)编码实现时，受保护的实现已被证明易受差分计算分析(DCA)的攻击。后者本质上是差分功率分析技术对由目标软件的运行时间信息(例如存储器访问)组成的计算轨迹的适应。为了阻挠DCA，于是建议使用更宽的编码，特别是字节编码，至少保护分组密码的外圈，这是DCA的主要目标。在本文中，我们深入分析了DCA的工作时间和原因。我们精确定位目标变量的属性和使攻击可行的编码。特别是，我们展示了DCA可以中断比4位更宽的编码，比如字节编码。此外，我们提出了新的类似DCA的攻击灵感来自侧信道分析技术。具体来说，我们描述了一种对内部编码对策特别有效的冲突攻击。我们还研究了在这种情况下自然适用的互信息分析(MIA)。与最初的DCA相比，这些攻击也是被动的，并且它们需要非常有限的关于被攻击的实现的知识，但是它们在跟踪复杂性方面实现了显著的改进。我们工作的所有分析都得到了各种攻击模拟结果的实验支持。我们还针对受字节编码保护的公开白盒AES实现(DCA之前未能破解)和旨在抵抗DCA的“屏蔽”白盒AES实现，验证了我们的分析和攻击技术的实用性。",
                    "title_zh": "针对内部编码白盒实现的差分计算攻击的分析与改进"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i2.256-292",
                    "title": "Glitch-Resistant Masking Revisited or Why Proofs in the Robust Probing Model are Needed",
                    "authors": "Thorben Moos, Amir Moradi, Tobias Schneider, François-Xavier Standaert",
                    "abstract": "Implementing the masking countermeasure in hardware is a delicate task. Various solutions have been proposed for this purpose over the last years: we focus on Threshold Implementations (TIs), Domain-Oriented Masking (DOM), the Unified Masking Approach (UMA) and Generic Low Latency Masking (GLM). The latter generally come with innovative ideas to cope with physical defaults such as glitches. Yet, and in contrast to the situation in software-oriented masking, these schemes have not been formally proven at arbitrary security orders and their composability properties were left unclear. So far, only a 2-cycle implementation of the seminal masking scheme by Ishai, Sahai and Wagner has been shown secure and composable in the robust probing model – a variation of the probing model aimed to capture physical defaults such as glitches – for any number of shares.In this paper, we argue that this lack of proofs for TIs, DOM, UMA and GLM makes the interpretation of their security guarantees difficult as the number of shares increases. For this purpose, we first put forward that the higher-order variants of all these schemes are affected by (local or composability) security flaws in the (robust) probing model, due to insufficient refreshing. We then show that composability and robustness against glitches cannot be analyzed independently. We finally detail how these abstract flaws translate into concrete (experimental) attacks, and discuss the additional constraints robust probing security implies on the need of registers. Despite not systematically leading to improved complexities at low security orders, e.g., with respect to the required number of measurements for a successful attack, we argue that these weaknesses provide a case for the need of security proofs in the robust probing model (or a similar abstraction) at higher security orders.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "在硬件中实现屏蔽对策是一项微妙的任务。在过去的几年中，为此目的提出了各种解决方案:我们关注阈值实现(TIs)、面向域的屏蔽(DOM)、统一屏蔽方法(UMA)和通用低延迟屏蔽(GLM)。后者通常会提出创新的想法来应对诸如故障等物理故障。然而，与面向软件的屏蔽的情况相反，这些方案还没有在任意的安全次序下被正式证明，并且它们的可组合性属性还不清楚。到目前为止，只有Ishai、Sahai和Wagner的开创性屏蔽方案的2周期实现在鲁棒探测模型中被证明是安全的和可组合的——探测模型的一种变体，旨在捕捉任何数量的股份的物理违约，如故障。在本文中，我们认为，TIs、DOM、UMA和GLM缺乏证据，使得随着股票数量的增加，对其安全保证的解释变得困难。为此，我们首先提出，由于刷新不足，所有这些方案的高阶变体都受到(鲁棒)探测模型中的(局部或可组合性)安全缺陷的影响。然后，我们证明了针对故障的可组合性和健壮性不能被独立分析。最后，我们详细说明了这些抽象缺陷如何转化为具体的(实验性的)攻击，并讨论了健壮探测安全性对寄存器需求的额外约束。尽管在低安全等级下没有系统地导致改进的复杂性，例如，关于成功攻击所需的测量数量，我们认为这些弱点提供了在更高安全等级下健壮探测模型(或类似抽象)中需要安全证明的情况。",
                    "title_zh": "重新审视抗毛刺掩蔽，或者为什么需要鲁棒探测模型中的证据"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i2.293-317",
                    "title": "Reducing a Masked Implementation's Effective Security Order with Setup Manipulations And an Explanation Based on Externally-Amplified Couplings",
                    "authors": "Itamar Levi, Davide Bellizia, François-Xavier Standaert",
                    "abstract": "Couplings are a type of physical default that can violate the independence assumption needed for the secure implementation of the masking countermeasure. Two recent works by De Cnudde et al. put forward qualitatively that couplings can cause information leakages of lower order than theoretically expected. However, the (quantitative) amplitude of these lower-order leakages (e.g., measured as the amplitude of a detection metric such as Welch’s T statistic) was usually lower than the one of the (theoretically expected) dth order leakages. So the actual security level of these implementations remained unaffected. In addition, in order to make the couplings visible, the authors sometimes needed to amplify them internally (e.g., by tweaking the placement and routing or iterating linear operations on the shares). In this paper, we first show that the amplitude of low-order leakages in masked implementations can be amplified externally, by tweaking side-channel measurement setups in a way that is under control of a power analysis adversary. Our experiments put forward that the “effective security order” of both hardware (FPGA) and software (ARM-32) implementations can be reduced, leading to concrete reductions of their security level. For this purpose, we move from the detection-based analyzes of previous works to attack-based evaluations, allowing to confirm the exploitability of the lower-order leakages that we amplify. We also provide a tentative explanation for these effects based on couplings, and describe a model that can be used to predict them in function of the measurement setup’s external resistor and implementation’s supply voltage. We posit that the effective security orders observed are mainly due to “externally-amplified couplings” that can be systematically exploited by actual adversaries.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "耦合是一种物理默认，它可能违反安全实现屏蔽对策所需的独立性假设。De Cnudde等人最近的两项工作定性地提出，耦合会导致比理论预期更低等级的信息泄漏。然而，这些较低阶泄漏的(定量)幅度(例如，测量为检测度量的幅度，如Welch的T统计)通常低于(理论上预期的)dth阶泄漏的幅度。所以这些实现的实际安全级别没有受到影响。此外，为了使耦合可见，作者有时需要在内部放大它们(例如，通过调整位置和路由或迭代对份额的线性操作)。在本文中，我们首先表明，通过在功耗分析对手的控制下调整侧通道测量设置，可以从外部放大屏蔽实施中的低阶泄漏幅度。我们的实验提出，硬件(FPGA)和软件(ARM-32)实现的“有效安全顺序”都可以降低，从而导致其安全级别的具体降低。为此，我们从之前基于检测的分析转向基于攻击的评估，从而确认我们放大的低阶泄漏的可利用性。我们还基于耦合对这些效应进行了初步解释，并描述了一个模型，该模型可用于预测测量设置的外部电阻和实施的电源电压对这些效应的影响。我们假设，观察到的有效安全秩序主要是由于“外部放大耦合”，这种耦合可以被实际的对手系统地利用。",
                    "title_zh": "通过设置操作和基于外部放大耦合的解释来降低屏蔽实现的有效安全顺序"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i2.318-345",
                    "title": "Multi-Tuple Leakage Detection and the Dependent Signal Issue",
                    "authors": "Olivier Bronchain, Tobias Schneider, François-Xavier Standaert",
                    "abstract": "Leakage detection is a common tool to quickly assess the security of a cryptographic implementation against side-channel attacks. The Test Vector Leakage Assessment (TVLA) methodology using Welch’s t-test, proposed by Cryptography Research, is currently the most popular example of such tools, thanks to its simplicity and good detection speed compared to attack-based evaluations. However, as any statistical test, it is based on certain assumptions about the processed samples and its detection performances strongly depend on parameters like the measurement’s Signal-to-Noise Ratio (SNR), their degree of dependency, and their density, i.e., the ratio between the amount of informative and non-informative points in the traces. In this paper, we argue that the correct interpretation of leakage detection results requires knowledge of these parameters which are a priori unknown to the evaluator, and, therefore, poses a non-trivial challenge to evaluators (especially if restricted to only one test). For this purpose, we first explore the concept of multi-tuple detection, which is able to exploit differences between multiple informative points of a trace more effectively than tests relying on the minimum p-value of concurrent univariate tests. To this end, we map the common Hotelling’s T2-test to the leakage detection setting and, further, propose a specialized instantiation of it which trades computational overheads for a dependency assumption. Our experiments show that there is not one test that is the optimal choice for every leakage scenario. Second, we highlight the importance of the assumption that the samples at each point in time are independent, which is frequently considered in leakage detection, e.g., with Welch’s t-test. Using simulated and practical experiments, we show that (i) this assumption is often violated in practice, and (ii) deviations from it can affect the detection performances, making the correct interpretation of the results more difficult. Finally, we consolidate our findings by providing guidelines on how to use a combination of established and newly-proposed leakage detection tools to infer the measurements parameters. This enables a better interpretation of the tests’ results than the current state-of-the-art (yet still relying on heuristics for the most challenging evaluation scenarios).",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7394/6566"
                    },
                    "abstract_zh": "泄漏检测是一种常见的工具，用于快速评估加密实现对抗侧信道攻击的安全性。由Cryptography Research提出的使用Welch的t-test的测试向量泄漏评估(TVLA)方法是目前最流行的这种工具的例子，这是因为与基于攻击的评估相比，它简单且具有良好的检测速度。然而，与任何统计测试一样，它基于对已处理样本的某些假设，并且其检测性能强烈依赖于诸如测量的信噪比(SNR)、它们的依赖程度以及它们的密度之类的参数，即轨迹中信息点和非信息点的数量之比。在本文中，我们认为泄漏检测结果的正确解释需要评估者事先未知的这些参数的知识，因此，对评估者提出了一个不小的挑战(特别是如果仅限于一次测试)。为此，我们首先探索多元组检测的概念，与依赖于并发单变量测试的最小p值的测试相比，多元组检测能够更有效地利用踪迹的多个信息点之间的差异。为此，我们将常见的霍特林T2测试映射到泄漏检测设置，并进一步提出一个专门的实例化，该实例化以计算开销换取依赖性假设。我们的实验表明，没有一种测试是所有泄漏情况的最佳选择。第二，我们强调假设每个时间点的样本是独立的重要性，这在泄漏检测中经常被考虑，例如用Welch的t-检验。使用模拟的和实际的实验，我们表明(I)这种假设在实践中经常被违反，以及(ii)偏离它会影响检测性能，使得正确解释结果更加困难。最后，我们通过提供关于如何使用已建立的和新提出的泄漏检测工具的组合来推断测量参数的指南来巩固我们的发现。这使得对测试结果的解释比当前的最先进水平更好(但仍然依赖于最具挑战性的评估场景的试探法)。",
                    "title_zh": "多元泄漏检测和相关信号问题"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i3.1-29",
                    "title": "Fully Automated Differential Fault Analysis on Software Implementations of Block Ciphers",
                    "authors": "Xiaolu Hou, Jakub Breier, Fuyuan Zhang, Yang Liu",
                    "abstract": "Differential Fault Analysis (DFA) is considered as the most popular fault analysis method. While there are techniques that provide a fault analysis automation on the cipher level to some degree, it can be shown that when it comes to software implementations, there are new vulnerabilities, which cannot be found by observing the cipher design specification.This work bridges the gap by providing a fully automated way to carry out DFA on assembly implementations of symmetric block ciphers. We use a customized data flow graph to represent the program and develop a novel fault analysis methodology to capture the program behavior under faults. We establish an effective description of DFA as constraints that are passed to an SMT solver. We create a tool that takes assembly code as input, analyzes the dependencies among instructions, automatically attacks vulnerable instructions using SMT solver and outputs the attack details that recover the last round key (and possibly the earlier keys). We support our design with evaluations on lightweight ciphers SIMON, SPECK, and PRIDE, and a current NIST standard, AES. By automated assembly analysis, we were able to find new efficient DFA attacks on SPECK and PRIDE, exploiting implementation specific vulnerabilities, and previously published DFA on SIMON and AES. Moreover, we present a novel DFA on multiplication operation that has never been shown for symmetric block ciphers before. Our experimental evaluation also shows reasonable execution times that are scalable to current cipher designs and can easily outclass the manual analysis. Moreover, we present a method to check the countermeasure-protected implementations in a way that helps implementers to decide how many rounds should be protected. We note that this is the first work that automatically carries out DFA on cipher implementations without any plaintext or ciphertext information and therefore, can be generally applied to any input data to the cipher.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8286/7637"
                    },
                    "abstract_zh": "差分故障分析(DFA)被认为是最流行的故障分析方法。虽然有一些技术在某种程度上提供了密码级别的故障分析自动化，但可以看出，当涉及到软件实现时，存在新的漏洞，这些漏洞无法通过观察密码设计规范来发现。这项工作通过提供一种全自动的方法来对对称分组密码的汇编实现进行DFA，弥补了这一空白。我们使用定制的数据流图来表示程序，并开发了一种新的故障分析方法来捕获程序在故障下的行为。我们建立了DFA的有效描述，作为传递给SMT求解器的约束。我们创建了一个工具，它将汇编代码作为输入，分析指令之间的依赖关系，使用SMT解算器自动攻击易受攻击的指令，并输出恢复最后一轮密钥(可能还有更早的密钥)的攻击细节。我们通过对轻量级密码SIMON、SPECK和PRIDE以及当前NIST标准AES的评估来支持我们的设计。通过自动汇编分析，我们能够发现对SPECK和PRIDE的新的高效DFA攻击，利用实现特定的漏洞，以及以前在SIMON和AES上发布的DFA。此外，我们还提出了一种新的乘法运算DFA，这在对称分组密码中是前所未有的。我们的实验评估还显示了合理的执行时间，可扩展到当前的密码设计，并可以轻松超越手动分析。此外，我们提出了一种方法来检查对策保护的实现，以帮助实现者决定应该保护多少轮。我们注意到，这是第一个在没有任何明文或密文信息的情况下对密码实现自动执行DFA的工作，因此，通常可以应用于密码的任何输入数据。",
                    "title_zh": "分组密码软件实现的全自动差分故障分析"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i3.30-65",
                    "title": "New Insights to Key Derivation for Tamper-Evident Physical Unclonable Functions",
                    "authors": "Vincent Immler, Karthik Uppund",
                    "abstract": "Several publications presented tamper-evident Physical Unclonable Functions (PUFs) for secure storage of cryptographic keys and tamper-detection. Unfortunately, previously published PUF-based key derivation schemes do not sufficiently take into account the specifics of the underlying application, i.e., an attacker that tampers with the physical parameters of the PUF outside of an idealized noise error model. This is a notable extension of existing schemes for PUF key derivation, as they are typically concerned about helper data leakage, i.e., by how much the PUF’s entropy is diminished when gaining access to its helper data.To address the specifics of tamper-evident PUFs, we formalize the aspect of tamper-sensitivity, thereby providing a new tool to rate by how much an attacker is allowed to tamper with the PUF. This complements existing criteria such as effective number of secret bits for entropy and failure rate for reliability. As a result, it provides a fair comparison among different schemes and independent of the PUF implementation, as its unit is based on the noise standard deviation of the underlying PUF measurement. To overcome the limitations of previous schemes, we then propose an Error-Correcting Code (ECC) based on the Lee metric, i.e., a distance metric well-suited to describe the distance between q-ary symbols as output from an equidistant quantization, i.e., a higher-order alphabet PUF. This novel approach is required, as the underlying symbols’ bits are not i.i.d. which hinders applying previous state-of-the-art approaches. We present the concept for our scheme and demonstrate its feasibility based on an empirical PUF distribution. The benefits of our approach are an increase by over 21% in effective secret bit compared to previous approaches based on equidistant quantization. At the same time, we improve tamper-sensitivity compared to an equiprobable quantization while ensuring similar reliability and entropy. Hence, this work opens up a new direction of how to interpret the PUF output and details a practically relevant scheme outperforming all previous constructions.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8288/7638"
                    },
                    "abstract_zh": "一些出版物提出了用于密钥的安全存储和篡改检测的防篡改物理不可克隆函数(puf)。不幸的是，先前公布的基于PUF的密钥导出方案没有充分考虑底层应用的细节，即攻击者在理想化的噪声误差模型之外篡改PUF的物理参数。这是现有PUF密钥导出方案的显著扩展，因为它们通常关注辅助数据泄漏，即，当获得对其辅助数据的访问时，PUF熵减少多少。为了解决防篡改PUF的具体问题，我们对篡改敏感性进行了形式化，从而提供了一种新的工具来评估攻击者可以在多大程度上篡改PUF。这补充了现有的标准，如熵的有效秘密比特数和可靠性的失败率。因此，它提供了不同方案之间的公平比较，并且独立于PUF实施，因为它的单位是基于基本PUF测量的噪声标准偏差。为了克服先前方案的局限性，我们随后提出了基于Lee度量的纠错码(ECC ), Lee度量即非常适合于描述从等距量化输出的q元符号之间的距离的距离度量，即高阶字母表PUF。这种新颖的方法是必需的，因为基础符号的比特不是i.i.d .,这妨碍了应用先前的最先进的方法。我们提出了我们方案的概念，并基于经验PUF分布证明了它的可行性。与以前基于等距量化的方法相比，我们的方法的好处是有效秘密比特增加了21%以上。同时，与等概率量化相比，我们提高了篡改敏感性，同时确保了相似的可靠性和熵。因此，这项工作开辟了一个新的方向，如何解释PUF输出，并详细说明了实际相关的方案优于所有以前的建设。",
                    "title_zh": "对显而易见的物理不可克隆函数的密钥推导的新见解"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i3.66-85",
                    "title": "Fast, Furious and Insecure: Passive Keyless Entry and Start Systems in Modern Supercars",
                    "authors": "Lennert Wouters, Eduard Marin, Tomer Ashur, Benedikt Gierlichs, Bart Preneel",
                    "abstract": "The security of immobiliser and Remote Keyless Entry systems has been extensively studied over many years. Passive Keyless Entry and Start systems, which are currently deployed in luxury vehicles, have not received much attention besides relay attacks. In this work we fully reverse engineer a Passive Keyless Entry and Start system and perform a thorough analysis of its security.Our research reveals several security weaknesses. Specifically, we document the use of an inadequate proprietary cipher using 40-bit keys, the lack of mutual authentication in the challenge-response protocol, no firmware readout protection features enabled and the absence of security partitioning.In order to validate our findings, we implement a full proof of concept attack allowing us to clone a Tesla Model S key fob in a matter of seconds with low cost commercial off the shelf equipment. Our findings most likely apply to other manufacturers of luxury vehicles including McLaren, Karma and Triumph motorcycles as they all use the same system developed by Pektron.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8289/7639"
                    },
                    "abstract_zh": "防盗系统和遥控无钥匙进入系统的安全性已被广泛研究了多年。目前配置在豪华车上的被动无钥匙进入和启动系统，除了继电器攻击之外，并没有受到太多关注。在这项工作中，我们完全逆向工程被动无钥匙进入和启动系统，并执行其安全性的彻底分析。我们的研究揭示了几个安全弱点。具体来说，我们记录了使用40位密钥的不适当的专有密码的使用、挑战-响应协议中缺乏相互认证、没有启用固件读出保护功能以及缺乏安全分区。为了验证我们的发现，我们实施了一个完整的概念验证攻击，允许我们在几秒钟内用低成本的商用现成设备克隆一个Tesla Model S钥匙链。我们的发现很可能适用于其他豪华车制造商，包括迈凯轮、Karma和Triumph motorcycles，因为它们都使用由Pektron开发的相同系统。",
                    "title_zh": "快速、激烈和不安全:现代超级跑车中的被动无钥匙进入和启动系统"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i3.86-118",
                    "title": "Covert Gates: Protecting Integrated Circuits with Undetectable Camouflaging",
                    "authors": "Bicky Shakya, Hao-Ting Shen, Mark M. Tehranipoor, Domenic Forte",
                    "abstract": "Integrated circuit (IC) camouflaging has emerged as a promising solution for protecting semiconductor intellectual property (IP) against reverse engineering. Existing methods of camouflaging are based on standard cells that can assume one of many Boolean functions, either through variation of transistor threshold voltage or contact configurations. Unfortunately, such methods lead to high area, delay and power overheads, and are vulnerable to invasive as well as non-invasive attacks based on Boolean satisfiability/VLSI testing. In this paper, we propose, fabricate, and demonstrate a new cell camouflaging strategy, termed as ‘covert gate’ that leverages doping and dummy contacts to create camouflaged cells that are indistinguishable from regular standard cells under modern imaging techniques. We perform a comprehensive security analysis of covert gate, and show that it achieves high resiliency against SAT and test-based attacks at very low overheads. We also derive models to characterize the covert cells, and develop measures to incorporate them into a gate-level design. Simulation results of overheads and attacks are presented on benchmark circuits.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "集成电路(IC)伪装已成为一种有前途的解决方案，以保护半导体知识产权(IP)对逆向工程。现有的伪装方法是基于标准单元，这些标准单元可以通过改变晶体管阈值电压或接触配置来承担许多布尔函数中的一个。不幸的是，这种方法导致高面积、延迟和功率开销，并且容易受到基于布尔可满足性/VLSI测试的侵入性和非侵入性攻击。在本文中，我们提出、制造并演示了一种新的细胞伪装策略，称为“隐蔽门”，它利用掺杂和虚拟接触来创建伪装细胞，在现代成像技术下，这些细胞与常规标准细胞无法区分。我们对covert gate进行了全面的安全性分析，结果表明它以非常低的开销实现了对SAT和基于测试的攻击的高弹性。我们也衍生出模型来描述隐藏单元，并发展出将它们整合到闸级设计的方法。在基准电路上给出了开销和攻击的仿真结果。",
                    "title_zh": "隐蔽门:用不可察觉的伪装保护集成电路"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i3.119-147",
                    "title": "Consolidating Security Notions in Hardware Masking",
                    "authors": "Lauren De Meyer, Begül Bilgin, Oscar Reparaz",
                    "abstract": "In this paper, we revisit the security conditions of masked hardware implementations. We describe a new, succinct, information-theoretic condition called d-glitch immunity which is both necessary and sufficient for security in the presence of glitches. We show that this single condition includes, but is not limited to, previous security notions such as those used in higher-order threshold implementations and in abstractions using ideal gates. As opposed to these previously known necessary conditions, our new condition is also sufficient. On the other hand, it excludes avoidable notions such as uniformity. We also treat the notion of (strong) noninterference from an information-theoretic point-of-view in order to unify the different security concepts and pave the way to the verification of composability in the presence of glitches. We conclude the paper by demonstrating how the condition can be used as an efficient and highly generic flaw detection mechanism for a variety of functions and schemes based on different operations.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8291/7641"
                    },
                    "abstract_zh": "在本文中，我们重新审视了屏蔽硬件实现的安全条件。我们描述了一个新的，简洁的，信息论条件称为d-毛刺免疫，这是必要的和充分的安全存在毛刺。我们表明，这一单一条件包括但不限于先前的安全概念，例如在高阶门限实现和使用理想门的抽象中使用的安全概念。与这些以前已知的必要条件相反，我们的新条件也是充分的。另一方面，它排除了统一性等可避免的概念。我们还从信息论的角度处理(强)不干扰的概念，以便统一不同的安全概念，并为在出现故障时验证可组合性铺平道路。我们通过展示该条件如何被用作基于不同操作的各种函数和方案的高效且高度通用的缺陷检测机制来结束本文。",
                    "title_zh": "巩固硬件屏蔽中的安全概念"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i3.148-179",
                    "title": "Make Some Noise. Unleashing the Power of Convolutional Neural Networks for Profiled Side-channel Analysis",
                    "authors": "Jaehun Kim, Stjepan Picek, Annelie Heuser, Shivam Bhasin, Alan Hanjalic",
                    "abstract": "Profiled side-channel analysis based on deep learning, and more precisely Convolutional Neural Networks, is a paradigm showing significant potential. The results, although scarce for now, suggest that such techniques are even able to break cryptographic implementations protected with countermeasures. In this paper, we start by proposing a new Convolutional Neural Network instance able to reach high performance for a number of considered datasets. We compare our neural network with the one designed for a particular dataset with masking countermeasure and we show that both are good designs but also that neither can be considered as a superior to the other one. Next, we address how the addition of artificial noise to the input signal can be actually beneficial to the performance of the neural network. Such noise addition is equivalent to the regularization term in the objective function. By using this technique, we are able to reduce the number of measurements needed to reveal the secret key by orders of magnitude for both neural networks. Our new convolutional neural network instance with added noise is able to break the implementation protected with the random delay countermeasure by using only 3 traces in the attack phase. To further strengthen our experimental results, we investigate the performance with a varying number of training samples, noise levels, and epochs. Our findings show that adding noise is beneficial throughout all training set sizes and epochs.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "基于深度学习，更准确地说是基于卷积神经网络的侧面通道分析是一种显示出巨大潜力的范式。虽然目前还不多见，但结果表明，这种技术甚至能够破解有对策保护的加密实现。在本文中，我们首先提出了一个新的卷积神经网络实例，它能够在许多数据集上达到高性能。我们将我们的神经网络与为具有屏蔽对策的特定数据集设计的神经网络进行比较，我们表明两者都是好的设计，但也不能认为两者都优于另一个。接下来，我们讨论如何将人工噪声添加到输入信号中实际上有益于神经网络的性能。这种噪声添加相当于目标函数中的正则项。通过使用这种技术，我们能够将揭示两种神经网络的密钥所需的测量次数减少几个数量级。我们的新的添加了噪声的卷积神经网络实例能够通过在攻击阶段仅使用3条轨迹来破坏由随机延迟对策保护的实现。为了进一步加强我们的实验结果，我们研究了不同数量的训练样本、噪声水平和时期的性能。我们的发现表明，在所有的训练集大小和时期，添加噪声都是有益的。",
                    "title_zh": "制造一些噪音。释放卷积神经网络的力量进行侧面通道分析"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i3.180-201",
                    "title": "NTTRU: Truly Fast NTRU Using NTT",
                    "authors": "Vadim Lyubashevsky, Gregor Seiler",
                    "abstract": "We present NTTRU – an IND-CCA2 secure NTRU-based key encapsulation scheme that uses the number theoretic transform (NTT) over the cyclotomic ring Z7681[X]/(X768−X384+1) and produces public keys and ciphertexts of approximately 1.25 KB at the 128-bit security level. The number of cycles on a Skylake CPU of our constant-time AVX2 implementation of the scheme for key generation, encapsulation and decapsulation is approximately 6.4K, 6.1K, and 7.9K, which is more than 30X, 5X, and 8X faster than these respective procedures in the NTRU schemes that were submitted to the NIST post-quantum standardization process. These running times are also, by a large margin, smaller than those for all the other schemes in the NIST process as well as the KEMs based on elliptic curve Diffie-Hellman. We additionally give a simple transformation that allows one to provably deal with small decryption errors in OW-CPA encryption schemes (such as NTRU) when using them to construct an IND-CCA2 key encapsulation.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8293/7643"
                    },
                    "abstract_zh": "我们提出了NTTRU——一种基于IND-CCA2安全NTRU的密钥封装方案，它在分圆环z 7681[X]/(x768x 384+1)上使用数论变换(NTT ),并在128位安全级别上产生大约1.25 KB的公钥和密文。用于密钥生成、封装和解封装的方案的我们的恒定时间AVX2实现的Skylake CPU上的周期数大约为6.4K、6.1K和7.9K，这比提交给NIST后量子标准化过程的NTRU方案中的这些相应过程快30倍、5X和8倍以上。这些运行时间也比NIST过程中的所有其他方案以及基于椭圆曲线Diffie-Hellman的KEMs小很多。我们另外给出了一个简单的变换，当使用OW-CPA加密方案(如NTRU)来构造IND-CCA2密钥封装时，它允许人们可证明地处理这些方案中的小解密错误。",
                    "title_zh": "NTTRU:真正快速的NTRU使用NTT"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i3.202-232",
                    "title": "Static Power SCA of Sub-100 nm CMOS ASICs and the Insecurity of Masking Schemes in Low-Noise Environments",
                    "authors": "Thorben Moos",
                    "abstract": "Semiconductor technology scaling faced tough engineering challenges while moving towards and beyond the deep sub-micron range. One of the most demanding issues, limiting the shrinkage process until the present day, is the difficulty to control the leakage currents in nanometer-scaled field-effect transistors. Previous articles have shown that this source of energy dissipation, at least in case of digital CMOS logic, can successfully be exploited as a side-channel to recover the secrets of cryptographic implementations. In this work, we present the first fair technology comparison with respect to static power side-channel measurements on real silicon and demonstrate that the effect of down-scaling on the potency of this security threat is huge. To this end, we designed two ASICs in sub-100nm CMOS nodes (90 nm, 65 nm) and got them fabricated by one of the leading foundries. Our experiments, which we performed at different operating conditions, show consistently that the ASIC technology with the smaller minimum feature size (65 nm) indeed exhibits substantially more informative leakages (factor of ~10) than the 90nm one, even though all targeted instances have been derived from identical RTL code. However, the contribution of this work extends well beyond a mere technology comparison. With respect to the real-world impact of static power attacks, we present the first realistic scenarios that allow to perform a static power side-channel analysis (including noise reduction) without requiring control over the clock signal of the target. Furthermore, as a follow-up to some proof-of-concept work indicating the vulnerability of masking schemes to static powerattacks, we perform a detailed study on how the reduction of the noise level in static leakage measurements affects the security provided by masked implementations. As a result of this study, we do not only find out that the threat for masking schemes is indeed real, but also that common leakage assessment techniques, such as the Welch’s t-test, together with essentially any moment-based analysis of the leakage traces, is simply not sufficient in low-noise contexts. In fact, we are able to show that either a conversion (resp. compression) of the leakage order or the recently proposed X2 test need to be considered in assessment and attack to avoid false negatives.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "半导体技术在向深亚微米和更深亚微米发展的过程中面临着严峻的工程挑战。直到今天，限制收缩工艺的最大难题之一是难以控制纳米级场效应晶体管中的漏电流。以前的文章已经表明，至少在数字CMOS逻辑的情况下，这种能量耗散源可以成功地用作侧信道来恢复加密实现的秘密。在这项工作中，我们首次对真实芯片上的静态功率侧通道测量进行了公平的技术比较，并证明了缩小规模对这种安全威胁的影响是巨大的。为此，我们设计了两个亚100纳米CMOS节点(90纳米和65纳米)的ASICs，并由一家领先的代工厂制造。我们在不同操作条件下进行的实验一致表明，最小特征尺寸(65纳米)更小的ASIC技术确实比90纳米技术表现出更多的信息泄漏(约10倍)，即使所有目标实例都来自相同的RTL代码。然而，这项工作的贡献远远超出了单纯的技术比较。关于静态功耗攻击的现实影响，我们提出了第一个现实场景，允许执行静态功耗侧信道分析(包括降噪)，而无需控制目标的时钟信号。此外，作为表明屏蔽方案易受静态功耗攻击的一些概念验证工作的后续工作，我们对静态泄漏测量中噪声水平的降低如何影响屏蔽实现所提供的安全性进行了详细研究。作为这项研究的结果，我们不仅发现掩蔽方案的威胁确实存在，而且发现普通泄漏评估技术，如Welch的t-检验，以及任何基于矩的泄漏轨迹分析，在低噪声环境中根本不够。事实上，我们能够证明一个转换(相应的。压缩)或最近提出的X2测试，以避免假阴性。",
                    "title_zh": "亚100纳米CMOS ASICs的静态功率SCA和低噪声环境下屏蔽方案的不安全性"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i3.233-256",
                    "title": "Exploring the Effect of Device Aging on Static Power Analysis Attacks",
                    "authors": "Naghmeh Karimi, Thorben Moos, Amir Moradi",
                    "abstract": "Vulnerability of cryptographic devices to side-channel analysis attacks, and in particular power analysis attacks has been extensively studied in the recent years. Among them, static power analysis attacks have become relevant with moving towards smaller technology nodes for which the static power is comparable to the dynamic power of a chip, or even dominant in future technology generations. The magnitude of the static power of a chip depends on the physical characteristics of transistors (e.g., the dimensions) as well as operating conditions (e.g., the temperature) and the electrical specifications such as the threshold voltage. In fact, the electrical specifications of transistors deviate from their originally intended ones during device lifetime due to aging mechanisms. Although device aging has been extensively investigated from reliability point of view, the impact of aging on the security of devices, and in particular on the vulnerability of devices to power analysis attacks are yet to be considered.This paper fills the gap and investigates how device aging can affect the susceptibility of a chip exposed to static power analysis attacks. To this end, we conduct both, simulation and practical experiments on real silicon. The experimental results are extracted from a realization of the PRESENT cipher fabricated using a 65nm commercial standard cell library. The results show that the amount of exploitable leakage through the static power consumption as a side channel is reduced when the device is aged. This can be considered as a positive development which can (even slightly) harden such static power analysis attacks. Additionally, this result is of great interest to static power side-channel adversaries since state-of-the-art leakage current measurements are conducted over long time periods under increased working temperatures and supply voltages to amplify the exploitable information, which certainly fuels aging-related device degradation.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8295/7645"
                    },
                    "abstract_zh": "近年来，密码设备对旁路分析攻击，尤其是功耗分析攻击的脆弱性已经得到了广泛的研究。其中，静态功耗分析攻击与向更小的技术节点发展相关，对于这些技术节点，静态功耗与芯片的动态功耗相当，甚至在未来的技术世代中占主导地位。芯片的静态功率的大小取决于晶体管的物理特性(例如，尺寸)以及工作条件(例如，温度)和诸如阈值电压的电气规格。事实上，由于老化机制，晶体管的电气规格在器件寿命期间偏离了它们最初的预期规格。虽然已经从可靠性的角度对设备老化进行了广泛的研究，但是老化对设备安全性的影响，尤其是对设备易受功耗分析攻击的影响，还有待考虑。本文填补了这一空白，并研究了器件老化如何影响芯片对静态功耗分析攻击的敏感性。为此，我们在真实硅上进行模拟和实际实验。实验结果是从使用65nm商业标准单元库制造的本密码的实现中提取的。结果表明，当器件老化时，通过作为侧信道的静态功耗的可利用泄漏量减少。这可以被认为是一个积极的发展，它可以(甚至轻微地)强化这种静态功耗分析攻击。此外，这一结果引起了静态功率侧通道对手的极大兴趣，因为最先进的漏电流测量是在工作温度和电源电压升高的情况下长时间进行的，以放大可利用的信息，这无疑会加剧与老化相关的器件退化。",
                    "title_zh": "探索器件老化对静态功耗分析攻击的影响"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i3.257-304",
                    "title": "Software Toolkit for HFE-based Multivariate Schemes",
                    "authors": "Jean-Charles Faugère, Ludovic Perret, Jocelyn Ryckeghem",
                    "abstract": "In 2017, NIST shook the cryptographic world by starting a process for standardizing post-quantum cryptography. Sixty-four submissions have been considered for the first round of the on-going NIST Post-Quantum Cryptography (PQC) process. Multivariate cryptography is a classical post-quantum candidate that turns to be the most represented in the signature category. At this stage of the process, it is of primary importance to investigate efficient implementations of the candidates. This article presents MQsoft, an efficient library which permits to implement HFE-based multivariate schemes submitted to the NIST PQC process such as GeMSS, Gui and DualModeMS. The library is implemented in C targeting Intel 64-bit processors and using avx2 set instructions. We present performance results for our library and its application to GeMSS, Gui and DualModeMS. In particular, we optimize several crucial parts for these schemes. These include root finding for HFE polynomials and evaluation of multivariate quadratic systems in F2. We propose a new method which accelerates root finding for specific HFE polynomials by a factor of two. For GeMSS and Gui, we obtain a speed-up of a factor between 2 and 19 for the keypair generation, between 1.2 and 2.5 for the signature generation, and between 1.6 and 2 for the verifying process. We have also improved the arithmetic in F2n by a factor of 4 compared to the NTL library. Moreover, a large part of our implementation is protected against timing attacks.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8296/7646"
                    },
                    "abstract_zh": "2017年，NIST启动了后量子密码术标准化进程，震动了密码世界。正在进行的NIST后量子密码术(PQC)过程的第一轮已经考虑了64份提交的材料。多元密码术是经典的后量子候选方案，在签名类别中最具代表性。在过程的这个阶段，调查候选的有效实现是最重要的。本文介绍MQsoft，这是一个高效的库，允许实现提交给NIST PQC过程的基于HFE的多元方案，如GeMSS、Gui和DualModeMS。该库是用C实现的，目标是Intel 64位处理器，使用avx2 set指令。我们展示了我们的库及其在GeMSS、Gui和DualModeMS上的应用的性能结果。特别地，我们对这些方案的几个关键部分进行了优化。这些包括HFE多项式的求根和F2中多元二次系统的求值。我们提出了一种新的方法，它将特定HFE多项式的求根速度提高了两倍。对于GeMSS和Gui，对于密钥对生成，我们获得了2到19倍的加速，对于签名生成，我们获得了1.2到2.5倍的加速，对于验证过程，我们获得了1.6到2倍的加速。与NTL库相比，我们还将F2n中的算法提高了4倍。此外，我们实现的很大一部分是针对计时攻击的。",
                    "title_zh": "基于HFE的多元方案软件工具包"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i3.305-339",
                    "title": "Leaky Noise: New Side-Channel Attack Vectors in Mixed-Signal IoT Devices",
                    "authors": "Dennis R. E. Gnad, Jonas Krautter, Mehdi Baradaran Tahoori",
                    "abstract": "Microcontrollers and SoC devices have widely been used in Internet of Things applications. This also brings the question whether they lead to new security threats unseen in traditional computing systems. In fact, almost all modern SoC chips, particularly in the IoT domain, contain both analog and digital components, for various sensing and transmission tasks. Traditional remote-accessible online systems do not have this property, which can potentially become a security vulnerability. In this paper we demonstrate that such mixed-signal components, namely ADCs, expose a new security threat that allows attackers with ADC access to deduce the activity of a CPU in the system. To prove the leakage, we perform leakage assessment on three individual microcontrollers from two different vendors with various ADC settings. After showing a correlation of CPU activity with ADC noise, we continue with a leakage assessment of modular exponentiation and AES. It is shown that for all of these devices, leakage occurs for at least one algorithm and configuration of the ADC. Finally, we show a full key recovery attack on AES that works despite of the limited ADC sampling rate. These results imply that even remotely accessible microcontroller systems should be equipped with proper countermeasures against power analysis attacks, or restrict access to ADC data.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8297/7647"
                    },
                    "abstract_zh": "微控制器和SoC器件已经广泛应用于物联网领域。这也带来了一个问题，即它们是否会导致传统计算系统中看不到的新的安全威胁。事实上，几乎所有现代SoC芯片，特别是在物联网领域，都包含模拟和数字元件，用于各种传感和传输任务。传统的远程访问在线系统不具备这一特性，这可能成为一个安全漏洞。在本文中，我们证明了这种混合信号器件(即ADC)暴露了一种新的安全威胁，使得拥有ADC访问权限的攻击者能够推断出系统中CPU的活动。为了证明泄漏，我们对来自两个不同供应商、具有不同ADC设置的三个独立微控制器进行了泄漏评估。在展示了CPU活动与ADC噪声的相关性之后，我们继续对模幂运算和AES进行泄漏评估。图中显示，对于所有这些器件，至少有一种算法和ADC配置会发生泄漏。最后，我们展示了一种针对AES的全密钥恢复攻击，尽管ADC采样速率有限，这种攻击仍然有效。这些结果意味着，即使是可远程访问的微控制器系统也应该配备适当的对抗功耗分析攻击的措施，或者限制对ADC数据的访问。",
                    "title_zh": "泄漏噪声:混合信号物联网设备中新的边信道攻击媒介"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i3.340-398",
                    "title": "Fast constant-time gcd computation and modular inversion",
                    "authors": "Daniel J. Bernstein, Bo-Yin Yang",
                    "abstract": "This paper introduces streamlined constant-time variants of Euclid’s algorithm, both for polynomial inputs and for integer inputs. As concrete applications, this paper saves time in (1) modular inversion for Curve25519, which was previously believed to be handled much more efficiently by Fermat’s method, and (2) key generation for the ntruhrss701 and sntrup4591761 lattice-based cryptosystems.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8298/7648"
                    },
                    "abstract_zh": "本文介绍了欧几里德算法的精简常数时间变量，既适用于多项式输入，也适用于整数输入。作为具体应用，本文在以下两个方面节省了时间:( Curve25519的模求逆，以前认为用Fermat方法处理更有效;( ntruhrss701和sntrup4591761基于格的密码系统的密钥生成。",
                    "title_zh": "快速常数时间gcd计算和模反演"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i4.1-16",
                    "title": "Security on Plastics: Fake or Real?",
                    "authors": "Nele Mentens, Jan Genoe, Thomas Vandenabeele, Lynn Verschueren, Dirk Smets, Wim Dehaene, Kris Myny",
                    "abstract": "Electronic devices on plastic foil, also referred to as flexible electronics, are making their way into mainstream applications. In the near future, flexible electronic labels can be embedded in smart blisters, but also used as mainstream technology for flexible medical patches. A key technology for flexible electronics is based on thin-film transistors, which have the potential to be manufactured at low cost, making them an ideal candidate for these applications. Yet, up to now, no-one is taking digital security into account in the design of flexible electronics.In this paper, we present, to our knowledge, the first cryptographic core on plastic foil. Two main research challenges arise. The first challenge is related to the reliability of the circuit, which typically decreases when the circuit area increases. By integrating cryptographic modules, we explore the limits of the technology, since the smallest lightweight block ciphers feature a larger area than the largest digital circuit on flex foil reported up to now. The second challenge is related to key hiding. The relatively large features on the chip and the fact that electronic chips on plastics are used as bare dies, i.e. they are not packaged, make it easy to read out the value of the stored secret key. Because there is no dedicated non-volatile memory technology yet, existing methods for writing data to the flexible chip after fabrication are based on wire cutting with a laser or inkjet printing. With these techniques, however, it is extremely easy to “see” the value of the secret key under a microscope. We propose a novel solution that allows us to invisibly program the key after fabrication.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8343/7691"
                    },
                    "abstract_zh": "塑料箔上的电子器件，也称为柔性电子器件，正在进入主流应用。在不久的将来，柔性电子标签可以嵌入智能水泡中，也可以作为柔性医疗贴片的主流技术。柔性电子器件的一项关键技术是基于薄膜晶体管，这种晶体管具有低成本制造的潜力，使其成为这些应用的理想候选。然而，到目前为止，没有人在柔性电子产品的设计中考虑数字安全性。在这篇论文中，我们提出，据我们所知，第一个塑料箔上的密码核心。两个主要的研究挑战出现了。第一个挑战与电路的可靠性有关，当电路面积增加时，可靠性通常会降低。通过集成加密模块，我们探索了该技术的局限性，因为最小的轻量级分组密码比迄今为止报道的柔性箔上最大的数字电路具有更大的面积。第二个挑战与密钥隐藏有关。芯片上相对较大的特征以及塑料上的电子芯片被用作裸芯片的事实，即它们没有被封装，使得读出存储的密钥值变得容易。因为还没有专用的非易失性存储器技术，所以现有的在制造后将数据写入柔性芯片的方法是基于用激光或喷墨印刷的线切割。然而，使用这些技术，在显微镜下“看到”密钥的值是极其容易的。我们提出了一种新颖的解决方案，允许我们在制作后对密钥进行不可见的编程。",
                    "title_zh": "塑料安全:假的还是真的？"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i4.17-61",
                    "title": "Sapphire: A Configurable Crypto-Processor for Post-Quantum Lattice-based Protocols",
                    "authors": "Utsav Banerjee, Tenzin S. Ukyab, Anantha P. Chandrakasan",
                    "abstract": "Public key cryptography protocols, such as RSA and elliptic curve cryptography, will be rendered insecure by Shor’s algorithm when large-scale quantum computers are built. Cryptographers are working on quantum-resistant algorithms, and lattice-based cryptography has emerged as a prime candidate. However, high computational complexity of these algorithms makes it challenging to implement lattice-based protocols on low-power embedded devices. To address this challenge, we present Sapphire – a lattice cryptography processor with configurable parameters. Efficient sampling, with a SHA-3-based PRNG, provides two orders of magnitude energy savings; a single-port RAM-based number theoretic transform memory architecture is proposed, which provides 124k-gate area savings; while a low-power modular arithmetic unit accelerates polynomial computations. Our test chip was fabricated in TSMC 40nm low-power CMOS process, with the Sapphire cryptographic core occupying 0.28 mm2 area consisting of 106k logic gates and 40.25 KB SRAM. Sapphire can be programmed with custom instructions for polynomial arithmetic and sampling, and it is coupled with a low-power RISC-V micro-processor to demonstrate NIST Round 2 lattice-based CCA-secure key encapsulation and signature protocols Frodo, NewHope, qTESLA, CRYSTALS-Kyber and CRYSTALS-Dilithium, achieving up to an order of magnitude improvement in performance and energy-efficiency compared to state-of-the-art hardware implementations. All key building blocks of Sapphire are constant-time and secure against timing and simple power analysis side-channel attacks. We also discuss how masking-based DPA countermeasures can be implemented on the Sapphire core without any changes to the hardware.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8344/7692"
                    },
                    "abstract_zh": "公钥密码协议，如RSA和椭圆曲线密码，在建造大规模量子计算机时会被Shor算法弄得不安全。密码学家正在研究抗量子算法，而基于格的密码术已经成为首选。然而，这些算法的高计算复杂度使得在低功耗嵌入式设备上实现基于格的协议具有挑战性。为了应对这一挑战，我们推出了Sapphire——一款具有可配置参数的点阵密码处理器。基于阿沙-3的PRNG的高效采样提供了两个数量级的节能；提出了一种基于单口RAM的数论变换存储器结构，节省了124k门面积；而低功率模运算单元加速多项式计算。我们的测试芯片采用TSMC 40纳米低功耗CMOS工艺制造，蓝宝石密码核占据0.28 mm2面积，由106k逻辑门和40.25 KB SRAM组成。Sapphire可以通过定制指令进行编程，以实现多项式运算和采样，它与低功耗RISC-V微处理器相结合，以演示NIST回合2基于晶格的CCA-secure密钥封装和签名协议Frodo、NewHope、qTESLA、CRYSTALS-Kyber和CRYSTALS-Dilithium，与最先进的硬件实施相比，性能和能效提高了一个数量级。Sapphire的所有关键构建模块都是恒定时间的，可以安全抵御时序和简单功耗分析侧信道攻击。我们还将讨论如何在不改变硬件的情况下，在蓝宝石内核上实施基于掩蔽的DPA对策。",
                    "title_zh": "Sapphire:用于后量子格协议的可配置密码处理器"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i4.62-90",
                    "title": "Electromagnetic Information Extortion from Electronic Devices Using Interceptor and Its Countermeasure",
                    "authors": "Masahiro Kinugawa, Daisuke Fujimoto, Yu-ichi Hayashi",
                    "abstract": "The problem of information leakage through electromagnetic waves for various devices has been extensively discussed in literature. Conventionally, devices that are under such a threat suffer from potential electromagnetic information leakage during their operation. Further, the information inside the devices can be obtained by monitoring the electromagnetic waves leaking at the boundaries of the devices. The leakage of electromagnetic waves, however, was not observed for some devices, and such devices were not the target of the threat discussed above. In light of this circumstance, this paper discusses an “interceptor” that forces the leakage of information through electromagnetic waves, even from devices in which potential electromagnetic leakage does not occur. The proposed interceptor is a small circuit consisting of an affordable semiconductor chip and wiring and is powered by electromagnetic waves that irradiate from the outside of a device as its driving energy. The distance at which information is obtained is controlled by increasing the intensity of the irradiated electromagnetic waves. The paper presents the structure of the circuit for implementing the proposed interceptor to be used in major input–output devices and cryptographic modules, mounting a pathway designed on the basis of the construction method onto each device. Moreover, it is shown that it is possible to forcefully cause information leakage through electromagnetic waves. To detect the aforementioned threat, the paper also focuses on the changes in a device itself and the surrounding electromagnetic environment as a result of mounting an interceptor and considers a method of detecting an interceptor by both passive and active monitoring methods.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8345/7693"
                    },
                    "abstract_zh": "文献中已经广泛讨论了各种设备通过电磁波的信息泄漏问题。传统上，处于这种威胁下的设备在其操作期间遭受潜在的电磁信息泄漏。此外，设备内部的信息可以通过监测设备边界处泄漏的电磁波来获得。然而，对于一些设备，没有观察到电磁波的泄漏，并且这种设备不是上述威胁的目标。鉴于这种情况，本文讨论了一种“拦截器”，它通过电磁波迫使信息泄漏，即使是来自潜在电磁泄漏不会发生的设备。拟议中的拦截器是一个由廉价的半导体芯片和电线组成的小电路，由设备外部辐射的电磁波作为驱动能量提供动力。通过增加辐射电磁波的强度来控制获取信息的距离。本文介绍了用于实现所提出的用于主要输入输出设备和密码模块的拦截器的电路结构，在每个设备上安装基于该构造方法设计的通路。此外，还表明有可能通过电磁波强行导致信息泄漏。为了检测上述威胁，本文还关注了由于安装拦截器而导致的设备本身和周围电磁环境的变化，并考虑了通过被动和主动监测方法来检测拦截器的方法。",
                    "title_zh": "利用拦截器对电子设备进行电磁信息勒索及其对策"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i4.91-125",
                    "title": "New Circuit Minimization Techniques for Smaller and Faster AES SBoxes",
                    "authors": "Alexander Maximov, Patrik Ekdahl",
                    "abstract": "In this paper we consider various methods and techniques to find the smallest circuit realizing a given linear transformation on n input signals and m output signals, with a constraint of a maximum depth, maxD, of the circuit. Additional requirements may include that input signals can arrive to the circuit with different delays, and output signals may be requested to be ready at a different depth. We apply these methods and also improve previous results in order to find hardware circuits for forward, inverse, and combined AES SBoxes, and for each of them we provide the fastest and smallest combinatorial circuits. Additionally, we propose a novel technique with “floating multiplexers” to minimize the circuit for the combined SBox, where we have two different linear matrices (forward and inverse) combined with multiplexers. The resulting AES SBox solutions are the fastest and smallest to our knowledge.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8346/7695"
                    },
                    "abstract_zh": "在本文中，我们考虑了各种方法和技术来寻找在电路的最大深度maxD的约束下，对n个输入信号和m个输出信号实现给定线性变换的最小电路。额外的要求可能包括输入信号可能以不同的延迟到达电路，并且可能要求输出信号在不同的深度准备好。我们应用这些方法并改进了以前的结果，以便找到用于正向、反向和组合AES盒的硬件电路，并为它们中的每一个提供了最快和最小的组合电路。此外，我们提出了一种采用“浮动多路复用器”的新技术，以最小化组合SBox的电路，其中我们有两个不同的线性矩阵(正向和反向)与多路复用器组合。据我们所知，最终的AES SBox解决方案速度最快，体积最小。",
                    "title_zh": "更小更快的AES盒的新电路最小化技术"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i4.126-153",
                    "title": "On-Device Power Analysis Across Hardware Security Domains. Stop Hitting Yourself",
                    "authors": "Colin O'Flynn, Alex Dewar",
                    "abstract": ": Sun Tracker System is a device which developed to utilized the sunlight energy maximally by following the movement of sunlight. This sun tracker system is designed because the application of solar cells is still mostly placed statically so that the absorption of sunlight obtained is not optimal. In this system, we use four mini solar system cells that can accept 6 voltages. Solar cells obtain voltage values using a voltage sensor, this voltage sensor is only able to read a maximum voltage of 25 Voltage. The sun tracker system aims to make it easier to determine the voltage position based on the voltage value received by voltage sensor based on the Arduino Uno microcontroller. The result of this system is to be able to find the maximum voltage that will be displayed on a website using the ESP8266 module to determine the amount of voltage received by the solar cell and to know the location of the angular position when receiving voltage. Abstract : In order to avoid the problem that single-domain spectral whitening cannot improve the time-frequency accuracy of seismic signals at the same time, this paper proposes a time-frequency domain spectral whitening based on synchrosqueezing generalized S transform(SSGST). First, the SSGST is used to perform time-frequency analysis on the seismic signal to obtain the time-frequency spectrum of the seismic signal. Then the whitening filter is used to perform spectral whitening on the time-frequency spectrum to obtain a seismic signal with higher time-frequency resolution. The verification of synthetic seismic signals and actual seismic signals proves that spectral whitening based on SSGST can simultaneously improve the time-frequency resolution of seismic signals, make the stratum information clearer, and have great significance for high-resolution processing of seismic signals. Abstract – The goal of financial institutions is to improve customers experience by making transactions safer, faster, easier, and more convenient. The use of electronics and computing has been a reliable and fast way of achieving these goals. One of such improvement is contactless payment. Contactless payments is the use of mobile phones, electronic cards, and other devices with Near Field Communication(NFC) technology to conduct transactions that do not require a physical connection between the Point of Sales (POS) terminal and the device of the consumer. NFC is the wireless technology that is used to transfer card payment data from the device to the payment terminal via radio waves. Electronic cards has been the most popular means of payment around the world but financial institution want these cards to be emulated by NFC enabled mobile devices which is perceived to be more fashionable, convenient and more secure due to their computing capabilities. Despite the auspicious features of contactless payment using NFC enabled device, its adoption has been slow due to some challenges associated with their models. Host Card Emulation(HCE) and Secure Element(SE) models for contactless payment on NFC enabled devices were reviewed in this paper and its challenges were highlighted. Abstract: Structured Query Language Injection Attack (SQLIA) is one of the most prevalent cyber attacks against web-based application vulnerabilities; that are manipulated through injection techniques to gain access to restricted data, bypass authentication mechanisms, and execute unauthorized data manipulation language. There are several solutions and approaches for identification and prevention of SQLIA, such as Cryptography, Extensible Markup Language (XML), Pattern Matching, Parsing and Machine Learning. Machine Learning (ML) approach has been found to be profound for SQLIA mitigation, which is implemented through defensive coding approach. Machine Learning Approach requires a lot of data for efficient model training with capability for using several attack patterns. ML approach can be used to mitigate a very hard blind SQL injection attack. An experimental analysis was performed in Waikato Environment for Knowledge Analysis on Logistic Regression (LRN), Stochastic Gradient Descent (SDG), Sequential Minimal Optimization (SMO), Bayes Network (BNK), Instance Based Learner (IBK), Multilayer Perceptron (MLP), Naive Bayes (NBS), and J48. Hold-Out (70%) and 10-fold Cross Validation evaluation techniques were used to evaluate the performance of the supervised learning classification algorithms to choose the best algorithm. The results of Cross Validation technique showed that SMO, IBK and J48 had Accuracy of 99.982%, 99.995% and 99.999% respectively; while Hold-Out technique showed that SMO, IBK and J48 had Accuracy of 99.986 %, 99.989 % and 100 respectively. On the other hand, in Cross Validation technique SMO, IBK and J48 had time to build model value of 10.15sec, 0.06sec, and 14.12sec respectively while in Hold-Out technique SMO, IBK and J48 had time to build model value of 9.71sec, 0.16sec and 14.28sec respectively. From the findings, IBK had the minimum time to build model in Cross Validation technique in addition to better performance in Accuracy, Sensitivity as well as Specificity and was chosen as the classifier for SQLIA detection and prevention. Therefore, beyond Accuracy, other performance evaluation metrics are critical for optimal algorithm selection for predictive analytics. Abstract : In December 2019, an outbreak of severe acute respiratory syndrome coronavirus 2 (SARSCoV-2) infection occurred in Wuhan, Hubei Province, China and spread across China and beyond. On February 12, 2020, WHO officially named the disease caused by the novel coronavirus as Coronavirus Disease 2019 (COVID-19). On January 30, 2020, WHO declared COVID-19 as the sixth public health emergency of international concern. One of the major preventions is frequent hand washing. An attempt has been made to design a low-cost automatic water tap as a measure to fight the spread of Coronavirus (Covid-19). The designed system uses simple, easy to get and low cost instruments. The system does not require a user to touch the water tap. It uses microcontroller to implement intelligence. The solar panel is used as a source of power. The system design uses green solution based automatic water tap. The system will be used in gatherings to avoid Coronavirus spreading. Such gathering places include hospitals, markets, bus stops, public transports, churches, mosques, and restaurants. Abstract : Organizational leaders around the world spend millions of dollars on ineffective corporate social responsibility (CSR) programs and CSR reporting strategies. Understanding the relationship between CSR reporting, CSR indices (CSRi), and financial performance is necessary to minimize unnecessary expenditures among organizational leaders. The purpose of this quantitative correlational study, grounded in Frederick’s CSR theory and Freeman’s stakeholder theory, was to examine the relationship between CSR reporting, CSRi, and financial performance of hardware and software organizations. Data were collected from the Security Exchange Commission and the official websites of 25 hardware and software organizations that were part of Fortune 500 between the years 2010-2015. The results of the multiple linear regression indicated that there was no statistically significant relationship between CSR reporting, CSRi, and net income. Similarly, no significant relationship existed between CSR reporting, CSRi, and return on assets. The implications for social change include the development of socially responsible strategies that take into consideration the ethical variables of dignity and respect and the uncertainties faced by individuals within the community. Abstract : —In this paper we reviewed the importance issues of the optical character recognition, gives more emphases for OCR and its phases. We discuss the main characteristics of Arabic language, furthermore it focused on Feature Extraction phase of the character recognition system. We described and implemented the algorithm of Feature Extraction based on Freeman Chain codes. The algorithms are tested using 47,988 isolated character sample taken from SUST/ ALT dataset and achieved better results. The Feature Extraction phase developed by using MATLAB software.",
                    "files": {
                        "openAccessPdf": "https://ijcat.com/archieve/volume9/issue4/ijcatr09041001.pdf"
                    },
                    "abstract_zh": "",
                    "title_zh": "跨硬件安全域的设备上功耗分析。别打自己了"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i4.154-179",
                    "title": "Fast and simple constant-time hashing to the BLS12-381 elliptic curve",
                    "authors": "Riad S. Wahby, Dan Boneh",
                    "abstract": "Pairing-friendly elliptic curves in the Barreto-Lynn-Scott family are seeing a resurgence in popularity because of the recent result of Kim and Barbulescu that improves attacks against other pairing-friendly curve families. One particular Barreto-Lynn-Scott curve, called BLS12-381, is the locus of significant development and deployment effort, especially in blockchain applications. This effort has sparked interest in using the BLS12-381 curve for BLS signatures, which requires hashing to one of the groups of the bilinear pairing defined by BLS12-381.While there is a substantial body of literature on the problem of hashing to elliptic curves, much of this work does not apply to Barreto-Lynn-Scott curves. Moreover, the work that does apply has the unfortunate property that fast implementations are complex, while simple implementations are slow.In this work, we address these issues. First, we show a straightforward way of adapting the “simplified SWU” map of Brier et al. to BLS12-381. Second, we describe optimizations to this map that both simplify its implementation and improve its performance; these optimizations may be of interest in other contexts. Third, we implement and evaluate. We find that our work yields constant-time hash functions that are simple to implement, yet perform within 9% of the fastest, non–constant-time alternatives, which require much more complex implementations.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8348/7697"
                    },
                    "abstract_zh": "Barreto-Lynn-Scott家族中的配对友好椭圆曲线正在重新流行，因为Kim和Barbulescu最近的结果改善了对其他配对友好曲线家族的攻击。一条特殊的Barreto-Lynn-Scott曲线，称为BLS12-381，是重要开发和部署工作的中心，尤其是在区块链应用程序中。这一努力激发了对使用BLS12-381曲线进行BLS签名的兴趣，这需要散列到由BLS12-381定义的双线性对的组之一。虽然有大量关于椭圆曲线散列问题的文献，但这些工作中的大部分并不适用于Barreto-Lynn-Scott曲线。此外，确实适用的工作有一个不幸的特性，即快速实现很复杂，而简单实现很慢。在这项工作中，我们解决了这些问题。首先，我们展示了一种将Brier等人的“简化SWU”地图改编为BLS12-381的简单方法。其次，我们描述了对这个映射的优化，这些优化简化了它的实现并提高了它的性能；这些优化可能在其他环境中也有意义。第三，我们实施和评估。我们发现我们的工作产生了易于实现的常数时间散列函数，但其执行速度仅是最快的非常数时间散列函数的9%,后者需要更复杂的实现。",
                    "title_zh": "BLS12-381椭圆曲线的快速简单常数时间散列法"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i4.180-212",
                    "title": "Novel Side-Channel Attacks on Quasi-Cyclic Code-Based Cryptography",
                    "authors": "Bo-Yeon Sim, Jihoon Kwon, Kyu Young Choi, Jihoon Cho, Aesun Park, Dong-Guk Han",
                    "abstract": "Chou suggested a constant-time implementation for quasi-cyclic moderatedensity parity-check (QC-MDPC) code-based cryptography to mitigate timing attacks at CHES 2016. This countermeasure was later found to become vulnerable to a differential power analysis (DPA) in private syndrome computation, as described by Rossi et al. at CHES 2017. The proposed DPA, however, still could not completely recover accurate secret indices, requiring further solving linear equations to obtain entire secret information. In this paper, we propose a multiple-trace attack which enables to completely recover accurate secret indices. We further propose a singletrace attack which can even work when using ephemeral keys or applying Rossi et al.’s DPA countermeasures. Our experiments show that the BIKE and LEDAcrypt may become vulnerable to our proposed attacks. The experiments are conducted using power consumption traces measured from ChipWhisperer-Lite XMEGA (8-bit processor) and ChipWhisperer UFO STM32F3 (32-bit processor) target boards.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "Chou在CHES 2016上提出了一种基于准循环中密度奇偶校验(QC-MDPC)码的恒定时间实现方案，以减轻定时攻击。如Rossi等人在CHES 2017中所述，这种对策后来被发现容易受到私人综合症计算中的差分功率分析(DPA)的影响。然而，所提出的DPA仍然不能完全恢复准确的秘密索引，需要进一步求解线性方程来获得完整的秘密信息。在这篇论文中，我们提出了一个多重追踪攻击，可以完全恢复精确的秘密索引。我们进一步提出了一种单重跟踪攻击，它甚至可以在使用临时密钥或应用Rossi等人的DPA对策时工作。我们的实验表明，自行车和LEDAcrypt可能容易受到我们提出的攻击。使用从chip whisper-Lite XMEGA(8位处理器)和chip whisper UFO STM 32 f 3(32位处理器)目标板测量的功耗轨迹进行实验。",
                    "title_zh": "对基于准循环码的密码学的新型边信道攻击"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i4.213-242",
                    "title": "Cache-Timing Attacks on RSA Key Generation",
                    "authors": "Alejandro Cabrera Aldaya, Cesar Pereida García, Luis Manuel Alvarez Tapia, Billy Bob Brumley",
                    "abstract": "During the last decade, constant-time cryptographic software has quickly transitioned from an academic construct to a concrete security requirement for real-world libraries. Most of OpenSSL’s constant-time code paths are driven by cryptosystem implementations enabling a dedicated flag at runtime. This process is perilous, with several examples emerging in the past few years of the flag either not being set or software defects directly mishandling the flag. In this work, we propose a methodology to analyze security-critical software for side-channel insecure code path traversal. Applying our methodology to OpenSSL, we identify three new code paths during RSA key generation that potentially leak critical algorithm state. Exploiting one of these leaks, we design, implement, and mount a single trace cache-timing attack on the GCD computation step. We overcome several hurdles in the process, including but not limited to: (1) granularity issues due to word-size operands to the GCD function; (2) bulk processing of desynchronized trace data; (3) non-trivial error rate during information extraction; and (4) limited high-confidence information on the modulus factors. Formulating lattice problem instances after obtaining and processing this limited information, our attack achieves roughly a 27% success rate for key recovery using the empirical data from 10K trials.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8350/7699"
                    },
                    "abstract_zh": "在过去的十年中，常数时间加密软件已经从学术构造迅速转变为现实世界图书馆的具体安全需求。大多数OpenSSL的常数时间代码路径是由运行时启用专用标志的密码系统实现驱动的。这个过程是危险的，过去几年中出现了几个例子，要么标志没有被设置，要么软件缺陷直接错误地处理了标志。在这项工作中，我们提出了一种方法来分析安全关键软件的侧通道不安全代码路径遍历。将我们的方法应用于OpenSSL，我们在RSA密钥生成过程中发现了三条可能泄漏关键算法状态的新代码路径。利用其中一个漏洞，我们设计、实现并安装了对GCD计算步骤的单个跟踪缓存计时攻击。我们克服了该过程中的几个障碍，包括但不限于:(1)由于GCD函数的字长操作数而导致的粒度问题；(2)去同步跟踪数据的批量处理；(3)信息提取过程中的非平凡错误率；以及(4)关于模量因子的有限的高置信度信息。在获得和处理这些有限的信息之后，我们的攻击使用来自10K试验的经验数据实现了大约27%的密钥恢复成功率。",
                    "title_zh": "对RSA密钥生成的缓存计时攻击"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2019.i4.243-290",
                    "title": "The Interpose PUF: Secure PUF Design against State-of-the-art Machine Learning Attacks",
                    "authors": "Phuong Ha Nguyen, Durga Prasad Sahoo, Chenglu Jin, Kaleel Mahmood, Ulrich Rührmair, Marten van Dijk",
                    "abstract": "The design of a silicon Strong Physical Unclonable Function (PUF) that is lightweight and stable, and which possesses a rigorous security argument, has been a fundamental problem in PUF research since its very beginnings in 2002. Various effective PUF modeling attacks, for example at CCS 2010 and CHES 2015, have shown that currently, no existing silicon PUF design can meet these requirements. In this paper, we introduce the novel Interpose PUF (iPUF) design, and rigorously prove its security against all known machine learning (ML) attacks, including any currently known reliability-based strategies that exploit the stability of single CRPs (we are the first to provide a detailed analysis of when the reliability based CMA-ES attack is successful and when it is not applicable). Furthermore, we provide simulations and confirm these in experiments with FPGA implementations of the iPUF, demonstrating its practicality. Our new iPUF architecture so solves the currently open problem of constructing practical, silicon Strong PUFs that are secure against state-of-the-art ML attacks.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/8351/7700"
                    },
                    "abstract_zh": "从2002年开始，设计一个重量轻、稳定、具有严格安全性论证的硅强物理不可克隆功能(PUF)一直是PUF研究中的一个基本问题。各种有效的PUF建模攻击，例如在CCS 2010和CHES 2015，已经表明，目前没有现有的硅PUF设计能够满足这些要求。在本文中，我们介绍了新颖的内插PUF (iPUF)设计，并严格证明了它对所有已知机器学习(ML)攻击的安全性，包括任何目前已知的利用单个CRP的稳定性的基于可靠性的策略(我们首先提供了基于可靠性的CMA-ES攻击何时成功以及何时不适用的详细分析)。此外，我们提供了仿真并在实验中用iPUF的FPGA实现进行了验证，证明了它的实用性。我们新的iPUF体系结构解决了当前公开的问题，即构造实用的、硅坚固的PUF，使其免受最新的ML攻击。",
                    "title_zh": "内插PUF:防止机器学习攻击的安全PUF设计"
                }
            ]
        }
    ],
    "2018": [
        {
            "dblp_url": "https://dblp.uni-trier.de/db/journals/tches/tches2018.html",
            "journals_title": "IACR Transactions on Cryptographic Hardware and Embedded Systems, Volume 2018",
            "papers": [
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i1.1-17",
                    "title": "Fast FPGA Implementations of Diffie-Hellman on the Kummer Surface of a Genus-2 Curve",
                    "authors": "Philipp Koppermann, Fabrizio De Santis, Johann Heyszl, Georg Sigl",
                    "abstract": "We present the first hardware implementations of Diffie-Hellman key exchange based on the Kummer surface of Gaudry and Schost’s genus-2 curve targeting a 128-bit security level. We describe a single-core architecture for lowlatency applications and a multi-core architecture for high-throughput applications. Synthesized on a Xilinx Zynq-7020 FPGA, our architectures perform a key exchange with lower latency and higher throughput than any other reported implementation using prime-field elliptic curves at the same security level. Our single-core architecture performs a scalar multiplication with a latency of 82 microseconds while our multicore architecture achieves a throughput of 91,226 scalar multiplications per second. When compared to similar implementations of Microsoft’s Fourℚ on the same FPGA, this translates to an improvement of 48% in latency and 40% in throughput for the single-core and multi-core architecture, respectively. Both our designs exhibit constant-time execution to thwart timing attacks, use the Montgomery ladder for improved resistance against SPA, and support a countermeasure against fault attacks.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "我们提出了Diffie-Hellman密钥交换的第一个硬件实现，它基于Gaudry的Kummer曲面和Schost的亏格-2曲线，目标是128位安全级别。我们描述了用于低延迟应用的单核架构和用于高吞吐量应用的多核架构。我们的架构在Xilinx Zynq-7020 FPGA上合成，在相同的安全级别下，与其他任何使用素数域椭圆曲线的实现相比，执行密钥交换的延迟更低，吞吐量更高。我们的单核架构执行标量乘法的延迟为82微秒，而我们的多核架构的吞吐量为每秒91，226次标量乘法。与微软Fourℚ在同一FPGA上的类似实现相比，这意味着单核和多核架构的延迟和吞吐量分别提高了48%和40%。我们的两个设计都展示了恒定时间执行来阻止计时攻击，使用蒙哥马利阶梯来提高对SPA的抵抗力，并支持对故障攻击的对策。",
                    "title_zh": "亏格-2曲线Kummer曲面上Diffie-Hellman的快速FPGA实现"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i1.18-39",
                    "title": "FPGA-based Accelerator for Post-Quantum Signature Scheme SPHINCS-256",
                    "authors": "Dorian Amiet, Andreas Curiger, Paul Zbinden",
                    "abstract": "In recent years, a substantial amount of research has been conducted and progress made in the area of quantum computers. Small functional prototypes have already been reported. If they scale as expected, they will eventually be able to break current public-key cryptosystems. The goal of post-quantum cryptography is to develop cryptographic systems that are secure against attacks originating from both quantum and classical computers. Frequently referred post-quantum signature schemes are based on the security of hash functions. A promising candidate in this group is SPHINCS-256. This paper presents the first FPGA-based hardware accelerator for SPHINCS-256. It can be implemented on an entry-level FPGA, occupying roughly 19,000 LUTs, 38,000 FFs and 36 BRAMs. On a Kintex-7 Xilinx FPGA, signing takes 1.53 milliseconds, and verification needs only 65 microseconds. Area and throughput of the accelerator are in a range that outperform today’s widely used RSA signature scheme. The performance can even keep up with ECDSA accelerators. Hence, SPHINCS-256 is a hot candidate to replace RSA and ECDSA in a post-quantum world.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "近年来，在量子计算机领域已经进行了大量的研究并取得了进展。小型功能原型已经被报道。如果它们的规模如预期的那样扩大，它们最终将能够破解当前的公钥密码系统。后量子密码术的目标是开发能够抵御来自量子和经典计算机的攻击的密码系统。经常提到的后量子签名方案是基于哈希函数的安全性。这一组中有希望的候选物是SPHINCS-256。本文介绍了第一个基于FPGA的SPHINCS-256硬件加速器。它可以在入门级FPGA上实现，占用大约19，000个lut、38，000个ff和36个BRAMs。在Kintex-7 Xilinx FPGA上，签名需要1.53毫秒，验证只需要65微秒。加速器的面积和吞吐量超过了当今广泛使用的RSA签名方案。性能甚至可以跟上ECDSA加速器。因此，SPHINCS-256是后量子世界中替代RSA和ECDSA的热门候选。",
                    "title_zh": "基于FPGA的后量子签名方案SPHINCS-256加速器"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i1.40-72",
                    "title": "High Order Masking of Look-up Tables with Common Shares",
                    "authors": "Jean-Sébastien Coron, Franck Rondepierre, Rina Zeitoun",
                    "abstract": "Masking is an effective countermeasure against side-channel attacks. In this paper, we improve the efficiency of the high-order masking of look-up tables countermeasure introduced at Eurocrypt 2014, based on a combination of three techniques, and still with a proof of security in the Ishai-Sahai-Wagner (ISW) probing model. The first technique consists in proving security under the stronger t-SNI definition, which enables to use n = t+1 shares instead of n = 2t+1 against t-th order attacks. The second technique consists in progressively incrementing the number of shares within the countermeasure, from a single share to n, thereby reducing the complexity of the countermeasure. The third technique consists in adapting the common shares approach introduced by Coron et al. at CHES 2016, so that half of a randomized look-up table can be pre-computed for multiple SBoxes. We show that our techniques perform well in practice. In theory, the combination of the three techniques should lead to a factor 10.7 improvement in efficiency, for a large number of shares. For a practical implementation with a reasonable number of shares, we get a 4.8 speed-up factor for AES.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "掩蔽是对抗侧信道攻击的有效对策。在本文中，我们改进了在Eurocrypt 2014上引入的查找表高阶屏蔽对策的效率，该对策基于三种技术的组合，并且仍然具有在Ishai-Sahai-Wagner (ISW)探测模型中的安全性证明。第一种技术在于在更强的t-SNI定义下证明安全性，这使得能够使用n = t+1份而不是n = 2t+1份来抵抗t阶攻击。第二种技术包括逐步增加对策中的份额数量，从单个份额增加到n个，从而降低对策的复杂性。第三种技术包括采用Coron等人在CHES 2016上介绍的普通股方法，以便可以为多个sbox预先计算一半的随机查找表。我们表明我们的技术在实践中表现良好。理论上，这三种技术的结合对于大量股份来说应该导致效率提高10.7倍。对于具有合理份额数的实际实现，AES的加速因子为4.8。",
                    "title_zh": "具有普通股的查找表的高阶屏蔽"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i1.73-97",
                    "title": "EM Analysis in the IoT Context: Lessons Learned from an Attack on Thread",
                    "authors": "Daniel Dinu, Ilya Kizhvatov",
                    "abstract": "The distinguishing feature of the Internet of Things is that many devices get interconnected. The threat of side-channel attacks in this setting is less understood than the threat of traditional network and software exploitation attacks that are perceived to be more powerful.This work is a case study of Thread, an emerging network and transport level stack designed to facilitate secure communication between heterogeneous IoT devices. We perform the first side-channel vulnerability analysis of the Thread networking stack. We leverage various network mechanisms to trigger manipulations of the security material or to get access to the network credentials. We choose the most feasible attack vector to build a complete attack that combines network specific mechanisms and Differential Electromagnetic Analysis. When successfully applied on a Thread network, the attack gives full network access to the adversary. We evaluate the feasibility of our attack in a TI CC2538 setup running OpenThread, a certified open-source implementation of the stack.The full attack does not succeed in our setting. The root cause for this failure is not any particular security feature of the protocol or the implementation, but a side-effect of a feature not related to security. We summarize the problems that we find in the protocol with respect to side-channel analysis, and suggest a range of countermeasures to prevent our attack and the other attack vectors we identified during the vulnerability analysis.In general, we demonstrate that elaborate security mechanisms of Thread make a side-channel attack not trivial to mount. Similar to a modern software exploit, it requires chaining multiple vulnerabilities. Nevertheless, such attacks are feasible. Being perhaps too expensive for settings like smart homes, they pose a relatively higher threat to the commercial setting. We believe our experience provides a useful lesson to designers of IoT protocols and devices.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/833/785"
                    },
                    "abstract_zh": "物联网的显著特征是许多设备相互连接。与被认为更强大的传统网络和软件利用攻击相比，在这种情况下，旁道攻击的威胁不太为人所知。这项工作是对Thread的案例研究，Thread是一种新兴的网络和传输层堆栈，旨在促进异构物联网设备之间的安全通信。我们执行线程网络堆栈的第一个侧通道漏洞分析。我们利用各种网络机制来触发对安全材料的操作或获取对网络凭证的访问。我们选择最可行的攻击向量来构建一个完整的攻击，它结合了网络特定机制和差分电磁分析。当在线程网络上成功应用时，攻击会给予对手完全的网络访问权。我们在运行OpenThread的TI CC2538设置中评估了我们的攻击的可行性，OpenThread是该堆栈的认证开源实现。在我们的环境下，全面进攻不会成功。失败的根本原因不是协议或实现的任何特定安全特性，而是与安全无关的特性的副作用。我们总结了我们在协议中发现的与边信道分析相关的问题，并提出了一系列对策来防止我们的攻击和我们在漏洞分析期间识别的其他攻击媒介。总的来说，我们证明了线程的精心设计的安全机制使得旁道攻击不容易发生。类似于现代软件利用，它需要链接多个漏洞。然而，这种攻击是可行的。对于智能家居这样的环境来说，它们可能过于昂贵，因此对商业环境构成了相对较高的威胁。我们相信，我们的经验为物联网协议和设备的设计者提供了有益的借鉴。",
                    "title_zh": "物联网环境下的EM分析:从线程攻击中吸取的教训"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i1.98-117",
                    "title": "A Cautionary Note When Looking for a Truly Reconfigurable Resistive RAM PUF",
                    "authors": "Kai-Hsin Chuang, Robin Degraeve, Andrea Fantini, Guido Groeseneken, Dimitri Linten, Ingrid Verbauwhede",
                    "abstract": "The reconfigurable physically unclonable function (PUF) is an advanced security hardware primitive, suitable for applications requiring key renewal or similar refresh functions. The Oxygen vacancies-based resistive RAM (RRAM), has been claimed to be a physically reconfigurable PUF due to its intrinsic switching variability. This paper first analyzes and compares various previously published RRAM-based PUFs with a physics-based RRAM model. We next discuss their possible reconfigurability assuming an ideal configuration-to-configuration behavior. The RRAM-to-RRAM variability, which mainly originates from a variable number of unremovable vacancies inside the RRAM filament, however, has been observed to have significant impact on the reconfigurability. We show by quantitative analysis on the clear uniqueness degradation from the ideal situation in all the discussed implementations. Thus we conclude that true reconfigurability with RRAM PUFs might be unachievable due to this physical phenomena.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "可重新配置的物理不可克隆功能(PUF)是一种高级安全硬件原语，适用于需要密钥更新或类似刷新功能的应用。基于氧空位的阻变存储器(RRAM)由于其固有的开关可变性而被认为是物理上可重新配置的PUF。本文首先分析和比较了各种以前发表的基于RRAM的puf和基于物理学的RRAM模型。我们接下来讨论它们可能的可重构性，假设一个理想的配置到配置的行为。然而，已经观察到RRAM-RRAM可变性对可重构性具有显著影响，该可变性主要来源于RRAM灯丝内部不可去除空位的可变数量。我们通过定量分析表明，在所有讨论的实现中，理想情况下的唯一性明显下降。因此，我们得出结论，由于这种物理现象，RRAM puf的真正可重构性可能是不可实现的。",
                    "title_zh": "寻找真正可重新配置的电阻式RAM PUF时的注意事项"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i1.118-141",
                    "title": "Linear Repairing Codes and Side-Channel Attacks",
                    "authors": "Hervé Chabanne, Houssem Maghrebi, Emmanuel Prouff",
                    "abstract": "To strengthen the resistance of countermeasures based on secret sharing,several works have suggested to use the scheme introduced by Shamir in 1978, which proposes to use the evaluation of a random d-degree polynomial into n ≥ d + 1 public points to share the sensitive data. Applying the same principles used against the classical Boolean sharing, all these works have assumed that the most efficient attack strategy was to exploit the minimum number of shares required to rebuild the sensitive value; which is d + 1 if the reconstruction is made with Lagrange’s interpolation. In this paper, we highlight first an important difference between Boolean and Shamir’s sharings which implies that, for some signal-to-noise ratio, it is more advantageous for the adversary to observe strictly more than d + 1 shares. We argue that this difference is related to the existence of so-called linear exact repairing codes, which themselves come with reconstruction formulae that need (much) less information (counted in bits) than Lagrange’s interpolation. In particular, this result implies that the choice of the public points in Shamir’s sharing has an impact on the countermeasure strength, which confirms previous observations made by Wang et al. at CARDIS 2016 for the so-called inner product sharing which is a generalization of Shamir’s scheme. As another contribution, we exhibit a positive impact of the existence of linear exact repairing schemes; we indeed propose to use them to improve the state-of-the-art multiplication algorithms dedicated to Shamir’s sharing. We argue that the improvement can be effective when the multiplication operation in the sub-fields is at least two times smaller than that of the base field.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/835/787"
                    },
                    "abstract_zh": "为了增强基于秘密共享的对抗措施的抵抗力，一些著作已经建议使用Shamir在1978年提出的方案，该方案提出使用对n ≥ d + 1个公共点的随机d次多项式的评估来共享敏感数据。应用与经典布尔共享相同的原理，所有这些工作都假设最有效的攻击策略是利用重建敏感值所需的最少份额数；如果用拉格朗日插值进行重建，则该值为d + 1。在本文中，我们首先强调了布尔共享和沙米尔共享之间的一个重要区别，这意味着，对于某些信噪比，对手严格观察多于d + 1份的共享更有利。我们认为，这种差异与所谓的线性精确修复码的存在有关，线性精确修复码本身具有比拉格朗日插值需要(多得多)更少信息(以比特计)的重建公式。特别地，该结果暗示Shamir共享中公共点的选择对对抗强度有影响，这证实了王等人在CARDIS 2016上对所谓的内积共享的先前观察，内积共享是Shamir方案的概括。作为另一个贡献，我们展示了线性精确修复方案的存在的积极影响；我们确实建议用它们来改进致力于Shamir共享的最先进的乘法算法。我们认为，当子域中的乘法运算至少比基域中的乘法运算小两倍时，这种改进是有效的。",
                    "title_zh": "线性修复码和旁道攻击"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i1.142-174",
                    "title": "Practical CCA2-Secure and Masked Ring-LWE Implementation",
                    "authors": "Tobias Oder, Tobias Schneider, Thomas Pöppelmann, Tim Güneysu",
                    "abstract": "During the last years public-key encryption schemes based on the hardness of ring-LWE have gained significant popularity. For real-world security applications assuming strong adversary models, a number of practical issues still need to be addressed. In this work we thus present an instance of ring-LWE encryption that is protected against active attacks (i.e., adaptive chosen-ciphertext attacks) and equipped with countermeasures against side-channel analysis. Our solution is based on a postquantum variant of the Fujisaki-Okamoto (FO) transform combined with provably secure first-order masking. To protect the key and message during decryption, we developed a masked binomial sampler that secures the re-encryption process required by FO. Our work shows that CCA2-secured RLWE-based encryption can be achieved with reasonable performance on constrained devices but also stresses that the required transformation and handling of decryption errors implies a performance overhead that has been overlooked by the community so far. With parameters providing 233 bits of quantum security, our implementation requires 4,176,684 cycles for encryption and 25,640,380 cycles for decryption with masking and hiding countermeasures on a Cortex-M4F. The first-order security of our masked implementation is also practically verified using the non-specific t-test evaluation methodology.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "在过去的几年里，基于环-LWE硬度的公钥加密方案已经非常流行。对于假设强对手模型的真实世界的安全应用，仍然需要解决许多实际问题。因此，在本文中，我们提出了一个环LWE加密的实例，它可以抵御主动攻击(即自适应选择密文攻击)，并配备了对抗旁路分析的措施。我们的解决方案基于藤崎琴音-冈本(FO)变换的后量子变体，结合可证明安全的一阶掩蔽。为了在解密过程中保护密钥和消息，我们开发了一个掩码二项式采样器，它保证了FO所需的重新加密过程。我们的工作表明，CCA2安全的基于RLWE的加密可以在受限制的设备上以合理的性能实现，但也强调，所需的转换和解密错误的处理意味着迄今为止被社区忽略的性能开销。使用提供233位量子安全性的参数，我们的实施在Cortex-M4F上需要4，176，684个加密周期和25，640，380个解密周期以及屏蔽和隐藏对策。我们的屏蔽实现的一阶安全性也使用非特定t-test评估方法进行了实际验证。",
                    "title_zh": "实用cc a2-安全和屏蔽环-LWE实现"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i1.175-208",
                    "title": "Mixing Additive and Multiplicative Masking for Probing Secure Polynomial Evaluation Methods",
                    "authors": "Axel Mathieu-Mahias, Michaël Quisquater",
                    "abstract": "Masking is a sound countermeasure to protect implementations of block- cipher algorithms against Side Channel Analysis (SCA). Currently, the most efficient masking schemes use Lagrange’s Interpolation Theorem in order to represent any S- box by a polynomial function over a binary finite field. Masking the processing of an S-box is then achieved by masking every operation involved in the evaluation of its polynomial representation. While the common approach requires to use the well- known Ishai-Sahai-Wagner (ISW) scheme in order to secure this processing, there exist alternatives. In the particular case of power functions, Genelle, Prouff and Quisquater proposed an efficient masking scheme (GPQ). However, no generalization has been suggested for polynomial functions so far. In this paper, we solve the open problem of extending GPQ for polynomials, and we also solve the open problem of proving that both the original scheme and its variants for polynomials satisfy the t-SNI security definition. Our approach to extend GPQ is based on the cyclotomic method and results in an alternate cyclotomic method which is three times faster in practice than the original proposal in almost all scenarios we address. The best- known method for polynomial evaluation is currently CRV which requires to use the cyclotomic method for one of its step. We also show how to plug our alternate cyclo- tomic approach into CRV and again provide an alternate approach that outperforms the original in almost all scenarios. We consider the masking of n-bit S-boxes for n ∈ [4;8] and we get in practice 35% improvement of efficiency for S-boxes with dimension n ∈ {5,7,8} and 25% for 6-bit S-boxes.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "屏蔽是保护分组密码算法的实现免受侧信道分析(SCA)攻击的可靠对策。目前，最有效的掩蔽方案使用拉格朗日插值定理，以便通过二进制有限域上的多项式函数来表示任何S盒。屏蔽S盒的处理然后通过屏蔽在其多项式表示的评估中涉及的每个操作来实现。虽然普通的方法需要使用众所周知的Ishai-Sahai-Wagner (ISW)方案来确保这种处理，但是存在替代方案。在幂函数的特殊情况下，Genelle，Prouff和Quisquater提出了一个有效的掩蔽方案(GPQ)。然而，到目前为止还没有建议对多项式函数进行推广。本文解决了推广多项式GPQ的公开问题，也解决了证明多项式的原方案及其变种都满足t-SNI安全定义的公开问题。我们扩展GPQ的方法是基于割圆法的，并且产生了一种替代的割圆法，在我们处理的几乎所有场景中，这种方法在实践中比最初的提议快三倍。目前最著名的多项式求值方法是CRV法，它要求在其中一个步骤中使用割圆法。我们还展示了如何将我们的替代割圆方法插入CRV，并再次提供了一种替代方法，它在几乎所有场景中都优于原始方法。我们考虑n∈[4]的n位S盒的屏蔽。8]并且在实践中，对于维数为n ∈ {5，7，8}的S盒，我们的效率提高了35%,对于6位S盒，效率提高了25%。",
                    "title_zh": "用于探测安全多项式评估方法的混合加法和乘法掩蔽"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i1.209-237",
                    "title": "Leakage Detection with the x2-Test",
                    "authors": "Amir Moradi, Bastian Richter, Tobias Schneider, François-Xavier Standaert",
                    "abstract": "We describe how Pearson’s χ2-test can be used as a natural complement to Welch’s t-test for black box leakage detection. In particular, we show that by using these two tests in combination, we can mitigate some of the limitations due to the moment-based nature of existing detection techniques based on Welch’s t-test (e.g., for the evaluation of higher-order masked implementations with insufficient noise). We also show that Pearson’s χ2-test is naturally suited to analyze threshold implementations with information lying in multiple statistical moments, and can be easily extended to a distinguisher for key recovery attacks. As a result, we believe the proposed test and methodology are interesting complementary ingredients of the side-channel evaluation toolbox, for black box leakage detection and non-profiled attacks, and as a preliminary before more demanding advanced analyses.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "我们描述了Pearson的χ2检验如何作为Welch的t检验的自然补充用于黑盒泄漏检测。具体而言，我们表明，通过结合使用这两种测试，我们可以减轻由于基于Welch t-test的现有检测技术的基于矩的性质而导致的一些限制(例如，用于评估噪声不足的高阶掩蔽实现)。我们还表明Pearson的χ2检验自然适合于分析具有位于多个统计矩中的信息的阈值实现，并且可以容易地扩展到密钥恢复攻击的区分器。因此，我们认为所提出的测试和方法是边信道评估工具箱的有趣补充成分，用于黑盒泄漏检测和非概要攻击，并作为更高要求的高级分析之前的初步。",
                    "title_zh": "使用x2检验进行泄漏检测"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i1.238-268",
                    "title": "CRYSTALS-Dilithium: A Lattice-Based Digital Signature Scheme",
                    "authors": "Léo Ducas, Eike Kiltz, Tancrède Lepoint, Vadim Lyubashevsky, Peter Schwabe, Gregor Seiler, Damien Stehlé",
                    "abstract": "In this paper, we present the lattice-based signature scheme Dilithium, which is a component of the CRYSTALS (Cryptographic Suite for Algebraic Lattices) suite that was submitted to NIST’s call for post-quantum cryptographic standards. The design of the scheme avoids all uses of discrete Gaussian sampling and is easily implementable in constant-time. For the same security levels, our scheme has a public key that is 2.5X smaller than the previously most efficient lattice-based schemes that did not use Gaussians, while having essentially the same signature size. In addition to the new design, we significantly improve the running time of the main component of many lattice-based constructions – the number theoretic transform. Our AVX2-based implementation results in a speed-up of roughly a factor of 2 over the previously best algorithms that appear in the literature. The techniques for obtaining this speed-up also have applications to other lattice-based schemes.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "在本文中，我们提出了基于格的签名方案Dilithium，它是CRYSTALS(代数格的密码套件)套件的一个组成部分，该套件被提交给NIST的后量子密码标准呼吁。该方案的设计避免了所有离散高斯采样的使用，并且易于在常数时间内实现。对于相同的安全级别，我们的方案的公钥比以前最有效的不使用高斯函数的基于格的方案小2.5倍，同时具有基本相同的签名大小。除了新的设计之外，我们还显著提高了许多基于格的结构的主要组件——数论变换的运行时间。我们基于AVX2的实现比文献中出现的以前最好的算法的速度提高了大约2倍。获得这种加速的技术也适用于其他基于格的方案。",
                    "title_zh": "CRYSTALS-Dilithium:一种基于格的数字签名方案"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i1.269-290",
                    "title": "Rhythmic Keccak: SCA Security and Low Latency in HW",
                    "authors": "Victor Arribas, Begül Bilgin, George Petrides, Svetla Nikova, Vincent Rijmen",
                    "abstract": "Glitches entail a great issue when securing a cryptographic implementation in hardware. Several masking schemes have been proposed in the literature that provide security even in the presence of glitches. The key property that allows this protection was introduced in threshold implementations as non-completeness. We address crucial points to ensure the right compliance of this property especially for low-latency implementations. Specifically, we first discuss the existence of a flaw in DSD 2017 implementation of Keccak by Gross et al. in violation of the non-completeness property and propose a solution. We perform a side-channel evaluation on the first-order and second-order implementations of the proposed design where no leakage is detected with up to 55 million traces. Then, we present a method to ensure a non-complete scheme of an unrolled implementation applicable to any order of security or algebraic degree of the shared function. By using this method we design a two-rounds unrolled first-order Keccak-",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "当保护硬件中的加密实现时，毛刺会带来很大的问题。在文献中已经提出了几种掩蔽方案，即使在存在假信号的情况下也能提供安全性。允许这种保护的关键属性是作为非完整性在阈值实现中引入的。我们解决了关键点，以确保该属性的正确合规性，尤其是对于低延迟实施。具体来说，我们首先讨论Gross等人的Keccak的DSD 2017实现中存在违反不完全性属性的缺陷，并提出解决方案。我们对建议设计的一阶和二阶实现进行了侧通道评估，在多达5500万条走线的情况下没有检测到泄漏。然后，我们提出了一种方法来确保一个展开实现的非完全方案适用于共享函数的任何安全级或代数级。利用这种方法，我们设计了两轮展开的一阶Keccak-1",
                    "title_zh": "节奏Keccak:硬件中的SCA安全性和低延迟"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i2.1-21",
                    "title": "Generic Low-Latency Masking in Hardware",
                    "authors": "Hannes Groß, Rinat Iusupov, Roderick Bloem",
                    "abstract": "In this work, we introduce a generalized concept for low-latency masking that is applicable to any implementation and protection order, and (in its most extreme form) does not require on-the-fly randomness. The main idea of our approach is to avoid collisions of shared variables in nonlinear circuit parts and to skip the share compression. We show the feasibility of our approach on a full implementation of a one-round unrolled Ascon variant and on an AES S-box case study. Additionally, we discuss possible trade-offs to make our approach interesting for practical implementations. As a result, we obtain a first-order masked AES S-box that is calculated in a single clock cycle with rather high implementation costs (60.7 kGE), and a two-cycle variant with much less implementation costs (6.7 kGE). The side-channel resistance of our Ascon S-box designs up to order three are then verified using the formal analysis tool of [BGI + 18]. Furthermore, we introduce a taint checking based verification approach that works specifically for our low-latency approach and allows us to verify large circuits like our low-latency AES S-box design in reasonable time.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "在这项工作中，我们引入了适用于任何实施和保护顺序的低延迟屏蔽的通用概念，并且(在其最极端的形式中)不需要即时随机性。我们方法的主要思想是避免非线性电路部分中共享变量的冲突，并跳过共享压缩。我们在单轮展开的Ascon变体的完整实现和AES S-box案例研究上展示了我们的方法的可行性。此外，我们讨论了可能的折衷方案，以使我们的方法在实际实现中更有趣。因此，我们获得了一个一阶屏蔽AES S盒，它是在单个时钟周期内以相当高的实现成本(60.7 kGE)计算的，以及一个具有低得多的实现成本(6.7 kGE)的两周期变体。然后使用[BGI + 18]的形式分析工具验证我们Ascon S盒设计的边信道电阻，最高可达三阶。此外，我们引入了一种基于污点检查的验证方法，该方法专门用于我们的低延迟方法，并允许我们在合理的时间内验证大型电路，如我们的低延迟AES S-box设计。",
                    "title_zh": "硬件中的通用低延迟屏蔽"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i2.22-45",
                    "title": "Improved High-Order Conversion From Boolean to Arithmetic Masking",
                    "authors": "Luk Bettale, Jean-Sébastien Coron, Rina Zeitoun",
                    "abstract": "",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "",
                    "title_zh": "改进了从布尔到算术屏蔽的高阶转换"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i2.46-69",
                    "title": "Dismantling the AUT64 Automotive Cipher",
                    "authors": "Christopher Hicks, Flavio D. Garcia, David F. Oswald",
                    "abstract": "AUT64 is a 64-bit automotive block cipher with a 120-bit secret key used in a number of security sensitive applications such as vehicle immobilization and remote keyless entry systems. In this paper, we present for the first time full details of AUT64 including a complete specification and analysis of the block cipher, the associated authentication protocol, and its implementation in a widely-used vehicle immobiliser system that we have reverse engineered. Secondly, we reveal a number of cryptographic weaknesses in the block cipher design. Finally, we study the concrete use of AUT64 in a real immobiliser system, and pinpoint severe weaknesses in the key diversification scheme employed by the vehicle manufacturer. We present two key-recovery attacks based on the cryptographic weaknesses that, combined with the implementation flaws, break both the 8 and 24 round configurations of AUT64. Our attack on eight rounds requires only 512 plaintext-ciphertext pairs and, in the worst case, just 237.3 offline encryptions. In most cases, the attack can be executed within milliseconds on a standard laptop. Our attack on 24 rounds requires 2 plaintext-ciphertext pairs and 248.3 encryptions to recover the 120-bit secret key in the worst case. We have strong indications that a large part of the key is kept constant across vehicles, which would enable an attack using a single communication with the transponder and negligible offline computation.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/874/826"
                    },
                    "abstract_zh": "AUT64是一种64位汽车分组密码，具有120位密钥，用于许多安全敏感应用，如车辆制动和遥控无钥匙进入系统。在本文中，我们首次介绍了AUT64的全部细节，包括分组密码的完整规范和分析、相关的认证协议及其在我们反向工程的广泛使用的车辆防盗系统中的实现。其次，我们揭示了分组密码设计中的一些密码弱点。最后，我们研究了AUT64在实际防盗系统中的具体应用，并指出汽车制造商采用的钥匙多样化方案中的严重缺陷。我们提出了两种基于加密弱点的密钥恢复攻击，这两种攻击与实现缺陷相结合，破坏了AUT64的8轮和24轮配置。我们对八轮的攻击只需要512个明文-密文对，在最坏的情况下，只需要237.3次离线加密。在大多数情况下，攻击可以在标准笔记本电脑上几毫秒内执行。我们对24轮的攻击需要2个明文-密文对和248.3次加密来恢复最坏情况下的120位密钥。我们有强烈的迹象表明，很大一部分密钥在车辆之间保持不变，这将使攻击能够使用与转发器的单次通信和可忽略不计的离线计算。",
                    "title_zh": "拆解AUT64汽车密码"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i2.70-95",
                    "title": "High-Performance FV Somewhat Homomorphic Encryption on GPUs: An Implementation using CUDA",
                    "authors": "Ahmad Al Badawi, Bharadwaj Veeravalli, Chan Fook Mun, Khin Mi Mi Aung",
                    "abstract": "Homomorphic encryption (HE) offers great capabilities that can solve a wide range of privacy-preserving computing problems. This tool allows anyone to process encrypted data producing encrypted results that only the decryption key’s owner can decrypt. Although HE has been realized in several public implementations, its performance is quite demanding. The reason for this is attributed to the huge amount of computation required by secure HE schemes. In this work, we present a CUDAbased implementation of the Fan and Vercauteren (FV) Somewhat HomomorphicEncryption (SHE) scheme. We demonstrate several algebraic tools such as the Chinese Remainder Theorem (CRT), Residual Number System (RNS) and Discrete Galois Transform (DGT) to accelerate and facilitate FV computation on GPUs. We also show how the entire FV computation can be done on GPU without multi-precision arithmetic. We compare our GPU implementation with two mature state-of-the-art implementations: 1) Microsoft SEAL v2.3.0-4 and 2) NFLlib-FV. Our implementation outperforms them and achieves on average 5.37x, 7.37x, 22.22x, 5.11x and 13.18x (resp. 2.03x, 2.94x, 27.86x, 8.53x and 18.69x) for key generation, encryption, decryption, homomorphic addition and homomorphic multiplication against SEAL-FVRNS (resp. NFLlib-FV).",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "同态加密(HE)提供了强大的功能，可以解决广泛的隐私保护计算问题。这个工具允许任何人处理加密数据，产生只有解密密钥的所有者才能解密的加密结果。虽然他已经在几个公开的实现中实现了，但是其性能还是相当苛刻的。其原因在于安全he方案所需的巨大计算量。在这篇文章中，我们提出了一个基于cuda的范和维考特伦(FV)同态加密(SHE)方案的实现。我们展示了几种代数工具，如中国剩余定理(CRT)、剩余数系统(RNS)和离散伽罗瓦变换(DGT ),以加速和促进GPU上的FV计算。我们还展示了如何在没有多精度算法的情况下在GPU上完成整个FV计算。我们将我们的GPU实现与两个成熟的最先进的实现进行了比较:1)微软海豹突击队v2.3.0-4和2) NFLlib-FV。我们的实施优于他们，平均分别实现了5.37倍、7.37倍、22.22倍、5.11倍和13.18倍的性能。2.03x、2.94x、27.86x、8.53x和18.69x)，用于密钥生成、加密、解密、同态加法和同态乘法，对抗海豹突击队-FVRNS(分别为。NFLlib-FV)。",
                    "title_zh": "基于GPU的高性能FV同态加密:一个使用CUDA的实现"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i2.96-122",
                    "title": "Fault Attacks Made Easy: Differential Fault Analysis Automation on Assembly Code",
                    "authors": "Jakub Breier, Xiaolu Hou, Yang Liu",
                    "abstract": "Over the past decades, fault injection attacks have been extensively studied due to their capability to efficiently break cryptographic implementations. Fault injection attack models are normally determined by analyzing the cipher structure and finding exploitable spots in non-linear and permutation layers. However, this level of abstraction is often too high to distinguish vulnerable parts of software implementations, due to specific operations and optimizations. On the other hand, manually analyzing the assembly code requires non-negligible amount of time and expertise. In this paper, we propose an automated approach for analyzing cipher implementations in assembly. We represent the whole assembly program as a data flow graph so that the vulnerable spots can be found efficiently. Fault propagation is analyzed in a subgraph constructed from each vulnerable spot, allowing equations for Differential Fault Analysis (DFA) to be automatically generated. We have created a tool that implements our approach: DATAC – DFA Automation Tool for Assembly Code . We have successfully used this tool for attacking PRESENT- 80, being able to find implementation-specific vulnerabilities that can be exploited in order to recover the last round key with 16 faults. Our results show that DATAC is useful in finding attack spots that are not visible from the cipher structure, but can be easily exploited when dealing with real-world implementations.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "在过去的几十年里，由于故障注入攻击能够有效地破解密码实现，因此得到了广泛的研究。故障注入攻击模型通常通过分析密码结构并在非线性和置换层中寻找可利用的点来确定。然而，由于特定的操作和优化，这种抽象级别通常太高，无法区分软件实现的易受攻击部分。另一方面，手动分析汇编代码需要大量的时间和专业知识。在这篇文章中，我们提出了一种自动分析汇编中密码实现的方法。我们将整个汇编程序表示为一个数据流图，这样可以有效地发现易受攻击的地方。故障传播在由每个易受攻击点构建的子图中进行分析，允许自动生成差分故障分析(DFA)的方程。我们创建了一个工具来实现我们的方法:用于汇编代码的DATAC–DFA自动化工具。我们已经成功地使用该工具来攻击PRESENT- 80，能够找到可被利用来恢复具有16个错误的最后一轮密钥的实现特定的漏洞。我们的结果表明，DATAC在发现从密码结构中看不到的攻击点方面是有用的，但在处理现实世界的实现时可以很容易地被利用。",
                    "title_zh": "故障攻击变得容易:汇编代码上的差分故障分析自动化"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i2.123-148",
                    "title": "Hardware Masking, Revisited",
                    "authors": "Thomas De Cnudde, Maik Ender, Amir Moradi",
                    "abstract": "MaskingHardware masking schemes have shown many advances in the past few years. Through a series of publications their implementation cost has dropped significantly and flaws have been fixed where present. Despite these advancements it seems that a limit has been reached when implementing masking schemes on FPGA platforms. Indeed, even with a correct transition from the masking scheme to the masking realization (i.e., when the implementation is not buggy) it has been shown that the implementation can still exhibit unexpected leakage, e.g., through variations in placement and routing. In this work, we show that the reason for such unexpected leakages is the violation of an underlying assumption made by all masking schemes, i.e., that the leakage of the circuit is a linear sum of leakages associated to each share. In addition to the theory of VLSI which supports our claim, we perform a wide range of experiments based on an FPGA) to find out under what circumstances this causes a masked hardware implementation to show undesirable leakage. We further illustrate case studies, where publicly-known secure designs exhibit first-order leakage when being operated at certain conditions.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/877/829"
                    },
                    "abstract_zh": "在过去的几年里，硬件屏蔽方案已经显示出许多进步。通过一系列的出版物，它们的实现成本已经显著下降，并且已经修复了存在的缺陷。尽管取得了这些进步，但在FPGA平台上实施屏蔽方案时，似乎已经达到了极限。事实上，即使从掩蔽方案到掩蔽实现的正确转换(即，当实现没有错误时)，已经表明实现仍然可能表现出意外的泄漏，例如，通过布局和布线的变化。在这项工作中，我们表明这种意外泄漏的原因是违反了所有掩蔽方案所做的基本假设，即电路的泄漏是与每个份额相关的泄漏的线性和。除了支持我们的主张的VLSI理论之外，我们还基于FPGA进行了广泛的实验，以找出在什么情况下这会导致屏蔽的硬件实现显示出不期望的泄漏。我们进一步举例说明案例研究，其中公知的安全设计在特定条件下工作时会出现一阶泄漏。",
                    "title_zh": "硬件屏蔽，重新审视"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i2.149-170",
                    "title": "Attacking GlobalPlatform SCP02-compliant Smart Cards Using a Padding Oracle Attack",
                    "authors": "Gildas Avoine, Loïc Ferreira",
                    "abstract": "We describe in this paper how to perform a padding oracle attack against the GlobalPlatform SCP02 protocol. SCP02 is implemented in smart cards and used by transport companies, in the banking world and by mobile network operators (UICC/SIM cards). The attack allows an adversary to efficiently retrieve plaintext bytes from an encrypted data field. We provide results of our experiments done with 10 smart cards from six different card manufacturers, and show that, in our experimental setting, the attack is fully practical. Given that billions SIM cards are produced every year, the number of affected cards, although difficult to estimate, is potentially high. To the best of our knowledge, this is the first successful attack against SCP02.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "我们在本文中描述了如何针对GlobalPlatform SCP02协议执行填充oracle攻击。SCP02在智能卡中实现，由运输公司、银行和移动网络运营商(UICC/SIM卡)使用。该攻击允许对手从加密的数据字段中有效地检索明文字节。我们提供了对来自六个不同智能卡制造商的10张智能卡进行的实验结果，并表明在我们的实验环境中，攻击是完全可行的。鉴于每年生产数十亿张SIM卡，受影响的卡的数量虽然难以估计，但可能很高。据我们所知，这是针对SCP02的首次成功攻击。",
                    "title_zh": "使用填充Oracle攻击攻击符合GlobalPlatform SCP02的智能卡"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i2.171-191",
                    "title": "CacheQuote: Efficiently Recovering Long-term Secrets of SGX EPID via Cache Attacks",
                    "authors": "Fergus Dall, Gabrielle De Micheli, Thomas Eisenbarth, Daniel Genkin, Nadia Heninger, Ahmad Moghimi, Yuval Yarom",
                    "abstract": "Intel Software Guard Extensions (SGX) allows users to perform secure computation on platforms that run untrusted software. To validate that the computation is correctly initialized and that it executes on trusted hardware, SGX supports attestation providers that can vouch for the user’s computation. Communication with these attestation providers is based on the Extended Privacy ID (EPID) protocol, which not only validates the computation but is also designed to maintain the user’s privacy. In particular, EPID is designed to ensure that the attestation provider is unable to identify the host on which the computation executes. In this work we investigate the security of the Intel implementation of the EPID protocol. We identify an implementation weakness that leaks information via a cache side channel. We show that a malicious attestation provider can use the leaked information to break the unlinkability guarantees of EPID. We analyze the leaked information using a lattice-based approach for solving the hidden number problem, which we adapt to the zero-knowledge proof in the EPID scheme, extending prior attacks on signature schemes.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "英特尔软件保护扩展(SGX)允许用户在运行不可信软件的平台上执行安全计算。为了验证计算是否被正确初始化，以及它是否在可信硬件上执行，SGX支持证明提供者来担保用户的计算。与这些证明提供者的通信基于扩展隐私ID (EPID)协议，该协议不仅验证计算，而且旨在维护用户的隐私。特别地，EPID被设计成确保证明提供者不能识别计算在其上执行的主机。在这项工作中，我们调查了英特尔实施EPID协议的安全性。我们发现了一个通过缓存侧通道泄漏信息的实现缺陷。我们证明了恶意证明提供者可以利用泄露的信息来打破EPID的不可链接保证。我们使用一种基于格的方法来分析泄漏的信息以解决隐藏数字问题，这种方法适用于EPID方案中的零知识证明，扩展了对签名方案的先验攻击。",
                    "title_zh": "缓存引用:通过缓存攻击有效恢复SGX EPID的长期秘密"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i2.192-217",
                    "title": "SAEB: A Lightweight Blockcipher-Based AEAD Mode of Operation",
                    "authors": "Yusuke Naito, Mitsuru Matsui, Takeshi Sugawara, Daisuke Suzuki",
                    "abstract": "Lightweight cryptography in computationally constrained devices is actively studied. In contrast to advances of lightweight blockcipher in the last decade, lightweight mode of operation is seemingly not so mature, yet it has large impact in performance. Therefore, there is a great demand for lightweight mode of operation, especially that for authenticated encryption with associated data (AEAD). Among many known properties of conventional modes of operation, the following four properties are essential for constrained devices: \n \nMinimum State Size: the state size equals to a block size of a blockcipher. \nInverse Free: no need for a blockcipher decryption. \nXOR Only: only XOR is needed in addition to a blockcipher encryption. \nOnline: a data block is processed only once. \n \nThe properties 1 and 4 contribute to small memory usage, and the properties 2 and 3 contribute to small program/circuit footprint. On top of the above properties, the fifth property regarding associated data (AD) is also important for performance: \n \nEfficient Handling of Static AD: static AD can be precomputed. \n \nWe design a lightweight blockcipher-based AEAD mode of operation called SAEB: the first mode of operation that satisfies all the five properties to the best of our knowledge. Performance of SAEB is evaluated in various software and hardware platforms. The evaluation results show that SAEB outperforms conventional blockcipher-based AEAD modes of operation in various performance metrics for lightweight cryptography.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/885/836"
                    },
                    "abstract_zh": "正在积极研究计算受限设备中的轻量级密码术。与过去十年中轻量级分组密码的进步相比，轻量级操作模式似乎不太成熟，但它对性能有很大影响。因此，对轻量级操作模式有很大的需求，尤其是对带有关联数据的认证加密(AEAD)的需求。在传统操作模式的许多已知属性中，以下四个属性对于受限设备是必不可少的:\n\n最小状态大小:状态大小等于分组密码的分组大小。\n逆自由:不需要分组密码解密。\n仅XOR:除了块密码加密之外，仅需要XOR。\n在线:一个数据块只被处理一次。\n\n属性1和4有助于小的存储器使用，而属性2和3有助于小的程序/电路占用。除了上述属性之外，关于关联数据(AD)的第五个属性对性能也很重要:\n\n高效处理静态广告:静态广告可以预先计算。\n\n我们设计了一个轻量级的基于分组密码的AEAD操作模式，称为SAEB:就我们所知，第一个满足所有五个属性的操作模式。在各种软件和硬件平台中评估SAEB的性能。评估结果表明，SAEB在轻量级加密的各种性能指标上优于传统的基于分组密码的AEAD操作模式。",
                    "title_zh": "SAEB:基于轻量级分组密码的AEAD操作模式"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i2.218-241",
                    "title": "Beetle Family of Lightweight and Secure Authenticated Encryption Ciphers",
                    "authors": "Avik Chakraborti, Nilanjan Datta, Mridul Nandi, Kan Yasuda",
                    "abstract": "This paper presents a lightweight, sponge-based authenticated encryption (AE) family called Beetle. When instantiated with the PHOTON permutation from CRYPTO 2011, Beetle achieves the smallest footprint—consuming only a few more than 600 LUTs on FPGA while maintaining 64-bit security. This figure is significantly smaller than all known lightweight AE candidates which consume more than 1,000 LUTs, including the latest COFB-AES from CHES 2017. In order to realize such small hardware implementation, we equip Beetle with an “extremely tight” bound of security. The trick is to use combined feedback to create a difference between the cipher text block and the rate part of the next feedback (in traditional sponge these two values are the same). Then we are able to show that Beetle is provably secure up to min{ c − log r , b /2, r } bits, where b is the permutation size and r and c are parameters called rate and capacity, respectively. The tight security bound allows us to select the smallest security parameters, which in turn result in the smallest footprint.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "本文提出了一个轻量级的、基于海绵的认证加密(AE)家族，称为Beetle。当使用CRYPTO 2011的光子排列实例化时，Beetle实现了最小的占用空间——在FPGA上仅消耗600多个lut，同时保持64位安全性。这个数字明显小于所有已知的轻量级AE候选，这些候选消耗超过1，000个lut，包括CHES 2017的最新COFB-AES。为了实现如此小的硬件实现，我们为Beetle配备了“极其严密”的安全界限。诀窍是使用组合反馈来创建密文块和下一个反馈的速率部分之间的差异(在传统的海绵中，这两个值是相同的)。然后，我们能够证明Beetle在最少{ c log r，b /2，r }位是可证明安全的，其中b是置换大小，r和c分别是称为速率和容量的参数。严格的安全界限允许我们选择最小的安全参数，从而导致最小的占用空间。",
                    "title_zh": "轻量级和安全的认证加密密码甲虫家族"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i2.242-276",
                    "title": "ExpFault: An Automated Framework for Exploitable Fault Characterization in Block Ciphers",
                    "authors": "Sayandeep Saha, Debdeep Mukhopadhyay, Pallab Dasgupta",
                    "abstract": "Malicious exploitation of faults for extracting secrets is one of the most practical and potent threats to modern cryptographic primitives. Interestingly, not every possible fault for a cryptosystem is maliciously exploitable, and evaluation of the exploitability of a fault is nontrivial. In order to devise precise defense mechanisms against such rogue faults, a comprehensive knowledge is required about the exploitable part of the fault space of a cryptosystem. Unfortunately, the fault space is diversified and of formidable size even while a single cryptoprimitive is considered and traditional manual fault analysis techniques may often fall short to practically cover such a fault space within reasonable time. An automation for analyzing individual fault instances for their exploitability is thus inevitable. Such an automation is supposed to work as the core engine for analyzing the fault spaces of cryptographic primitives. In this paper, we propose an automation for evaluating the exploitability status of fault instances from block ciphers, mainly in the context of Differential Fault Analysis (DFA) attacks. The proposed framework is generic and scalable, which are perhaps the two most important features for covering diversified fault spaces of formidable size originating from different ciphers. As a proof-of-concept, we reconstruct some known attack examples on AES and PRESENT using the framework and finally analyze a recently proposed cipher GIFT [BPP+17] for the first time. It is found that the secret key of GIFT can be uniquely determined with 1 nibble fault instance injected at the beginning of the 25th round with a reasonable computational complexity of 214.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "恶意利用错误来提取秘密是对现代密码原语最实际和最潜在的威胁之一。有趣的是，并不是密码系统的每一个可能的错误都是可以被恶意利用的，对错误可利用性的评估也是很重要的。为了设计针对这种流氓错误的精确防御机制，需要关于密码系统的错误空间的可利用部分的全面知识。不幸的是，即使在考虑单个密码原语的情况下，故障空间也是多样化的并且具有令人生畏的大小，并且传统的人工故障分析技术可能经常不足以在合理的时间内实际覆盖这样的故障空间。因此，自动分析单个故障实例的可利用性是不可避免的。这种自动化被认为是分析密码原语的错误空间的核心引擎。在本文中，我们提出了一种自动评估分组密码故障实例可利用性状态的方法，主要是在差分故障分析(DFA)攻击的背景下。所提出的框架是通用的和可扩展的，这可能是覆盖源自不同密码的巨大规模的多样化故障空间的两个最重要的特征。作为一个概念验证，我们重建了一些已知的攻击AES的例子，并提出使用该框架，最后分析了最近提出的一个密码礼物[BPP+17]第一次。发现在第25轮开始时注入1个半字节错误实例，GIFT的密钥可以唯一确定，计算复杂度为214。",
                    "title_zh": "ExpFault:分组密码中可利用故障表征的自动化框架"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i2.277-297",
                    "title": "Stealthy Opaque Predicates in Hardware - Obfuscating Constant Expressions at Negligible Overhead",
                    "authors": "Max Hoffmann, Christof Paar",
                    "abstract": "Opaque predicates are a well-established fundamental building block for software obfuscation. Simplified, an opaque predicate implements an expression that provides constant Boolean output, but appears to have dynamic behavior for static analysis. Even though there has been extensive research regarding opaque predicates in software, techniques for opaque predicates in hardware are barely explored. In this work, we propose a novel technique to instantiate opaque predicates in hardware, such that they (1) are resource-efficient, and (2) are challenging to reverse engineer even with dynamic analysis capabilities. We demonstrate the applicability of opaque predicates in hardware for both, protection of intellectual property and obfuscation of cryptographic hardware Trojans. Our results show that we are able to implement stealthy opaque predicates in hardware with minimal overhead in area and no impact on latency.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/883/834"
                    },
                    "abstract_zh": "不透明谓词是软件混淆的一个公认的基础构件。简而言之，不透明谓词实现了一个提供常量布尔输出的表达式，但对于静态分析来说，它似乎具有动态行为。尽管对软件中的不透明谓词已经有了广泛的研究，但对硬件中的不透明谓词的技术几乎没有探索。在这项工作中，我们提出了一种在硬件中实例化不透明谓词的新技术，使得它们(1)是资源高效的，并且(2)即使具有动态分析能力也很难进行逆向工程。我们展示了不透明断言在硬件中的适用性，用于知识产权保护和加密硬件木马的混淆。我们的结果表明，我们能够以最小的面积开销在硬件中实现隐形的不透明谓词，并且对延迟没有影响。",
                    "title_zh": "硬件混淆常量表达式中的隐形不透明谓词，开销可忽略不计"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i2.298-336",
                    "title": "Smashing the Implementation Records of AES S-box",
                    "authors": "Arash Reyhani-Masoleh, Mostafa M. I. Taha, Doaa Ashmawy",
                    "abstract": "Canright S-box has been known as the most compact S-box design since its introduction back in CHES’05. Boyar-Peralta proposed logic-minimization heuristics that could reduce the gate count of Canright S-box from 120 gates to 113 gates, however synthesis results did not reflect much improvement. In CHES’15, Ueno et al. proposed an S-box that has a slightly higher area, but significantly faster than the previous designs, hence it was the most efficient (measured by area×delay) S-box implementation to date. In this paper, we propose two new designs for the AES S-box. One design has a smaller implementation area than both Canright and the 113-gate S-boxes. Hence, our first design is the smallest AES S-box to date, breaking the 13 years implementation record of Canright. The second design is faster and smaller than the Ueno S-box. Hence, our second design is both the fastest and the most efficient S-box design to date. While doing so, we also propose new logicminimization heuristics that outperform the previous algorithms of Boyar-Peralta. Finally, we conduct an exhaustive evaluation of each and every block in the S-box circuit, using both structural and behavioral HDL modeling, to reach the optimum synergy between theoretical algorithms and technology-supported optimization tools. We show that involving the technology-supported CAD tools in the analysis results in several counter-intuitive results.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "自2005年推出以来，Canright S-box一直被认为是最紧凑的S-box设计。Boyar-Peralta提出了逻辑最小化试探法，该试探法可以将Canright S盒的门数从120门减少到113门，但是综合结果没有反映出很大的改进。在CHES'15中，Ueno等人提出了一种S盒，其面积略高，但速度明显快于以前的设计，因此它是迄今为止最有效的(以面积×延迟衡量)S盒实现。在这篇论文中，我们提出两种新的AES S-box设计。一种设计的实现面积比Canright和113门S盒都小。因此，我们的第一个设计是迄今为止最小的AES S盒，打破了Canright 13年的实施记录。第二个设计比上野S-box更快更小。因此，我们的第二个设计是迄今为止最快和最有效的S盒设计。在这样做的同时，我们还提出了新的逻辑最小化试探法，它优于Boyar-Peralta以前的算法。最后，我们使用结构和行为HDL建模对S-box电路中的每个模块进行详尽的评估，以实现理论算法和技术支持的优化工具之间的最佳协同。我们发现，在分析中使用技术支持的CAD工具会导致一些与直觉相反的结果。",
                    "title_zh": "粉碎AES S-box的实现记录"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i1.I-IV",
                    "title": "Preface to TCHES 2018",
                    "authors": "Daniel Page, Matthieu Rivain",
                    "abstract": "Having been established in 1999, the Cryptographic Hardware and Embedded Systems (CHES) conference is today the premier venue for research on both design and analysis of cryptographic hardware and software implementations. As an area conference of the International Association for Cryptologic Research (IACR), CHES bridges the cryptographic research and engineering communities, and attracts participants from academia, industry, government and beyond. CHES 2018 was held in Amsterdam, The Netherlands, September 9–12, 2018. It was the twentieth edition of the conference, but the first under a new hybrid (i.e., a mixture of journal and conference), gold open-access (under the Creative Commons CC-BY 4.0 license) publication model: accepted papers constituting the CHES 2018 program were published in the IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES) Volume 2018, Issues 1, 2, and 3. The decision to adopt this publication model was made by the CHES Steering Committee in early 2017. Motivated by success of other communities such as FSE, whose program is published under the same model in the IACR Transactions on Symmetric Cryptography (ToSC), it was viewed as a means of improving review and publication quality while retaining the highly successful, community-focused event, plus satisfying modern demand for (and impact of) open-access research. The change in publication model demanded a new review process. Although the TCHES web-site houses a comprehensive FAQ detailing both, the latter can be summarised by three differences: while retaining a double-blind policy, and following IACR policy on declaration and management of Conflict of Interests (CoI), the process for each TCHES issue involves a) four submission deadlines associated with TCHES issues for a given CHES conference (only three for this first edition), b) reviewers drawn from an Editorial Board who write detailed, careful reviews and c) a richer set of possible decisions, adding journal-like major and minor revision options to outright accept or reject. The decision for each submission is informed by careful discussion between reviewers mediated by the Co-Editors-in-Chief, and a rebuttal phase allowing authors to respond to preliminary reviews. To provide the highest quality feedback to authors, significant effort is made by reviewers to update the preliminary reviews: ideally the final reviews capture discussion points, and justify the resulting decision. We expect both the publication model and review process to evolve over time, to reflect experience, and emerging challenges and opportunities. However, in our view it has already proven successful. The quantity and quality of submissions has been excellent, and, through the review quality and options for revision, we feel it has been possible to further improve both accepted and rejected submissions. The submission statistics of TCHES Volume 2018 are summarized in Table 1. The three issues have received a total of 181 submissions (164 discounting re-submissions) among which 47 have finally been accepted, making a global acceptance rate of 26%. For the re-submissions following a requested major revision, the acceptance rate soars to 60%,",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "自1999年成立以来，加密硬件和嵌入式系统(CHES)会议已成为当今研究加密硬件和软件实现的设计和分析的首要场所。作为国际密码研究协会(IACR)的地区会议，CHES在密码研究和工程界之间架起了桥梁，吸引了来自学术界、工业界、政府等领域的参与者。CHES 2018于2018年9月9日至12日在荷兰阿姆斯特丹举行。这是第二十届会议，但在新的混合(即期刊和会议的混合)、黄金开放存取(在知识共享CC-BY 4.0许可证下)出版模式下是第一届:构成CHES 2018计划的被接受的论文发表在IACR加密硬件和嵌入式系统汇刊(TCHES)2018卷，第1、2和3期。采用这种发布模式的决定是由CHES指导委员会在2017年初做出的。受其他机构群体(如FSE，其程序以相同的模式发表在《IACR对称密码术汇刊》( ToSC)上)的成功激励，它被视为一种提高评论和出版质量的方法，同时保留了高度成功的、以机构群体为中心的活动，并满足了现代对开放存取研究的需求(及其影响)。出版模式的改变需要新的审核流程。虽然TCHES网站上有详细介绍这两者的综合常见问题解答，但后者可以概括为三个不同点:在保留双盲政策的同时，并遵循IACR利益冲突声明和管理政策(CoI)，每个TCHES问题的流程涉及a)给定CHES会议与TCHES问题相关的四个提交截止日期(第一版只有三个)，b)从编辑委员会中选出的评审员，他们撰写详细、仔细的评审，以及c)一组更丰富的可能决定，增加了类似期刊的主要和次要修订选项，以直接接受或拒绝。每份稿件的决定都是通过由共同主编调解的审稿人之间的认真讨论以及允许作者对初步审查做出回应的反驳阶段做出的。为了向作者提供最高质量的反馈，审阅者做出了巨大的努力来更新初步审阅:理想情况下，最终审阅捕捉讨论点，并证明最终决定的合理性。我们希望出版模式和审核流程都能随着时间的推移而发展，以反映经验、新出现的挑战和机遇。然而，我们认为它已经证明是成功的。提交的数量和质量都非常好，通过审查质量和修改选项，我们认为有可能进一步改进已接受和被拒绝的提交。2018年TCHES卷的提交统计汇总在表1中。这三期共收到181份申请(164份不考虑再次提交)，其中47份最终被接受，全球接受率为26%。对于要求重大修改后的重新提交，接受率飙升至60%，",
                    "title_zh": "TCHES 2018前言"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.1-20",
                    "title": "SIDH on ARM: Faster Modular Multiplications for Faster Post-Quantum Supersingular Isogeny Key Exchange",
                    "authors": "Hwajeong Seo, Zhe Liu, Patrick Longa, Zhi Hu",
                    "abstract": "We present high-speed implementations of the post-quantum supersingular isogeny Diffie-Hellman key exchange (SIDH) and the supersingular isogeny key encapsulation (SIKE) protocols for 32-bit ARMv7-A processors with NEON support. The high performance of our implementations is mainly due to carefully optimized multiprecision and modular arithmetic that finely integrates both ARM and NEON instructions in order to reduce the number of pipeline stalls and memory accesses, and a new Montgomery reduction technique that combines the use of the UMAAL instruction with a variant of the hybrid-scanning approach. In addition, we present efficient implementations of SIDH and SIKE for 64-bit ARMv8-A processors, based on a high-speed Montgomery multiplication that leverages the power of 64-bit instructions. Our experimental results consolidate the practicality of supersingular isogeny-based protocols for many real-world applications. For example, a full key-exchange execution of SIDHp503 is performed in about 176 million cycles on an ARM Cortex-A15 from the ARMv7-A family (i.e., 88 milliseconds @2.0GHz). On an ARM Cortex-A72 from the ARMv8-A family, the same operation can be carried out in about 90 million cycles (i.e., 45 milliseconds @1.992GHz). All our software is protected against timing and cache attacks. The techniques for modular multiplication presented in this work have broad applications to other cryptographic schemes.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7266/6444"
                    },
                    "abstract_zh": "我们提出了后量子超奇异同源Diffie-Hellman密钥交换(SIDH)和超奇异同源密钥封装(SIKE)协议的高速实现，用于支持NEON的32位ARMv7-A处理器。我们实现的高性能主要归功于精心优化的多精度和模运算，该算法完美集成了ARM和NEON指令，以减少流水线停顿和存储器访问的数量，以及一种新的Montgomery归约技术，该技术将UMAAL指令的使用与混合扫描方法的变体相结合。此外，我们还展示了针对64位ARMv8-A处理器的SIDH和SIKE的高效实现，该实现基于利用64位指令能力的高速蒙哥马利乘法。我们的实验结果巩固了基于超奇异同源的协议在许多现实应用中的实用性。例如，在ARMv7-A系列的ARM Cortex-A15上，SIDHp503的完整密钥交换执行大约需要1.76亿个周期(即88毫秒@2.0GHz)。在ARMv8-A系列的ARM Cortex-A72上，相同的操作可以在大约9000万个周期内执行(即45毫秒@1.992GHz)。我们所有的软件都受到保护，免受计时和缓存攻击。在这项工作中提出的模乘技术对其他密码方案有广泛的应用。",
                    "title_zh": "ARM上的SIDH:更快的模乘，用于更快的后量子超奇异同源密钥交换"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.21-43",
                    "title": "Differential Fault Attacks on Deterministic Lattice Signatures",
                    "authors": "Leon Groot Bruinderink, Peter Pessl",
                    "abstract": "In this paper, we extend the applicability of differential fault attacks to lattice-based cryptography. We show how two deterministic lattice-based signature schemes, Dilithium and qTESLA, are vulnerable to such attacks. In particular, we demonstrate that single random faults can result in a nonce-reuse scenario which allows key recovery. We also expand this to fault-induced partial nonce-reuse attacks, which do not corrupt the validity of the computed signatures and thus are harder to detect.Using linear algebra and lattice-basis reduction techniques, an attacker can extract one of the secret key elements after a successful fault injection. Some other parts of the key cannot be recovered, but we show that a tweaked signature algorithm can still successfully sign any message. We provide experimental verification of our attacks by performing clock glitching on an ARM Cortex-M4 microcontroller. In particular, we show that up to 65.2% of the execution time of Dilithium is vulnerable to an unprofiled attack, where a random fault is injected anywhere during the signing procedure and still leads to a successful key-recovery.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7267/6445"
                    },
                    "abstract_zh": "在本文中，我们将差分故障攻击的适用性扩展到基于格的密码学。我们展示了两个确定性的基于格的签名方案，Dilithium和qTESLA，如何容易受到这样的攻击。特别地，我们证明了单个随机错误可以导致允许密钥恢复的随机数重用场景。我们还将其扩展到由故障引起的部分随机数重用攻击，这种攻击不会破坏计算签名的有效性，因此更难检测。使用线性代数和格基归约技术，攻击者可以在成功的故障注入之后提取出秘密密钥元素之一。密钥的其他部分不能被恢复，但是我们证明了一个经过调整的签名算法仍然可以成功地对任何消息进行签名。我们通过在ARM Cortex-M4微控制器上执行时钟假信号，对我们的攻击进行了实验验证。特别地，我们证明了高达65.2%的Dilithium执行时间容易受到不完整的攻击，其中在签名过程中的任何地方注入随机错误，并且仍然导致成功的密钥恢复。",
                    "title_zh": "对确定性格签名的差分故障攻击"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.44-68",
                    "title": "FPGAhammer: Remote Voltage Fault Attacks on Shared FPGAs, suitable for DFA on AES",
                    "authors": "Jonas Krautter, Dennis R. E. Gnad, Mehdi Baradaran Tahoori",
                    "abstract": "With each new technology generation, the available resources on Field Programmable Gate Arrays increase, making them more attractive for partial access from multiple users. They get increasingly adopted as accelerators in various application domains, embedded in shared Systems on Chip or remote cloud services. Thus, some recent works have already explored Denial-of-Service and side-channel attacks, where an FPGA fabric is shared among multiple users. In this work, we show how fault attacks can be launched within an FPGA, through software-provided bitstreams alone. Excessive voltage drops can be generated from legitimate logic mapped into the FPGA to cause timing faults, reaching from spatially and logically isolated partitions of one to another user of the FPGA fabric. To cause this voltage drop, we first show how specific patterns to activate Ring Oscillators can cause timing failures in simple test designs on various FPGA boards. Subsequently, we analyze and adapt an existing fault model for the Advanced Encryption Standard to match the accuracy of our fault attack. In the same multi-user scenario, we show as a proof-of-concept how a successful Differential Fault Analysis attack on an AES module can be launched. We perform experiments on three FPGA boards of the same model and confirm that the attack adapts to all systems and is successful under process variation, but with different susceptibility to faults. The paper is concluded by validating the attack on another platform, and analyzing the vulnerability based on a timing analysis, proving the applicability to different devices.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7268/6446"
                    },
                    "abstract_zh": "随着每一代新技术的出现，现场可编程门阵列上的可用资源不断增加，这使得它们对多个用户的部分访问更具吸引力。它们越来越多地被用作各种应用领域的加速器，嵌入到共享的片上系统或远程云服务中。因此，最近的一些工作已经探索了拒绝服务和侧信道攻击，其中多个用户共享一个FPGA结构。在这项工作中，我们展示了故障攻击如何在FPGA内发起，仅通过软件提供的位流。映射到FPGA中的合法逻辑可能会产生过大的电压降，从而导致时序故障，从FPGA结构的一个用户的空间和逻辑隔离分区到达另一个用户。为了引起这种压降，我们首先说明在各种FPGA板上的简单测试设计中，激活环形振荡器的特定模式如何导致时序故障。随后，我们分析并修改了高级加密标准的现有故障模型，以匹配我们的故障攻击的准确性。在同一个多用户场景中，我们展示了如何对AES模块发起成功的差分故障分析攻击，作为概念验证。我们在三块相同型号的FPGA板上进行了实验，并确认该攻击适用于所有系统，并且在工艺变化的情况下是成功的，但是对故障的敏感度不同。本文最后在另一个平台上验证了攻击，并基于时序分析对漏洞进行了分析，证明了对不同设备的适用性。",
                    "title_zh": "FPGAshammer:共享FPGA上的远程电压故障攻击，适用于AES上的DFA"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.69-88",
                    "title": "Data Flow Oriented Hardware Design of RNS-based Polynomial Multiplication for SHE Acceleration",
                    "authors": "Joël Cathébras, Alexandre Carbon, Peter A. Milder, Renaud Sirdey, Nicolas Ventroux",
                    "abstract": "This paper presents a hardware implementation of a Residue Polynomial Multiplier (RPM), designed to accelerate the full Residue Number System (RNS) variant of the Fan-Vercauteren scheme proposed by Bajard et al. [BEHZ16]. Our design speeds up polynomial multiplication via a Negative Wrapped Convolution (NWC) which locally computes the required RNS channel dependent twiddle factors. Compared to related works, this design is more versatile regarding the addressable parameter sets for the BFV scheme. This is mainly brought by our proposed twiddle factor generator that makes the design BRAM utilization independent of the RNS basis size, with a negligible communication bandwidth usage for non-payload data. Furthermore, the generalization of a DFT hardware generator is explored in order to generate RNS friendly NTT architectures. This approach helps us to validate our RPM design over parameter sets from the work of Halevi et al. [HPS18]. For the depth-20 setting, we achieve an estimated speed up for the residue polynomial multiplications greater than 76 during ciphertexts multiplication, and greater than 16 during relinearization. It thus results in a single-threaded Mult&Relin ciphertext operation in 109.4 ms (×3.19 faster than [HPS18]) with RPM counting for less than 15% of the new computation time. Our RPM design scales up with reasonable use of hardware resources and realistic bandwidth requirements. It can also be exploited for other RNS based implementations of RLWE cryptosystems.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7293/6467"
                    },
                    "abstract_zh": "本文介绍了一种剩余多项式乘法器(RPM)的硬件实现，旨在加速Bajard等人提出的Fan-维考特伦方案的全剩余数系统(RNS)变体。我们的设计通过负卷绕卷积(NWC)来加速多项式乘法，该卷积在本地计算所需的RNS信道相关旋转因子。与相关工作相比，该设计在BFV方案的可寻址参数集方面更加通用。这主要是由我们提出的旋转因子生成器带来的，该生成器使得设计BRAM利用率独立于RNS基础大小，对于非有效载荷数据，通信带宽的使用可以忽略不计。此外，为了生成RNS友好的NTT架构，探索了DFT硬件生成器的一般化。这种方法有助于我们根据Halevi等人的工作[HPS18]中的参数集来验证我们的RPM设计。对于深度为20的设置，对于在密文乘法期间大于76的剩余多项式乘法，以及在重新线性化期间大于16的剩余多项式乘法，我们实现了估计的加速。因此，它可以在109.4毫秒内完成单线程Mult&Relin密文操作(比[HPS18]快3.19倍)，RPM计数不到新计算时间的15%。我们的RPM设计随着硬件资源的合理使用和实际的带宽要求而扩展。它也可以用于RLWE密码系统的其他基于RNS的实现。",
                    "title_zh": "面向数据流的基于RNS的多项式乘法硬件设计"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.89-120",
                    "title": "Composable Masking Schemes in the Presence of Physical Defaults & the Robust Probing Model",
                    "authors": "Sebastian Faust, Vincent Grosso, Santos Merino Del Pozo, Clara Paglialonga, François-Xavier Standaert",
                    "abstract": "Composability and robustness against physical defaults (e.g., glitches) are two highly desirable properties for secure implementations of masking schemes. While tools exist to guarantee them separately, no current formalism enables their joint investigation. In this paper, we solve this issue by introducing a new model, the robust probing model, that is naturally suited to capture the combination of these properties. We first motivate this formalism by analyzing the excellent robustness and low randomness requirements of first-order threshold implementations, and highlighting the difficulty to extend them to higher orders. Next, and most importantly, we use our theory to design and prove the first higher-order secure, robust and composable multiplication gadgets. While admittedly inspired by existing approaches to masking (e.g., Ishai-Sahai-Wagner-like, threshold, domain-oriented), these gadgets exhibit subtle implementation differences with these state-of-the-art solutions (none of which being provably composable and robust). Hence, our results illustrate how sound theoretical models can guide practically-relevant implementations.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7270/6448"
                    },
                    "abstract_zh": "对于屏蔽方案的安全实现，可组合性和对物理缺陷(例如，假信号)的鲁棒性是两个非常期望的属性。虽然工具存在，以保证他们分开，没有目前的形式主义，使他们的联合调查。在本文中，我们通过引入一种新的模型——鲁棒探测模型来解决这个问题，这种模型自然适合于捕捉这些属性的组合。我们首先通过分析一阶阈值实现的出色鲁棒性和低随机性要求，并强调将其扩展到更高阶的困难，来推动这种形式主义。接下来，也是最重要的，我们用我们的理论设计并证明了第一个高阶安全、鲁棒和可组合的乘法工具。虽然不可否认地受到了现有屏蔽方法(例如，Ishai-Sahai-Wagner-like、threshold、面向域)的启发，但是这些小工具与这些最先进的解决方案在实现上存在微妙的差异(没有一个解决方案是可组合的和健壮的)。因此，我们的结果说明了合理的理论模型如何指导实际相关的实施。",
                    "title_zh": "存在物理缺陷的可组合屏蔽方案&鲁棒探测模型"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.121-149",
                    "title": "On Recovering Affine Encodings in White-Box Implementations",
                    "authors": "Patrick Derbez, Pierre-Alain Fouque, Baptiste Lambin, Brice Minaud",
                    "abstract": "Ever since the first candidate white-box implementations by Chow et al. in 2002, producing a secure white-box implementation of AES has remained an enduring challenge. Following the footsteps of the original proposal by Chow et al., other constructions were later built around the same framework. In this framework, the round function of the cipher is “encoded” by composing it with non-linear and affine layers known as encodings. However, all such attempts were broken by a series of increasingly efficient attacks that are able to peel off these encodings, eventually uncovering the underlying round function, and with it the secret key.These attacks, however, were generally ad-hoc and did not enjoy a wide applicability. As our main contribution, we propose a generic and efficient algorithm to recover affine encodings, for any Substitution-Permutation-Network (SPN) cipher, such as AES, and any form of affine encoding. For AES parameters, namely 128-bit blocks split into 16 parallel 8-bit S-boxes, affine encodings are recovered with a time complexity estimated at 232 basic operations, independently of how the encodings are built. This algorithm is directly applicable to a large class of schemes. We illustrate this on a recent proposal due to Baek, Cheon and Hong, which was not previously analyzed. While Baek et al. evaluate the security of their scheme to 110 bits, a direct application of our generic algorithm is able to break the scheme with an estimated time complexity of only 235 basic operations.As a second contribution, we show a different approach to cryptanalyzing the Baek et al. scheme, which reduces the analysis to a standalone combinatorial problem, ultimately achieving key recovery in time complexity 231. We also provide an implementation of the attack, which is able to recover the secret key in about 12 seconds on a standard desktop computer.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7271/6449"
                    },
                    "abstract_zh": "自从Chow等人在2002年首次提出候选白盒实现以来，产生AES的安全白盒实现一直是一个持久的挑战。跟随Chow等人最初提议的脚步，后来围绕同一框架建造了其他建筑。在该框架中，通过将密码的循环函数与称为编码的非线性和仿射层组合起来，对其进行“编码”。然而，所有这些尝试都被一系列越来越有效的攻击所打破，这些攻击能够剥离这些编码，最终揭示出底层的round函数，以及随之而来的密钥。然而，这些攻击通常是临时的，并不具有广泛的适用性。作为我们的主要贡献，我们提出了一个通用和有效的算法来恢复仿射编码，任何替代置换网络(SPN)密码，如AES，和任何形式的仿射编码。对于AES参数，即分成16个并行8位S盒的128位块，仿射编码恢复的时间复杂度估计为232次基本运算，与编码的构建方式无关。该算法可直接应用于一大类方案。我们以Baek，Cheon和Hong最近提出的一个提案来说明这一点，这个提案以前没有分析过。虽然Baek等人评估他们的方案的安全性达到110比特，但是我们的通用算法的直接应用能够以仅235次基本运算的估计时间复杂度破解该方案。作为第二个贡献，我们展示了对Baek等人的方案进行密码分析的不同方法，该方法将分析简化为独立的组合问题，最终实现时间复杂度为231的密钥恢复。我们还提供了一个攻击的实现，它能够在标准的台式计算机上在大约12秒内恢复密钥。",
                    "title_zh": "白盒实现中仿射编码的恢复"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.150-172",
                    "title": "Persistent Fault Analysis on Block Ciphers",
                    "authors": "Fan Zhang, Xiaoxuan Lou, Xinjie Zhao, Shivam Bhasin, Wei He, Ruyi Ding, Samiya Qureshi, Kui Ren",
                    "abstract": "Persistence is an intrinsic nature for many errors yet has not been caught enough attractions for years. In this paper, the feature of persistence is applied to fault attacks, and the persistent fault attack is proposed. Different from traditional fault attacks, adversaries can prepare the fault injection stage before the encryption stage, which relaxes the constraint of the tight-coupled time synchronization. The persistent fault analysis (PFA) is elaborated on different implementations of AES-128, specially fault hardened implementations based on Dual Modular Redundancy (DMR). Our experimental results show that PFA is quite simple and efficient in breaking these typical implementations. To show the feasibility and practicability of our attack, a case study is illustrated on the shared library Libgcrypt with rowhammer technique. Approximately 8200 ciphertexts are enough to extract the master key of AES-128 when PFA is applied to Libgcrypt1.6.3 with redundant encryption based DMR. This work puts forward a new direction of fault attacks and can be extended to attack other implementations under more interesting scenarios.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7272/6450"
                    },
                    "abstract_zh": "坚持是许多错误的内在本质，但多年来一直没有引起足够的重视。本文将持续性特征应用于故障攻击，提出了持续性故障攻击。与传统的故障攻击不同，攻击者可以在加密阶段之前准备故障注入阶段，这放松了紧耦合时间同步的约束。持续故障分析(PFA)详细阐述了AES-128的不同实现，特别是基于双模冗余(DMR)的故障加固实现。我们的实验结果表明，PFA在破解这些典型实现方面非常简单有效。为了说明这种攻击的可行性和实用性，我们使用rowhammer技术对共享库Libgcrypt进行了案例研究。当PFA应用于具有基于冗余加密的DMR的Libgcrypt1.6.3时，大约8200个密文足以提取AES-128的主密钥。这项工作提出了一个新的错误攻击方向，并可以扩展到攻击其他更有趣的场景下的实现。",
                    "title_zh": "分组密码的持久性故障分析"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.173-213",
                    "title": "Cold Boot Attacks on Ring and Module LWE Keys Under the NTT",
                    "authors": "Martin R. Albrecht, Amit Deo, Kenneth G. Paterson",
                    "abstract": "In this work, we consider the ring- and module- variants of the LWE problem and investigate cold boot attacks on cryptographic schemes based on these problems, wherein an attacker is faced with the problem of recovering a scheme’s secret key from a noisy version of that key. The leakage resilience of cryptography based on the learning with errors (LWE) problem has been studied before, but there are only limited results considering the parameters observed in cold boot attack scenarios. There are two main encodings for storing ring- and module-LWE keys, and, as we show, the performance of cold boot attacks can be highly sensitive to the exact encoding used. The first encoding stores polynomial coefficients directly in memory. The second encoding performs a number theoretic transform (NTT) before storing the key, a commonly used method leading to more efficient implementations. We first give estimates for a cold boot attack complexity on the first encoding method based on standard algorithms; this analysis confirms that this encoding method is vulnerable to cold boot attacks only at very low bit-flip rates. We then show that, for the second encoding method, the structure introduced by using an NTT is exploitable in the cold boot setting: we develop a bespoke attack strategy that is much cheaper than our estimates for the first encoding when considering module-LWE keys. For example, at a 1% bit-flip rate (which corresponds roughly to what can be achieved in practice for cold boot attacks when applying cooling), a cold boot attack on Kyber KEM parameters has a cost of 243 operations when the second, NTT-based encoding is used for key storage, compared to 270 operations with the first encoding. On the other hand, in the case of the ring-LWE-based KEM, New Hope, the cold boot attack complexities are similar for both encoding methods.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7273/6451"
                    },
                    "abstract_zh": "在这项工作中，我们考虑了LWE问题的环和模块变体，并研究了基于这些问题的密码方案的冷启动攻击，其中攻击者面临的问题是从一个方案的密钥的噪声版本中恢复该密钥。以前已经研究了基于带错误学习(LWE)问题的密码学的泄漏弹性，但是考虑到在冷启动攻击场景中观察到的参数，只有有限的结果。有两种主要的编码用于存储环和模块LWE密钥，正如我们所展示的，冷启动攻击的性能对所使用的确切编码非常敏感。第一种编码将多项式系数直接存储在内存中。第二种编码在存储密钥之前执行数论变换(NTT ),这是一种导致更高效实现的常用方法。我们首先给出基于标准算法的第一种编码方法的冷启动攻击复杂度的估计；该分析证实了这种编码方法仅在非常低的比特翻转率下易受冷启动攻击。然后，我们表明，对于第二种编码方法，通过使用NTT引入的结构在冷启动设置中是可利用的:当考虑模块LWE密钥时，我们开发了比我们对第一种编码的估计便宜得多的定制攻击策略。例如，在1%的比特翻转率下(这大致对应于当应用冷却时冷启动攻击在实践中可以实现的比特翻转率)，当第二种基于NTT的编码用于密钥存储时，对凯伯KEM参数的冷启动攻击具有243次操作的成本，相比之下，第一种编码具有270次操作。另一方面，在环LWE为基础的KEM，新希望，冷启动攻击的复杂性是类似的两种编码方法。",
                    "title_zh": "NTT下对环和模块LWE键的冷启动攻击"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.214-242",
                    "title": "Evaluation and Monitoring of Free Running Oscillators Serving as Source of Randomness",
                    "authors": "Elie Noumon Allini, Maciej Skórski, Oto Petura, Florent Bernard, Marek Laban, Viktor Fischer",
                    "abstract": "In this paper, we evaluate clock signals generated in ring oscillators and self-timed rings and the way their jitter can be transformed into random numbers. We show that counting the periods of the jittery clock signal produces random numbers of significantly better quality than the methods in which the jittery signal is simply sampled (the case in almost all current methods). Moreover, we use the counter values to characterize and continuously monitor the source of randomness. However, instead of using the widely used statistical variance, we propose to use Allan variance to do so. There are two main advantages: Allan variance is insensitive to low frequency noises such as flicker noise that are known to be autocorrelated and significantly less circuitry is required for its computation than that used to compute commonly used variance. We also show that it is essential to use a differential principle of randomness extraction from the jitter based on the use of two identical oscillators to avoid autocorrelations originating from external and internal global jitter sources and that this fact is valid for both kinds of rings. Last but not least, we propose a method of statistical testing based on high order Markov model to show the reduced dependencies when the proposed randomness extraction is applied.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7274/6452"
                    },
                    "abstract_zh": "在本文中，我们评估环形振荡器和自定时环中产生的时钟信号，以及如何将它们的抖动转换为随机数。我们表明，对抖动时钟信号的周期进行计数产生的随机数的质量明显优于对抖动信号进行简单采样的方法(几乎所有当前方法都是这种情况)。此外，我们使用计数器值来表征并持续监控随机性的来源。然而，代替使用广泛使用的统计方差，我们建议使用Allan方差来这样做。有两个主要优点:Allan方差对低频噪声不敏感，例如已知是自相关的闪烁噪声，并且其计算所需的电路比用于计算常用方差的电路少得多。我们还表明，有必要使用基于使用两个相同振荡器的从抖动中提取随机性的差分原理，以避免源自外部和内部全局抖动源的自相关，并且这一事实对两种环都有效。最后但同样重要的是，我们提出了一种基于高阶马尔可夫模型的统计测试方法，以显示当应用所提出的随机性提取时减少的依赖性。",
                    "title_zh": "作为随机性来源的自由运行振荡器的评估和监控"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.243-266",
                    "title": "Saber on ARM CCA-secure module lattice-based key encapsulation on ARM",
                    "authors": "Angshuman Karmakar, Jose Maria Bermudo Mera, Sujoy Sinha Roy, Ingrid Verbauwhede",
                    "abstract": "The CCA-secure lattice-based post-quantum key encapsulation scheme Saber is a candidate in the NIST’s post-quantum cryptography standardization process. In this paper, we study the implementation aspects of Saber in resourceconstrained microcontrollers from the ARM Cortex-M series which are very popular for realizing IoT applications. In this work, we carefully optimize various parts of Saber for speed and memory. We exploit digital signal processing instructions and efficient memory access for a fast implementation of polynomial multiplication. We also use memory efficient Karatsuba and just-in-time strategy for generating the public matrix of the module lattice to reduce the memory footprint. We also show that our optimizations can be combined with each other seamlessly to provide various speed-memory trade-offs. Our speed optimized software takes just 1,147K, 1,444K, and 1,543K clock cycles on a Cortex-M4 platform for key generation, encapsulation and decapsulation respectively. Our memory efficient software takes 4,786K, 6,328K, and 7,509K clock cycles on an ultra resource-constrained Cortex-M0 platform for key generation, encapsulation, and decapsulation respectively while consuming only 6.2 KB of memory at most. These results show that lattice-based key encapsulation schemes are perfectly practical for securing IoT devices from quantum computing attacks.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "基于CCA安全格的后量子密钥封装方案Saber是NIST后量子密码标准化进程中的候选方案。本文研究了Saber在ARM Cortex-M系列资源受限微控制器中的实现，ARM Cortex-M系列微控制器在实现物联网应用中非常流行。在这项工作中，我们仔细优化Saber的各个部分，以提高速度和内存。我们利用数字信号处理指令和有效的存储器访问来快速实现多项式乘法。我们还使用内存高效的Karatsuba和准时制策略来生成模块格的公共矩阵，以减少内存占用。我们还展示了我们的优化可以无缝地相互结合，以提供各种速度-内存权衡。我们的速度优化软件在Cortex-M4平台上分别只需1，147K、1，444K和1，543K时钟周期即可完成密钥生成、封装和解封装。我们的内存高效软件在资源极度受限的Cortex-M0平台上分别需要4，786K、6，328K和7，509K个时钟周期来生成密钥、封装和解封装，而最多只消耗6.2 KB的内存。这些结果表明，基于格的密钥封装方案对于保护物联网设备免受量子计算攻击非常实用。",
                    "title_zh": "ARM上的saber CCA-ARM上基于安全模块格的密钥封装"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.267-292",
                    "title": "ES-TRNG: A High-throughput, Low-area True Random Number Generator based on Edge Sampling",
                    "authors": "Bohan Yang, Vladimir Rozic, Milos Grujic, Nele Mentens, Ingrid Verbauwhede",
                    "abstract": "In this paper we present a novel true random number generator based on high-precision edge sampling. We use two novel techniques to increase the throughput and reduce the area of the proposed randomness source: variable-precision phase encoding and repetitive sampling. The first technique consists of encoding the oscillator phase with high precision in the regions around the signal edges and with low precision everywhere else. This technique results in a compact implementation at the expense of reduced entropy in some samples. The second technique consists of repeating the sampling at high frequency until the phase region encoded with high precision is captured. This technique ensures that only the high-entropy bits are sent to the output. The combination of the two proposed techniques results in a secure TRNG, which suits both ASIC and FPGA implementations. The core part of the proposed generator is implemented with 10 look-up tables (LUTs) and 5 flip-flops (FFs) of a Xilinx Spartan-6 FPGA, and achieves a throughput of 1.15 Mbps with 0.997 bits of Shannon entropy. On Intel Cyclone V FPGAs, this implementation uses 10 LUTs and 6 FFs, and achieves a throughput of 1.07 Mbps. This TRNG design is supported by a stochastic model and a formal security evaluation.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7276/6454"
                    },
                    "abstract_zh": "本文提出了一种基于高精度边缘采样的真随机数发生器。我们使用两种新的技术来增加吞吐量和减少随机源的面积:可变精度相位编码和重复采样。第一种技术包括在信号边缘周围的区域以高精度对振荡器相位进行编码，而在其他地方以低精度进行编码。这种技术以降低某些样本的熵为代价实现了紧凑的实现。第二种技术包括以高频率重复采样，直到捕捉到以高精度编码的相位区域。这种技术确保只有高熵位被发送到输出端。这两种技术的结合产生了适合ASIC和FPGA实现的安全TRNG。该生成器的核心部分由Xilinx Spartan-6 FPGA的10个查找表(lut)和5个触发器(FFs)实现，吞吐量为1.15 Mbps，香农熵为0.997位。在英特尔Cyclone V FPGAs上，该实施使用10个lut和6个ff，实现了1.07 Mbps的吞吐量。这种TRNG设计由随机模型和正式的安全性评估支持。",
                    "title_zh": "ES-TRNG:基于边缘采样的高通量、低面积真随机数发生器"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.293-330",
                    "title": "On the Difficulty of FSM-based Hardware Obfuscation",
                    "authors": "Marc Fyrbiak, Sebastian Wallat, Jonathan Déchelotte, Nils Albartus, Sinan Böcker, Russell Tessier, Christof Paar",
                    "abstract": "In today’s Integrated Circuit (IC) production chains, a designer’s valuable Intellectual Property (IP) is transparent to diverse stakeholders and thus inevitably prone to piracy. To protect against this threat, numerous defenses based on the obfuscation of a circuit’s control path, i.e. Finite State Machine (FSM), have been proposed and are commonly believed to be secure. However, the security of these sequential obfuscation schemes is doubtful since realistic capabilities of reverse engineering and subsequent manipulation are commonly neglected in the security analysis. The contribution of our work is threefold: First, we demonstrate how high-level control path information can be automatically extracted from third-party, gate-level netlists. To this end, we extend state-of-the-art reverse engineering algorithms to deal with Field Programmable Gate Array (FPGA) gate-level netlists equipped with FSM obfuscation. Second, on the basis of realistic reverse engineering capabilities we carefully review the security of state-of-the-art FSM obfuscation schemes. We reveal several generic strategies that bypass allegedly secure FSM obfuscation schemes and we practically demonstrate our attacks for a several of hardware designs, including cryptographic IP cores. Third, we present the design and implementation of Hardware Nanomites, a novel obfuscation scheme based on partial dynamic reconfiguration that generically mitigates existing algorithmic reverse engineering.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7277/6455"
                    },
                    "abstract_zh": "在当今的集成电路(IC)生产链中，设计者宝贵的知识产权(IP)对不同的利益相关者是透明的，因此不可避免地容易被盗版。为了防止这种威胁，已经提出了许多基于电路控制路径的混淆的防御措施，即有限状态机(FSM ),并且通常被认为是安全的。然而，这些顺序混淆方案的安全性是可疑的，因为逆向工程和后续操作的实际能力在安全性分析中通常被忽略。我们的工作有三个贡献:首先，我们演示了如何从第三方、门级网表中自动提取高级控制路径信息。为此，我们扩展了最先进的逆向工程算法来处理配备了FSM混淆的现场可编程门阵列(FPGA)门级网表。第二，在现实的逆向工程能力的基础上，我们仔细审查了最先进的FSM混淆方案的安全性。我们揭示了几种绕过所谓的安全FSM混淆方案的一般策略，并实际演示了我们对几种硬件设计的攻击，包括加密IP核。第三，我们介绍了硬件纳米虫的设计和实现，这是一种基于部分动态重新配置的新型混淆方案，通常减轻现有的算法逆向工程。",
                    "title_zh": "基于有限状态机的硬件混淆的难点"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.331-371",
                    "title": "New Bleichenbacher Records: Fault Attacks on qDSA Signatures",
                    "authors": "Akira Takahashi, Mehdi Tibouchi, Masayuki Abe",
                    "abstract": "In this paper, we optimize Bleichenbacher’s statistical attack technique against (EC)DSA and other Schnorr-like signature schemes with biased or partially exposed nonces. Previous approaches to Bleichenbacher’s attack suffered from very large memory consumption during the so-called “range reduction” phase. Using a carefully analyzed and highly parallelizable approach to this range reduction based on the Schroeppel–Shamir algorithm for knapsacks, we manage to overcome the memory barrier of previous work while maintaining a practical level of efficiency in terms of time complexity.As a separate contribution, we present new fault attacks against the qDSA signature scheme of Renes and Smith (ASIACRYPT 2017) when instantiated over the Curve25519 Montgomery curve, and we validate some of them on the AVR microcontroller implementation of qDSA using actual fault experiments on the ChipWhisperer-Lite evaluation board. These fault attacks enable an adversary to generate signatures with 2 or 3 bits of the nonces known.Combining our two contributions, we are able to achieve a full secret key recovery on qDSA by applying our version of Bleichenbacher’s attack to these faulty signatures. Using a hybrid parallelization model relying on both shared and distributed memory, we achieve a very efficient implementation of our highly scalable range reduction algorithm. This allows us to complete Bleichenbacher’s attack in the 252-bit prime order subgroup of Curve25519 within a reasonable time frame and using relatively modest computational resources both for 3-bit nonce exposure and for the much harder case of 2-bit nonce exposure. Both of these computations, and particularly the latter, set new records in the implementation of Bleichenbacher’s attack.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7278/6456"
                    },
                    "abstract_zh": "在本文中，我们优化了Bleichenbacher的针对(EC)DSA和其他类似Schnorr的具有有偏或部分暴露随机数的签名方案的统计攻击技术。以前的Bleichenbacher攻击方法在所谓的“范围缩小”阶段内存消耗非常大。基于用于背包的Schroeppel–sha mir算法，使用经过仔细分析且高度可并行化的方法来缩小范围，我们成功克服了之前工作的内存障碍，同时在时间复杂度方面保持了实用的效率水平。作为一个单独的贡献，当在Curve25519 Montgomery曲线上实例化时，我们提出了针对Renes和Smith (ASIACRYPT 2017)的qDSA签名方案的新故障攻击，并且我们使用ChipWhisperer-Lite评估板上的实际故障实验在qDSA的AVR微控制器实现上验证了其中一些攻击。这些错误攻击使得对手能够利用已知的2或3位随机数生成签名。结合我们的两个贡献，通过将我们的Bleichenbacher攻击应用到这些错误签名，我们能够在qDSA上实现完全密钥恢复。使用依赖于共享和分布式存储器的混合并行化模型，我们实现了高度可扩展的范围缩减算法的非常有效的实现。这允许我们在合理的时间框架内完成Bleichenbacher在Curve25519的252位素数阶子群中的攻击，并且对于3位随机数暴露和更困难的2位随机数暴露都使用相对适中的计算资源。这两种计算，尤其是后者，在实施Bleichenbacher的攻击中创造了新的记录。",
                    "title_zh": "新的Bleichenbacher记录:对qDSA签名的错误攻击"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.372-393",
                    "title": "Standard Lattice-Based Key Encapsulation on Embedded Devices",
                    "authors": "James Howe, Tobias Oder, Markus Krausz, Tim Güneysu",
                    "abstract": "Lattice-based cryptography is one of the most promising candidates being considered to replace current public-key systems in the era of quantum computing. In 2016, Bos et al. proposed the key exchange scheme FrodoCCS, that is also a submission to the NIST post-quantum standardization process, modified as a key encapsulation mechanism (FrodoKEM). The security of the scheme is based on standard lattices and the learning with errors problem. Due to the large parameters, standard latticebased schemes have long been considered impractical on embedded devices. The FrodoKEM proposal actually comes with parameters that bring standard lattice-based cryptography within reach of being feasible on constrained devices. In this work, we take the final step of efficiently implementing the scheme on a low-cost FPGA and microcontroller devices and thus making conservative post-quantum cryptography practical on small devices. Our FPGA implementation of the decapsulation (the computationally most expensive operation) needs 7,220 look-up tables (LUTs), 3,549 flip-flops (FFs), a single DSP, and only 16 block RAM modules. The maximum clock frequency is 162 MHz and it takes 20.7 ms for the execution of the decapsulation. Our microcontroller implementation has a 66% reduced peak stack usage in comparison to the reference implementation and needs 266 ms for key pair generation, 284 ms for encapsulation, and 286 ms for decapsulation. Our results contribute to the practical evaluation of a post-quantum standardization candidate.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7279/6457"
                    },
                    "abstract_zh": "在量子计算时代，基于格的密码术被认为是取代当前公钥系统的最有前途的候选方案之一。2016年，Bos等人提出了密钥交换方案FrodoCCS，这也是对NIST后量子标准化进程的提交，修改为密钥封装机制(FrodoKEM)。该方案的安全性基于标准格和带错误的学习问题。由于参数很大，标准的基于网格的方案长期以来被认为在嵌入式设备上不切实际。FrodoKEM的提案实际上附带了一些参数，使标准的基于网格的加密技术在受限制的设备上变得可行。在这项工作中，我们采取了最后一步，在低成本FPGA和微控制器设备上有效地实现该方案，从而使保守后量子密码术在小型设备上实用。解封装(计算开销最大的操作)的FPGA实现需要7，220个查找表(lut)、3，549个触发器(FFs)、单个DSP和仅16个块RAM模块。最大时钟频率为162 MHz，执行解封装需要20.7 ms。与参考实施方案相比，我们的微控制器实施方案的峰值堆栈使用减少了66%,密钥对生成需要266 ms，封装需要284 ms，解封装需要286 ms。我们的结果有助于后量子标准化候选的实际评估。",
                    "title_zh": "嵌入式设备上基于标准格的密钥封装"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.394-430",
                    "title": "Extending Glitch-Free Multiparty Protocols to Resist Fault Injection Attacks",
                    "authors": "Okan Seker, Abraham Fernandez-Rubio, Thomas Eisenbarth, Rainer Steinwandt",
                    "abstract": "Side channel analysis and fault attacks are two powerful methods to analyze and break cryptographic implementations. At CHES 2011, Roche and Prouff applied secure multiparty computation to prevent side-channel attacks. While multiparty computation is known to be fault-resistant as well, the particular scheme used for side-channel protection does not currently offer this feature. This work introduces a new secure multiparty circuit to prevent both fault injection attacks and sidechannel analysis. The new scheme extends the Roche and Prouff scheme to make faults detectable. Arithmetic operations have been redesigned to propagate fault information until a new secrecy-preserving fault detection can be performed. A new recombination operation ensures randomization of the output in the case of a fault, ensuring that nothing can be learned from the faulty output. The security of the new scheme is proved in the ISW probing model, using the reformulated t-SNI security notion. Besides the new scheme and its security proof, we also present an extensive performance analysis, including a proof-of-concept, software-based AES implementation featuring the masking technique to resist both fault and side-channel attacks at the same time. The performance analysis for different security levels are given for the ARM-M0+ MCU with its memory requirements. A comprehensive leakage analysis shows that a careful implementation of the scheme achieves the expected security level.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "旁路分析和故障攻击是分析和破解密码实现的两种强有力的方法。在CHES 2011上，Roche和Prouff应用了安全多方计算来防止旁道攻击。虽然已知多方计算也是抗故障的，但是用于边信道保护的特定方案目前不提供该特征。这项工作介绍了一个新的安全多方电路，以防止故障注入攻击和侧信道分析。新方案扩展了Roche和Prouff方案，使故障可检测。算术运算已被重新设计，以传播故障信息，直到可以执行新的保密故障检测。新的重组操作可确保故障情况下输出的随机化，确保无法从故障输出中获取任何信息。新方案的安全性在ISW探测模型中用重构的t-SNI安全概念进行了证明。除了新方案及其安全性证明之外，我们还提供了广泛的性能分析，包括概念验证、基于软件的AES实现，该实现采用屏蔽技术，可同时抵御故障和侧信道攻击。针对ARM-M0+ MCU及其内存需求，给出了不同安全级别下的性能分析。全面的泄漏分析表明，该方案的谨慎实施达到了预期的安全水平。",
                    "title_zh": "扩展无故障多方协议以抵抗故障注入攻击"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.431-468",
                    "title": "Multiplicative Masking for AES in Hardware",
                    "authors": "Lauren De Meyer, Oscar Reparaz, Begül Bilgin",
                    "abstract": "Hardware masked AES designs usually rely on Boolean masking and perform the computation of the S-box using the tower-field decomposition. On the other hand, splitting sensitive variables in a multiplicative way is more amenable for the computation of the AES S-box, as noted by Akkar and Giraud. However, multiplicative masking needs to be implemented carefully not to be vulnerable to first-order DPA with a zero-value power model. Up to now, sound higher-order multiplicative masking schemes have been implemented only in software. In this work, we demonstrate the first hardware implementation of AES using multiplicative masks. The method is tailored to be secure even if the underlying gates are not ideal and glitches occur in the circuit. We detail the design process of first- and second-order secure AES-128 cores, which result in the smallest die area to date among previous state-of-the-art masked AES implementations with comparable randomness cost and latency. The first- and second-order masked implementations improve resp. 29% and 18% over these designs. We deploy our construction on a Spartan-6 FPGA and perform a side-channel evaluation. No leakage is detected with up to 50 million traces for both our first- and second-order implementation. For the latter, this holds both for univariate and bivariate analysis.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7282/6459"
                    },
                    "abstract_zh": "硬件屏蔽AES设计通常依赖于布尔屏蔽，并使用塔场分解来执行S盒的计算。另一方面，正如Akkar和Giraud指出的，以乘法方式拆分敏感变量更适合AES S-box的计算。然而，乘法掩蔽需要小心实施，以免受零值功率模型的一阶DPA的影响。到目前为止，声音高阶乘法掩蔽方案仅在软件中实现。在这项工作中，我们展示了第一个硬件实现的AES使用乘法口罩。该方法被定制为即使下面的门不理想并且在电路中出现假信号也是安全的。我们详细介绍了一阶和二阶安全AES-128内核的设计过程，这是迄今为止最先进的屏蔽AES实现中最小的芯片面积，具有相当的随机性成本和延迟。一阶和二阶掩蔽实现分别提高了。比这些设计高出29%和18%。我们在Spartan-6 FPGA上部署了我们的结构，并进行了侧信道评估。对于我们的一阶和二阶实现，在多达5000万条走线的情况下没有检测到泄漏。对于后者，这适用于单变量和双变量分析。",
                    "title_zh": "硬件中AES的乘法掩蔽"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.469-499",
                    "title": "FACE: Fast AES CTR mode Encryption Techniques based on the Reuse of Repetitive Data",
                    "authors": "Jin Hyung Park, Dong Hoon Lee",
                    "abstract": "The Advanced Encryption Standard (AES) algorithm and Counter (CTR) mode are used for numerous services as an encryption technique that provides confidentiality. Even though the AES with counter (AES CTR) mode has an advantage in that it can process multiple data blocks in parallel, its implementation should also be observed to reduce the computational burden of current services.In this paper, we propose an implementation method called FACE that can improve the performance of the AES CTR mode. The proposed method is based on five caches of frequently occurring intermediate values, so that it reduces the number of unnecessary computations. Our method can be employed in any AES CTR implementation, regardless of the platform, environment, or implementation method. There are two known AES implementation techniques, namely, counter-mode caching and bitslicing. FACE extends counter-mode caching in order to optimize the previous result and to maximize the scope of caching. We show that FACE can be applied efficiently to various implementations (table-based, bitsliced, and AES-NI-based). In particular, this is the first attempt to combine our extended counter-mode caching with bitsliced implementations of AES, and is also the first to apply counter-mode caching up to the round transformations of AES-NI implementation. To prove the efficiency of our proposed method, we conduct a performance evaluation in various environments, which we then compare with the previous fastest results. Our bitsliced FACE needs 6.41 cycles/byte on an Intel Core 2, and AES-NI-based FACE records 0.44 cycles/byte on an Intel Core i7.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7283/6460"
                    },
                    "abstract_zh": "高级加密标准(AES)算法和计数器(CTR)模式作为一种提供保密性的加密技术，用于许多服务。即使AES with counter (AES CTR)模式具有可以并行处理多个数据块的优势，也应该观察其实现，以减少当前服务的计算负担。在本文中，我们提出了一种称为FACE的实现方法，可以提高AES CTR模式的性能。所提出的方法基于频繁出现的中间值的五个缓存，从而减少了不必要的计算量。我们的方法可以在任何AES CTR实现中使用，而不管平台、环境或实现方法。有两种已知的AES实现技术，即计数器模式缓存和位切片。FACE扩展了计数器模式缓存，以便优化前面的结果，并最大化缓存的范围。我们展示了FACE可以有效地应用于各种实现(基于表的、位片的和基于AES-NI的)。特别是，这是第一次尝试将我们的扩展计数器模式缓存与AES的位片实现相结合，也是第一次将计数器模式缓存应用到AES-NI实现的循环转换。为了证明我们提出的方法的有效性，我们在各种环境下进行了性能评估，然后与以前最快的结果进行比较。我们的位片人脸在英特尔酷睿2上需要6.41个周期/字节，在英特尔酷睿i7上基于AES-NI的人脸记录需要0.44个周期/字节。",
                    "title_zh": "FACE:基于重复数据重用的快速AES CTR模式加密技术"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.500-523",
                    "title": "Side-Channel Attacks on Post-Quantum Signature Schemes based on Multivariate Quadratic Equations - Rainbow and UOV -",
                    "authors": "Aesun Park, Kyung-Ah Shim, Namhun Koo, Dong-Guk Han",
                    "abstract": "In this paper, we investigate the security of Rainbow and Unbalanced Oil-and-Vinegar (UOV) signature schemes based on multivariate quadratic equations, which is one of the most promising alternatives for post-quantum signature schemes, against side-channel attacks. We describe correlation power analysis (CPA) on the schemes that yield full secret key recoveries. First, we identify a secret leakage of secret affine maps S and T during matrix-vector products in signing when Rainbow is implemented with equivalent keys rather than random affine maps for optimal implementations. In this case, the simple structure of the equivalent keys leads to the retrieval of the entire secret affine map T. Next, we extend the full secret key recovery to the general case using random affine maps via a hybrid attack: after recovering S by performing CPA, we recover T by mounting algebraic key recovery attacks. We demonstrate how this leakage on Rainbow can be practically exploited on an 8-bit AVR microcontroller using CPA. Consequently, our CPA can be applied to Rainbow-like multi-layered schemes regardless of the use of the simple-structured equivalent keys and UOV-like single layer schemes with the implementations using the equivalent keys of the simple structure. This is the first result on the security of multivariate quadratic equations-based signature schemes using only CPA. Our result can be applied to Rainbow-like multi-layered schemes and UOV-like single layer schemes submitted to NIST for Post-Quantum Cryptography Standardization.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "本文研究了基于多元二次方程的彩虹和不平衡油醋(UOV)签名方案的安全性，该方案是后量子签名方案中最有前途的方案之一。我们描述了产生完全密钥恢复的方案的相关功率分析(CPA)。首先，当Rainbow是用等价密钥而不是随机仿射映射来实现最优实现时，我们在签名中的矩阵向量乘积期间识别出秘密仿射映射S和T的秘密泄漏。在这种情况下，等效密钥的简单结构导致整个秘密仿射映射T的检索。接下来，我们通过混合攻击将完全秘密密钥恢复扩展到使用随机仿射映射的一般情况:在通过执行CPA恢复S之后，我们通过安装代数密钥恢复攻击来恢复T。我们演示了如何在使用CPA的8位AVR微控制器上实际利用Rainbow上的这种泄漏。因此，我们的CPA可以应用于彩虹状多层方案，而不管使用简单结构的等效密钥，以及使用简单结构的等效密钥的实现的UOV状单层方案。这是关于仅使用CPA的基于多元二次方程的签名方案的安全性的第一个结果。我们的结果可以应用于提交给NIST用于后量子密码标准化的彩虹状多层方案和UOV状单层方案。",
                    "title_zh": "基于多元二次方程的后量子签名方案的旁道攻击——彩虹和UOV"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.524-546",
                    "title": "Low Randomness Masking and Shuffling: An Evaluation Using Mutual Information",
                    "authors": "Kostas Papagiannopoulos",
                    "abstract": "Side-channel countermeasure designers often face severe performance overheads when trying to protect a device. Widely applied countermeasures such as masking and shuffling entail generating a large amount of random numbers, which can result in a computational bottleneck. To mitigate the randomness cost, this work evaluates low-randomness versions of both masking and shuffling, namely Recycled Randomness Masking (RRM) and Reduced Randomness Shuffling (RRS). These countermeasures employ memory units to store generated random numbers and reuse them in subsequent computations,making them primarily suitable for implementation on devices with sufficient memory. Both RRM and RRS are evaluated using the MI-based framework in the context of horizontal attacks. The evaluation exhibits the tradeoff between the randomness cost and the noisy leakage security level offered by the countermeasures, enabling the designer to fine-tune a masking or shuffling scheme and maximize the security level achieved for a certain cost.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7285/6462"
                    },
                    "abstract_zh": "当试图保护一个设备时，边信道对抗设计者经常面临严重的性能开销。广泛应用的对策(如屏蔽和混洗)需要生成大量的随机数，这会导致计算瓶颈。为了降低随机性成本，这项工作评估了掩蔽和洗牌的低随机性版本，即循环随机性掩蔽(RRM)和减少随机性洗牌(RRS)。这些对策使用存储单元来存储生成的随机数，并在随后的计算中重用它们，使它们主要适合在具有足够内存的设备上实现。在横向攻击的背景下，使用基于MI的框架对RRM和RRS进行评估。该评估展示了随机成本与对策提供的噪声泄漏安全水平之间的权衡，使设计人员能够微调屏蔽或洗牌方案，并在一定成本下实现最大的安全水平。",
                    "title_zh": "低随机性屏蔽和洗牌:使用互信息的评估"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.547-572",
                    "title": "SIFA: Exploiting Ineffective Fault Inductions on Symmetric Cryptography",
                    "authors": "Christoph Dobraunig, Maria Eichlseder, Thomas Korak, Stefan Mangard, Florian Mendel, Robert Primas",
                    "abstract": "Since the seminal work of Boneh et al., the threat of fault attacks has been widely known and techniques for fault attacks and countermeasures have been studied extensively. The vast majority of the literature on fault attacks focuses on the ability of fault attacks to change an intermediate value to a faulty one, such as differential fault analysis (DFA), collision fault analysis, statistical fault attack (SFA), fault sensitivity analysis, or differential fault intensity analysis (DFIA). The other aspect of faults—that faults can be induced and do not change a value—has been researched far less. In case of symmetric ciphers, ineffective fault attacks (IFA) exploit this aspect. However, IFA relies on the ability of an attacker to reliably induce reproducible deterministic faults like stuck-at faults on parts of small values (e.g., one bit or byte), which is often considered to be impracticable.As a consequence, most countermeasures against fault attacks do not focus on such attacks, but on attacks exploiting changes of intermediate values and usually try to detect such a change (detection-based), or to destroy the exploitable information if a fault happens (infective countermeasures). Such countermeasures implicitly assume that the release of “fault-free” ciphertexts in the presence of a fault-inducing attacker does not reveal any exploitable information. In this work, we show that this assumption is not valid and we present novel fault attacks that work in the presence of detection-based and infective countermeasures. The attacks exploit the fact that intermediate values leading to “fault-free” ciphertexts show a non-uniform distribution, while they should be distributed uniformly. The presented attacks are entirely practical and are demonstrated to work for software implementations of AES and for a hardware co-processor. These practical attacks rely on fault induction by means of clock glitches and hence, are achieved using only low-cost equipment. This is feasible because our attack is very robust under noisy fault induction attempts and does not require the attacker to model or profile the exact fault effect. We target two types of countermeasures as examples: simple time redundancy with comparison and several infective countermeasures. However, our attacks can be applied to a wider range of countermeasures and are not restricted to these two countermeasures.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7286/6463"
                    },
                    "abstract_zh": "自从Boneh等人的开创性工作以来，故障攻击的威胁已经广为人知，并且针对故障攻击和对策的技术已经被广泛研究。绝大多数关于故障攻击的文献集中于故障攻击将中间值改变为故障值的能力，例如差分故障分析(DFA)、碰撞故障分析、统计故障攻击(SFA)、故障敏感性分析或差分故障强度分析(DFIA)。断层的另一个方面——断层是可以诱发的，并且不会改变一个值——研究得很少。在对称密码的情况下，无效故障攻击(IFA)利用了这一点。然而，IFA依赖于攻击者可靠地诱发可再现的确定性故障的能力，如在小值部分(例如，一个比特或字节)上的固定型故障，这通常被认为是不可行的。因此，大多数针对故障攻击的对策并不关注这种攻击，而是关注利用中间值变化的攻击，并且通常试图检测这种变化(基于检测)，或者在故障发生时破坏可利用的信息(传染性对策)。这种对策隐含地假设，在引发错误的攻击者存在的情况下，释放“无错”密文不会泄露任何可利用的信息。在这项工作中，我们表明，这种假设是不成立的，我们提出了新的故障攻击，在基于检测和感染对策的存在下工作。这些攻击利用了导致“无错”密文的中间值显示出非均匀分布的事实，而它们应该是均匀分布的。所提出的攻击是完全实用的，并且被证明适用于AES的软件实现和硬件协处理器。这些实际的攻击依赖于借助于时钟毛刺的故障感应，并且因此仅使用低成本设备来实现。这是可行的，因为我们的攻击在有噪声的故障诱导尝试下是非常健壮的，并且不需要攻击者对确切的故障影响进行建模或描述。我们针对两种类型的对策作为例子:简单的时间冗余与比较和几个传染对策。然而，我们的攻击可以应用于更广泛的对策，而不仅限于这两种对策。",
                    "title_zh": "SIFA:利用对称密码的无效故障归纳"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.573-595",
                    "title": "Key Extraction Using Thermal Laser Stimulation A Case Study on Xilinx Ultrascale FPGAs",
                    "authors": "Heiko Lohrke, Shahin Tajik, Thilo Krachenfels, Christian Boit, Jean-Pierre Seifert",
                    "abstract": "Thermal laser stimulation (TLS) is a failure analysis technique, which can be deployed by an adversary to localize and read out stored secrets in the SRAM of a chip. To this date, a few proof-of-concept experiments based on TLS or similar approaches have been reported in the literature, which do not reflect a real attack scenario. Therefore, it is still questionable whether this attack technique is applicable to modern ICs equipped with side-channel countermeasures. The primary aim of this work is to assess the feasibility of launching a TLS attack against a device with robust security features. To this end, we select a modern FPGA, and more specifically, its key memory, the so-called battery-backed SRAM (BBRAM), as a target. We demonstrate that an attacker is able to extract the stored 256-bit AES key used for the decryption of the FPGA’s bitstream, by conducting just a single non-invasive measurement. Moreover, it becomes evident that conventional countermeasures are incapable of preventing our attack since the FPGA is turned off during key recovery. Based on our time measurements, the required effort to develop the attack is shown to be less than 7 hours. To avert this powerful attack, we propose a low-cost and CMOS compatible countermeasure circuit, which is capable of protecting the BBRAM from TLS attempts even when the FPGA is powered off. Using a proof-of-concept prototype of our countermeasure, we demonstrate its effectiveness against TLS key extraction attempts.",
                    "files": {
                        "openAccessPdf": ""
                    },
                    "abstract_zh": "热激光刺激(TLS)是一种故障分析技术，它可以被对手用来定位和读出存储在芯片SRAM中的秘密。到目前为止，文献中已经报道了一些基于TLS或类似方法的概念验证实验，它们没有反映真实的攻击场景。因此，这种攻击技术是否适用于配备了侧信道对抗措施的现代集成电路仍然值得怀疑。这项工作的主要目的是评估对具有强大安全功能的设备发起TLS攻击的可行性。为此，我们选择了一个现代FPGA，更具体地说，它的关键存储器，所谓的电池支持SRAM (BBRAM)作为目标。我们证明，攻击者只需进行一次非侵入式测量，就能提取出用于解密FPGA比特流的256位AES密钥。此外，很明显，由于在密钥恢复期间FPGA被关闭，传统的对抗措施无法防止我们的攻击。根据我们的时间测量，开发攻击所需的时间不到7小时。为了避免这种强大的攻击，我们提出了一种低成本、CMOS兼容的对抗电路，即使在FPGA关断时，它也能够保护BBRAM免受TLS攻击。使用我们的对策的概念验证原型，我们展示了它对TLS密钥提取尝试的有效性。",
                    "title_zh": "利用热激光激励提取密钥——以Xilinx超大规模FPGAs为例"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.596-626",
                    "title": "Spin Me Right Round Rotational Symmetry for FPGA-Specific AES",
                    "authors": "Lauren De Meyer, Amir Moradi, Felix Wegener",
                    "abstract": "",
                    "files": {
                        "openAccessPdf": "https://link.springer.com/content/pdf/10.1007/s00145-019-09342-y.pdf"
                    },
                    "abstract_zh": "",
                    "title_zh": "针对FPGA专用AES的旋转对称"
                },
                {
                    "url": "https://doi.org/10.13154/tches.v2018.i3.627-653",
                    "title": "Efficient Side-Channel Protections of ARX Ciphers",
                    "authors": "Bernhard Jungk, Richard Petri, Marc Stöttinger",
                    "abstract": "The current state of the art of Boolean masking for the modular addition operation in software has a very high performance overhead. Firstly, the instruction count is very high compared to a normal addition operation. Secondly, until recently, the entropy consumed by such protections was also quite high. Our paper significantly improves both aspects, by applying the Threshold Implementation (TI) methodology with two shares and by reusing internal values as randomness source in such a way that the uniformity is always preserved. Our approach performs considerably faster compared to the previously known masked addition and subtraction algorithms by Coron et al. and Biryukov et al. improving the state of the art by 36%, if we only consider the number of ARM assembly instructions. Furthermore, similar to the masked adder from Biryukov et al. we reduce the amount of randomness and only require one bit additional entroy per addition, which is a good trade-off for the improved performance. We applied our improved masked adder to ChaCha20, for which we provide two new first-order protected implementations and achieve a 36% improvement over the best published result for ChaCha20 using an ARM Cortex-M4 microprocessor.",
                    "files": {
                        "openAccessPdf": "https://tches.iacr.org/index.php/TCHES/article/download/7289/6466"
                    },
                    "abstract_zh": "用于软件中的模加法运算的布尔掩码的当前技术水平具有非常高的性能开销。首先，与普通加法运算相比，指令数非常高。其次，直到最近，这种保护所消耗的熵也相当高。我们的论文显著地改进了这两个方面，通过应用具有两个份额的阈值实现(TI)方法，并通过以始终保持一致性的方式重用内部值作为随机性源。如果我们只考虑ARM汇编指令的数量，我们的方法与先前已知的由Coron等人和Biryukov等人提出的屏蔽加法和减法算法相比，执行速度快得多，提高了36%。此外，类似于Biryukov等人的掩蔽加法器，我们减少了随机性的数量，并且每次加法只需要一个比特的额外entroy，这对于改进的性能是一个很好的折衷。我们将我们改进的屏蔽加法器应用于ChaCha20，为此我们提供了两种新的一阶保护实现，与使用ARM Cortex-M4微处理器的ChaCha20的最佳公开结果相比，性能提高了36%。",
                    "title_zh": "ARX密码的有效旁路保护"
                }
            ]
        }
    ]
}