{
    "cycles_program_begin": 48852947580610,
    "CompileStatus": "Successful",
    "rlimit": {
        "data": -1,
        "stack": -1
    },
    "perf": [
        [
            0.15932798385620117,
            0.034716999999999998,
            0.027772999999999999,
            266904,
            267524,
            1553635839.7458999,
            48853474591676,
            "doParsingAndDesignResolution",
            "entry"
        ],
        [
            0.25086307525634766,
            0.11547200000000001,
            0.035836,
            270736,
            271384,
            1553635839.837435,
            48853803828342,
            "doParsingAndDesignResolution",
            "exit"
        ],
        [
            0.25096011161804199,
            0.11554200000000001,
            0.035857,
            270736,
            271384,
            1553635839.837532,
            48853804105290,
            "doPostDesignResolutionToVir2Vcs",
            "entry"
        ],
        [
            0.3180091381072998,
            0.16039200000000001,
            0.048432999999999997,
            275424,
            275428,
            1553635839.9045811,
            48854045514442,
            "doUptoVir2VcsNoSepCleanup",
            "entry"
        ],
        [
            0.44411706924438477,
            0.26277299999999998,
            0.054952000000000001,
            271716,
            284920,
            1553635840.030689,
            48854499518354,
            "doUptoVir2VcsNoSepCleanup",
            "exit"
        ],
        [
            0.44419217109680176,
            0.26283499999999999,
            0.054965,
            271716,
            284920,
            1553635840.0307641,
            48854499738168,
            "doRadify_vir2vcsAll",
            "entry"
        ],
        [
            0.45869708061218262,
            0.271094,
            0.058235000000000002,
            274564,
            284920,
            1553635840.045269,
            48854552006502,
            "doRadify_vir2vcsAll",
            "exit"
        ],
        [
            0.45875000953674316,
            0.27113900000000002,
            0.058243999999999997,
            274564,
            284920,
            1553635840.0453219,
            48854552144656,
            "doPostDesignResolutionToVir2Vcs",
            "exit"
        ],
        [
            0.45878815650939941,
            0.27116899999999999,
            0.058250999999999997,
            274564,
            284920,
            1553635840.0453601,
            48854552273328,
            "doGAToPass2",
            "entry"
        ],
        [
            0.4952540397644043,
            0.27362500000000001,
            0.061138999999999999,
            272748,
            284920,
            1553635840.081826,
            48854683651440,
            "DoPass2",
            "entry"
        ],
        [
            0.74767518043518066,
            0.48968699999999998,
            0.073462,
            285892,
            285916,
            1553635840.3342471,
            48855592324924,
            "DoPass2",
            "exit"
        ]
    ],
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "MlibObjs": {},
    "CurCompileUdps": {},
    "PrevCompiledModules": {
        "pipeline": {
            "yGssz_d": {
                "bytes": 331440,
                "mod": "pipeline",
                "out": "yGssz_d.o",
                "mode": 4,
                "archive": "archive.5/_9677_archive_1.a",
                "checksum": 0
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 10534,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o",
                "mode": 4,
                "checksum": 0
            }
        },
        "mem_stage": {
            "zFRI0_d": {
                "bytes": 14258,
                "mod": "mem_stage",
                "out": "zFRI0_d.o",
                "mode": 4,
                "archive": "archive.5/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "BP": {
            "PZVzY_d": {
                "bytes": 61102,
                "mod": "BP",
                "out": "PZVzY_d.o",
                "mode": 4,
                "archive": "archive.5/_9677_archive_1.a",
                "checksum": 0
            }
        },
        "psel_single_0000": {
            "fZf2W_d": {
                "bytes": 27224,
                "mod": "psel_single_0000",
                "out": "fZf2W_d.o",
                "mode": 4,
                "archive": "archive.5/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "mem": {
            "FSbWZ_d": {
                "bytes": 17890,
                "mod": "mem",
                "out": "FSbWZ_d.o",
                "mode": 4,
                "archive": "archive.5/_9677_archive_1.a",
                "checksum": 0
            }
        },
        "_vcs_unit__3117875380": {
            "vQ8w7_d": {
                "bytes": 35878,
                "mod": "_vcs_unit__3117875380",
                "out": "vQ8w7_d.o",
                "mode": 4,
                "archive": "archive.5/_9677_archive_1.a",
                "checksum": 0
            }
        },
        "testbench": {
            "iAVhC_d": {
                "bytes": 71590,
                "mod": "testbench",
                "out": "iAVhC_d.o",
                "mode": 4,
                "archive": "archive.5/_9677_archive_1.a",
                "checksum": 0
            }
        },
        "mult_stage": {
            "aUVMg_d": {
                "bytes": 13288,
                "mod": "mult_stage",
                "out": "aUVMg_d.o",
                "mode": 4,
                "archive": "archive.5/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "RAS": {
            "uxcB4_d": {
                "bytes": 16270,
                "mod": "RAS",
                "out": "uxcB4_d.o",
                "mode": 4,
                "archive": "archive.5/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "regfile": {
            "Nxspn_d": {
                "bytes": 13728,
                "mod": "regfile",
                "out": "Nxspn_d.o",
                "mode": 4,
                "archive": "archive.5/_9677_archive_1.a",
                "checksum": 0
            }
        },
        "wb_stage": {
            "k5Lv0_d": {
                "bytes": 9306,
                "mod": "wb_stage",
                "out": "k5Lv0_d.o",
                "mode": 4,
                "archive": "archive.5/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "std": {
            "reYIK_d": {
                "bytes": 32908,
                "mod": "std",
                "out": "reYIK_d.o",
                "mode": 4,
                "archive": "archive.5/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "encoder_0000": {
            "TAk7p_d": {
                "bytes": 16762,
                "mod": "encoder_0000",
                "out": "TAk7p_d.o",
                "mode": 4,
                "archive": "archive.5/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "alu": {
            "C26kq_d": {
                "bytes": 15322,
                "mod": "alu",
                "out": "C26kq_d.o",
                "mode": 4,
                "archive": "archive.5/_prev_archive_1.a",
                "checksum": 0
            }
        }
    },
    "NameTable": {
        "mem": [
            "mem",
            "FSbWZ",
            "module",
            6
        ],
        "psel_single_0000": [
            "psel_single_0000",
            "fZf2W",
            "module",
            5
        ],
        "_vcs_unit__3117875380": [
            "_vcs_unit__3117875380",
            "vQ8w7",
            "module",
            1
        ],
        "wb_stage": [
            "wb_stage",
            "k5Lv0",
            "module",
            10
        ],
        "std": [
            "std",
            "reYIK",
            "module",
            2
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            15
        ],
        "BP": [
            "BP",
            "PZVzY",
            "module",
            11
        ],
        "pipeline": [
            "pipeline",
            "yGssz",
            "module",
            3
        ],
        "mem_stage": [
            "mem_stage",
            "zFRI0",
            "module",
            7
        ],
        "encoder_0000": [
            "encoder_0000",
            "TAk7p",
            "module",
            4
        ],
        "alu": [
            "alu",
            "C26kq",
            "module",
            8
        ],
        "testbench": [
            "testbench",
            "iAVhC",
            "module",
            14
        ],
        "mult_stage": [
            "mult_stage",
            "aUVMg",
            "module",
            9
        ],
        "regfile": [
            "regfile",
            "Nxspn",
            "module",
            13
        ],
        "RAS": [
            "RAS",
            "uxcB4",
            "module",
            12
        ]
    },
    "cpu_cycles_pass2_start": 48854683676888,
    "CompileStrategy": "fullobj",
    "stat": {
        "nQuads": 28056,
        "mopSpeed": 456840.08415173047,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.27369700000000002,
            "ru_stime_sec": 0.061155000000000001,
            "ru_maxrss_kb": 81904,
            "ru_minflt": 26387,
            "ru_majflt": 0,
            "ru_nvcsw": 287,
            "ru_nivcsw": 1138
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.011018,
            "ru_stime_sec": 0.0095930000000000008,
            "ru_maxrss_kb": 27856,
            "ru_minflt": 6347,
            "ru_majflt": 0,
            "ru_nvcsw": 21,
            "ru_nivcsw": 5
        },
        "nMops": 99455,
        "cpu_cycles_cgstart": 48854683759874,
        "cpu_cycles_end": 48855657396906,
        "CodeGen(%)": 43.330938244525953,
        "totalObjSize": 624692,
        "cpu_cycles_total": 2709816296,
        "ru_self_end": {
            "ru_utime_sec": 0.49139899999999997,
            "ru_stime_sec": 0.075676999999999994,
            "ru_maxrss_kb": 95604,
            "ru_minflt": 32134,
            "ru_majflt": 0,
            "ru_nvcsw": 459,
            "ru_nivcsw": 1158
        },
        "ru_childs_end": {
            "ru_utime_sec": 0.011018,
            "ru_stime_sec": 0.012279999999999999,
            "ru_maxrss_kb": 28268,
            "ru_minflt": 6953,
            "ru_majflt": 0,
            "ru_nvcsw": 23,
            "ru_nivcsw": 7
        },
        "quadSpeed": 128873.41411654466,
        "mop/quad": 3.5448745366410037,
        "outputSizePerQuad": 22.265896777872825,
        "Frontend(%)": 56.669061755474047,
        "peak_mem_kb": 285916,
        "realTime": 0.76585602760314941
    },
    "incremental": "on",
    "Misc": {
        "vcs_version": "N-2017.12-SP2-1_Full64",
        "csrc_abs": "/afs/umich.edu/user/s/u/surajrs/470/group10w19/synth/pipeline/csrc",
        "archive_dir": "archive.5",
        "daidir": "/afs/umich.edu/user/s/u/surajrs/470/group10w19/synth/pipeline/simv_pipeline.daidir",
        "vcs_build_date": "Build Date = Jul 14 2018 20:29:59",
        "master_pid": 9677,
        "VCS_HOME": "/usr/caen/vcs-2017.12-SP2-1",
        "csrc": "csrc",
        "cwd": "/afs/umich.edu/user/s/u/surajrs/470/group10w19/synth/pipeline",
        "daidir_abs": "/afs/umich.edu/user/s/u/surajrs/470/group10w19/synth/pipeline/simv_pipeline.daidir",
        "default_output_dir": "csrc"
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 82530,
        "archive": "archive.5/_9677_archive_1.a",
        "text": 0
    },
    "CompileProcesses": [
        "cgproc.9677.json"
    ],
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "_vcs_unit__3117875380",
        "_vcs_unit__3117875380",
        "std",
        "pipeline",
        "pipeline",
        "encoder_0000",
        "psel_single_0000",
        "mem_stage",
        "alu",
        "mult_stage",
        "wb_stage",
        "BP",
        "BP",
        "RAS",
        "regfile",
        "regfile",
        "mem",
        "mem",
        "testbench",
        "testbench"
    ]
}