0.6
2018.2
Jun 14 2018
20:41:02
E:/coding/verilog/Verilog/example5.7/example5.7.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/coding/verilog/Verilog/example5.7/example5.7.srcs/sim_1/new/test.v,1540469434,verilog,,,,test,,,,,,,,
E:/coding/verilog/Verilog/example5.7/example5.7.srcs/sources_1/new/fulladd.v,1540469096,verilog,,E:/coding/verilog/Verilog/example5.7/example5.7.srcs/sim_1/new/test.v,,fulladd;fulladd4,,,,,,,,
