{
  "tile_type": "GTP_COMMON",
  "pips": {
    "GTP_COMMON.GTPE2_COMMON_REFCLK1->>GTPE2_COMMON_GTREFCLK1": {
      "dst_wire": "GTPE2_COMMON_GTREFCLK1",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_REFCLK1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PLL1LOCK->GTPE2_LOGIC_OUTS_B11_5": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B11_5",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PLL1LOCK",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX24_3->GTPE2_COMMON_PLLRSVD15": {
      "dst_wire": "GTPE2_COMMON_PLLRSVD15",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX24_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX30_4->GTPE2_COMMON_DRPDI3": {
      "dst_wire": "GTPE2_COMMON_DRPDI3",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX30_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX5_4->GTPE2_COMMON_PLLRSVD21": {
      "dst_wire": "GTPE2_COMMON_PLLRSVD21",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX5_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DRPDO10->GTPE2_LOGIC_OUTS_B10_5": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B10_5",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DRPDO10",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DRPDO7->GTPE2_LOGIC_OUTS_B16_3": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B16_3",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DRPDO7",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_CLK0_1->GTPE2_COMMON_PLL0LOCKDETCLK": {
      "dst_wire": "GTPE2_COMMON_PLL0LOCKDETCLK",
      "can_invert": "0",
      "src_wire": "GTPE2_CLK0_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX41_2->GTPE2_COMMON_PMARSVD7": {
      "dst_wire": "GTPE2_COMMON_PMARSVD7",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX41_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.IBUFDS_GTPE2_0_I->IBUFDS_GTPE2_0_I_SEG": {
      "dst_wire": "IBUFDS_GTPE2_0_I_SEG",
      "can_invert": "0",
      "src_wire": "IBUFDS_GTPE2_0_I",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX45_3->GTPE2_COMMON_BGRCALOVRD2": {
      "dst_wire": "GTPE2_COMMON_BGRCALOVRD2",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX45_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX2_5->GTPE2_COMMON_PLL0REFCLKSEL0": {
      "dst_wire": "GTPE2_COMMON_PLL0REFCLKSEL0",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX2_5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX41_4->GTPE2_COMMON_PMARSVD6": {
      "dst_wire": "GTPE2_COMMON_PMARSVD6",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX41_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX14_2->GTPE2_COMMON_DRPDI11": {
      "dst_wire": "GTPE2_COMMON_DRPDI11",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX14_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX14_5->GTPE2_COMMON_DRPDI13": {
      "dst_wire": "GTPE2_COMMON_DRPDI13",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX14_5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PMARSVDOUT7->GTPE2_LOGIC_OUTS_B19_3": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B19_3",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PMARSVDOUT7",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PLL0REFCLKLOST->GTPE2_LOGIC_OUTS_B17_1": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B17_1",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PLL0REFCLKLOST",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX20_5->GTPE2_COMMON_PMARSVD0": {
      "dst_wire": "GTPE2_COMMON_PMARSVD0",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX20_5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_REFCLKOUTMONITOR1->GTPE2_LOGIC_OUTS_B18_2": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B18_2",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_REFCLKOUTMONITOR1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DRPDO14->GTPE2_LOGIC_OUTS_B10_1": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B10_1",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DRPDO14",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.IBUFDS_GTPE2_0_O->GTPE2_COMMON_REFCLK0": {
      "dst_wire": "GTPE2_COMMON_REFCLK0",
      "can_invert": "0",
      "src_wire": "IBUFDS_GTPE2_0_O",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX2_1->GTPE2_COMMON_PLL1REFCLKSEL1": {
      "dst_wire": "GTPE2_COMMON_PLL1REFCLKSEL1",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX2_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX2_3->GTPE2_COMMON_PLL0REFCLKSEL2": {
      "dst_wire": "GTPE2_COMMON_PLL0REFCLKSEL2",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX2_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DRPDO0->GTPE2_LOGIC_OUTS_B9_5": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B9_5",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DRPDO0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DMONITOROUT2->GTPE2_LOGIC_OUTS_B8_3": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B8_3",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DMONITOROUT2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX45_2->GTPE2_COMMON_BGRCALOVRD3": {
      "dst_wire": "GTPE2_COMMON_BGRCALOVRD3",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX45_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.IBUFDS_GTPE2_1_O->GTPE2_COMMON_REFCLK1": {
      "dst_wire": "GTPE2_COMMON_REFCLK1",
      "can_invert": "0",
      "src_wire": "IBUFDS_GTPE2_1_O",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DRPDO5->GTPE2_LOGIC_OUTS_B16_5": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B16_5",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DRPDO5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX45_5->GTPE2_COMMON_BGRCALOVRD0": {
      "dst_wire": "GTPE2_COMMON_BGRCALOVRD0",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX45_5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PMARSVDOUT6->GTPE2_LOGIC_OUTS_B19_4": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B19_4",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PMARSVDOUT6",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX5_1->GTPE2_COMMON_PLLRSVD24": {
      "dst_wire": "GTPE2_COMMON_PLLRSVD24",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX5_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.IBUFDS_GTPE2_1_CLKTESTSIG_SEG->IBUFDS_GTPE2_1_CLKTESTSIG": {
      "dst_wire": "IBUFDS_GTPE2_1_CLKTESTSIG",
      "can_invert": "0",
      "src_wire": "IBUFDS_GTPE2_1_CLKTESTSIG_SEG",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX27_5->GTPE2_COMMON_DRPADDR1": {
      "dst_wire": "GTPE2_COMMON_DRPADDR1",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX27_5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX45_4->GTPE2_COMMON_BGRCALOVRD1": {
      "dst_wire": "GTPE2_COMMON_BGRCALOVRD1",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX45_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PMARSVDOUT12->GTPE2_LOGIC_OUTS_B20_3": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B20_3",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PMARSVDOUT12",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DMONITOROUT4->GTPE2_LOGIC_OUTS_B8_1": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B8_1",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DMONITOROUT4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DRPDO15->GTPE2_LOGIC_OUTS_B18_3": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B18_3",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DRPDO15",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX41_3->GTPE2_COMMON_PLL1REFCLKSEL2": {
      "dst_wire": "GTPE2_COMMON_PLL1REFCLKSEL2",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX41_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX45_1->GTPE2_COMMON_BGRCALOVRD4": {
      "dst_wire": "GTPE2_COMMON_BGRCALOVRD4",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX45_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX3_5->GTPE2_COMMON_RCALENB": {
      "dst_wire": "GTPE2_COMMON_RCALENB",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX3_5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX35_3->GTPE2_COMMON_DRPADDR4": {
      "dst_wire": "GTPE2_COMMON_DRPADDR4",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX35_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_RXOUTCLK_2->>GTPE2_COMMON_MGT_CLK6": {
      "dst_wire": "GTPE2_COMMON_MGT_CLK6",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_RXOUTCLK_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX30_1->GTPE2_COMMON_DRPDI9": {
      "dst_wire": "GTPE2_COMMON_DRPDI9",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX30_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_CTRL1_3->GTPE2_COMMON_PLL1RESET": {
      "dst_wire": "GTPE2_COMMON_PLL1RESET",
      "can_invert": "0",
      "src_wire": "GTPE2_CTRL1_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PMARSVDOUT9->GTPE2_LOGIC_OUTS_B19_1": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B19_1",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PMARSVDOUT9",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX22_1->GTPE2_COMMON_BGMONITORENB": {
      "dst_wire": "GTPE2_COMMON_BGMONITORENB",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX22_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DRPRDY->GTPE2_LOGIC_OUTS_B17_5": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B17_5",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DRPRDY",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PLL1REFCLK->GTPE2_COMMON_PLLREFCLK1": {
      "dst_wire": "GTPE2_COMMON_PLLREFCLK1",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PLL1REFCLK",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PLL0OUTCLK->GTPE2_COMMON_PLLOUTCLK0": {
      "dst_wire": "GTPE2_COMMON_PLLOUTCLK0",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PLL0OUTCLK",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PMARSVDOUT15->GTPE2_LOGIC_OUTS_B18_4": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B18_4",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PMARSVDOUT15",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX0_3->GTPE2_COMMON_PLLRSVD114": {
      "dst_wire": "GTPE2_COMMON_PLLRSVD114",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX0_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX35_5->GTPE2_COMMON_DRPADDR0": {
      "dst_wire": "GTPE2_COMMON_DRPADDR0",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX35_5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DRPDO8->GTPE2_LOGIC_OUTS_B16_2": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B16_2",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DRPDO8",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DRPDO12->GTPE2_LOGIC_OUTS_B10_3": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B10_3",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DRPDO12",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX41_5->GTPE2_COMMON_PMARSVD5": {
      "dst_wire": "GTPE2_COMMON_PMARSVD5",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX41_5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PMARSVDOUT0->GTPE2_LOGIC_OUTS_B13_5": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B13_5",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PMARSVDOUT0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_CTRL0_3->GTPE2_COMMON_PLL0RESET": {
      "dst_wire": "GTPE2_COMMON_PLL0RESET",
      "can_invert": "0",
      "src_wire": "GTPE2_CTRL0_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_CLK1_4->GTPE2_COMMON_GTGREFCLK1": {
      "dst_wire": "GTPE2_COMMON_GTGREFCLK1",
      "can_invert": "0",
      "src_wire": "GTPE2_CLK1_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_TXOUTCLK_2->>GTPE2_COMMON_MGT_CLK8": {
      "dst_wire": "GTPE2_COMMON_MGT_CLK8",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_TXOUTCLK_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX14_4->GTPE2_COMMON_DRPDI15": {
      "dst_wire": "GTPE2_COMMON_DRPDI15",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX14_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX32_1->GTPE2_COMMON_PLLRSVD18": {
      "dst_wire": "GTPE2_COMMON_PLLRSVD18",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX32_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX22_3->GTPE2_COMMON_DRPEN": {
      "dst_wire": "GTPE2_COMMON_DRPEN",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX22_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_CLK0_5->GTPE2_COMMON_GTGREFCLK0": {
      "dst_wire": "GTPE2_COMMON_GTGREFCLK0",
      "can_invert": "0",
      "src_wire": "GTPE2_CLK0_5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DRPDO9->GTPE2_LOGIC_OUTS_B16_1": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B16_1",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DRPDO9",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PMARSVDOUT5->GTPE2_LOGIC_OUTS_B19_5": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B19_5",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PMARSVDOUT5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX40_4->GTPE2_COMMON_PLLRSVD111": {
      "dst_wire": "GTPE2_COMMON_PLLRSVD111",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX40_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PMARSVDOUT10->GTPE2_LOGIC_OUTS_B20_5": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B20_5",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PMARSVDOUT10",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DRPDO2->GTPE2_LOGIC_OUTS_B9_3": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B9_3",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DRPDO2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX22_5->GTPE2_COMMON_DRPDI12": {
      "dst_wire": "GTPE2_COMMON_DRPDI12",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX22_5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.IBUFDS_GTPE2_0_MGTCLKOUT->>GTPE2_COMMON_MGT_CLK4": {
      "dst_wire": "GTPE2_COMMON_MGT_CLK4",
      "can_invert": "0",
      "src_wire": "IBUFDS_GTPE2_0_MGTCLKOUT",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_REFCLK0->>GTPE2_COMMON_GTREFCLK0": {
      "dst_wire": "GTPE2_COMMON_GTREFCLK0",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_REFCLK0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DRPDO1->GTPE2_LOGIC_OUTS_B9_4": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B9_4",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DRPDO1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX5_5->GTPE2_COMMON_PLLRSVD20": {
      "dst_wire": "GTPE2_COMMON_PLLRSVD20",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX5_5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX27_2->GTPE2_COMMON_DRPADDR7": {
      "dst_wire": "GTPE2_COMMON_DRPADDR7",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX27_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_TXOUTCLK_0->>GTPE2_COMMON_MGT_CLK2": {
      "dst_wire": "GTPE2_COMMON_MGT_CLK2",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_TXOUTCLK_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DMONITOROUT1->GTPE2_LOGIC_OUTS_B8_4": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B8_4",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DMONITOROUT1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX38_3->GTPE2_COMMON_DRPDI4": {
      "dst_wire": "GTPE2_COMMON_DRPDI4",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX38_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_RXOUTCLK_3->>GTPE2_COMMON_MGT_CLK7": {
      "dst_wire": "GTPE2_COMMON_MGT_CLK7",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_RXOUTCLK_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX3_1->IBUFDS_GTPE2_0_CEB": {
      "dst_wire": "IBUFDS_GTPE2_0_CEB",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX3_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX27_4->GTPE2_COMMON_DRPADDR3": {
      "dst_wire": "GTPE2_COMMON_DRPADDR3",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX27_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DRPDO3->GTPE2_LOGIC_OUTS_B9_2": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B9_2",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DRPDO3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.IBUFDS_GTPE2_0_CLKTESTSIG_SEG->IBUFDS_GTPE2_0_CLKTESTSIG": {
      "dst_wire": "IBUFDS_GTPE2_0_CLKTESTSIG",
      "can_invert": "0",
      "src_wire": "IBUFDS_GTPE2_0_CLKTESTSIG_SEG",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PLL1REFCLKLOST->GTPE2_LOGIC_OUTS_B11_4": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B11_4",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PLL1REFCLKLOST",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX22_4->GTPE2_COMMON_DRPDI14": {
      "dst_wire": "GTPE2_COMMON_DRPDI14",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX22_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PLL1FBCLKLOST->GTPE2_LOGIC_OUTS_B18_5": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B18_5",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PLL1FBCLKLOST",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX20_2->GTPE2_COMMON_PMARSVD3": {
      "dst_wire": "GTPE2_COMMON_PMARSVD3",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX20_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX40_5->GTPE2_COMMON_PLLRSVD110": {
      "dst_wire": "GTPE2_COMMON_PLLRSVD110",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX40_5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX0_2->GTPE2_COMMON_PLLRSVD115": {
      "dst_wire": "GTPE2_COMMON_PLLRSVD115",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX0_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX22_2->GTPE2_COMMON_DRPDI10": {
      "dst_wire": "GTPE2_COMMON_DRPDI10",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX22_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_REFCLKOUTMONITOR0->GTPE2_LOGIC_OUTS_B17_4": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B17_4",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_REFCLKOUTMONITOR0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX38_4->GTPE2_COMMON_DRPDI2": {
      "dst_wire": "GTPE2_COMMON_DRPDI2",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX38_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PMARSVDOUT8->GTPE2_LOGIC_OUTS_B19_2": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B19_2",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PMARSVDOUT8",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX32_5->GTPE2_COMMON_PLLRSVD10": {
      "dst_wire": "GTPE2_COMMON_PLLRSVD10",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX32_5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX42_5->GTPE2_COMMON_BGRCALOVRDENB": {
      "dst_wire": "GTPE2_COMMON_BGRCALOVRDENB",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX42_5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX38_1->GTPE2_COMMON_DRPDI8": {
      "dst_wire": "GTPE2_COMMON_DRPDI8",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX38_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DMONITOROUT7->GTPE2_LOGIC_OUTS_B14_3": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B14_3",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DMONITOROUT7",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DMONITOROUT3->GTPE2_LOGIC_OUTS_B8_2": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B8_2",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DMONITOROUT3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX2_2->GTPE2_COMMON_PLL1REFCLKSEL0": {
      "dst_wire": "GTPE2_COMMON_PLL1REFCLKSEL0",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX2_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX32_3->GTPE2_COMMON_PLLRSVD14": {
      "dst_wire": "GTPE2_COMMON_PLLRSVD14",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX32_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.IBUFDS_GTPE2_0_IB->IBUFDS_GTPE2_0_IB_SEG": {
      "dst_wire": "IBUFDS_GTPE2_0_IB_SEG",
      "can_invert": "0",
      "src_wire": "IBUFDS_GTPE2_0_IB",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DRPDO4->GTPE2_LOGIC_OUTS_B9_1": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B9_1",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DRPDO4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX27_1->GTPE2_COMMON_BGBYPASSB": {
      "dst_wire": "GTPE2_COMMON_BGBYPASSB",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX27_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_RXOUTCLK_0->>GTPE2_COMMON_MGT_CLK0": {
      "dst_wire": "GTPE2_COMMON_MGT_CLK0",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_RXOUTCLK_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PMARSVDOUT1->GTPE2_LOGIC_OUTS_B13_4": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B13_4",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PMARSVDOUT1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.IBUFDS_GTPE2_0_ODIV2->IBUFDS_GTPE2_0_MGTCLKOUT": {
      "dst_wire": "IBUFDS_GTPE2_0_MGTCLKOUT",
      "can_invert": "0",
      "src_wire": "IBUFDS_GTPE2_0_ODIV2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX30_2->GTPE2_COMMON_DRPDI7": {
      "dst_wire": "GTPE2_COMMON_DRPDI7",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX30_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX30_3->GTPE2_COMMON_DRPDI5": {
      "dst_wire": "GTPE2_COMMON_DRPDI5",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX30_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DRPDO13->GTPE2_LOGIC_OUTS_B10_2": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B10_2",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DRPDO13",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX42_1->GTPE2_COMMON_PLL1PD": {
      "dst_wire": "GTPE2_COMMON_PLL1PD",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX42_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX2_4->GTPE2_COMMON_PLL0REFCLKSEL1": {
      "dst_wire": "GTPE2_COMMON_PLL0REFCLKSEL1",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX2_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX32_2->GTPE2_COMMON_PLLRSVD16": {
      "dst_wire": "GTPE2_COMMON_PLLRSVD16",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX32_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX35_2->GTPE2_COMMON_DRPADDR6": {
      "dst_wire": "GTPE2_COMMON_DRPADDR6",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX35_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX0_1->IBUFDS_GTPE2_1_CEB": {
      "dst_wire": "IBUFDS_GTPE2_1_CEB",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX0_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.IBUFDS_GTPE2_1_MGTCLKOUT->>GTPE2_COMMON_MGT_CLK5": {
      "dst_wire": "GTPE2_COMMON_MGT_CLK5",
      "can_invert": "0",
      "src_wire": "IBUFDS_GTPE2_1_MGTCLKOUT",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DMONITOROUT5->GTPE2_LOGIC_OUTS_B14_5": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B14_5",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DMONITOROUT5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX5_2->GTPE2_COMMON_PLLRSVD23": {
      "dst_wire": "GTPE2_COMMON_PLLRSVD23",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX5_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PLL0REFCLK->GTPE2_COMMON_PLLREFCLK0": {
      "dst_wire": "GTPE2_COMMON_PLLREFCLK0",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PLL0REFCLK",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX27_3->GTPE2_COMMON_DRPADDR5": {
      "dst_wire": "GTPE2_COMMON_DRPADDR5",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX27_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX24_5->GTPE2_COMMON_PLLRSVD11": {
      "dst_wire": "GTPE2_COMMON_PLLRSVD11",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX24_5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX35_1->GTPE2_COMMON_DRPWE": {
      "dst_wire": "GTPE2_COMMON_DRPWE",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX35_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DMONITOROUT0->GTPE2_LOGIC_OUTS_B8_5": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B8_5",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DMONITOROUT0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_CLK1_1->GTPE2_COMMON_PLL1LOCKDETCLK": {
      "dst_wire": "GTPE2_COMMON_PLL1LOCKDETCLK",
      "can_invert": "0",
      "src_wire": "GTPE2_CLK1_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.IBUFDS_GTPE2_1_I->IBUFDS_GTPE2_1_I_SEG": {
      "dst_wire": "IBUFDS_GTPE2_1_I_SEG",
      "can_invert": "0",
      "src_wire": "IBUFDS_GTPE2_1_I",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.IBUFDS_GTPE2_0_O->IBUFDS_GTPE2_0_MGTCLKOUT": {
      "dst_wire": "IBUFDS_GTPE2_0_MGTCLKOUT",
      "can_invert": "0",
      "src_wire": "IBUFDS_GTPE2_0_O",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PLL1OUTCLK->GTPE2_COMMON_PLLOUTCLK1": {
      "dst_wire": "GTPE2_COMMON_PLLOUTCLK1",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PLL1OUTCLK",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.IBUFDS_GTPE2_1_O->IBUFDS_GTPE2_1_MGTCLKOUT": {
      "dst_wire": "IBUFDS_GTPE2_1_MGTCLKOUT",
      "can_invert": "0",
      "src_wire": "IBUFDS_GTPE2_1_O",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_RXOUTCLK_1->>GTPE2_COMMON_MGT_CLK1": {
      "dst_wire": "GTPE2_COMMON_MGT_CLK1",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_RXOUTCLK_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX3_3->GTPE2_COMMON_BGPDB": {
      "dst_wire": "GTPE2_COMMON_BGPDB",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX3_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PMARSVDOUT4->GTPE2_LOGIC_OUTS_B13_1": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B13_1",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PMARSVDOUT4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX20_3->GTPE2_COMMON_PMARSVD2": {
      "dst_wire": "GTPE2_COMMON_PMARSVD2",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX20_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DRPDO6->GTPE2_LOGIC_OUTS_B16_4": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B16_4",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DRPDO6",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DMONITOROUT6->GTPE2_LOGIC_OUTS_B14_4": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B14_4",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DMONITOROUT6",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX42_2->GTPE2_COMMON_PLL1LOCKEN": {
      "dst_wire": "GTPE2_COMMON_PLL1LOCKEN",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX42_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX30_5->GTPE2_COMMON_DRPDI1": {
      "dst_wire": "GTPE2_COMMON_DRPDI1",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX30_5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX24_4->GTPE2_COMMON_PLLRSVD13": {
      "dst_wire": "GTPE2_COMMON_PLLRSVD13",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX24_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX38_2->GTPE2_COMMON_DRPDI6": {
      "dst_wire": "GTPE2_COMMON_DRPDI6",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX38_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_TXOUTCLK_1->>GTPE2_COMMON_MGT_CLK3": {
      "dst_wire": "GTPE2_COMMON_MGT_CLK3",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_TXOUTCLK_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PMARSVDOUT11->GTPE2_LOGIC_OUTS_B20_4": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B20_4",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PMARSVDOUT11",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PLL0FBCLKLOST->GTPE2_LOGIC_OUTS_B17_3": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B17_3",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PLL0FBCLKLOST",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX24_1->GTPE2_COMMON_PLLRSVD19": {
      "dst_wire": "GTPE2_COMMON_PLLRSVD19",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX24_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX0_4->GTPE2_COMMON_PLLRSVD113": {
      "dst_wire": "GTPE2_COMMON_PLLRSVD113",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX0_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.IBUFDS_GTPE2_1_IB->IBUFDS_GTPE2_1_IB_SEG": {
      "dst_wire": "IBUFDS_GTPE2_1_IB_SEG",
      "can_invert": "0",
      "src_wire": "IBUFDS_GTPE2_1_IB",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_DRPDO11->GTPE2_LOGIC_OUTS_B10_4": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B10_4",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_DRPDO11",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX32_4->GTPE2_COMMON_PLLRSVD12": {
      "dst_wire": "GTPE2_COMMON_PLLRSVD12",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX32_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_TXOUTCLK_3->>GTPE2_COMMON_MGT_CLK9": {
      "dst_wire": "GTPE2_COMMON_MGT_CLK9",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_TXOUTCLK_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX5_3->GTPE2_COMMON_PLLRSVD22": {
      "dst_wire": "GTPE2_COMMON_PLLRSVD22",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX5_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PLL0LOCK->GTPE2_LOGIC_OUTS_B17_2": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B17_2",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PLL0LOCK",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PMARSVDOUT14->GTPE2_LOGIC_OUTS_B20_1": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B20_1",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PMARSVDOUT14",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_CLK1_5->GTPE2_COMMON_DRPCLK": {
      "dst_wire": "GTPE2_COMMON_DRPCLK",
      "can_invert": "0",
      "src_wire": "GTPE2_CLK1_5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX35_4->GTPE2_COMMON_DRPADDR2": {
      "dst_wire": "GTPE2_COMMON_DRPADDR2",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX35_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX24_2->GTPE2_COMMON_PLLRSVD17": {
      "dst_wire": "GTPE2_COMMON_PLLRSVD17",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX24_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.IBUFDS_GTPE2_1_ODIV2->IBUFDS_GTPE2_1_MGTCLKOUT": {
      "dst_wire": "IBUFDS_GTPE2_1_MGTCLKOUT",
      "can_invert": "0",
      "src_wire": "IBUFDS_GTPE2_1_ODIV2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX20_4->GTPE2_COMMON_PMARSVD1": {
      "dst_wire": "GTPE2_COMMON_PMARSVD1",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX20_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PMARSVDOUT13->GTPE2_LOGIC_OUTS_B20_2": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B20_2",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PMARSVDOUT13",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX20_1->GTPE2_COMMON_PMARSVD4": {
      "dst_wire": "GTPE2_COMMON_PMARSVD4",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX20_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX38_5->GTPE2_COMMON_DRPDI0": {
      "dst_wire": "GTPE2_COMMON_DRPDI0",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX38_5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX42_4->GTPE2_COMMON_PLL0LOCKEN": {
      "dst_wire": "GTPE2_COMMON_PLL0LOCKEN",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX42_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PMARSVDOUT2->GTPE2_LOGIC_OUTS_B13_3": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B13_3",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PMARSVDOUT2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX0_5->GTPE2_COMMON_PLLRSVD112": {
      "dst_wire": "GTPE2_COMMON_PLLRSVD112",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX0_5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_IMUX42_3->GTPE2_COMMON_PLL0PD": {
      "dst_wire": "GTPE2_COMMON_PLL0PD",
      "can_invert": "0",
      "src_wire": "GTPE2_IMUX42_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "GTP_COMMON.GTPE2_COMMON_PMARSVDOUT3->GTPE2_LOGIC_OUTS_B13_2": {
      "dst_wire": "GTPE2_LOGIC_OUTS_B13_2",
      "can_invert": "0",
      "src_wire": "GTPE2_COMMON_PMARSVDOUT3",
      "is_directional": "1",
      "is_pseudo": "0"
    }
  },
  "wires": [
    "GTPE2_COMMON_PLL0OUTCLK",
    "GTPE2_COMMON_DRPDO14",
    "GTPE2_IMUX1_4",
    "GTPE2_COMMON_PLLRSVD19",
    "GTPE2_COMMON_PLLRSVD11",
    "GTPE2_COMMON_PMARSVDOUT15",
    "GTPE2_COMMON_PLL0REFCLKSEL1",
    "GTPE2_COMMON_DRPEN",
    "GTPE2_IMUX46_0",
    "GTPE2_IMUX42_3",
    "IBUFDS_GTPE2_0_CLKTESTSIG_SEG",
    "GTPE2_IMUX5_1",
    "GTPE2_BYP3_1",
    "GTPE2_COMMON_DMONITOROUT5",
    "GTPE2_IMUX16_4",
    "IBUFDS_GTPE2_1_O",
    "GTPE2_FAN6_1",
    "GTPE2_CLK0_4",
    "GTPE2_COMMON_RXOUTCLK_3",
    "GTPE2_CTRL1_4",
    "GTPE2_IMUX34_5",
    "GTPE2_IMUX26_3",
    "GTPE2_LOGIC_OUTS_B20_4",
    "GTPE2_BYP4_5",
    "GTPE2_BYP1_2",
    "GTPE2_LOGIC_OUTS_B18_3",
    "GTPE2_LOGIC_OUTS_B8_1",
    "GTPE2_LOGIC_OUTS_B22_4",
    "GTPE2_IMUX45_2",
    "GTPE2_COMMON_PLLRSVD114",
    "GTPE2_IMUX23_3",
    "GTPE2_COMMON_PLLRSVD12",
    "GTPE2_IMUX27_4",
    "GTPE2_CTRL1_1",
    "GTPE2_LOGIC_OUTS_B21_2",
    "GTPE2_COMMON_PMARSVD4",
    "GTPE2_IMUX10_1",
    "IBUFDS_GTPE2_0_IB_SEG",
    "GTPE2_COMMON_PMASCANOUT3",
    "GTPE2_IMUX41_1",
    "IBUFDS_GTPE2_0_CEB",
    "GTPE2_BYP7_3",
    "GTPE2_BYP5_5",
    "GTPE2_IMUX11_2",
    "GTPE2_BYP1_1",
    "GTPE2_FAN7_1",
    "GTPE2_LOGIC_OUTS_B9_5",
    "GTPE2_LOGIC_OUTS_B5_4",
    "GTPE2_LOGIC_OUTS_B7_0",
    "GTPE2_COMMON_PMARSVD6",
    "GTPE2_COMMON_PMASCANOUT0",
    "GTPE2_IMUX23_4",
    "GTPE2_COMMON_PMARSVD0",
    "GTPE2_IMUX16_2",
    "GTPE2_IMUX9_5",
    "GTPE2_LOGIC_OUTS_B0_5",
    "GTPE2_IMUX37_1",
    "GTPE2_IMUX44_1",
    "GTPE2_IMUX28_5",
    "GTPE2_IMUX33_0",
    "GTPE2_LOGIC_OUTS_B2_1",
    "GTPE2_COMMON_PMARSVDOUT3",
    "GTPE2_COMMON_PLL1REFCLKSEL1",
    "GTPE2_COMMON_PMARSVDOUT7",
    "GTPE2_IMUX41_0",
    "GTPE2_FAN3_4",
    "GTPE2_IMUX35_0",
    "GTPE2_IMUX15_2",
    "GTPE2_COMMON_DRPDI3",
    "GTPE2_COMMON_REFCLKOUTMONITOR1",
    "GTPE2_COMMON_PMARSVDOUT2",
    "GTPE2_IMUX18_0",
    "GTPE2_COMMON_GTGREFCLK0",
    "GTPE2_IMUX36_5",
    "GTPE2_IMUX5_2",
    "GTPE2_IMUX21_4",
    "GTPE2_FAN6_5",
    "GTPE2_IMUX39_0",
    "GTPE2_IMUX18_5",
    "GTPE2_CLK1_4",
    "GTPE2_IMUX19_0",
    "GTPE2_IMUX19_2",
    "GTPE2_IMUX45_1",
    "GTPE2_IMUX33_1",
    "GTPE2_LOGIC_OUTS_B17_5",
    "GTPE2_COMMON_PMASCANIN1",
    "GTPE2_IMUX2_3",
    "GTPE2_COMMON_PLLCLKSPARE",
    "GTPE2_LOGIC_OUTS_B4_3",
    "GTPE2_COMMON_DMONITOROUT6",
    "GTPE2_COMMON_PLLRSVD16",
    "GTPE2_BYP3_3",
    "GTPE2_IMUX40_3",
    "GTPE2_IMUX0_5",
    "GTPE2_COMMON_PLL1REFCLK",
    "GTPE2_IMUX24_3",
    "GTPE2_LOGIC_OUTS_B0_1",
    "GTPE2_COMMON_PLLRSVD20",
    "GTPE2_COMMON_REFCLK0",
    "GTPE2_LOGIC_OUTS_B0_0",
    "GTPE2_FAN7_4",
    "GTPE2_COMMON_PMARSVDOUT12",
    "GTPE2_IMUX8_0",
    "GTPE2_LOGIC_OUTS_B14_3",
    "GTPE2_IMUX0_4",
    "GTPE2_IMUX42_0",
    "GTPE2_IMUX14_5",
    "GTPE2_IMUX41_5",
    "GTPE2_CTRL0_5",
    "GTPE2_IMUX34_0",
    "GTPE2_COMMON_PLL1LOCKEN",
    "GTPE2_LOGIC_OUTS_B2_0",
    "GTPE2_COMMON_PMASCANOUT2",
    "GTPE2_COMMON_MGT_CLK2",
    "GTPE2_BYP3_0",
    "GTPE2_IMUX12_1",
    "GTPE2_COMMON_DRPRDY",
    "GTPE2_COMMON_PMARSVDOUT14",
    "GTPE2_IMUX11_4",
    "GTPE2_LOGIC_OUTS_B9_3",
    "GTPE2_FAN0_2",
    "GTPE2_COMMON_PLL0REFCLKLOST",
    "GTPE2_IMUX17_5",
    "GTPE2_BYP5_0",
    "GTPE2_IMUX40_0",
    "GTPE2_IMUX41_3",
    "GTPE2_BYP0_4",
    "GTPE2_CTRL1_3",
    "GTPE2_COMMON_PMASCANOUT4",
    "GTPE2_COMMON_DRPDI13",
    "IBUFDS_GTPE2_0_ODIV2",
    "GTPE2_LOGIC_OUTS_B22_5",
    "GTPE2_COMMON_PLL1LOCK",
    "GTPE2_IMUX11_0",
    "GTPE2_IMUX3_1",
    "GTPE2_IMUX8_3",
    "GTPE2_IMUX25_4",
    "GTPE2_IMUX34_3",
    "GTPE2_IMUX3_3",
    "GTPE2_BYP2_2",
    "GTPE2_IMUX21_5",
    "GTPE2_LOGIC_OUTS_B9_1",
    "GTPE2_LOGIC_OUTS_B1_3",
    "GTPE2_COMMON_PLLRSVD113",
    "GTPE2_COMMON_PLLREFCLK0",
    "GTPE2_IMUX32_3",
    "GTPE2_IMUX22_2",
    "GTPE2_BYP5_3",
    "GTPE2_COMMON_DRPDI7",
    "GTPE2_IMUX6_3",
    "GTPE2_COMMON_DRPDI14",
    "GTPE2_LOGIC_OUTS_B2_4",
    "GTPE2_COMMON_TXOUTCLK_3",
    "GTPE2_IMUX6_1",
    "GTPE2_COMMON_MGT_CLK1",
    "GTPE2_LOGIC_OUTS_B7_1",
    "GTPE2_BYP5_1",
    "GTPE2_IMUX13_0",
    "GTPE2_COMMON_BGRCALOVRD3",
    "GTPE2_LOGIC_OUTS_B11_3",
    "GTPE2_COMMON_PMARSVD2",
    "GTPE2_IMUX39_1",
    "GTPE2_COMMON_PLLRSVD110",
    "GTPE2_COMMON_DMONITOROUT0",
    "GTPE2_CTRL0_3",
    "GTPE2_CTRL1_0",
    "GTPE2_COMMON_GTREFCLK0",
    "GTPE2_IMUX32_2",
    "GTPE2_LOGIC_OUTS_B18_5",
    "GTPE2_COMMON_PMARSVDOUT8",
    "GTPE2_BYP6_4",
    "GTPE2_IMUX28_3",
    "GTPE2_COMMON_DRPDO6",
    "GTPE2_LOGIC_OUTS_B12_5",
    "GTPE2_IMUX7_5",
    "GTPE2_LOGIC_OUTS_B20_2",
    "GTPE2_IMUX10_4",
    "GTPE2_FAN2_0",
    "GTPE2_LOGIC_OUTS_B6_1",
    "GTPE2_LOGIC_OUTS_B17_2",
    "GTPE2_LOGIC_OUTS_B17_4",
    "GTPE2_LOGIC_OUTS_B19_3",
    "GTPE2_LOGIC_OUTS_B21_4",
    "GTPE2_CLK1_2",
    "GTPE2_COMMON_DMONITOROUT7",
    "GTPE2_FAN0_1",
    "GTPE2_COMMON_DRPDI2",
    "GTPE2_COMMON_PMASCANCLK1",
    "GTPE2_IMUX24_5",
    "GTPE2_IMUX37_5",
    "GTPE2_BYP3_4",
    "GTPE2_IMUX36_4",
    "GTPE2_IMUX17_1",
    "GTPE2_IMUX22_5",
    "GTPE2_COMMON_DRPADDR7",
    "GTPE2_IMUX13_4",
    "GTPE2_IMUX19_5",
    "GTPE2_COMMON_DRPDI9",
    "GTPE2_IMUX9_4",
    "GTPE2_IMUX36_2",
    "GTPE2_LOGIC_OUTS_B15_5",
    "GTPE2_FAN0_3",
    "GTPE2_IMUX4_3",
    "GTPE2_COMMON_GTEASTREFCLK1_STUB",
    "GTPE2_FAN1_5",
    "GTPE2_IMUX9_2",
    "GTPE2_IMUX7_3",
    "GTPE2_LOGIC_OUTS_B14_0",
    "GTPE2_IMUX30_3",
    "GTPE2_IMUX0_2",
    "GTPE2_LOGIC_OUTS_B6_3",
    "GTPE2_BYP4_4",
    "GTPE2_FAN2_3",
    "GTPE2_COMMON_DRPDI8",
    "GTPE2_IMUX30_5",
    "GTPE2_LOGIC_OUTS_B16_5",
    "GTPE2_LOGIC_OUTS_B8_5",
    "GTPE2_LOGIC_OUTS_B5_5",
    "GTPE2_LOGIC_OUTS_B12_3",
    "GTPE2_COMMON_DRPDO15",
    "GTPE2_IMUX20_5",
    "GTPE2_CTRL0_4",
    "GTPE2_IMUX7_1",
    "GTPE2_FAN7_3",
    "GTPE2_COMMON_PLL0REFCLKSEL2",
    "IBUFDS_GTPE2_1_MGTCLKOUT",
    "GTPE2_IMUX2_5",
    "GTPE2_COMMON_DRPDO13",
    "GTPE2_IMUX12_5",
    "GTPE2_CTRL0_0",
    "GTPE2_IMUX23_0",
    "GTPE2_CLK0_3",
    "GTPE2_COMMON_PLL1REFCLKSEL0",
    "GTPE2_COMMON_PLLRSVD14",
    "GTPE2_LOGIC_OUTS_B3_1",
    "GTPE2_COMMON_PMASCANENB",
    "GTPE2_LOGIC_OUTS_B8_2",
    "GTPE2_LOGIC_OUTS_B10_5",
    "GTPE2_BYP2_4",
    "GTPE2_IMUX15_5",
    "GTPE2_COMMON_PLLREFCLK1",
    "GTPE2_BYP0_5",
    "GTPE2_FAN1_4",
    "GTPE2_COMMON_PLL0PD",
    "GTPE2_IMUX40_4",
    "GTPE2_COMMON_DRPDO1",
    "GTPE2_COMMON_PMARSVDOUT10",
    "GTPE2_COMMON_REFCLK1",
    "GTPE2_LOGIC_OUTS_B13_3",
    "GTPE2_COMMON_MGT_CLK8",
    "GTPE2_LOGIC_OUTS_B4_1",
    "GTPE2_IMUX42_2",
    "GTPE2_LOGIC_OUTS_B5_1",
    "GTPE2_COMMON_DRPADDR6",
    "GTPE2_IMUX7_4",
    "GTPE2_IMUX37_0",
    "GTPE2_COMMON_MGT_CLK6",
    "IBUFDS_GTPE2_1_I",
    "GTPE2_LOGIC_OUTS_B4_0",
    "GTPE2_IMUX21_0",
    "GTPE2_COMMON_PLL0REFCLK",
    "GTPE2_COMMON_PLLRSVD17",
    "GTPE2_COMMON_BGRCALOVRD0",
    "GTPE2_COMMON_PLL1REFCLKSEL2",
    "GTPE2_BYP5_4",
    "GTPE2_IMUX21_3",
    "GTPE2_FAN6_0",
    "GTPE2_LOGIC_OUTS_B16_4",
    "GTPE2_FAN5_5",
    "GTPE2_LOGIC_OUTS_B11_2",
    "GTPE2_IMUX30_4",
    "GTPE2_LOGIC_OUTS_B6_0",
    "GTPE2_IMUX22_3",
    "GTPE2_IMUX38_5",
    "GTPE2_IMUX41_4",
    "GTPE2_FAN5_2",
    "GTPE2_COMMON_PLLRSVD15",
    "GTPE2_COMMON_REFCLKOUTMONITOR0",
    "GTPE2_IMUX3_0",
    "GTPE2_FAN5_0",
    "GTPE2_LOGIC_OUTS_B3_2",
    "GTPE2_LOGIC_OUTS_B15_4",
    "GTPE2_BYP7_5",
    "GTPE2_IMUX18_4",
    "GTPE2_LOGIC_OUTS_B15_1",
    "GTPE2_LOGIC_OUTS_B11_1",
    "GTPE2_IMUX13_2",
    "GTPE2_FAN6_2",
    "GTPE2_LOGIC_OUTS_B13_1",
    "GTPE2_IMUX25_0",
    "GTPE2_COMMON_DRPDO7",
    "GTPE2_COMMON_PLLRSVD22",
    "GTPE2_LOGIC_OUTS_B6_4",
    "GTPE2_IMUX46_5",
    "GTPE2_IMUX33_2",
    "GTPE2_LOGIC_OUTS_B20_5",
    "GTPE2_IMUX20_3",
    "GTPE2_IMUX46_3",
    "GTPE2_CLK0_5",
    "IBUFDS_GTPE2_0_CLKTESTSIG",
    "GTPE2_LOGIC_OUTS_B5_0",
    "GTPE2_LOGIC_OUTS_B0_4",
    "GTPE2_LOGIC_OUTS_B13_2",
    "GTPE2_COMMON_PLLRSVD21",
    "GTPE2_BYP4_3",
    "GTPE2_IMUX13_1",
    "GTPE2_IMUX8_1",
    "GTPE2_LOGIC_OUTS_B2_3",
    "GTPE2_COMMON_DRPDO2",
    "GTPE2_BYP7_0",
    "GTPE2_COMMON_DRPDI0",
    "GTPE2_COMMON_BGRCALOVRDENB",
    "GTPE2_FAN4_3",
    "GTPE2_IMUX27_0",
    "GTPE2_IMUX5_3",
    "GTPE2_IMUX38_4",
    "GTPE2_COMMON_DRPDO4",
    "GTPE2_IMUX33_3",
    "GTPE2_COMMON_PLLOUTCLK1",
    "GTPE2_COMMON_BGRCALOVRD2",
    "IBUFDS_GTPE2_1_IB_SEG",
    "GTPE2_IMUX35_3",
    "GTPE2_IMUX47_1",
    "GTPE2_FAN3_1",
    "GTPE2_LOGIC_OUTS_B18_2",
    "GTPE2_BYP6_2",
    "GTPE2_IMUX33_5",
    "GTPE2_COMMON_PLL1FBCLKLOST",
    "GTPE2_IMUX27_3",
    "GTPE2_CTRL1_2",
    "GTPE2_IMUX37_3",
    "GTPE2_IMUX43_4",
    "GTPE2_IMUX4_5",
    "GTPE2_IMUX2_1",
    "GTPE2_IMUX9_0",
    "GTPE2_COMMON_GTWESTREFCLK0_STUB",
    "GTPE2_IMUX6_0",
    "GTPE2_FAN7_5",
    "GTPE2_IMUX32_5",
    "GTPE2_BYP7_4",
    "GTPE2_IMUX10_2",
    "GTPE2_LOGIC_OUTS_B13_4",
    "GTPE2_IMUX32_4",
    "GTPE2_COMMON_DRPCLK",
    "GTPE2_FAN5_3",
    "GTPE2_BYP3_5",
    "GTPE2_LOGIC_OUTS_B9_2",
    "GTPE2_COMMON_PMARSVD1",
    "GTPE2_IMUX30_2",
    "GTPE2_CLK1_0",
    "GTPE2_IMUX1_2",
    "GTPE2_IMUX31_0",
    "GTPE2_LOGIC_OUTS_B23_2",
    "GTPE2_IMUX26_0",
    "GTPE2_COMMON_DMONITOROUT1",
    "GTPE2_IMUX45_3",
    "GTPE2_IMUX26_1",
    "GTPE2_BYP4_2",
    "GTPE2_IMUX7_2",
    "GTPE2_IMUX31_4",
    "GTPE2_COMMON_DRPDI12",
    "GTPE2_COMMON_DRPDO12",
    "GTPE2_COMMON_MGT_CLK3",
    "GTPE2_IMUX3_4",
    "GTPE2_IMUX36_3",
    "GTPE2_COMMON_PLL1PD",
    "GTPE2_IMUX20_2",
    "GTPE2_LOGIC_OUTS_B10_1",
    "GTPE2_COMMON_PMARSVD3",
    "GTPE2_IMUX43_2",
    "GTPE2_IMUX5_0",
    "GTPE2_IMUX24_2",
    "GTPE2_COMMON_PLL0LOCK",
    "GTPE2_LOGIC_OUTS_B9_4",
    "GTPE2_IMUX46_4",
    "GTPE2_LOGIC_OUTS_B23_3",
    "GTPE2_LOGIC_OUTS_B22_0",
    "GTPE2_IMUX13_3",
    "GTPE2_IMUX32_1",
    "GTPE2_FAN2_2",
    "GTPE2_IMUX31_2",
    "GTPE2_LOGIC_OUTS_B16_3",
    "GTPE2_LOGIC_OUTS_B0_2",
    "IBUFDS_GTPE2_1_IB",
    "GTPE2_COMMON_DRPDO9",
    "GTPE2_COMMON_DRPDI5",
    "GTPE2_COMMON_PLLRSVD18",
    "GTPE2_LOGIC_OUTS_B14_4",
    "GTPE2_LOGIC_OUTS_B18_0",
    "GTPE2_COMMON_PMARSVDOUT1",
    "GTPE2_COMMON_DRPADDR1",
    "GTPE2_LOGIC_OUTS_B1_0",
    "GTPE2_IMUX8_4",
    "GTPE2_COMMON_PMARSVDOUT13",
    "GTPE2_IMUX1_5",
    "GTPE2_LOGIC_OUTS_B12_4",
    "GTPE2_LOGIC_OUTS_B20_0",
    "GTPE2_IMUX29_2",
    "GTPE2_IMUX42_4",
    "GTPE2_IMUX12_2",
    "GTPE2_LOGIC_OUTS_B23_5",
    "GTPE2_COMMON_MGT_CLK5",
    "GTPE2_IMUX18_3",
    "GTPE2_COMMON_DRPWE",
    "GTPE2_IMUX44_5",
    "GTPE2_BYP7_1",
    "GTPE2_COMMON_DRPADDR3",
    "GTPE2_COMMON_PMARSVD7",
    "GTPE2_LOGIC_OUTS_B17_0",
    "GTPE2_IMUX34_2",
    "GTPE2_FAN5_1",
    "GTPE2_COMMON_DRPDO3",
    "IBUFDS_GTPE2_1_CLKTESTSIG_SEG",
    "GTPE2_IMUX11_5",
    "GTPE2_IMUX6_5",
    "GTPE2_COMMON_PLL1RESET",
    "GTPE2_BYP3_2",
    "GTPE2_COMMON_QDPMASCANMODEB",
    "GTPE2_IMUX38_3",
    "GTPE2_LOGIC_OUTS_B13_5",
    "IBUFDS_GTPE2_0_I",
    "GTPE2_COMMON_GTWESTREFCLK1_STUB",
    "GTPE2_FAN2_1",
    "GTPE2_LOGIC_OUTS_B22_1",
    "GTPE2_LOGIC_OUTS_B3_4",
    "GTPE2_COMMON_PLLRSVD112",
    "GTPE2_IMUX46_1",
    "GTPE2_FAN3_0",
    "GTPE2_COMMON_RXOUTCLK_2",
    "GTPE2_IMUX42_5",
    "GTPE2_IMUX10_3",
    "GTPE2_IMUX43_1",
    "GTPE2_IMUX0_3",
    "GTPE2_IMUX35_5",
    "GTPE2_COMMON_MGT_CLK4",
    "GTPE2_COMMON_PMASCANCLK0",
    "GTPE2_COMMON_DRPADDR5",
    "GTPE2_LOGIC_OUTS_B16_0",
    "GTPE2_IMUX12_4",
    "GTPE2_COMMON_DRPDI1",
    "IBUFDS_GTPE2_0_O",
    "GTPE2_IMUX24_1",
    "GTPE2_IMUX4_1",
    "GTPE2_BYP4_0",
    "GTPE2_FAN4_2",
    "GTPE2_BYP6_0",
    "GTPE2_FAN6_4",
    "GTPE2_LOGIC_OUTS_B23_0",
    "GTPE2_IMUX25_3",
    "GTPE2_IMUX0_0",
    "IBUFDS_GTPE2_1_I_SEG",
    "GTPE2_IMUX35_2",
    "GTPE2_IMUX16_3",
    "GTPE2_LOGIC_OUTS_B17_3",
    "GTPE2_LOGIC_OUTS_B20_1",
    "GTPE2_COMMON_DRPDI15",
    "GTPE2_CTRL0_1",
    "GTPE2_COMMON_DMONITOROUT4",
    "GTPE2_BYP1_0",
    "GTPE2_COMMON_PLL0LOCKEN",
    "GTPE2_LOGIC_OUTS_B14_2",
    "IBUFDS_GTPE2_0_MGTCLKOUT",
    "GTPE2_LOGIC_OUTS_B10_0",
    "GTPE2_FAN4_4",
    "GTPE2_IMUX14_1",
    "GTPE2_IMUX20_4",
    "GTPE2_COMMON_PLL0REFCLKSEL0",
    "GTPE2_LOGIC_OUTS_B21_1",
    "GTPE2_LOGIC_OUTS_B19_5",
    "GTPE2_LOGIC_OUTS_B18_1",
    "GTPE2_LOGIC_OUTS_B21_5",
    "GTPE2_LOGIC_OUTS_B1_2",
    "GTPE2_FAN2_4",
    "GTPE2_LOGIC_OUTS_B8_0",
    "GTPE2_IMUX26_4",
    "GTPE2_CTRL0_2",
    "GTPE2_COMMON_DRPDO11",
    "GTPE2_COMMON_BGRCALOVRD4",
    "GTPE2_IMUX17_2",
    "GTPE2_BYP6_1",
    "GTPE2_IMUX43_0",
    "GTPE2_IMUX6_2",
    "GTPE2_COMMON_DMONITOROUT2",
    "GTPE2_IMUX30_1",
    "GTPE2_COMMON_PMASCANIN4",
    "GTPE2_IMUX40_1",
    "GTPE2_LOGIC_OUTS_B14_5",
    "GTPE2_FAN0_0",
    "GTPE2_LOGIC_OUTS_B7_2",
    "GTPE2_IMUX41_2",
    "GTPE2_IMUX2_4",
    "GTPE2_IMUX45_5",
    "GTPE2_COMMON_PMARSVDOUT0",
    "GTPE2_IMUX8_2",
    "GTPE2_IMUX38_0",
    "GTPE2_IMUX26_5",
    "GTPE2_LOGIC_OUTS_B2_2",
    "GTPE2_IMUX19_1",
    "GTPE2_COMMON_PMARSVD5",
    "GTPE2_IMUX36_0",
    "GTPE2_FAN1_2",
    "GTPE2_IMUX22_1",
    "GTPE2_IMUX28_1",
    "GTPE2_COMMON_PLLOUTCLK0",
    "GTPE2_IMUX39_2",
    "GTPE2_IMUX47_2",
    "GTPE2_FAN3_2",
    "GTPE2_BYP0_3",
    "GTPE2_IMUX38_2",
    "GTPE2_IMUX25_5",
    "GTPE2_IMUX44_4",
    "GTPE2_COMMON_PLL1LOCKDETCLK",
    "GTPE2_IMUX44_0",
    "GTPE2_COMMON_PMARSVDOUT4",
    "GTPE2_COMMON_PMASCANOUT1",
    "GTPE2_FAN4_0",
    "GTPE2_FAN2_5",
    "GTPE2_IMUX3_5",
    "GTPE2_LOGIC_OUTS_B19_4",
    "GTPE2_IMUX31_3",
    "GTPE2_LOGIC_OUTS_B19_1",
    "GTPE2_BYP2_5",
    "GTPE2_COMMON_DRPDO0",
    "GTPE2_COMMON_PMASCANIN0",
    "GTPE2_IMUX46_2",
    "GTPE2_COMMON_DRPADDR2",
    "GTPE2_CLK1_3",
    "GTPE2_COMMON_PLLRSVD23",
    "GTPE2_COMMON_PLLRSVD24",
    "GTPE2_LOGIC_OUTS_B1_4",
    "GTPE2_LOGIC_OUTS_B3_3",
    "GTPE2_COMMON_DRPADDR0",
    "GTPE2_IMUX2_2",
    "GTPE2_FAN3_5",
    "GTPE2_LOGIC_OUTS_B23_4",
    "GTPE2_IMUX22_0",
    "GTPE2_IMUX17_3",
    "GTPE2_LOGIC_OUTS_B4_5",
    "GTPE2_COMMON_PMARSVDOUT5",
    "GTPE2_LOGIC_OUTS_B19_2",
    "GTPE2_COMMON_PMARSVDOUT11",
    "GTPE2_COMMON_PLL1REFCLKLOST",
    "GTPE2_FAN7_0",
    "GTPE2_LOGIC_OUTS_B4_2",
    "GTPE2_COMMON_DRPDI10",
    "GTPE2_IMUX17_4",
    "GTPE2_IMUX27_1",
    "GTPE2_IMUX47_4",
    "GTPE2_FAN3_3",
    "GTPE2_COMMON_PMARSVDOUT6",
    "GTPE2_COMMON_PMASCANIN3",
    "GTPE2_COMMON_DRPDO8",
    "GTPE2_IMUX7_0",
    "GTPE2_IMUX24_0",
    "GTPE2_IMUX27_5",
    "GTPE2_COMMON_PLL1OUTCLK",
    "GTPE2_IMUX28_2",
    "GTPE2_IMUX16_1",
    "GTPE2_IMUX12_0",
    "GTPE2_LOGIC_OUTS_B0_3",
    "IBUFDS_GTPE2_0_I_SEG",
    "GTPE2_LOGIC_OUTS_B7_5",
    "GTPE2_IMUX17_0",
    "GTPE2_COMMON_PMARSVDOUT9",
    "GTPE2_COMMON_PLLRSVD115",
    "GTPE2_COMMON_PLLRSVD111",
    "GTPE2_IMUX21_2",
    "GTPE2_IMUX1_0",
    "GTPE2_IMUX34_4",
    "GTPE2_LOGIC_OUTS_B8_3",
    "GTPE2_IMUX1_1",
    "GTPE2_IMUX11_3",
    "GTPE2_CLK0_1",
    "GTPE2_IMUX39_3",
    "GTPE2_IMUX45_0",
    "GTPE2_IMUX33_4",
    "GTPE2_LOGIC_OUTS_B7_3",
    "GTPE2_FAN4_1",
    "GTPE2_COMMON_MGT_CLK7",
    "GTPE2_COMMON_RXOUTCLK_1",
    "GTPE2_IMUX9_3",
    "GTPE2_LOGIC_OUTS_B10_2",
    "GTPE2_COMMON_DRPADDR4",
    "GTPE2_LOGIC_OUTS_B4_4",
    "GTPE2_COMMON_DRPDI4",
    "GTPE2_IMUX35_1",
    "GTPE2_IMUX15_3",
    "GTPE2_COMMON_BGMONITORENB",
    "GTPE2_COMMON_BGPDB",
    "GTPE2_LOGIC_OUTS_B16_1",
    "GTPE2_LOGIC_OUTS_B6_2",
    "GTPE2_IMUX14_2",
    "GTPE2_IMUX22_4",
    "GTPE2_IMUX34_1",
    "GTPE2_LOGIC_OUTS_B13_0",
    "GTPE2_IMUX10_0",
    "IBUFDS_GTPE2_0_IB",
    "IBUFDS_GTPE2_1_CEB",
    "GTPE2_IMUX5_4",
    "GTPE2_COMMON_MGT_CLK0",
    "GTPE2_IMUX28_4",
    "GTPE2_IMUX29_5",
    "GTPE2_LOGIC_OUTS_B11_0",
    "GTPE2_IMUX9_1",
    "GTPE2_LOGIC_OUTS_B5_2",
    "GTPE2_BYP2_3",
    "GTPE2_BYP1_4",
    "GTPE2_FAN0_5",
    "GTPE2_IMUX42_1",
    "GTPE2_LOGIC_OUTS_B15_3",
    "GTPE2_BYP0_0",
    "GTPE2_IMUX29_3",
    "GTPE2_BYP1_5",
    "GTPE2_IMUX3_2",
    "GTPE2_IMUX13_5",
    "GTPE2_IMUX37_2",
    "GTPE2_IMUX32_0",
    "GTPE2_IMUX4_2",
    "GTPE2_FAN1_0",
    "GTPE2_COMMON_MGT_CLK9",
    "GTPE2_IMUX31_5",
    "GTPE2_IMUX44_3",
    "GTPE2_LOGIC_OUTS_B5_3",
    "GTPE2_FAN6_3",
    "GTPE2_LOGIC_OUTS_B21_3",
    "GTPE2_COMMON_PLLRSVD13",
    "GTPE2_COMMON_DMONITOROUT3",
    "GTPE2_IMUX29_1",
    "GTPE2_LOGIC_OUTS_B21_0",
    "GTPE2_IMUX43_3",
    "GTPE2_LOGIC_OUTS_B10_4",
    "GTPE2_LOGIC_OUTS_B22_2",
    "GTPE2_IMUX29_0",
    "GTPE2_IMUX39_5",
    "GTPE2_CTRL1_5",
    "GTPE2_COMMON_GTGREFCLK1",
    "GTPE2_IMUX11_1",
    "GTPE2_IMUX14_3",
    "GTPE2_IMUX19_4",
    "GTPE2_IMUX8_5",
    "GTPE2_IMUX12_3",
    "GTPE2_IMUX35_4",
    "GTPE2_COMMON_QDPMASCANRSTEN",
    "GTPE2_FAN7_2",
    "GTPE2_BYP1_3",
    "GTPE2_COMMON_DRPDO10",
    "IBUFDS_GTPE2_1_ODIV2",
    "GTPE2_IMUX36_1",
    "GTPE2_IMUX0_1",
    "GTPE2_COMMON_TXOUTCLK_1",
    "GTPE2_BYP2_0",
    "GTPE2_LOGIC_OUTS_B8_4",
    "GTPE2_LOGIC_OUTS_B17_1",
    "GTPE2_LOGIC_OUTS_B16_2",
    "GTPE2_CLK0_0",
    "GTPE2_CLK1_5",
    "GTPE2_COMMON_GTREFCLK1",
    "GTPE2_LOGIC_OUTS_B11_4",
    "GTPE2_COMMON_BGBYPASSB",
    "GTPE2_IMUX15_1",
    "GTPE2_IMUX47_5",
    "GTPE2_FAN1_1",
    "GTPE2_IMUX43_5",
    "GTPE2_LOGIC_OUTS_B9_0",
    "GTPE2_BYP4_1",
    "GTPE2_COMMON_RXOUTCLK_0",
    "GTPE2_IMUX20_0",
    "GTPE2_FAN1_3",
    "GTPE2_IMUX18_2",
    "GTPE2_FAN0_4",
    "GTPE2_IMUX15_0",
    "GTPE2_LOGIC_OUTS_B19_0",
    "GTPE2_COMMON_PMASCANIN2",
    "GTPE2_COMMON_TXOUTCLK_0",
    "GTPE2_LOGIC_OUTS_B15_0",
    "GTPE2_LOGIC_OUTS_B1_5",
    "GTPE2_LOGIC_OUTS_B15_2",
    "GTPE2_IMUX47_0",
    "GTPE2_BYP6_5",
    "GTPE2_LOGIC_OUTS_B18_4",
    "GTPE2_COMMON_GTEASTREFCLK0_STUB",
    "GTPE2_IMUX5_5",
    "GTPE2_COMMON_PLLRSVD10",
    "GTPE2_IMUX23_2",
    "GTPE2_IMUX18_1",
    "GTPE2_BYP0_2",
    "GTPE2_IMUX40_2",
    "GTPE2_IMUX23_5",
    "GTPE2_COMMON_RCALENB",
    "GTPE2_IMUX16_5",
    "GTPE2_FAN4_5",
    "GTPE2_LOGIC_OUTS_B3_5",
    "IBUFDS_GTPE2_1_CLKTESTSIG",
    "GTPE2_LOGIC_OUTS_B10_3",
    "GTPE2_BYP6_3",
    "GTPE2_IMUX24_4",
    "GTPE2_CLK1_1",
    "GTPE2_LOGIC_OUTS_B12_1",
    "GTPE2_IMUX44_2",
    "GTPE2_LOGIC_OUTS_B1_1",
    "GTPE2_IMUX10_5",
    "GTPE2_IMUX30_0",
    "GTPE2_LOGIC_OUTS_B14_1",
    "GTPE2_LOGIC_OUTS_B7_4",
    "GTPE2_IMUX39_4",
    "GTPE2_IMUX45_4",
    "GTPE2_IMUX4_4",
    "GTPE2_IMUX14_4",
    "GTPE2_IMUX27_2",
    "GTPE2_BYP5_2",
    "GTPE2_LOGIC_OUTS_B6_5",
    "GTPE2_COMMON_PLL0RESET",
    "GTPE2_IMUX37_4",
    "GTPE2_COMMON_PLL0FBCLKLOST",
    "GTPE2_LOGIC_OUTS_B23_1",
    "GTPE2_BYP2_1",
    "GTPE2_IMUX28_0",
    "GTPE2_COMMON_DRPDI11",
    "GTPE2_BYP7_2",
    "GTPE2_COMMON_DRPDI6",
    "GTPE2_BYP0_1",
    "GTPE2_IMUX40_5",
    "GTPE2_IMUX47_3",
    "GTPE2_IMUX25_1",
    "GTPE2_LOGIC_OUTS_B12_2",
    "GTPE2_IMUX38_1",
    "GTPE2_IMUX4_0",
    "GTPE2_COMMON_PLL0LOCKDETCLK",
    "GTPE2_COMMON_BGRCALOVRD1",
    "GTPE2_IMUX21_1",
    "GTPE2_FAN5_4",
    "GTPE2_IMUX29_4",
    "GTPE2_CLK0_2",
    "GTPE2_COMMON_TXOUTCLK_2",
    "GTPE2_LOGIC_OUTS_B2_5",
    "GTPE2_IMUX2_0",
    "GTPE2_LOGIC_OUTS_B20_3",
    "GTPE2_LOGIC_OUTS_B3_0",
    "GTPE2_IMUX16_0",
    "GTPE2_IMUX14_0",
    "GTPE2_IMUX26_2",
    "GTPE2_IMUX6_4",
    "GTPE2_LOGIC_OUTS_B22_3",
    "GTPE2_IMUX15_4",
    "GTPE2_IMUX25_2",
    "GTPE2_IMUX1_3",
    "GTPE2_IMUX19_3",
    "GTPE2_COMMON_DRPDO5",
    "GTPE2_LOGIC_OUTS_B12_0",
    "GTPE2_IMUX23_1",
    "GTPE2_IMUX31_1",
    "GTPE2_IMUX20_1",
    "GTPE2_LOGIC_OUTS_B11_5"
  ],
  "sites": [
    {
      "type": "GTPE2_COMMON",
      "y_coord": 0,
      "name": "X0Y0",
      "prefix": "GTPE2_COMMON",
      "x_coord": 0,
      "site_pins": {
        "PLL1PD": "GTPE2_COMMON_PLL1PD",
        "DRPADDR7": "GTPE2_COMMON_DRPADDR7",
        "PLLRSVD21": "GTPE2_COMMON_PLLRSVD21",
        "PLLRSVD114": "GTPE2_COMMON_PLLRSVD114",
        "PMARSVDOUT6": "GTPE2_COMMON_PMARSVDOUT6",
        "PLLRSVD19": "GTPE2_COMMON_PLLRSVD19",
        "BGRCALOVRD4": "GTPE2_COMMON_BGRCALOVRD4",
        "BGRCALOVRDENB": "GTPE2_COMMON_BGRCALOVRDENB",
        "DRPDO14": "GTPE2_COMMON_DRPDO14",
        "DRPDO7": "GTPE2_COMMON_DRPDO7",
        "DRPDO2": "GTPE2_COMMON_DRPDO2",
        "PLLRSVD16": "GTPE2_COMMON_PLLRSVD16",
        "PMASCANENB": "GTPE2_COMMON_PMASCANENB",
        "PMARSVDOUT11": "GTPE2_COMMON_PMARSVDOUT11",
        "DMONITOROUT6": "GTPE2_COMMON_DMONITOROUT6",
        "QDPMASCANRSTEN": "GTPE2_COMMON_QDPMASCANRSTEN",
        "PMARSVDOUT13": "GTPE2_COMMON_PMARSVDOUT13",
        "DRPADDR4": "GTPE2_COMMON_DRPADDR4",
        "BGBYPASSB": "GTPE2_COMMON_BGBYPASSB",
        "PLL1LOCKDETCLK": "GTPE2_COMMON_PLL1LOCKDETCLK",
        "DRPDO1": "GTPE2_COMMON_DRPDO1",
        "PMASCANOUT1": "GTPE2_COMMON_PMASCANOUT1",
        "DRPDO4": "GTPE2_COMMON_DRPDO4",
        "PLLRSVD13": "GTPE2_COMMON_PLLRSVD13",
        "PMASCANCLK0": "GTPE2_COMMON_PMASCANCLK0",
        "DRPDI12": "GTPE2_COMMON_DRPDI12",
        "DRPADDR2": "GTPE2_COMMON_DRPADDR2",
        "PMARSVD4": "GTPE2_COMMON_PMARSVD4",
        "DMONITOROUT1": "GTPE2_COMMON_DMONITOROUT1",
        "GTGREFCLK1": "GTPE2_COMMON_GTGREFCLK1",
        "DRPDO9": "GTPE2_COMMON_DRPDO9",
        "DRPDO13": "GTPE2_COMMON_DRPDO13",
        "PLL0FBCLKLOST": "GTPE2_COMMON_PLL0FBCLKLOST",
        "DRPDO0": "GTPE2_COMMON_DRPDO0",
        "PLL1REFCLKSEL1": "GTPE2_COMMON_PLL1REFCLKSEL1",
        "PLL0PD": "GTPE2_COMMON_PLL0PD",
        "DRPDI9": "GTPE2_COMMON_DRPDI9",
        "BGRCALOVRD0": "GTPE2_COMMON_BGRCALOVRD0",
        "DRPADDR6": "GTPE2_COMMON_DRPADDR6",
        "PMARSVD3": "GTPE2_COMMON_PMARSVD3",
        "PLLRSVD11": "GTPE2_COMMON_PLLRSVD11",
        "DRPADDR5": "GTPE2_COMMON_DRPADDR5",
        "PMARSVD1": "GTPE2_COMMON_PMARSVD1",
        "DRPDO12": "GTPE2_COMMON_DRPDO12",
        "PLL1REFCLKSEL0": "GTPE2_COMMON_PLL1REFCLKSEL0",
        "REFCLKOUTMONITOR0": "GTPE2_COMMON_REFCLKOUTMONITOR0",
        "PMARSVD5": "GTPE2_COMMON_PMARSVD5",
        "DRPDI0": "GTPE2_COMMON_DRPDI0",
        "DRPDI1": "GTPE2_COMMON_DRPDI1",
        "GTWESTREFCLK1": null,
        "PMASCANOUT4": "GTPE2_COMMON_PMASCANOUT4",
        "DRPDI8": "GTPE2_COMMON_DRPDI8",
        "PMARSVDOUT4": "GTPE2_COMMON_PMARSVDOUT4",
        "DRPDO5": "GTPE2_COMMON_DRPDO5",
        "PMASCANIN1": "GTPE2_COMMON_PMASCANIN1",
        "DRPRDY": "GTPE2_COMMON_DRPRDY",
        "DRPDO15": "GTPE2_COMMON_DRPDO15",
        "PMARSVD7": "GTPE2_COMMON_PMARSVD7",
        "DRPDO6": "GTPE2_COMMON_DRPDO6",
        "DRPDI15": "GTPE2_COMMON_DRPDI15",
        "PMARSVD6": "GTPE2_COMMON_PMARSVD6",
        "DRPDI14": "GTPE2_COMMON_DRPDI14",
        "PLLRSVD113": "GTPE2_COMMON_PLLRSVD113",
        "DRPDO8": "GTPE2_COMMON_DRPDO8",
        "PMARSVDOUT9": "GTPE2_COMMON_PMARSVDOUT9",
        "PLLRSVD112": "GTPE2_COMMON_PLLRSVD112",
        "PLL1LOCK": "GTPE2_COMMON_PLL1LOCK",
        "REFCLKOUTMONITOR1": "GTPE2_COMMON_REFCLKOUTMONITOR1",
        "PMASCANOUT0": "GTPE2_COMMON_PMASCANOUT0",
        "GTEASTREFCLK1": null,
        "PLL1REFCLKLOST": "GTPE2_COMMON_PLL1REFCLKLOST",
        "GTEASTREFCLK0": null,
        "PLL0RESET": "GTPE2_COMMON_PLL0RESET",
        "PMARSVDOUT8": "GTPE2_COMMON_PMARSVDOUT8",
        "DRPDI11": "GTPE2_COMMON_DRPDI11",
        "DRPDI6": "GTPE2_COMMON_DRPDI6",
        "PMASCANIN0": "GTPE2_COMMON_PMASCANIN0",
        "PLLRSVD18": "GTPE2_COMMON_PLLRSVD18",
        "PLLRSVD20": "GTPE2_COMMON_PLLRSVD20",
        "DMONITOROUT3": "GTPE2_COMMON_DMONITOROUT3",
        "PLLRSVD110": "GTPE2_COMMON_PLLRSVD110",
        "DRPDI10": "GTPE2_COMMON_DRPDI10",
        "PLLRSVD111": "GTPE2_COMMON_PLLRSVD111",
        "PLL0REFCLKSEL1": "GTPE2_COMMON_PLL0REFCLKSEL1",
        "PLL1FBCLKLOST": "GTPE2_COMMON_PLL1FBCLKLOST",
        "DMONITOROUT7": "GTPE2_COMMON_DMONITOROUT7",
        "PLL0REFCLKSEL2": "GTPE2_COMMON_PLL0REFCLKSEL2",
        "DMONITOROUT2": "GTPE2_COMMON_DMONITOROUT2",
        "PMARSVD0": "GTPE2_COMMON_PMARSVD0",
        "GTREFCLK0": "GTPE2_COMMON_GTREFCLK0",
        "PMARSVDOUT10": "GTPE2_COMMON_PMARSVDOUT10",
        "DRPADDR3": "GTPE2_COMMON_DRPADDR3",
        "GTGREFCLK0": "GTPE2_COMMON_GTGREFCLK0",
        "PMASCANOUT3": "GTPE2_COMMON_PMASCANOUT3",
        "PMARSVDOUT15": "GTPE2_COMMON_PMARSVDOUT15",
        "PLL0REFCLKLOST": "GTPE2_COMMON_PLL0REFCLKLOST",
        "PLLRSVD22": "GTPE2_COMMON_PLLRSVD22",
        "DMONITOROUT4": "GTPE2_COMMON_DMONITOROUT4",
        "DRPADDR1": "GTPE2_COMMON_DRPADDR1",
        "PMARSVDOUT5": "GTPE2_COMMON_PMARSVDOUT5",
        "BGMONITORENB": "GTPE2_COMMON_BGMONITORENB",
        "PMASCANIN3": "GTPE2_COMMON_PMASCANIN3",
        "PLL0OUTCLK": "GTPE2_COMMON_PLL0OUTCLK",
        "PLL0LOCK": "GTPE2_COMMON_PLL0LOCK",
        "DRPCLK": "GTPE2_COMMON_DRPCLK",
        "DMONITOROUT5": "GTPE2_COMMON_DMONITOROUT5",
        "DRPADDR0": "GTPE2_COMMON_DRPADDR0",
        "DRPDI5": "GTPE2_COMMON_DRPDI5",
        "BGRCALOVRD2": "GTPE2_COMMON_BGRCALOVRD2",
        "GTWESTREFCLK0": null,
        "DRPWE": "GTPE2_COMMON_DRPWE",
        "GTREFCLK1": "GTPE2_COMMON_GTREFCLK1",
        "PLL1REFCLKSEL2": "GTPE2_COMMON_PLL1REFCLKSEL2",
        "PMARSVDOUT12": "GTPE2_COMMON_PMARSVDOUT12",
        "PLLRSVD115": "GTPE2_COMMON_PLLRSVD115",
        "PMASCANOUT2": "GTPE2_COMMON_PMASCANOUT2",
        "DMONITOROUT0": "GTPE2_COMMON_DMONITOROUT0",
        "PLLRSVD14": "GTPE2_COMMON_PLLRSVD14",
        "PMASCANIN4": "GTPE2_COMMON_PMASCANIN4",
        "PLL1OUTCLK": "GTPE2_COMMON_PLL1OUTCLK",
        "PMARSVDOUT3": "GTPE2_COMMON_PMARSVDOUT3",
        "DRPEN": "GTPE2_COMMON_DRPEN",
        "DRPDO10": "GTPE2_COMMON_DRPDO10",
        "PMARSVD2": "GTPE2_COMMON_PMARSVD2",
        "BGRCALOVRD1": "GTPE2_COMMON_BGRCALOVRD1",
        "PLLRSVD10": "GTPE2_COMMON_PLLRSVD10",
        "PLLCLKSPARE": "GTPE2_COMMON_PLLCLKSPARE",
        "DRPDI2": "GTPE2_COMMON_DRPDI2",
        "DRPDI3": "GTPE2_COMMON_DRPDI3",
        "BGPDB": "GTPE2_COMMON_BGPDB",
        "PMARSVDOUT1": "GTPE2_COMMON_PMARSVDOUT1",
        "PLLRSVD24": "GTPE2_COMMON_PLLRSVD24",
        "BGRCALOVRD3": "GTPE2_COMMON_BGRCALOVRD3",
        "DRPDO11": "GTPE2_COMMON_DRPDO11",
        "PLLRSVD12": "GTPE2_COMMON_PLLRSVD12",
        "PLL0LOCKEN": "GTPE2_COMMON_PLL0LOCKEN",
        "RCALENB": "GTPE2_COMMON_RCALENB",
        "PLLRSVD17": "GTPE2_COMMON_PLLRSVD17",
        "PLLRSVD15": "GTPE2_COMMON_PLLRSVD15",
        "PLL1RESET": "GTPE2_COMMON_PLL1RESET",
        "QDPMASCANMODEB": "GTPE2_COMMON_QDPMASCANMODEB",
        "DRPDI7": "GTPE2_COMMON_DRPDI7",
        "PMARSVDOUT0": "GTPE2_COMMON_PMARSVDOUT0",
        "PMASCANCLK1": "GTPE2_COMMON_PMASCANCLK1",
        "PMASCANIN2": "GTPE2_COMMON_PMASCANIN2",
        "PMARSVDOUT7": "GTPE2_COMMON_PMARSVDOUT7",
        "PLL0LOCKDETCLK": "GTPE2_COMMON_PLL0LOCKDETCLK",
        "PLL0REFCLKSEL0": "GTPE2_COMMON_PLL0REFCLKSEL0",
        "PLL1OUTREFCLK": "GTPE2_COMMON_PLL1REFCLK",
        "PMARSVDOUT2": "GTPE2_COMMON_PMARSVDOUT2",
        "PMARSVDOUT14": "GTPE2_COMMON_PMARSVDOUT14",
        "PLL0OUTREFCLK": "GTPE2_COMMON_PLL0REFCLK",
        "DRPDI13": "GTPE2_COMMON_DRPDI13",
        "PLLRSVD23": "GTPE2_COMMON_PLLRSVD23",
        "DRPDO3": "GTPE2_COMMON_DRPDO3",
        "PLL1LOCKEN": "GTPE2_COMMON_PLL1LOCKEN",
        "DRPDI4": "GTPE2_COMMON_DRPDI4"
      }
    },
    {
      "type": "IPAD",
      "y_coord": 15,
      "name": "X1Y15",
      "prefix": "IPAD",
      "x_coord": 1,
      "site_pins": {
        "O": "IBUFDS_GTPE2_0_IB"
      }
    },
    {
      "type": "IPAD",
      "y_coord": 14,
      "name": "X1Y14",
      "prefix": "IPAD",
      "x_coord": 1,
      "site_pins": {
        "O": "IBUFDS_GTPE2_0_I"
      }
    },
    {
      "type": "IPAD",
      "y_coord": 17,
      "name": "X1Y17",
      "prefix": "IPAD",
      "x_coord": 1,
      "site_pins": {
        "O": "IBUFDS_GTPE2_1_IB"
      }
    },
    {
      "type": "IPAD",
      "y_coord": 16,
      "name": "X1Y16",
      "prefix": "IPAD",
      "x_coord": 1,
      "site_pins": {
        "O": "IBUFDS_GTPE2_1_I"
      }
    },
    {
      "type": "IBUFDS_GTE2",
      "y_coord": 0,
      "name": "X0Y0",
      "prefix": "IBUFDS_GTE2",
      "x_coord": 0,
      "site_pins": {
        "O": "IBUFDS_GTPE2_0_O",
        "IB": "IBUFDS_GTPE2_0_IB_SEG",
        "I": "IBUFDS_GTPE2_0_I_SEG",
        "CEB": "IBUFDS_GTPE2_0_CEB",
        "ODIV2": "IBUFDS_GTPE2_0_ODIV2",
        "CLKTESTSIG": "IBUFDS_GTPE2_0_CLKTESTSIG"
      }
    },
    {
      "type": "IBUFDS_GTE2",
      "y_coord": 1,
      "name": "X0Y1",
      "prefix": "IBUFDS_GTE2",
      "x_coord": 0,
      "site_pins": {
        "O": "IBUFDS_GTPE2_1_O",
        "IB": "IBUFDS_GTPE2_1_IB_SEG",
        "I": "IBUFDS_GTPE2_1_I_SEG",
        "CEB": "IBUFDS_GTPE2_1_CEB",
        "ODIV2": "IBUFDS_GTPE2_1_ODIV2",
        "CLKTESTSIG": "IBUFDS_GTPE2_1_CLKTESTSIG"
      }
    }
  ]
}