# Singlecycle-Architecture

•Singlecycle Datapath Design was implemented using verilog HDL. <br />
•The instructions are stored in the Instruction Memory(IM). <br />
•The following design was implemented. <br />

<div style="width:40%; margin:auto; margin-bottom:10px; margin-top:20px;">
  <img style="width:100%" src="https://github.com/sarthakbp/Singlecycle-Architecture/blob/master/Main/Singlecycle_datapath.jpg">
</div> 

• Six instructions were implemented. <br />

<div style="width:40%; margin:auto; margin-bottom:10px; margin-top:20px;">
  <img style="width:100%" src="https://github.com/sarthakbp/Singlecycle-Architecture/blob/master/Main/Singlecycle_instruction_format.jpg">
</div>

<div style="width:40%; margin:auto; margin-bottom:10px; margin-top:20px;">
  <img style="width:100%" src="https://github.com/sarthakbp/Singlecycle-Architecture/blob/master/Main/Singlecycle_control_circuit.jpg">
</div>

• The Output Waveform <br />

<div style="width:40%; margin:auto; margin-bottom:10px; margin-top:20px;">
  <img style="width:100%" src="https://github.com/sarthakbp/Singlecycle-Architecture/blob/master/Main/Singlecycle_waveform.jpg">
</div>
