digraph "rca" {
  rankdir=LR;
  node [fontname="Helvetica"];
  edge [fontname="Helvetica"];
  "gate:and:12" [label="AND" shape=ellipse];
  "gate:and:13" [label="AND" shape=ellipse];
  "gate:and:17" [label="AND" shape=ellipse];
  "gate:and:18" [label="AND" shape=ellipse];
  "gate:and:2" [label="AND" shape=ellipse];
  "gate:and:22" [label="AND" shape=ellipse];
  "gate:and:23" [label="AND" shape=ellipse];
  "gate:and:27" [label="AND" shape=ellipse];
  "gate:and:28" [label="AND" shape=ellipse];
  "gate:and:3" [label="AND" shape=ellipse];
  "gate:and:32" [label="AND" shape=ellipse];
  "gate:and:33" [label="AND" shape=ellipse];
  "gate:and:37" [label="AND" shape=ellipse];
  "gate:and:38" [label="AND" shape=ellipse];
  "gate:and:43" [label="AND" shape=ellipse];
  "gate:and:7" [label="AND" shape=ellipse];
  "gate:and:8" [label="AND" shape=ellipse];
  "gate:not:41" [label="NOT" shape=ellipse];
  "gate:or:14" [label="OR" shape=ellipse];
  "gate:or:19" [label="OR" shape=ellipse];
  "gate:or:24" [label="OR" shape=ellipse];
  "gate:or:29" [label="OR" shape=ellipse];
  "gate:or:34" [label="OR" shape=ellipse];
  "gate:or:39" [label="OR" shape=ellipse];
  "gate:or:4" [label="OR" shape=ellipse];
  "gate:or:9" [label="OR" shape=ellipse];
  "gate:xor:0" [label="XOR" shape=ellipse];
  "gate:xor:1" [label="XOR" shape=ellipse];
  "gate:xor:10" [label="XOR" shape=ellipse];
  "gate:xor:11" [label="XOR" shape=ellipse];
  "gate:xor:15" [label="XOR" shape=ellipse];
  "gate:xor:16" [label="XOR" shape=ellipse];
  "gate:xor:20" [label="XOR" shape=ellipse];
  "gate:xor:21" [label="XOR" shape=ellipse];
  "gate:xor:25" [label="XOR" shape=ellipse];
  "gate:xor:26" [label="XOR" shape=ellipse];
  "gate:xor:30" [label="XOR" shape=ellipse];
  "gate:xor:31" [label="XOR" shape=ellipse];
  "gate:xor:35" [label="XOR" shape=ellipse];
  "gate:xor:36" [label="XOR" shape=ellipse];
  "gate:xor:40" [label="XOR" shape=ellipse];
  "gate:xor:42" [label="XOR" shape=ellipse];
  "gate:xor:5" [label="XOR" shape=ellipse];
  "gate:xor:6" [label="XOR" shape=ellipse];
  "port:rca.a:input" [label="rca.a[7:0]" shape=plaintext];
  "port:rca.b:input" [label="rca.b[7:0]" shape=plaintext];
  "port:rca.cin:input:0" [label="rca.cin" shape=plaintext];
  "port:rca.cout:output:0" [label="rca.cout" shape=plaintext];
  "port:rca.overflow:output:0" [label="rca.overflow" shape=plaintext];
  "port:rca.sum:output" [label="rca.sum[7:0]" shape=plaintext];
  "wire:27" [label="n27" shape=circle];
  "wire:28" [label="n28" shape=circle];
  "wire:29" [label="n29" shape=circle];
  "wire:30" [label="n30" shape=circle];
  "wire:31" [label="n31" shape=circle];
  "wire:32" [label="n32" shape=circle];
  "wire:33" [label="n33" shape=circle];
  "wire:34" [label="n34" shape=circle];
  "wire:35" [label="n35" shape=circle];
  "wire:36" [label="n36" shape=circle];
  "wire:37" [label="n37" shape=circle];
  "wire:38" [label="n38" shape=circle];
  "wire:39" [label="n39" shape=circle];
  "wire:40" [label="n40" shape=circle];
  "wire:41" [label="n41" shape=circle];
  "wire:42" [label="n42" shape=circle];
  "wire:43" [label="n43" shape=circle];
  "wire:44" [label="n44" shape=circle];
  "wire:45" [label="n45" shape=circle];
  "wire:46" [label="n46" shape=circle];
  "wire:47" [label="n47" shape=circle];
  "wire:48" [label="n48" shape=circle];
  "wire:49" [label="n49" shape=circle];
  "wire:50" [label="n50" shape=circle];
  "wire:51" [label="n51" shape=circle];
  "wire:52" [label="n52" shape=circle];
  "wire:53" [label="n53" shape=circle];
  "wire:54" [label="n54" shape=circle];
  "wire:55" [label="n55" shape=circle];
  "wire:56" [label="n56" shape=circle];
  "wire:57" [label="n57" shape=circle];
  "wire:58" [label="n58" shape=circle];
  "wire:59" [label="n59" shape=circle];
  "wire:60" [label="n60" shape=circle];
  "gate:and:12" -> "wire:37";
  "gate:and:13" -> "wire:38";
  "gate:and:17" -> "wire:41";
  "gate:and:18" -> "wire:42";
  "gate:and:2" -> "wire:29";
  "gate:and:22" -> "wire:45";
  "gate:and:23" -> "wire:46";
  "gate:and:27" -> "wire:49";
  "gate:and:28" -> "wire:50";
  "gate:and:3" -> "wire:30";
  "gate:and:32" -> "wire:53";
  "gate:and:33" -> "wire:54";
  "gate:and:37" -> "wire:56";
  "gate:and:38" -> "wire:57";
  "gate:and:43" -> "port:rca.overflow:output:0";
  "gate:and:7" -> "wire:33";
  "gate:and:8" -> "wire:34";
  "gate:not:41" -> "wire:59";
  "gate:or:14" -> "wire:35";
  "gate:or:19" -> "wire:39";
  "gate:or:24" -> "wire:43";
  "gate:or:29" -> "wire:47";
  "gate:or:34" -> "wire:51";
  "gate:or:39" -> "port:rca.cout:output:0";
  "gate:or:4" -> "wire:27";
  "gate:or:9" -> "wire:31";
  "gate:xor:0" -> "wire:28";
  "gate:xor:1" -> "port:rca.sum:output" [label="rca.sum[0]"];
  "gate:xor:10" -> "wire:36";
  "gate:xor:11" -> "port:rca.sum:output" [label="rca.sum[2]"];
  "gate:xor:15" -> "wire:40";
  "gate:xor:16" -> "port:rca.sum:output" [label="rca.sum[3]"];
  "gate:xor:20" -> "wire:44";
  "gate:xor:21" -> "port:rca.sum:output" [label="rca.sum[4]"];
  "gate:xor:25" -> "wire:48";
  "gate:xor:26" -> "port:rca.sum:output" [label="rca.sum[5]"];
  "gate:xor:30" -> "wire:52";
  "gate:xor:31" -> "port:rca.sum:output" [label="rca.sum[6]"];
  "gate:xor:35" -> "wire:55";
  "gate:xor:36" -> "port:rca.sum:output" [label="rca.sum[7]"];
  "gate:xor:40" -> "wire:58";
  "gate:xor:42" -> "wire:60";
  "gate:xor:5" -> "wire:32";
  "gate:xor:6" -> "port:rca.sum:output" [label="rca.sum[1]"];
  "port:rca.a:input" -> "gate:and:12" [label="rca.a[2]"];
  "port:rca.a:input" -> "gate:and:17" [label="rca.a[3]"];
  "port:rca.a:input" -> "gate:and:2" [label="rca.a[0]"];
  "port:rca.a:input" -> "gate:and:22" [label="rca.a[4]"];
  "port:rca.a:input" -> "gate:and:27" [label="rca.a[5]"];
  "port:rca.a:input" -> "gate:and:32" [label="rca.a[6]"];
  "port:rca.a:input" -> "gate:and:37" [label="rca.a[7]"];
  "port:rca.a:input" -> "gate:and:7" [label="rca.a[1]"];
  "port:rca.a:input" -> "gate:xor:0" [label="rca.a[0]"];
  "port:rca.a:input" -> "gate:xor:10" [label="rca.a[2]"];
  "port:rca.a:input" -> "gate:xor:15" [label="rca.a[3]"];
  "port:rca.a:input" -> "gate:xor:20" [label="rca.a[4]"];
  "port:rca.a:input" -> "gate:xor:25" [label="rca.a[5]"];
  "port:rca.a:input" -> "gate:xor:30" [label="rca.a[6]"];
  "port:rca.a:input" -> "gate:xor:35" [label="rca.a[7]"];
  "port:rca.a:input" -> "gate:xor:40" [label="rca.a[7]"];
  "port:rca.a:input" -> "gate:xor:42" [label="rca.a[7]"];
  "port:rca.a:input" -> "gate:xor:5" [label="rca.a[1]"];
  "port:rca.b:input" -> "gate:and:12" [label="rca.b[2]"];
  "port:rca.b:input" -> "gate:and:17" [label="rca.b[3]"];
  "port:rca.b:input" -> "gate:and:2" [label="rca.b[0]"];
  "port:rca.b:input" -> "gate:and:22" [label="rca.b[4]"];
  "port:rca.b:input" -> "gate:and:27" [label="rca.b[5]"];
  "port:rca.b:input" -> "gate:and:32" [label="rca.b[6]"];
  "port:rca.b:input" -> "gate:and:37" [label="rca.b[7]"];
  "port:rca.b:input" -> "gate:and:7" [label="rca.b[1]"];
  "port:rca.b:input" -> "gate:xor:0" [label="rca.b[0]"];
  "port:rca.b:input" -> "gate:xor:10" [label="rca.b[2]"];
  "port:rca.b:input" -> "gate:xor:15" [label="rca.b[3]"];
  "port:rca.b:input" -> "gate:xor:20" [label="rca.b[4]"];
  "port:rca.b:input" -> "gate:xor:25" [label="rca.b[5]"];
  "port:rca.b:input" -> "gate:xor:30" [label="rca.b[6]"];
  "port:rca.b:input" -> "gate:xor:35" [label="rca.b[7]"];
  "port:rca.b:input" -> "gate:xor:40" [label="rca.b[7]"];
  "port:rca.b:input" -> "gate:xor:5" [label="rca.b[1]"];
  "port:rca.cin:input:0" -> "gate:and:3";
  "port:rca.cin:input:0" -> "gate:xor:1";
  "port:rca.sum:output" -> "gate:xor:42" [label="rca.sum[7]"];
  "wire:27" -> "gate:and:8";
  "wire:27" -> "gate:xor:6";
  "wire:28" -> "gate:and:3";
  "wire:28" -> "gate:xor:1";
  "wire:29" -> "gate:or:4";
  "wire:30" -> "gate:or:4";
  "wire:31" -> "gate:and:13";
  "wire:31" -> "gate:xor:11";
  "wire:32" -> "gate:and:8";
  "wire:32" -> "gate:xor:6";
  "wire:33" -> "gate:or:9";
  "wire:34" -> "gate:or:9";
  "wire:35" -> "gate:and:18";
  "wire:35" -> "gate:xor:16";
  "wire:36" -> "gate:and:13";
  "wire:36" -> "gate:xor:11";
  "wire:37" -> "gate:or:14";
  "wire:38" -> "gate:or:14";
  "wire:39" -> "gate:and:23";
  "wire:39" -> "gate:xor:21";
  "wire:40" -> "gate:and:18";
  "wire:40" -> "gate:xor:16";
  "wire:41" -> "gate:or:19";
  "wire:42" -> "gate:or:19";
  "wire:43" -> "gate:and:28";
  "wire:43" -> "gate:xor:26";
  "wire:44" -> "gate:and:23";
  "wire:44" -> "gate:xor:21";
  "wire:45" -> "gate:or:24";
  "wire:46" -> "gate:or:24";
  "wire:47" -> "gate:and:33";
  "wire:47" -> "gate:xor:31";
  "wire:48" -> "gate:and:28";
  "wire:48" -> "gate:xor:26";
  "wire:49" -> "gate:or:29";
  "wire:50" -> "gate:or:29";
  "wire:51" -> "gate:and:38";
  "wire:51" -> "gate:xor:36";
  "wire:52" -> "gate:and:33";
  "wire:52" -> "gate:xor:31";
  "wire:53" -> "gate:or:34";
  "wire:54" -> "gate:or:34";
  "wire:55" -> "gate:and:38";
  "wire:55" -> "gate:xor:36";
  "wire:56" -> "gate:or:39";
  "wire:57" -> "gate:or:39";
  "wire:58" -> "gate:not:41";
  "wire:59" -> "gate:and:43";
  "wire:60" -> "gate:and:43";
}