{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628224659212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628224659218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 05 23:37:39 2021 " "Processing started: Thu Aug 05 23:37:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628224659218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628224659218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628224659218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628224659559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628224659559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core_cordic.v 3 3 " "Found 3 design units, including 3 entities, in source file rtl/core_cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_shifter " "Found entity 1: signed_shifter" {  } { { "rtl/core_cordic.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_complex/rtl/core_cordic.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628224669801 ""} { "Info" "ISGN_ENTITY_NAME" "2 rotator " "Found entity 2: rotator" {  } { { "rtl/core_cordic.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_complex/rtl/core_cordic.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628224669801 ""} { "Info" "ISGN_ENTITY_NAME" "3 cordic " "Found entity 3: cordic" {  } { { "rtl/core_cordic.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_complex/rtl/core_cordic.v" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628224669801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628224669801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_reggeneral.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_reggeneral.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_REGGENERAL " "Found entity 1: SC_REGGENERAL" {  } { { "rtl/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_complex/rtl/SC_REGGENERAL.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628224669817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628224669817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachine_global_vel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachine_global_vel.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_GLOBAL_VEL " "Found entity 1: SC_STATEMACHINE_GLOBAL_VEL" {  } { { "rtl/SC_STATEMACHINE_GLOBAL_VEL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_complex/rtl/SC_STATEMACHINE_GLOBAL_VEL.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628224669833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628224669833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_global_velocity.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_global_velocity.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_GLOBAL_VELOCITY " "Found entity 1: SC_GLOBAL_VELOCITY" {  } { { "rtl/SC_GLOBAL_VELOCITY.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_complex/rtl/SC_GLOBAL_VELOCITY.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628224669833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628224669833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/qmults.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/qmults.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmults " "Found entity 1: qmults" {  } { { "rtl/qmults.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_complex/rtl/qmults.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628224669849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628224669849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/qdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/qdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 qdiv " "Found entity 1: qdiv" {  } { { "rtl/qdiv.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_complex/rtl/qdiv.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628224669925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628224669925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/qadd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/qadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 qadd " "Found entity 1: qadd" {  } { { "rtl/qadd.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_complex/rtl/qadd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628224669925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628224669925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_complex/BB_SYSTEM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628224669925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628224669925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628224670117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_GLOBAL_VELOCITY SC_GLOBAL_VELOCITY:GLOBAL_VELOCITY_u0 " "Elaborating entity \"SC_GLOBAL_VELOCITY\" for hierarchy \"SC_GLOBAL_VELOCITY:GLOBAL_VELOCITY_u0\"" {  } { { "BB_SYSTEM.v" "GLOBAL_VELOCITY_u0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_complex/BB_SYSTEM.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628224670125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_GLOBAL_VEL SC_GLOBAL_VELOCITY:GLOBAL_VELOCITY_u0\|SC_STATEMACHINE_GLOBAL_VEL:STATEMACHINE_u0 " "Elaborating entity \"SC_STATEMACHINE_GLOBAL_VEL\" for hierarchy \"SC_GLOBAL_VELOCITY:GLOBAL_VELOCITY_u0\|SC_STATEMACHINE_GLOBAL_VEL:STATEMACHINE_u0\"" {  } { { "rtl/SC_GLOBAL_VELOCITY.v" "STATEMACHINE_u0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_complex/rtl/SC_GLOBAL_VELOCITY.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628224670179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic SC_GLOBAL_VELOCITY:GLOBAL_VELOCITY_u0\|cordic:cordic_core_u0 " "Elaborating entity \"cordic\" for hierarchy \"SC_GLOBAL_VELOCITY:GLOBAL_VELOCITY_u0\|cordic:cordic_core_u0\"" {  } { { "rtl/SC_GLOBAL_VELOCITY.v" "cordic_core_u0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_complex/rtl/SC_GLOBAL_VELOCITY.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628224670265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotator SC_GLOBAL_VELOCITY:GLOBAL_VELOCITY_u0\|cordic:cordic_core_u0\|rotator:U " "Elaborating entity \"rotator\" for hierarchy \"SC_GLOBAL_VELOCITY:GLOBAL_VELOCITY_u0\|cordic:cordic_core_u0\|rotator:U\"" {  } { { "rtl/core_cordic.v" "U" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_complex/rtl/core_cordic.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628224670283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_shifter SC_GLOBAL_VELOCITY:GLOBAL_VELOCITY_u0\|cordic:cordic_core_u0\|rotator:U\|signed_shifter:x_shifter " "Elaborating entity \"signed_shifter\" for hierarchy \"SC_GLOBAL_VELOCITY:GLOBAL_VELOCITY_u0\|cordic:cordic_core_u0\|rotator:U\|signed_shifter:x_shifter\"" {  } { { "rtl/core_cordic.v" "x_shifter" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_complex/rtl/core_cordic.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628224670293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_REGGENERAL SC_GLOBAL_VELOCITY:GLOBAL_VELOCITY_u0\|SC_REGGENERAL:REGGENERAL_u0 " "Elaborating entity \"SC_REGGENERAL\" for hierarchy \"SC_GLOBAL_VELOCITY:GLOBAL_VELOCITY_u0\|SC_REGGENERAL:REGGENERAL_u0\"" {  } { { "rtl/SC_GLOBAL_VELOCITY.v" "REGGENERAL_u0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_complex/rtl/SC_GLOBAL_VELOCITY.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628224670325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmults SC_GLOBAL_VELOCITY:GLOBAL_VELOCITY_u0\|qmults:multiplier_vx_cos " "Elaborating entity \"qmults\" for hierarchy \"SC_GLOBAL_VELOCITY:GLOBAL_VELOCITY_u0\|qmults:multiplier_vx_cos\"" {  } { { "rtl/SC_GLOBAL_VELOCITY.v" "multiplier_vx_cos" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_complex/rtl/SC_GLOBAL_VELOCITY.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628224670341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qadd SC_GLOBAL_VELOCITY:GLOBAL_VELOCITY_u0\|qadd:adder_vx " "Elaborating entity \"qadd\" for hierarchy \"SC_GLOBAL_VELOCITY:GLOBAL_VELOCITY_u0\|qadd:adder_vx\"" {  } { { "rtl/SC_GLOBAL_VELOCITY.v" "adder_vx" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_complex/rtl/SC_GLOBAL_VELOCITY.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628224670382 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1628224671277 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628224671450 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1628224671910 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628224672056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628224672056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628224672178 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628224672178 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628224672178 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628224672178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "631 " "Peak virtual memory: 631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628224672195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 05 23:37:52 2021 " "Processing ended: Thu Aug 05 23:37:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628224672195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628224672195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628224672195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628224672195 ""}
