Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
| Date         : Sun Apr  3 17:51:29 2022
| Host         : SnowLion7520 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.574        0.000                      0                34678        0.016        0.000                      0                34678        4.020        0.000                       0                 16909  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.574        0.000                      0                34678        0.016        0.000                      0                34678        4.020        0.000                       0                 16909  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 3.987ns (44.468%)  route 4.979ns (55.532%))
  Logic Levels:           24  (CARRY4=22 LUT3=1 LUT4=1)
  Clock Path Skew:        0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 13.044 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       1.640     2.934    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X33Y69         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/Q
                         net (fo=2, routed)           1.467     4.857    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651[34]
    SLICE_X50Y71         LUT3 (Prop_lut3_I0_O)        0.153     5.010 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_39/O
                         net (fo=2, routed)           0.708     5.718    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_39_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.331     6.049 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_43/O
                         net (fo=1, routed)           0.000     6.049    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_43_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.425 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.425    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_29_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.542 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.542    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_20_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.659 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.659    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_11_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.785    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_2_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.902 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.902    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_1_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.019 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.019    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[6]_i_1_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.136 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[10]_i_1_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.253 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[14]_i_1_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.370 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[18]_i_1_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.487 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[22]_i_1_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.604    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[26]_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[30]_i_1_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.838    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[34]_i_1_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.955    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[38]_i_1_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.072    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[42]_i_1_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[46]_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.306 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[50]_i_1_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.423 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[54]_i_1_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.540 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.540    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_5_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.657 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_4_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.774 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.774    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_3_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.105 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_2/O[3]
                         net (fo=16, routed)          2.795    11.900    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/O4[15]
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       1.865    13.044    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/ap_clk
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.129    13.173    
                         clock uncertainty           -0.154    13.018    
    DSP48_X3Y54          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.545    12.473    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 3.987ns (44.468%)  route 4.979ns (55.532%))
  Logic Levels:           24  (CARRY4=22 LUT3=1 LUT4=1)
  Clock Path Skew:        0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 13.044 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       1.640     2.934    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X33Y69         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/Q
                         net (fo=2, routed)           1.467     4.857    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651[34]
    SLICE_X50Y71         LUT3 (Prop_lut3_I0_O)        0.153     5.010 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_39/O
                         net (fo=2, routed)           0.708     5.718    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_39_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.331     6.049 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_43/O
                         net (fo=1, routed)           0.000     6.049    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_43_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.425 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.425    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_29_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.542 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.542    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_20_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.659 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.659    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_11_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.785    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_2_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.902 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.902    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_1_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.019 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.019    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[6]_i_1_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.136 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[10]_i_1_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.253 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[14]_i_1_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.370 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[18]_i_1_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.487 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[22]_i_1_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.604    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[26]_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[30]_i_1_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.838    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[34]_i_1_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.955    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[38]_i_1_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.072    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[42]_i_1_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[46]_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.306 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[50]_i_1_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.423 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[54]_i_1_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.540 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.540    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_5_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.657 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_4_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.774 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.774    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_3_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.105 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_2/O[3]
                         net (fo=16, routed)          2.795    11.900    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/O4[15]
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       1.865    13.044    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/ap_clk
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.129    13.173    
                         clock uncertainty           -0.154    13.018    
    DSP48_X3Y54          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.545    12.473    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 3.987ns (44.468%)  route 4.979ns (55.532%))
  Logic Levels:           24  (CARRY4=22 LUT3=1 LUT4=1)
  Clock Path Skew:        0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 13.044 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       1.640     2.934    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X33Y69         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/Q
                         net (fo=2, routed)           1.467     4.857    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651[34]
    SLICE_X50Y71         LUT3 (Prop_lut3_I0_O)        0.153     5.010 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_39/O
                         net (fo=2, routed)           0.708     5.718    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_39_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.331     6.049 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_43/O
                         net (fo=1, routed)           0.000     6.049    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_43_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.425 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.425    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_29_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.542 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.542    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_20_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.659 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.659    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_11_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.785    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_2_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.902 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.902    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_1_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.019 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.019    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[6]_i_1_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.136 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[10]_i_1_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.253 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[14]_i_1_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.370 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[18]_i_1_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.487 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[22]_i_1_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.604    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[26]_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[30]_i_1_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.838    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[34]_i_1_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.955    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[38]_i_1_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.072    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[42]_i_1_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[46]_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.306 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[50]_i_1_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.423 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[54]_i_1_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.540 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.540    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_5_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.657 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_4_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.774 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.774    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_3_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.105 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_2/O[3]
                         net (fo=16, routed)          2.795    11.900    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/O4[15]
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       1.865    13.044    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/ap_clk
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.129    13.173    
                         clock uncertainty           -0.154    13.018    
    DSP48_X3Y54          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.545    12.473    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 3.987ns (44.468%)  route 4.979ns (55.532%))
  Logic Levels:           24  (CARRY4=22 LUT3=1 LUT4=1)
  Clock Path Skew:        0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 13.044 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       1.640     2.934    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X33Y69         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/Q
                         net (fo=2, routed)           1.467     4.857    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651[34]
    SLICE_X50Y71         LUT3 (Prop_lut3_I0_O)        0.153     5.010 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_39/O
                         net (fo=2, routed)           0.708     5.718    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_39_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.331     6.049 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_43/O
                         net (fo=1, routed)           0.000     6.049    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_43_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.425 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.425    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_29_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.542 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.542    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_20_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.659 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.659    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_11_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.785    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_2_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.902 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.902    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_1_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.019 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.019    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[6]_i_1_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.136 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[10]_i_1_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.253 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[14]_i_1_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.370 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[18]_i_1_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.487 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[22]_i_1_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.604    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[26]_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[30]_i_1_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.838    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[34]_i_1_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.955    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[38]_i_1_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.072    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[42]_i_1_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[46]_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.306 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[50]_i_1_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.423 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[54]_i_1_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.540 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.540    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_5_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.657 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_4_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.774 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.774    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_3_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.105 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_2/O[3]
                         net (fo=16, routed)          2.795    11.900    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/O4[15]
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       1.865    13.044    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/ap_clk
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.129    13.173    
                         clock uncertainty           -0.154    13.018    
    DSP48_X3Y54          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.545    12.473    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 3.987ns (44.501%)  route 4.972ns (55.499%))
  Logic Levels:           24  (CARRY4=22 LUT3=1 LUT4=1)
  Clock Path Skew:        0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 13.044 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       1.640     2.934    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X33Y69         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/Q
                         net (fo=2, routed)           1.467     4.857    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651[34]
    SLICE_X50Y71         LUT3 (Prop_lut3_I0_O)        0.153     5.010 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_39/O
                         net (fo=2, routed)           0.708     5.718    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_39_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.331     6.049 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_43/O
                         net (fo=1, routed)           0.000     6.049    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_43_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.425 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.425    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_29_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.542 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.542    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_20_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.659 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.659    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_11_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.785    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_2_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.902 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.902    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_1_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.019 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.019    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[6]_i_1_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.136 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[10]_i_1_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.253 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[14]_i_1_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.370 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[18]_i_1_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.487 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[22]_i_1_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.604    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[26]_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[30]_i_1_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.838    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[34]_i_1_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.955    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[38]_i_1_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.072    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[42]_i_1_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[46]_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.306 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[50]_i_1_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.423 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[54]_i_1_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.540 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.540    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_5_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.657 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_4_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.774 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.774    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_3_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.105 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_2/O[3]
                         net (fo=16, routed)          2.789    11.893    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/O4[15]
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       1.865    13.044    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/ap_clk
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.129    13.173    
                         clock uncertainty           -0.154    13.018    
    DSP48_X3Y54          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.545    12.473    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                         -11.893    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 3.987ns (44.501%)  route 4.972ns (55.499%))
  Logic Levels:           24  (CARRY4=22 LUT3=1 LUT4=1)
  Clock Path Skew:        0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 13.044 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       1.640     2.934    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X33Y69         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/Q
                         net (fo=2, routed)           1.467     4.857    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651[34]
    SLICE_X50Y71         LUT3 (Prop_lut3_I0_O)        0.153     5.010 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_39/O
                         net (fo=2, routed)           0.708     5.718    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_39_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.331     6.049 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_43/O
                         net (fo=1, routed)           0.000     6.049    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_43_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.425 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.425    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_29_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.542 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.542    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_20_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.659 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.659    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_11_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.785    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_2_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.902 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.902    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_1_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.019 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.019    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[6]_i_1_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.136 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[10]_i_1_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.253 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[14]_i_1_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.370 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[18]_i_1_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.487 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[22]_i_1_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.604    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[26]_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[30]_i_1_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.838    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[34]_i_1_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.955    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[38]_i_1_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.072    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[42]_i_1_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[46]_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.306 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[50]_i_1_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.423 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[54]_i_1_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.540 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.540    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_5_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.657 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_4_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.774 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.774    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_3_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.105 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_2/O[3]
                         net (fo=16, routed)          2.789    11.893    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/O4[15]
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       1.865    13.044    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/ap_clk
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.129    13.173    
                         clock uncertainty           -0.154    13.018    
    DSP48_X3Y54          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.545    12.473    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                         -11.893    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 3.987ns (44.501%)  route 4.972ns (55.499%))
  Logic Levels:           24  (CARRY4=22 LUT3=1 LUT4=1)
  Clock Path Skew:        0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 13.044 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       1.640     2.934    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X33Y69         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/Q
                         net (fo=2, routed)           1.467     4.857    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651[34]
    SLICE_X50Y71         LUT3 (Prop_lut3_I0_O)        0.153     5.010 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_39/O
                         net (fo=2, routed)           0.708     5.718    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_39_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.331     6.049 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_43/O
                         net (fo=1, routed)           0.000     6.049    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_43_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.425 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.425    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_29_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.542 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.542    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_20_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.659 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.659    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_11_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.785    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_2_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.902 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.902    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_1_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.019 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.019    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[6]_i_1_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.136 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[10]_i_1_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.253 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[14]_i_1_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.370 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[18]_i_1_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.487 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[22]_i_1_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.604    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[26]_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[30]_i_1_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.838    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[34]_i_1_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.955    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[38]_i_1_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.072    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[42]_i_1_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[46]_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.306 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[50]_i_1_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.423 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[54]_i_1_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.540 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.540    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_5_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.657 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_4_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.774 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.774    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_3_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.105 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_2/O[3]
                         net (fo=16, routed)          2.789    11.893    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/O4[15]
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       1.865    13.044    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/ap_clk
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.129    13.173    
                         clock uncertainty           -0.154    13.018    
    DSP48_X3Y54          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.545    12.473    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                         -11.893    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 3.987ns (44.603%)  route 4.952ns (55.397%))
  Logic Levels:           24  (CARRY4=22 LUT3=1 LUT4=1)
  Clock Path Skew:        0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 13.044 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       1.640     2.934    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X33Y69         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/Q
                         net (fo=2, routed)           1.467     4.857    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651[34]
    SLICE_X50Y71         LUT3 (Prop_lut3_I0_O)        0.153     5.010 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_39/O
                         net (fo=2, routed)           0.708     5.718    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_39_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.331     6.049 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_43/O
                         net (fo=1, routed)           0.000     6.049    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_43_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.425 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.425    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_29_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.542 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.542    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_20_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.659 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.659    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_11_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.785    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_2_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.902 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.902    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_1_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.019 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.019    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[6]_i_1_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.136 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[10]_i_1_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.253 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[14]_i_1_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.370 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[18]_i_1_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.487 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[22]_i_1_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.604    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[26]_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[30]_i_1_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.838    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[34]_i_1_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.955    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[38]_i_1_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.072    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[42]_i_1_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[46]_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.306 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[50]_i_1_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.423 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[54]_i_1_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.540 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.540    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_5_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.657 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_4_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.774 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.774    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_3_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.105 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_2/O[3]
                         net (fo=16, routed)          2.768    11.873    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/O4[15]
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       1.865    13.044    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/ap_clk
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.129    13.173    
                         clock uncertainty           -0.154    13.018    
    DSP48_X3Y54          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.545    12.473    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                         -11.873    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 3.987ns (44.682%)  route 4.936ns (55.318%))
  Logic Levels:           24  (CARRY4=22 LUT3=1 LUT4=1)
  Clock Path Skew:        0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 13.044 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       1.640     2.934    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X33Y69         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/Q
                         net (fo=2, routed)           1.467     4.857    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651[34]
    SLICE_X50Y71         LUT3 (Prop_lut3_I0_O)        0.153     5.010 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_39/O
                         net (fo=2, routed)           0.708     5.718    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_39_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.331     6.049 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_43/O
                         net (fo=1, routed)           0.000     6.049    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_43_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.425 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.425    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_29_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.542 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.542    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_20_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.659 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.659    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_11_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.785    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_2_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.902 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.902    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_1_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.019 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.019    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[6]_i_1_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.136 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[10]_i_1_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.253 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[14]_i_1_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.370 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[18]_i_1_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.487 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[22]_i_1_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.604    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[26]_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[30]_i_1_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.838    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[34]_i_1_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.955    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[38]_i_1_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.072    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[42]_i_1_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[46]_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.306 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[50]_i_1_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.423 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[54]_i_1_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.540 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.540    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_5_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.657 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_4_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.774 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.774    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_3_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.105 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_2/O[3]
                         net (fo=16, routed)          2.752    11.857    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/O4[15]
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       1.865    13.044    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/ap_clk
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.129    13.173    
                         clock uncertainty           -0.154    13.018    
    DSP48_X3Y54          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.545    12.473    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                         -11.857    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 3.987ns (44.720%)  route 4.929ns (55.280%))
  Logic Levels:           24  (CARRY4=22 LUT3=1 LUT4=1)
  Clock Path Skew:        0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 13.044 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       1.640     2.934    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X33Y69         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651_reg[34]/Q
                         net (fo=2, routed)           1.467     4.857    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/log_sum_V_1_reg_2651[34]
    SLICE_X50Y71         LUT3 (Prop_lut3_I0_O)        0.153     5.010 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_39/O
                         net (fo=2, routed)           0.708     5.718    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_39_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.331     6.049 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_43/O
                         net (fo=1, routed)           0.000     6.049    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676[2]_i_43_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.425 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.425    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_29_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.542 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.542    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_20_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.659 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.659    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_11_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.785    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_2_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.902 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.902    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[2]_i_1_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.019 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.019    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[6]_i_1_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.136 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[10]_i_1_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.253 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[14]_i_1_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.370 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[18]_i_1_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.487 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[22]_i_1_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.604    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[26]_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[30]_i_1_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.838    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[34]_i_1_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.955    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[38]_i_1_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.072    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[42]_i_1_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[46]_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.306 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[50]_i_1_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.423 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/trunc_ln2_reg_2676_reg[54]_i_1_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.540 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.540    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_5_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.657 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_4_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.774 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.774    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_3_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.105 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/p_reg_reg_i_2/O[3]
                         net (fo=16, routed)          2.745    11.850    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/O4[15]
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       1.865    13.044    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/ap_clk
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.129    13.173    
                         clock uncertainty           -0.154    13.018    
    DSP48_X3Y54          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.545    12.473    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mac_muladd_16s_16ns_19s_31_4_1_U15/pnq_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                  0.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/multivariate/inst/b_read_reg_287_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multivariate/inst/sitodp_32ns_64_6_no_dsp_1_U51/din0_buf1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.314%)  route 0.200ns (58.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       0.637     0.973    design_1_i/multivariate/inst/ap_clk
    SLICE_X49Y105        FDRE                                         r  design_1_i/multivariate/inst/b_read_reg_287_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/multivariate/inst/b_read_reg_287_reg[1]/Q
                         net (fo=1, routed)           0.200     1.314    design_1_i/multivariate/inst/sitodp_32ns_64_6_no_dsp_1_U51/Q[1]
    SLICE_X52Y107        FDRE                                         r  design_1_i/multivariate/inst/sitodp_32ns_64_6_no_dsp_1_U51/din0_buf1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       0.905     1.271    design_1_i/multivariate/inst/sitodp_32ns_64_6_no_dsp_1_U51/ap_clk
    SLICE_X52Y107        FDRE                                         r  design_1_i/multivariate/inst/sitodp_32ns_64_6_no_dsp_1_U51/din0_buf1_reg[2]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X52Y107        FDRE (Hold_fdre_C_D)         0.066     1.298    design_1_i/multivariate/inst/sitodp_32ns_64_6_no_dsp_1_U51/din0_buf1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/tmp_24_reg_2223_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/tmp_24_reg_2223_pp0_iter1_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       0.576     0.912    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X28Y54         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/tmp_24_reg_2223_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/tmp_24_reg_2223_reg[22]/Q
                         net (fo=1, routed)           0.232     1.284    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/tmp_24_reg_2223[22]
    SLICE_X24Y49         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/tmp_24_reg_2223_pp0_iter1_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       0.860     1.226    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X24Y49         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/tmp_24_reg_2223_pp0_iter1_reg_reg[22]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.070     1.266    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/tmp_24_reg_2223_pp0_iter1_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/a_2_reg_2376_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ret_V_4_reg_2370_pp0_iter22_reg_reg[76]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.492%)  route 0.268ns (65.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       0.574     0.910    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X27Y50         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/a_2_reg_2376_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/a_2_reg_2376_reg[0]/Q
                         net (fo=3, routed)           0.268     1.318    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/a_2_reg_2376[0]
    SLICE_X26Y45         SRL16E                                       r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ret_V_4_reg_2370_pp0_iter22_reg_reg[76]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       0.859     1.225    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X26Y45         SRL16E                                       r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ret_V_4_reg_2370_pp0_iter22_reg_reg[76]_srl4/CLK
                         clock pessimism             -0.030     1.195    
    SLICE_X26Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.297    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ret_V_4_reg_2370_pp0_iter22_reg_reg[76]_srl4
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.972%)  route 0.185ns (53.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       0.546     0.882    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/ap_clk
    SLICE_X46Y77         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff1_reg[5]/Q
                         net (fo=1, routed)           0.185     1.231    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff1_reg_n_0_[5]
    SLICE_X52Y76         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       0.805     1.171    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/ap_clk
    SLICE_X52Y76         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg[5]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.070     1.206    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/Elog2_V_reg_2646_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.027%)  route 0.211ns (59.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       0.549     0.885    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/ap_clk
    SLICE_X48Y82         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg[11]__0/Q
                         net (fo=1, routed)           0.211     1.237    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg__0[28]
    SLICE_X51Y80         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/Elog2_V_reg_2646_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       0.810     1.176    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X51Y80         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/Elog2_V_reg_2646_reg[28]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X51Y80         FDRE (Hold_fdre_C_D)         0.070     1.211    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/Elog2_V_reg_2646_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/z2_V_reg_2338_pp0_iter17_reg_reg[67]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/a_1_reg_2344_pp0_iter46_reg_reg[0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.383%)  route 0.300ns (64.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       0.591     0.927    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X30Y49         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/z2_V_reg_2338_pp0_iter17_reg_reg[67]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/z2_V_reg_2338_pp0_iter17_reg_reg[67]__0/Q
                         net (fo=3, routed)           0.300     1.390    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/zext_ln657_fu_918_p1[67]
    SLICE_X30Y54         SRLC32E                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/a_1_reg_2344_pp0_iter46_reg_reg[0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       0.844     1.210    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X30Y54         SRLC32E                                      r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/a_1_reg_2344_pp0_iter46_reg_reg[0]_srl29/CLK
                         clock pessimism             -0.030     1.180    
    SLICE_X30Y54         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.363    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/a_1_reg_2344_pp0_iter46_reg_reg[0]_srl29
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/Elog2_V_reg_2646_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.511%)  route 0.216ns (60.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       0.549     0.885    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/ap_clk
    SLICE_X48Y82         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg[9]__0/Q
                         net (fo=1, routed)           0.216     1.241    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg__0[26]
    SLICE_X51Y80         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/Elog2_V_reg_2646_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       0.810     1.176    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X51Y80         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/Elog2_V_reg_2646_reg[26]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X51Y80         FDRE (Hold_fdre_C_D)         0.070     1.211    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/Elog2_V_reg_2646_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/multivariate/inst/b_read_reg_287_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multivariate/inst/sitodp_32ns_64_6_no_dsp_1_U51/din0_buf1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.941%)  route 0.221ns (61.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       0.637     0.973    design_1_i/multivariate/inst/ap_clk
    SLICE_X48Y105        FDRE                                         r  design_1_i/multivariate/inst/b_read_reg_287_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/multivariate/inst/b_read_reg_287_reg[7]/Q
                         net (fo=1, routed)           0.221     1.335    design_1_i/multivariate/inst/sitodp_32ns_64_6_no_dsp_1_U51/Q[7]
    SLICE_X52Y107        FDRE                                         r  design_1_i/multivariate/inst/sitodp_32ns_64_6_no_dsp_1_U51/din0_buf1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       0.905     1.271    design_1_i/multivariate/inst/sitodp_32ns_64_6_no_dsp_1_U51/ap_clk
    SLICE_X52Y107        FDRE                                         r  design_1_i/multivariate/inst/sitodp_32ns_64_6_no_dsp_1_U51/din0_buf1_reg[8]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X52Y107        FDRE (Hold_fdre_C_D)         0.070     1.302    design_1_i/multivariate/inst/sitodp_32ns_64_6_no_dsp_1_U51/din0_buf1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/Elog2_V_reg_2646_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.988%)  route 0.193ns (54.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       0.549     0.885    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/ap_clk
    SLICE_X46Y81         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg[5]__0/Q
                         net (fo=1, routed)           0.193     1.241    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg__0[22]
    SLICE_X51Y77         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/Elog2_V_reg_2646_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       0.807     1.173    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X51Y77         FDRE                                         r  design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/Elog2_V_reg_2646_reg[22]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X51Y77         FDRE (Hold_fdre_C_D)         0.070     1.208    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/Elog2_V_reg_2646_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/multivariate/inst/control_s_axi_U/int_c_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multivariate/inst/control_s_axi_U/rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.551%)  route 0.205ns (52.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       0.629     0.965    design_1_i/multivariate/inst/control_s_axi_U/ap_clk
    SLICE_X52Y116        FDRE                                         r  design_1_i/multivariate/inst/control_s_axi_U/int_c_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  design_1_i/multivariate/inst/control_s_axi_U/int_c_reg[30]/Q
                         net (fo=1, routed)           0.205     1.311    design_1_i/multivariate/inst/control_s_axi_U/int_c[30]
    SLICE_X45Y116        LUT4 (Prop_lut4_I1_O)        0.045     1.356 r  design_1_i/multivariate/inst/control_s_axi_U/rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.356    design_1_i/multivariate/inst/control_s_axi_U/rdata[30]_i_1_n_0
    SLICE_X45Y116        FDRE                                         r  design_1_i/multivariate/inst/control_s_axi_U/rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16923, routed)       0.903     1.269    design_1_i/multivariate/inst/control_s_axi_U/ap_clk
    SLICE_X45Y116        FDRE                                         r  design_1_i/multivariate/inst/control_s_axi_U/rdata_reg[30]/C
                         clock pessimism             -0.039     1.230    
    SLICE_X45Y116        FDRE (Hold_fdre_C_D)         0.092     1.322    design_1_i/multivariate/inst/control_s_axi_U/rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y8      design_1_i/multivariate/inst/grp_pow_generic_double_s_fu_111/mul_40ns_40ns_80_2_1_U10/multivariate_mul_40ns_40ns_80_2_1_Multiplier_9_U/p_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y15     design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_73ns_6ns_79_5_1_U3/pnq_mul_73ns_6ns_79_5_1_Multiplier_2_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y4      design_1_i/multivariate/inst/grp_pow_generic_double_s_fu_111/mul_83ns_6ns_89_5_1_U4/multivariate_mul_83ns_6ns_89_5_1_Multiplier_3_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y1      design_1_i/multivariate/inst/grp_pow_generic_double_s_fu_111/mul_54s_6ns_54_5_1_U1/multivariate_mul_54s_6ns_54_5_1_Multiplier_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y14     design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_83ns_6ns_89_5_1_U4/pnq_mul_83ns_6ns_89_5_1_Multiplier_3_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y37     design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_49ns_44ns_93_5_1_U13/pnq_mul_49ns_44ns_93_5_1_Multiplier_12_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y27     design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_40ns_40ns_80_2_1_U10/pnq_mul_40ns_40ns_80_2_1_Multiplier_9_U/p_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y36     design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_49ns_44ns_93_5_1_U13/pnq_mul_49ns_44ns_93_5_1_Multiplier_12_U/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y26     design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_40ns_40ns_80_2_1_U10/pnq_mul_40ns_40ns_80_2_1_Multiplier_9_U/p_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y36     design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/mul_49ns_44ns_93_5_1_U13/pnq_mul_49ns_44ns_93_5_1_Multiplier_12_U/buff0_reg__1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X66Y15    design_1_i/multivariate/inst/grp_pow_generic_double_s_fu_111/or_ln407_reg_2413_pp0_iter39_reg_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X66Y15    design_1_i/multivariate/inst/grp_pow_generic_double_s_fu_111/or_ln407_reg_2413_pp0_iter45_reg_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X100Y110  design_1_i/multivariate/inst/grp_pow_generic_double_s_fu_111/or_ln407_reg_2413_pp0_iter75_reg_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X66Y34    design_1_i/multivariate/inst/grp_pow_generic_double_s_fu_111/b_exp_2_reg_2419_pp0_iter32_reg_reg[11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X66Y34    design_1_i/multivariate/inst/grp_pow_generic_double_s_fu_111/b_exp_2_reg_2419_pp0_iter32_reg_reg[7]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X66Y34    design_1_i/multivariate/inst/grp_pow_generic_double_s_fu_111/b_exp_2_reg_2419_pp0_iter44_reg_reg[11]_srl12/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X66Y34    design_1_i/multivariate/inst/grp_pow_generic_double_s_fu_111/b_exp_2_reg_2419_pp0_iter44_reg_reg[7]_srl12/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X54Y84    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ret_V_33_reg_2740_pp0_iter65_reg_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X54Y84    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ret_V_33_reg_2740_pp0_iter65_reg_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X54Y84    design_1_i/pnq/inst/grp_pow_generic_double_s_fu_111/ret_V_33_reg_2740_pp0_iter65_reg_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X98Y75    design_1_i/multivariate/inst/grp_pow_generic_double_s_fu_111/or_ln407_reg_2413_pp0_iter64_reg_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X100Y110  design_1_i/multivariate/inst/grp_pow_generic_double_s_fu_111/or_ln407_reg_2413_pp0_iter75_reg_reg[0]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X82Y83    design_1_i/multivariate/inst/grp_pow_generic_double_s_fu_111/or_ln844_2_reg_2451_pp0_iter34_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X82Y83    design_1_i/multivariate/inst/grp_pow_generic_double_s_fu_111/or_ln844_2_reg_2451_pp0_iter66_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X82Y83    design_1_i/multivariate/inst/grp_pow_generic_double_s_fu_111/or_ln844_2_reg_2451_pp0_iter81_reg_reg[0]_srl15/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X22Y24    design_1_i/multivariate/inst/grp_pow_generic_double_s_fu_111/a_1_reg_2500_pp0_iter45_reg_reg[0]_srl28/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y25    design_1_i/multivariate/inst/grp_pow_generic_double_s_fu_111/a_1_reg_2500_pp0_iter45_reg_reg[1]_srl28/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y25    design_1_i/multivariate/inst/grp_pow_generic_double_s_fu_111/a_1_reg_2500_pp0_iter45_reg_reg[2]_srl28/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y25    design_1_i/multivariate/inst/grp_pow_generic_double_s_fu_111/a_1_reg_2500_pp0_iter45_reg_reg[3]_srl28/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y25    design_1_i/multivariate/inst/grp_pow_generic_double_s_fu_111/a_1_reg_2500_pp0_iter45_reg_reg[5]_srl28/CLK



