`default_nettype id_1
module module_0 (
    output logic [id_1 : 1] id_2,
    output id_3,
    input logic id_4,
    id_5,
    output id_6
);
  id_7 id_8 (
      .id_6(id_3),
      .id_5(id_2),
      .id_6(id_4),
      .id_4(id_5),
      .id_6(id_4)
  );
  id_9 id_10 (
      .id_6(id_5),
      .id_6(1),
      .id_5(id_5)
  );
  id_11 id_12 (
      .id_5(id_3),
      .id_2(id_10 < id_1)
  );
endmodule
