

================================================================
== Synthesis Summary Report of 'LSTM_Top'
================================================================
+ General Information: 
    * Date:           Thu May 22 16:58:34 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        lstm_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------+------+------+----------+-----------+----------+----------+-------+----------+------------+----------+-------------+-------------+-----+
    |                          Modules                         | Issue|      | Latency  |  Latency  | Iteration|          |  Trip |          |            |          |             |             |     |
    |                          & Loops                         | Type | Slack| (cycles) |    (ns)   |  Latency | Interval | Count | Pipelined|    BRAM    |    DSP   |      FF     |     LUT     | URAM|
    +----------------------------------------------------------+------+------+----------+-----------+----------+----------+-------+----------+------------+----------+-------------+-------------+-----+
    |+ LSTM_Top                                                |     -|  0.00|  13463365|  1.346e+08|         -|  13463366|      -|        no|  284 (101%)|  64 (29%)|  16905 (15%)|  16704 (31%)|    -|
    | + LSTM_Top_Pipeline_VITIS_LOOP_13_1                      |     -|  0.74|       802|  8.020e+03|         -|       802|      -|        no|           -|         -|    152 (~0%)|    107 (~0%)|    -|
    |  o VITIS_LOOP_13_1                                       |     -|  7.30|       800|  8.000e+03|        18|         1|    784|       yes|           -|         -|            -|            -|    -|
    | + infer                                                  |     -|  0.00|  13462544|  1.346e+08|         -|  13462544|      -|        no|  282 (100%)|  64 (29%)|  16574 (15%)|  16311 (30%)|    -|
    |  + infer_Pipeline_1                                      |     -|  0.54|       130|  1.300e+03|         -|       130|      -|        no|           -|         -|     10 (~0%)|     56 (~0%)|    -|
    |   o Loop 1                                               |     -|  7.30|       128|  1.280e+03|         1|         1|    128|       yes|           -|         -|            -|            -|    -|
    |  + infer_Pipeline_2                                      |     -|  0.54|       130|  1.300e+03|         -|       130|      -|        no|           -|         -|     10 (~0%)|     56 (~0%)|    -|
    |   o Loop 1                                               |     -|  7.30|       128|  1.280e+03|         1|         1|    128|       yes|           -|         -|            -|            -|    -|
    |  + infer_Pipeline_3                                      |     -|  0.54|       130|  1.300e+03|         -|       130|      -|        no|           -|         -|     10 (~0%)|     56 (~0%)|    -|
    |   o Loop 1                                               |     -|  7.30|       128|  1.280e+03|         1|         1|    128|       yes|           -|         -|            -|            -|    -|
    |  + infer_Pipeline_4                                      |     -|  0.54|       130|  1.300e+03|         -|       130|      -|        no|           -|         -|     10 (~0%)|     56 (~0%)|    -|
    |   o Loop 1                                               |     -|  7.30|       128|  1.280e+03|         1|         1|    128|       yes|           -|         -|            -|            -|    -|
    |  + infer_Pipeline_5                                      |     -|  0.54|       130|  1.300e+03|         -|       130|      -|        no|           -|         -|     10 (~0%)|     56 (~0%)|    -|
    |   o Loop 1                                               |     -|  7.30|       128|  1.280e+03|         1|         1|    128|       yes|           -|         -|            -|            -|    -|
    |  + infer_Pipeline_6                                      |     -|  0.54|       130|  1.300e+03|         -|       130|      -|        no|           -|         -|     10 (~0%)|     56 (~0%)|    -|
    |   o Loop 1                                               |     -|  7.30|       128|  1.280e+03|         1|         1|    128|       yes|           -|         -|            -|            -|    -|
    |  + infer_Pipeline_32                                     |     -|  1.66|        12|    120.000|         -|        12|      -|        no|           -|         -|      6 (~0%)|     53 (~0%)|    -|
    |   o Loop 1                                               |     -|  7.30|        10|    100.000|         1|         1|     10|       yes|           -|         -|            -|            -|    -|
    |  + infer_Outline_VITIS_LOOP_63_1                         |     -|  0.00|  13454701|  1.345e+08|         -|  13454701|      -|        no|   268 (95%)|  59 (26%)|  15677 (14%)|  14191 (26%)|    -|
    |   o VITIS_LOOP_63_1                                      |     -|  7.30|  13454700|  1.345e+08|    480525|         -|     28|        no|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_VITIS_LOOP_90_2                      |     -|  0.73|        30|    300.000|         -|        30|      -|        no|           -|         -|     13 (~0%)|     77 (~0%)|    -|
    |     o VITIS_LOOP_90_2                                    |     -|  7.30|        28|    280.000|         2|         1|     28|       yes|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_10                                   |     -|  0.54|       130|  1.300e+03|         -|       130|      -|        no|           -|         -|     10 (~0%)|     56 (~0%)|    -|
    |     o Loop 1                                             |     -|  7.30|       128|  1.280e+03|         1|         1|    128|       yes|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_14                                   |     -|  0.54|       130|  1.300e+03|         -|       130|      -|        no|           -|         -|     10 (~0%)|     56 (~0%)|    -|
    |     o Loop 1                                             |     -|  7.30|       128|  1.280e+03|         1|         1|    128|       yes|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_18                                   |     -|  0.54|       130|  1.300e+03|         -|       130|      -|        no|           -|         -|     10 (~0%)|     56 (~0%)|    -|
    |     o Loop 1                                             |     -|  7.30|       128|  1.280e+03|         1|         1|    128|       yes|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_22                                   |     -|  0.54|       130|  1.300e+03|         -|       130|      -|        no|           -|         -|     10 (~0%)|     56 (~0%)|    -|
    |     o Loop 1                                             |     -|  7.30|       128|  1.280e+03|         1|         1|    128|       yes|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_VITIS_LOOP_91_3                      |     -|  0.79|       130|  1.300e+03|         -|       130|      -|        no|           -|         -|     19 (~0%)|     82 (~0%)|    -|
    |     o VITIS_LOOP_91_3                                    |     -|  7.30|       128|  1.280e+03|         2|         1|    128|       yes|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5      |     -|  0.04|    119817|  1.198e+06|         -|    119817|      -|        no|    64 (22%)|         -|    285 (~0%)|    349 (~0%)|    -|
    |     o VITIS_LOOP_96_4_VITIS_LOOP_96_5                    |    II|  7.30|    119815|  1.198e+06|        14|         6|  19968|       yes|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_VITIS_LOOP_34_1                      |     -|  0.04|       136|  1.360e+03|         -|       136|      -|        no|     1 (~0%)|         -|    190 (~0%)|     99 (~0%)|    -|
    |     o VITIS_LOOP_34_1                                    |     -|  7.30|       134|  1.340e+03|         8|         1|    128|       yes|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7    |     -|  0.04|    119817|  1.198e+06|         -|    119817|      -|        no|    64 (22%)|         -|    285 (~0%)|    349 (~0%)|    -|
    |     o VITIS_LOOP_103_6_VITIS_LOOP_103_7                  |    II|  7.30|    119815|  1.198e+06|        14|         6|  19968|       yes|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_VITIS_LOOP_20_1                      |     -|  0.04|       162|  1.620e+03|         -|       162|      -|        no|           -|         -|    274 (~0%)|    101 (~0%)|    -|
    |     o VITIS_LOOP_20_1                                    |     -|  7.30|       160|  1.600e+03|        34|         1|    128|       yes|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_VITIS_LOOP_34_11                     |     -|  0.04|       136|  1.360e+03|         -|       136|      -|        no|     1 (~0%)|         -|    190 (~0%)|     99 (~0%)|    -|
    |     o VITIS_LOOP_34_1                                    |     -|  7.30|       134|  1.340e+03|         8|         1|    128|       yes|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9    |     -|  0.04|    119817|  1.198e+06|         -|    119817|      -|        no|    64 (22%)|         -|    285 (~0%)|    349 (~0%)|    -|
    |     o VITIS_LOOP_110_8_VITIS_LOOP_110_9                  |    II|  7.30|    119815|  1.198e+06|        14|         6|  19968|       yes|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_VITIS_LOOP_20_12                     |     -|  0.04|       162|  1.620e+03|         -|       162|      -|        no|           -|         -|    274 (~0%)|    101 (~0%)|    -|
    |     o VITIS_LOOP_20_1                                    |     -|  7.30|       160|  1.600e+03|        34|         1|    128|       yes|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_VITIS_LOOP_34_13                     |     -|  0.04|       136|  1.360e+03|         -|       136|      -|        no|     1 (~0%)|         -|    190 (~0%)|     99 (~0%)|    -|
    |     o VITIS_LOOP_34_1                                    |     -|  7.30|       134|  1.340e+03|         8|         1|    128|       yes|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11  |     -|  0.04|    119817|  1.198e+06|         -|    119817|      -|        no|    64 (22%)|         -|    285 (~0%)|    349 (~0%)|    -|
    |     o VITIS_LOOP_117_10_VITIS_LOOP_117_11                |    II|  7.30|    119815|  1.198e+06|        14|         6|  19968|       yes|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_VITIS_LOOP_41_1                      |     -|  1.60|       135|  1.350e+03|         -|       135|      -|        no|           -|    3 (1%)|    332 (~0%)|    420 (~0%)|    -|
    |     o VITIS_LOOP_41_1                                    |     -|  7.30|       133|  1.330e+03|         7|         1|    128|       yes|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_VITIS_LOOP_27_1                      |     -|  0.00|       205|  2.050e+03|         -|       205|      -|        no|           -|         -|    264 (~0%)|     99 (~0%)|    -|
    |     o VITIS_LOOP_27_1                                    |     -|  7.30|       203|  2.030e+03|        77|         1|    128|       yes|           -|         -|            -|            -|    -|
    |      + generic_tanh_float_s                              |     -|  0.00|        73|    730.000|         -|         1|      -|       yes|      5 (1%)|  45 (20%)|  10647 (10%)|   7444 (13%)|    -|
    |       + exp_generic_double_s                             |     -|  0.17|        28|    280.000|         -|         1|      -|       yes|      5 (1%)|  29 (13%)|    3738 (3%)|    3306 (6%)|    -|
    |    + infer_Pipeline_VITIS_LOOP_34_14                     |     -|  0.04|       136|  1.360e+03|         -|       136|      -|        no|     1 (~0%)|         -|    190 (~0%)|     99 (~0%)|    -|
    |     o VITIS_LOOP_34_1                                    |     -|  7.30|       134|  1.340e+03|         8|         1|    128|       yes|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_VITIS_LOOP_20_15                     |     -|  0.04|       162|  1.620e+03|         -|       162|      -|        no|           -|         -|    274 (~0%)|    101 (~0%)|    -|
    |     o VITIS_LOOP_20_1                                    |     -|  7.30|       160|  1.600e+03|        34|         1|    128|       yes|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_VITIS_LOOP_41_16                     |     -|  1.60|       135|  1.350e+03|         -|       135|      -|        no|           -|         -|    188 (~0%)|     99 (~0%)|    -|
    |     o VITIS_LOOP_41_1                                    |     -|  7.30|       133|  1.330e+03|         7|         1|    128|       yes|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_VITIS_LOOP_34_17                     |     -|  0.04|       136|  1.360e+03|         -|       136|      -|        no|           -|         -|    190 (~0%)|     99 (~0%)|    -|
    |     o VITIS_LOOP_34_1                                    |     -|  7.30|       134|  1.340e+03|         8|         1|    128|       yes|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_29                                   |     -|  0.79|       130|  1.300e+03|         -|       130|      -|        no|           -|         -|     19 (~0%)|     67 (~0%)|    -|
    |     o Loop 1                                             |     -|  7.30|       128|  1.280e+03|         2|         1|    128|       yes|           -|         -|            -|            -|    -|
    |    + infer_Pipeline_VITIS_LOOP_27_18                     |     -|  0.00|       205|  2.050e+03|         -|       205|      -|        no|           -|         -|    265 (~0%)|     99 (~0%)|    -|
    |     o VITIS_LOOP_27_1                                    |     -|  7.30|       203|  2.030e+03|        77|         1|    128|       yes|           -|         -|            -|            -|    -|
    |      + generic_tanh_float_s                              |     -|  0.00|        73|    730.000|         -|         1|      -|       yes|      5 (1%)|  45 (20%)|  10647 (10%)|   7444 (13%)|    -|
    |       + exp_generic_double_s                             |     -|  0.17|        28|    280.000|         -|         1|      -|       yes|      5 (1%)|  29 (13%)|    3738 (3%)|    3306 (6%)|    -|
    |    + infer_Pipeline_VITIS_LOOP_41_19                     |     -|  1.60|       135|  1.350e+03|         -|       135|      -|        no|           -|         -|    189 (~0%)|     99 (~0%)|    -|
    |     o VITIS_LOOP_41_1                                    |     -|  7.30|       133|  1.330e+03|         7|         1|    128|       yes|           -|         -|            -|            -|    -|
    |  + infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13    |     -|  0.04|      7688|  7.688e+04|         -|      7688|      -|        no|      4 (1%)|         -|    250 (~0%)|    266 (~0%)|    -|
    |   o VITIS_LOOP_141_12_VITIS_LOOP_141_13                  |    II|  7.30|      7686|  7.686e+04|        13|         6|   1280|       yes|           -|         -|            -|            -|    -|
    |  + infer_Pipeline_VITIS_LOOP_34_110                      |     -|  0.04|        18|    180.000|         -|        18|      -|        no|           -|         -|    215 (~0%)|    101 (~0%)|    -|
    |   o VITIS_LOOP_34_1                                      |     -|  7.30|        16|    160.000|         8|         1|     10|       yes|           -|         -|            -|            -|    -|
    | + LSTM_Top_Pipeline_VITIS_LOOP_27_2                      |     -|  2.39|        12|    120.000|         -|        12|      -|        no|           -|         -|      8 (~0%)|     88 (~0%)|    -|
    |  o VITIS_LOOP_27_2                                       |     -|  7.30|        10|    100.000|         2|         1|     10|       yes|           -|         -|            -|            -|    -|
    +----------------------------------------------------------+------+------+----------+-----------+----------+----------+-------+----------+------------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+-----------+---------------+-------+--------+--------+
| Interface | Direction | Register Mode | TDATA | TREADY | TVALID |
+-----------+-----------+---------------+-------+--------+--------+
| in_r      | in        | both          | 96    | 1      | 1      |
| out_r     | out       | both          | 96    | 1      | 1      |
+-----------+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------------------------------+
| Argument | Direction | Datatype                                |
+----------+-----------+-----------------------------------------+
| in       | in        | axis<ap_uint<32>, 1, 1, 1, '8', false>* |
| out      | out       | axis<ap_uint<32>, 1, 1, 1, '8', false>* |
+----------+-----------+-----------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| in       | in_r         | interface |
| out      | out_r        | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------+-----+--------+----------------+-----------+------------------------+---------+
| Name                                                         | DSP | Pragma | Variable       | Op        | Impl                   | Latency |
+--------------------------------------------------------------+-----+--------+----------------+-----------+------------------------+---------+
| + LSTM_Top                                                   | 64  |        |                |           |                        |         |
|  + LSTM_Top_Pipeline_VITIS_LOOP_13_1                         | 0   |        |                |           |                        |         |
|    icmp_ln13_fu_76_p2                                        |     |        | icmp_ln13      | seteq     | auto                   | 0       |
|    add_ln13_fu_82_p2                                         |     |        | add_ln13       | add       | fabric                 | 0       |
|  + infer                                                     | 64  |        |                |           |                        |         |
|   + infer_Pipeline_1                                         | 0   |        |                |           |                        |         |
|     exitcond7939_fu_52_p2                                    |     |        | exitcond7939   | seteq     | auto                   | 0       |
|     empty_47_fu_58_p2                                        |     |        | empty_47       | add       | fabric                 | 0       |
|   + infer_Pipeline_2                                         | 0   |        |                |           |                        |         |
|     exitcond7838_fu_52_p2                                    |     |        | exitcond7838   | seteq     | auto                   | 0       |
|     empty_46_fu_58_p2                                        |     |        | empty_46       | add       | fabric                 | 0       |
|   + infer_Pipeline_3                                         | 0   |        |                |           |                        |         |
|     exitcond7737_fu_52_p2                                    |     |        | exitcond7737   | seteq     | auto                   | 0       |
|     empty_45_fu_58_p2                                        |     |        | empty_45       | add       | fabric                 | 0       |
|   + infer_Pipeline_4                                         | 0   |        |                |           |                        |         |
|     exitcond7636_fu_52_p2                                    |     |        | exitcond7636   | seteq     | auto                   | 0       |
|     empty_44_fu_58_p2                                        |     |        | empty_44       | add       | fabric                 | 0       |
|   + infer_Pipeline_5                                         | 0   |        |                |           |                        |         |
|     exitcond7535_fu_52_p2                                    |     |        | exitcond7535   | seteq     | auto                   | 0       |
|     empty_43_fu_58_p2                                        |     |        | empty_43       | add       | fabric                 | 0       |
|   + infer_Pipeline_6                                         | 0   |        |                |           |                        |         |
|     exitcond7434_fu_52_p2                                    |     |        | exitcond7434   | seteq     | auto                   | 0       |
|     empty_42_fu_58_p2                                        |     |        | empty_42       | add       | fabric                 | 0       |
|   + infer_Pipeline_32                                        | 0   |        |                |           |                        |         |
|     icmp_ln753_fu_52_p2                                      |     |        | icmp_ln753     | seteq     | auto                   | 0       |
|     add_ln752_fu_58_p2                                       |     |        | add_ln752      | add       | fabric                 | 0       |
|   + infer_Outline_VITIS_LOOP_63_1                            | 59  |        |                |           |                        |         |
|     icmp_ln63_fu_315_p2                                      |     |        | icmp_ln63      | seteq     | auto                   | 0       |
|     add_ln63_fu_321_p2                                       |     |        | add_ln63       | add       | fabric                 | 0       |
|     empty_fu_347_p2                                          |     |        | empty          | sub       | fabric                 | 0       |
|    + infer_Pipeline_VITIS_LOOP_90_2                          | 0   |        |                |           |                        |         |
|      icmp_ln90_fu_79_p2                                      |     |        | icmp_ln90      | seteq     | auto                   | 0       |
|      add_ln90_1_fu_85_p2                                     |     |        | add_ln90_1     | add       | fabric                 | 0       |
|      add_ln90_fu_95_p2                                       |     |        | add_ln90       | add       | fabric                 | 0       |
|    + infer_Pipeline_10                                       | 0   |        |                |           |                        |         |
|      icmp_ln753_fu_52_p2                                     |     |        | icmp_ln753     | seteq     | auto                   | 0       |
|      add_ln752_fu_58_p2                                      |     |        | add_ln752      | add       | fabric                 | 0       |
|    + infer_Pipeline_14                                       | 0   |        |                |           |                        |         |
|      icmp_ln753_fu_52_p2                                     |     |        | icmp_ln753     | seteq     | auto                   | 0       |
|      add_ln752_fu_58_p2                                      |     |        | add_ln752      | add       | fabric                 | 0       |
|    + infer_Pipeline_18                                       | 0   |        |                |           |                        |         |
|      icmp_ln753_fu_52_p2                                     |     |        | icmp_ln753     | seteq     | auto                   | 0       |
|      add_ln752_fu_58_p2                                      |     |        | add_ln752      | add       | fabric                 | 0       |
|    + infer_Pipeline_22                                       | 0   |        |                |           |                        |         |
|      icmp_ln753_fu_52_p2                                     |     |        | icmp_ln753     | seteq     | auto                   | 0       |
|      add_ln752_fu_58_p2                                      |     |        | add_ln752      | add       | fabric                 | 0       |
|    + infer_Pipeline_VITIS_LOOP_91_3                          | 0   |        |                |           |                        |         |
|      icmp_ln91_fu_71_p2                                      |     |        | icmp_ln91      | seteq     | auto                   | 0       |
|      add_ln91_1_fu_77_p2                                     |     |        | add_ln91_1     | add       | fabric                 | 0       |
|      add_ln91_fu_93_p2                                       |     |        | add_ln91       | add       | fabric                 | 0       |
|    + infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5          | 0   |        |                |           |                        |         |
|      icmp_ln96_fu_125_p2                                     |     |        | icmp_ln96      | seteq     | auto                   | 0       |
|      add_ln96_3_fu_131_p2                                    |     |        | add_ln96_3     | add       | fabric                 | 0       |
|      add_ln96_fu_143_p2                                      |     |        | add_ln96       | add       | fabric                 | 0       |
|      icmp_ln96_1_fu_149_p2                                   |     |        | icmp_ln96_1    | seteq     | auto                   | 0       |
|      select_ln96_fu_155_p3                                   |     |        | select_ln96    | select    | auto_sel               | 0       |
|      select_ln96_1_fu_163_p3                                 |     |        | select_ln96_1  | select    | auto_sel               | 0       |
|      first_iter_0_fu_171_p2                                  |     |        | first_iter_0   | seteq     | auto                   | 0       |
|      mul_8ns_9ns_15_1_1_U18                                  |     |        | mul_ln96       | mul       | auto                   | 0       |
|      add_ln96_2_fu_202_p2                                    |     |        | add_ln96_2     | add       | fabric                 | 0       |
|      add_ln96_1_fu_208_p2                                    |     |        | add_ln96_1     | add       | fabric                 | 0       |
|      icmp_ln96_2_fu_213_p2                                   |     |        | icmp_ln96_2    | seteq     | auto                   | 0       |
|    + infer_Pipeline_VITIS_LOOP_34_1                          | 0   |        |                |           |                        |         |
|      icmp_ln34_fu_76_p2                                      |     |        | icmp_ln34      | seteq     | auto                   | 0       |
|      add_ln34_fu_82_p2                                       |     |        | add_ln34       | add       | fabric                 | 0       |
|    + infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7        | 0   |        |                |           |                        |         |
|      icmp_ln103_fu_125_p2                                    |     |        | icmp_ln103     | seteq     | auto                   | 0       |
|      add_ln103_3_fu_131_p2                                   |     |        | add_ln103_3    | add       | fabric                 | 0       |
|      add_ln103_fu_143_p2                                     |     |        | add_ln103      | add       | fabric                 | 0       |
|      icmp_ln103_1_fu_149_p2                                  |     |        | icmp_ln103_1   | seteq     | auto                   | 0       |
|      select_ln103_fu_155_p3                                  |     |        | select_ln103   | select    | auto_sel               | 0       |
|      select_ln103_1_fu_163_p3                                |     |        | select_ln103_1 | select    | auto_sel               | 0       |
|      first_iter_1_fu_171_p2                                  |     |        | first_iter_1   | seteq     | auto                   | 0       |
|      mul_8ns_9ns_15_1_1_U33                                  |     |        | mul_ln103      | mul       | auto                   | 0       |
|      add_ln103_2_fu_202_p2                                   |     |        | add_ln103_2    | add       | fabric                 | 0       |
|      add_ln103_1_fu_208_p2                                   |     |        | add_ln103_1    | add       | fabric                 | 0       |
|      icmp_ln103_2_fu_213_p2                                  |     |        | icmp_ln103_2   | seteq     | auto                   | 0       |
|    + infer_Pipeline_VITIS_LOOP_20_1                          | 0   |        |                |           |                        |         |
|      icmp_ln20_fu_84_p2                                      |     |        | icmp_ln20      | seteq     | auto                   | 0       |
|      add_ln20_fu_90_p2                                       |     |        | add_ln20       | add       | fabric                 | 0       |
|      xor_ln21_fu_118_p2                                      |     |        | xor_ln21       | xor       | auto                   | 0       |
|    + infer_Pipeline_VITIS_LOOP_34_11                         | 0   |        |                |           |                        |         |
|      icmp_ln34_fu_76_p2                                      |     |        | icmp_ln34      | seteq     | auto                   | 0       |
|      add_ln34_fu_82_p2                                       |     |        | add_ln34       | add       | fabric                 | 0       |
|    + infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9        | 0   |        |                |           |                        |         |
|      icmp_ln110_fu_125_p2                                    |     |        | icmp_ln110     | seteq     | auto                   | 0       |
|      add_ln110_3_fu_131_p2                                   |     |        | add_ln110_3    | add       | fabric                 | 0       |
|      add_ln110_fu_143_p2                                     |     |        | add_ln110      | add       | fabric                 | 0       |
|      icmp_ln110_1_fu_149_p2                                  |     |        | icmp_ln110_1   | seteq     | auto                   | 0       |
|      select_ln110_fu_155_p3                                  |     |        | select_ln110   | select    | auto_sel               | 0       |
|      select_ln110_1_fu_163_p3                                |     |        | select_ln110_1 | select    | auto_sel               | 0       |
|      first_iter_2_fu_171_p2                                  |     |        | first_iter_2   | seteq     | auto                   | 0       |
|      mul_8ns_9ns_15_1_1_U47                                  |     |        | mul_ln110      | mul       | auto                   | 0       |
|      add_ln110_2_fu_202_p2                                   |     |        | add_ln110_2    | add       | fabric                 | 0       |
|      add_ln110_1_fu_208_p2                                   |     |        | add_ln110_1    | add       | fabric                 | 0       |
|      icmp_ln110_2_fu_213_p2                                  |     |        | icmp_ln110_2   | seteq     | auto                   | 0       |
|    + infer_Pipeline_VITIS_LOOP_20_12                         | 0   |        |                |           |                        |         |
|      icmp_ln20_fu_84_p2                                      |     |        | icmp_ln20      | seteq     | auto                   | 0       |
|      add_ln20_fu_90_p2                                       |     |        | add_ln20       | add       | fabric                 | 0       |
|      xor_ln21_fu_118_p2                                      |     |        | xor_ln21       | xor       | auto                   | 0       |
|    + infer_Pipeline_VITIS_LOOP_34_13                         | 0   |        |                |           |                        |         |
|      icmp_ln34_fu_76_p2                                      |     |        | icmp_ln34      | seteq     | auto                   | 0       |
|      add_ln34_fu_82_p2                                       |     |        | add_ln34       | add       | fabric                 | 0       |
|    + infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11      | 0   |        |                |           |                        |         |
|      icmp_ln117_fu_125_p2                                    |     |        | icmp_ln117     | seteq     | auto                   | 0       |
|      add_ln117_3_fu_131_p2                                   |     |        | add_ln117_3    | add       | fabric                 | 0       |
|      add_ln117_fu_143_p2                                     |     |        | add_ln117      | add       | fabric                 | 0       |
|      icmp_ln117_1_fu_149_p2                                  |     |        | icmp_ln117_1   | seteq     | auto                   | 0       |
|      select_ln117_fu_155_p3                                  |     |        | select_ln117   | select    | auto_sel               | 0       |
|      select_ln117_1_fu_163_p3                                |     |        | select_ln117_1 | select    | auto_sel               | 0       |
|      first_iter_3_fu_171_p2                                  |     |        | first_iter_3   | seteq     | auto                   | 0       |
|      mul_8ns_9ns_15_1_1_U91                                  |     |        | mul_ln117      | mul       | auto                   | 0       |
|      add_ln117_2_fu_202_p2                                   |     |        | add_ln117_2    | add       | fabric                 | 0       |
|      add_ln117_1_fu_208_p2                                   |     |        | add_ln117_1    | add       | fabric                 | 0       |
|      icmp_ln117_2_fu_213_p2                                  |     |        | icmp_ln117_2   | seteq     | auto                   | 0       |
|    + infer_Pipeline_VITIS_LOOP_41_1                          | 3   |        |                |           |                        |         |
|      icmp_ln41_fu_87_p2                                      |     |        | icmp_ln41      | seteq     | auto                   | 0       |
|      add_ln41_fu_93_p2                                       |     |        | add_ln41       | add       | fabric                 | 0       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U102                      | 3   |        | mul_i          | fmul      | maxdsp                 | 3       |
|    + infer_Pipeline_VITIS_LOOP_27_1                          | 0   |        |                |           |                        |         |
|      icmp_ln27_fu_77_p2                                      |     |        | icmp_ln27      | seteq     | auto                   | 0       |
|      add_ln27_fu_83_p2                                       |     |        | add_ln27       | add       | fabric                 | 0       |
|     + generic_tanh_float_s (grp_generic_tanh_float_s_fu_57)  | 45  |        |                |           |                        |         |
|       icmp_ln36_fu_193_p2                                    |     |        | icmp_ln36      | seteq     | auto                   | 0       |
|       icmp_ln45_fu_199_p2                                    |     |        | icmp_ln45      | setlt     | auto                   | 0       |
|       icmp_ln46_fu_205_p2                                    |     |        | icmp_ln46      | seteq     | auto                   | 0       |
|       icmp_ln46_1_fu_211_p2                                  |     |        | icmp_ln46_1    | seteq     | auto                   | 0       |
|       and_ln46_fu_217_p2                                     |     |        | and_ln46       | and       | auto                   | 0       |
|       icmp_ln51_fu_233_p2                                    |     |        | icmp_ln51      | setne     | auto                   | 0       |
|       or_ln51_fu_245_p2                                      |     |        | or_ln51        | or        | auto                   | 0       |
|       fcmp_32ns_32ns_1_2_no_dsp_1_U79                        |     |        | tmp_2          | fcmp      | auto                   | 1       |
|       and_ln51_fu_249_p2                                     |     |        | and_ln51       | and       | auto                   | 0       |
|       icmp_ln54_fu_255_p2                                    |     |        | icmp_ln54      | setlt     | auto                   | 0       |
|       fsub_32ns_32ns_32_5_full_dsp_1_U71                     | 2   |        | x              | fsub      | fulldsp                | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U72                     | 2   |        | x_1            | fadd      | fulldsp                | 4       |
|       x_3_fu_272_p3                                          |     |        | x_3            | select    | auto_sel               | 0       |
|       icmp_ln9_fu_290_p2                                     |     |        | icmp_ln9       | seteq     | auto                   | 0       |
|       icmp_ln10_fu_296_p2                                    |     |        | icmp_ln10      | setlt     | auto                   | 0       |
|       fpext_32ns_64_2_no_dsp_1_U78                           |     |        | xd             | fpext     | auto                   | 1       |
|       dadd_64ns_64ns_64_7_full_dsp_1_U80                     | 3   |        | sub_i          | dadd      | fulldsp                | 6       |
|       fptrunc_64ns_32_2_no_dsp_1_U77                         |     |        | conv6_i        | fptrunc   | auto                   | 1       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U73                     | 2   |        | add6           | fadd      | fulldsp                | 4       |
|       fdiv_32ns_32ns_32_16_no_dsp_1_U76                      |     |        | div            | fdiv      | fabric                 | 15      |
|       fsub_32ns_32ns_32_5_full_dsp_1_U74                     | 2   |        | resultf_2      | fsub      | fulldsp                | 4       |
|       xor_ln66_fu_314_p2                                     |     |        | xor_ln66       | xor       | auto                   | 0       |
|       fdiv_32ns_32ns_32_16_no_dsp_1_U76                      |     |        | resultf_1      | fdiv      | fabric                 | 15      |
|       fadd_32ns_32ns_32_5_full_dsp_1_U70                     | 2   |        | add            | fadd      | fulldsp                | 4       |
|       fmul_32ns_32ns_32_4_max_dsp_1_U75                      | 3   |        | resultf        | fmul      | maxdsp                 | 3       |
|       icmp_ln38_fu_239_p2                                    |     |        | icmp_ln38      | setne     | auto                   | 0       |
|       select_ln38_fu_337_p3                                  |     |        | select_ln38    | select    | auto_sel               | 0       |
|       xor_ln83_fu_356_p2                                     |     |        | xor_ln83       | xor       | auto                   | 0       |
|       ap_return                                              |     |        | select_ln79    | select    | auto_sel               | 0       |
|      + exp_generic_double_s (grp_exp_generic_double_s_fu_89) | 29  |        |                |           |                        |         |
|        icmp_ln18_fu_304_p2                                   |     |        | icmp_ln18      | seteq     | auto                   | 0       |
|        icmp_ln18_1_fu_310_p2                                 |     |        | icmp_ln18_1    | setne     | auto                   | 0       |
|        x_is_NaN_fu_316_p2                                    |     |        | x_is_NaN       | and       | auto                   | 0       |
|        icmp_ln18_2_fu_322_p2                                 |     |        | icmp_ln18_2    | seteq     | auto                   | 0       |
|        x_is_inf_fu_328_p2                                    |     |        | x_is_inf       | and       | auto                   | 0       |
|        xor_ln182_fu_923_p2                                   |     |        | xor_ln182      | xor       | auto                   | 0       |
|        x_is_pinf_fu_928_p2                                   |     |        | x_is_pinf      | and       | auto                   | 0       |
|        or_ln185_fu_933_p2                                    |     |        | or_ln185       | or        | auto                   | 0       |
|        select_ln185_fu_938_p3                                |     |        | select_ln185   | select    | auto_sel               | 0       |
|        or_ln185_1_fu_945_p2                                  |     |        | or_ln185_1     | or        | auto                   | 0       |
|        retval_1_fu_1069_p2                                   |     |        | select_ln185_1 | select    | auto_sel               | 0       |
|        m_exp_fu_338_p2                                       |     |        | m_exp          | add       | fabric                 | 0       |
|        e_frac_1_fu_356_p2                                    |     |        | e_frac_1       | sub       | fabric                 | 0       |
|        e_frac_2_fu_362_p3                                    |     |        | e_frac_2       | select    | auto_sel               | 0       |
|        sub_ln229_fu_378_p2                                   |     |        | sub_ln229      | sub       | fabric                 | 0       |
|        select_ln229_fu_388_p3                                |     |        | select_ln229   | select    | auto_sel               | 0       |
|        ashr_ln229_fu_428_p2                                  |     |        | ashr_ln229     | ashr      | auto_pipe              | 0       |
|        shl_ln229_fu_434_p2                                   |     |        | shl_ln229      | shl       | auto_pipe              | 0       |
|        m_fix_fu_440_p3                                       |     |        | m_fix          | select    | auto_sel               | 0       |
|        shl_ln230_fu_486_p2                                   |     |        | shl_ln230      | shl       | auto_pipe              | 0       |
|        ashr_ln230_fu_491_p2                                  |     |        | ashr_ln230     | ashr      | auto_pipe              | 0       |
|        mac_muladd_16s_15ns_19s_31_4_0_U59                    | 1   |        | mul_ln243      | mul       | dsp_slice              | 3       |
|        mac_muladd_16s_15ns_19s_31_4_0_U59                    | 1   |        | add_ln243      | add       | dsp_slice              | 3       |
|        icmp_ln243_fu_544_p2                                  |     |        | icmp_ln243     | setne     | auto                   | 0       |
|        add_ln243_1_fu_550_p2                                 |     |        | add_ln243_1    | add       | fabric                 | 0       |
|        select_ln243_fu_556_p3                                |     |        | select_ln243   | select    | auto_sel               | 0       |
|        r_exp_fu_564_p3                                       |     |        | r_exp          | select    | auto_sel               | 0       |
|        mul_13s_71s_71_5_0_U54                                | 4   |        | mul_ln249      | mul       | auto                   | 4       |
|        sub_ln255_fu_593_p2                                   |     |        | sub_ln255      | sub       | fabric                 | 0       |
|        exp_Z4_m_1_fu_669_p2                                  |     |        | exp_Z4_m_1     | add       | fabric                 | 0       |
|        mul_43ns_36ns_79_3_0_U55                              | 6   |        | mul_ln123      | mul       | auto                   | 2       |
|        add_ln126_fu_712_p2                                   |     |        | add_ln126      | add       | fabric                 | 0       |
|        exp_Z2P_m_1_fu_721_p2                                 |     |        | exp_Z2P_m_1    | add       | fabric                 | 0       |
|        mul_49ns_44ns_93_5_0_U56                              | 9   |        | mul_ln142      | mul       | auto                   | 4       |
|        add_ln145_fu_785_p2                                   |     |        | add_ln145      | add       | fabric                 | 0       |
|        exp_Z1P_m_1_l_fu_794_p2                               |     |        | exp_Z1P_m_1_l  | add       | fabric                 | 0       |
|        add_ln297_fu_828_p2                                   |     |        | add_ln297      | add       | fabric                 | 0       |
|        mul_50ns_50ns_99_5_0_U57                              | 9   |        | mul_ln297      | mul       | auto                   | 4       |
|        add_ln297_1_fu_843_p2                                 |     |        | add_ln297_1    | add       | fabric                 | 0       |
|        r_exp_1_fu_857_p2                                     |     |        | r_exp_1        | add       | fabric                 | 0       |
|        r_exp_2_fu_862_p3                                     |     |        | r_exp_2        | select    | auto_sel               | 0       |
|        icmp_ln309_fu_396_p2                                  |     |        | icmp_ln309     | setgt     | auto                   | 0       |
|        icmp_ln309_1_fu_879_p2                                |     |        | icmp_ln309_1   | setgt     | auto                   | 0       |
|        select_ln230_fu_507_p3                                |     |        | select_ln230   | select    | auto_sel               | 0       |
|        icmp_ln309_2_fu_520_p2                                |     |        | icmp_ln309_2   | setne     | auto                   | 0       |
|        or_ln309_fu_957_p2                                    |     |        | or_ln309       | or        | auto                   | 0       |
|        retval_1_fu_1069_p4                                   |     |        | select_ln310   | select    | auto_sel               | 0       |
|        icmp_ln326_fu_885_p2                                  |     |        | icmp_ln326     | setlt     | auto                   | 0       |
|        out_exp_fu_968_p2                                     |     |        | out_exp        | add       | fabric                 | 0       |
|        select_ln303_fu_915_p3                                |     |        | select_ln303   | select    | auto_sel               | 0       |
|        and_ln309_fu_988_p2                                   |     |        | and_ln309      | and       | auto                   | 0       |
|        xor_ln309_fu_993_p2                                   |     |        | xor_ln309      | xor       | auto                   | 0       |
|        and_ln309_1_fu_998_p2                                 |     |        | and_ln309_1    | and       | auto                   | 0       |
|        or_ln309_1_fu_1003_p2                                 |     |        | or_ln309_1     | or        | auto                   | 0       |
|        xor_ln185_fu_1009_p2                                  |     |        | xor_ln185      | xor       | auto                   | 0       |
|        and_ln309_2_fu_1015_p2                                |     |        | and_ln309_2    | and       | auto                   | 0       |
|        xor_ln309_1_fu_1021_p2                                |     |        | xor_ln309_1    | xor       | auto                   | 0       |
|        and_ln309_3_fu_1027_p2                                |     |        | and_ln309_3    | and       | auto                   | 0       |
|        or_ln309_2_fu_1032_p2                                 |     |        | or_ln309_2     | or        | auto                   | 0       |
|        xor_ln309_2_fu_1036_p2                                |     |        | xor_ln309_2    | xor       | auto                   | 0       |
|        or_ln309_3_fu_1042_p2                                 |     |        | or_ln309_3     | or        | auto                   | 0       |
|        and_ln309_4_fu_1048_p2                                |     |        | and_ln309_4    | and       | auto                   | 0       |
|        and_ln309_5_fu_1054_p2                                |     |        | and_ln309_5    | and       | auto                   | 0       |
|        sparsemux_9_3_64_1_0_U58                              |     |        | retval_1       | sparsemux | onehotencoding_realdef | 0       |
|    + infer_Pipeline_VITIS_LOOP_34_14                         | 0   |        |                |           |                        |         |
|      icmp_ln34_fu_76_p2                                      |     |        | icmp_ln34      | seteq     | auto                   | 0       |
|      add_ln34_fu_82_p2                                       |     |        | add_ln34       | add       | fabric                 | 0       |
|    + infer_Pipeline_VITIS_LOOP_20_15                         | 0   |        |                |           |                        |         |
|      icmp_ln20_fu_84_p2                                      |     |        | icmp_ln20      | seteq     | auto                   | 0       |
|      add_ln20_fu_90_p2                                       |     |        | add_ln20       | add       | fabric                 | 0       |
|      xor_ln21_fu_118_p2                                      |     |        | xor_ln21       | xor       | auto                   | 0       |
|    + infer_Pipeline_VITIS_LOOP_41_16                         | 0   |        |                |           |                        |         |
|      icmp_ln41_fu_76_p2                                      |     |        | icmp_ln41      | seteq     | auto                   | 0       |
|      add_ln41_fu_82_p2                                       |     |        | add_ln41       | add       | fabric                 | 0       |
|    + infer_Pipeline_VITIS_LOOP_34_17                         | 0   |        |                |           |                        |         |
|      icmp_ln34_fu_76_p2                                      |     |        | icmp_ln34      | seteq     | auto                   | 0       |
|      add_ln34_fu_82_p2                                       |     |        | add_ln34       | add       | fabric                 | 0       |
|    + infer_Pipeline_29                                       | 0   |        |                |           |                        |         |
|      exitcond6930_fu_65_p2                                   |     |        | exitcond6930   | seteq     | auto                   | 0       |
|      empty_fu_71_p2                                          |     |        | empty          | add       | fabric                 | 0       |
|    + infer_Pipeline_VITIS_LOOP_27_18                         | 0   |        |                |           |                        |         |
|      icmp_ln27_fu_88_p2                                      |     |        | icmp_ln27      | seteq     | auto                   | 0       |
|      add_ln27_fu_94_p2                                       |     |        | add_ln27       | add       | fabric                 | 0       |
|     + generic_tanh_float_s (grp_generic_tanh_float_s_fu_68)  | 45  |        |                |           |                        |         |
|       icmp_ln36_fu_193_p2                                    |     |        | icmp_ln36      | seteq     | auto                   | 0       |
|       icmp_ln45_fu_199_p2                                    |     |        | icmp_ln45      | setlt     | auto                   | 0       |
|       icmp_ln46_fu_205_p2                                    |     |        | icmp_ln46      | seteq     | auto                   | 0       |
|       icmp_ln46_1_fu_211_p2                                  |     |        | icmp_ln46_1    | seteq     | auto                   | 0       |
|       and_ln46_fu_217_p2                                     |     |        | and_ln46       | and       | auto                   | 0       |
|       icmp_ln51_fu_233_p2                                    |     |        | icmp_ln51      | setne     | auto                   | 0       |
|       or_ln51_fu_245_p2                                      |     |        | or_ln51        | or        | auto                   | 0       |
|       fcmp_32ns_32ns_1_2_no_dsp_1_U79                        |     |        | tmp_2          | fcmp      | auto                   | 1       |
|       and_ln51_fu_249_p2                                     |     |        | and_ln51       | and       | auto                   | 0       |
|       icmp_ln54_fu_255_p2                                    |     |        | icmp_ln54      | setlt     | auto                   | 0       |
|       fsub_32ns_32ns_32_5_full_dsp_1_U71                     | 2   |        | x              | fsub      | fulldsp                | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U72                     | 2   |        | x_1            | fadd      | fulldsp                | 4       |
|       x_3_fu_272_p3                                          |     |        | x_3            | select    | auto_sel               | 0       |
|       icmp_ln9_fu_290_p2                                     |     |        | icmp_ln9       | seteq     | auto                   | 0       |
|       icmp_ln10_fu_296_p2                                    |     |        | icmp_ln10      | setlt     | auto                   | 0       |
|       fpext_32ns_64_2_no_dsp_1_U78                           |     |        | xd             | fpext     | auto                   | 1       |
|       dadd_64ns_64ns_64_7_full_dsp_1_U80                     | 3   |        | sub_i          | dadd      | fulldsp                | 6       |
|       fptrunc_64ns_32_2_no_dsp_1_U77                         |     |        | conv6_i        | fptrunc   | auto                   | 1       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U73                     | 2   |        | add6           | fadd      | fulldsp                | 4       |
|       fdiv_32ns_32ns_32_16_no_dsp_1_U76                      |     |        | div            | fdiv      | fabric                 | 15      |
|       fsub_32ns_32ns_32_5_full_dsp_1_U74                     | 2   |        | resultf_2      | fsub      | fulldsp                | 4       |
|       xor_ln66_fu_314_p2                                     |     |        | xor_ln66       | xor       | auto                   | 0       |
|       fdiv_32ns_32ns_32_16_no_dsp_1_U76                      |     |        | resultf_1      | fdiv      | fabric                 | 15      |
|       fadd_32ns_32ns_32_5_full_dsp_1_U70                     | 2   |        | add            | fadd      | fulldsp                | 4       |
|       fmul_32ns_32ns_32_4_max_dsp_1_U75                      | 3   |        | resultf        | fmul      | maxdsp                 | 3       |
|       icmp_ln38_fu_239_p2                                    |     |        | icmp_ln38      | setne     | auto                   | 0       |
|       select_ln38_fu_337_p3                                  |     |        | select_ln38    | select    | auto_sel               | 0       |
|       xor_ln83_fu_356_p2                                     |     |        | xor_ln83       | xor       | auto                   | 0       |
|       ap_return                                              |     |        | select_ln79    | select    | auto_sel               | 0       |
|      + exp_generic_double_s (grp_exp_generic_double_s_fu_89) | 29  |        |                |           |                        |         |
|        icmp_ln18_fu_304_p2                                   |     |        | icmp_ln18      | seteq     | auto                   | 0       |
|        icmp_ln18_1_fu_310_p2                                 |     |        | icmp_ln18_1    | setne     | auto                   | 0       |
|        x_is_NaN_fu_316_p2                                    |     |        | x_is_NaN       | and       | auto                   | 0       |
|        icmp_ln18_2_fu_322_p2                                 |     |        | icmp_ln18_2    | seteq     | auto                   | 0       |
|        x_is_inf_fu_328_p2                                    |     |        | x_is_inf       | and       | auto                   | 0       |
|        xor_ln182_fu_923_p2                                   |     |        | xor_ln182      | xor       | auto                   | 0       |
|        x_is_pinf_fu_928_p2                                   |     |        | x_is_pinf      | and       | auto                   | 0       |
|        or_ln185_fu_933_p2                                    |     |        | or_ln185       | or        | auto                   | 0       |
|        select_ln185_fu_938_p3                                |     |        | select_ln185   | select    | auto_sel               | 0       |
|        or_ln185_1_fu_945_p2                                  |     |        | or_ln185_1     | or        | auto                   | 0       |
|        retval_1_fu_1069_p2                                   |     |        | select_ln185_1 | select    | auto_sel               | 0       |
|        m_exp_fu_338_p2                                       |     |        | m_exp          | add       | fabric                 | 0       |
|        e_frac_1_fu_356_p2                                    |     |        | e_frac_1       | sub       | fabric                 | 0       |
|        e_frac_2_fu_362_p3                                    |     |        | e_frac_2       | select    | auto_sel               | 0       |
|        sub_ln229_fu_378_p2                                   |     |        | sub_ln229      | sub       | fabric                 | 0       |
|        select_ln229_fu_388_p3                                |     |        | select_ln229   | select    | auto_sel               | 0       |
|        ashr_ln229_fu_428_p2                                  |     |        | ashr_ln229     | ashr      | auto_pipe              | 0       |
|        shl_ln229_fu_434_p2                                   |     |        | shl_ln229      | shl       | auto_pipe              | 0       |
|        m_fix_fu_440_p3                                       |     |        | m_fix          | select    | auto_sel               | 0       |
|        shl_ln230_fu_486_p2                                   |     |        | shl_ln230      | shl       | auto_pipe              | 0       |
|        ashr_ln230_fu_491_p2                                  |     |        | ashr_ln230     | ashr      | auto_pipe              | 0       |
|        mac_muladd_16s_15ns_19s_31_4_0_U59                    | 1   |        | mul_ln243      | mul       | dsp_slice              | 3       |
|        mac_muladd_16s_15ns_19s_31_4_0_U59                    | 1   |        | add_ln243      | add       | dsp_slice              | 3       |
|        icmp_ln243_fu_544_p2                                  |     |        | icmp_ln243     | setne     | auto                   | 0       |
|        add_ln243_1_fu_550_p2                                 |     |        | add_ln243_1    | add       | fabric                 | 0       |
|        select_ln243_fu_556_p3                                |     |        | select_ln243   | select    | auto_sel               | 0       |
|        r_exp_fu_564_p3                                       |     |        | r_exp          | select    | auto_sel               | 0       |
|        mul_13s_71s_71_5_0_U54                                | 4   |        | mul_ln249      | mul       | auto                   | 4       |
|        sub_ln255_fu_593_p2                                   |     |        | sub_ln255      | sub       | fabric                 | 0       |
|        exp_Z4_m_1_fu_669_p2                                  |     |        | exp_Z4_m_1     | add       | fabric                 | 0       |
|        mul_43ns_36ns_79_3_0_U55                              | 6   |        | mul_ln123      | mul       | auto                   | 2       |
|        add_ln126_fu_712_p2                                   |     |        | add_ln126      | add       | fabric                 | 0       |
|        exp_Z2P_m_1_fu_721_p2                                 |     |        | exp_Z2P_m_1    | add       | fabric                 | 0       |
|        mul_49ns_44ns_93_5_0_U56                              | 9   |        | mul_ln142      | mul       | auto                   | 4       |
|        add_ln145_fu_785_p2                                   |     |        | add_ln145      | add       | fabric                 | 0       |
|        exp_Z1P_m_1_l_fu_794_p2                               |     |        | exp_Z1P_m_1_l  | add       | fabric                 | 0       |
|        add_ln297_fu_828_p2                                   |     |        | add_ln297      | add       | fabric                 | 0       |
|        mul_50ns_50ns_99_5_0_U57                              | 9   |        | mul_ln297      | mul       | auto                   | 4       |
|        add_ln297_1_fu_843_p2                                 |     |        | add_ln297_1    | add       | fabric                 | 0       |
|        r_exp_1_fu_857_p2                                     |     |        | r_exp_1        | add       | fabric                 | 0       |
|        r_exp_2_fu_862_p3                                     |     |        | r_exp_2        | select    | auto_sel               | 0       |
|        icmp_ln309_fu_396_p2                                  |     |        | icmp_ln309     | setgt     | auto                   | 0       |
|        icmp_ln309_1_fu_879_p2                                |     |        | icmp_ln309_1   | setgt     | auto                   | 0       |
|        select_ln230_fu_507_p3                                |     |        | select_ln230   | select    | auto_sel               | 0       |
|        icmp_ln309_2_fu_520_p2                                |     |        | icmp_ln309_2   | setne     | auto                   | 0       |
|        or_ln309_fu_957_p2                                    |     |        | or_ln309       | or        | auto                   | 0       |
|        retval_1_fu_1069_p4                                   |     |        | select_ln310   | select    | auto_sel               | 0       |
|        icmp_ln326_fu_885_p2                                  |     |        | icmp_ln326     | setlt     | auto                   | 0       |
|        out_exp_fu_968_p2                                     |     |        | out_exp        | add       | fabric                 | 0       |
|        select_ln303_fu_915_p3                                |     |        | select_ln303   | select    | auto_sel               | 0       |
|        and_ln309_fu_988_p2                                   |     |        | and_ln309      | and       | auto                   | 0       |
|        xor_ln309_fu_993_p2                                   |     |        | xor_ln309      | xor       | auto                   | 0       |
|        and_ln309_1_fu_998_p2                                 |     |        | and_ln309_1    | and       | auto                   | 0       |
|        or_ln309_1_fu_1003_p2                                 |     |        | or_ln309_1     | or        | auto                   | 0       |
|        xor_ln185_fu_1009_p2                                  |     |        | xor_ln185      | xor       | auto                   | 0       |
|        and_ln309_2_fu_1015_p2                                |     |        | and_ln309_2    | and       | auto                   | 0       |
|        xor_ln309_1_fu_1021_p2                                |     |        | xor_ln309_1    | xor       | auto                   | 0       |
|        and_ln309_3_fu_1027_p2                                |     |        | and_ln309_3    | and       | auto                   | 0       |
|        or_ln309_2_fu_1032_p2                                 |     |        | or_ln309_2     | or        | auto                   | 0       |
|        xor_ln309_2_fu_1036_p2                                |     |        | xor_ln309_2    | xor       | auto                   | 0       |
|        or_ln309_3_fu_1042_p2                                 |     |        | or_ln309_3     | or        | auto                   | 0       |
|        and_ln309_4_fu_1048_p2                                |     |        | and_ln309_4    | and       | auto                   | 0       |
|        and_ln309_5_fu_1054_p2                                |     |        | and_ln309_5    | and       | auto                   | 0       |
|        sparsemux_9_3_64_1_0_U58                              |     |        | retval_1       | sparsemux | onehotencoding_realdef | 0       |
|    + infer_Pipeline_VITIS_LOOP_41_19                         | 0   |        |                |           |                        |         |
|      icmp_ln41_fu_87_p2                                      |     |        | icmp_ln41      | seteq     | auto                   | 0       |
|      add_ln41_fu_93_p2                                       |     |        | add_ln41       | add       | fabric                 | 0       |
|   + infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13       | 0   |        |                |           |                        |         |
|     icmp_ln141_fu_131_p2                                     |     |        | icmp_ln141     | seteq     | auto                   | 0       |
|     add_ln141_3_fu_137_p2                                    |     |        | add_ln141_3    | add       | fabric                 | 0       |
|     add_ln141_fu_149_p2                                      |     |        | add_ln141      | add       | fabric                 | 0       |
|     icmp_ln141_1_fu_155_p2                                   |     |        | icmp_ln141_1   | seteq     | auto                   | 0       |
|     select_ln141_fu_161_p3                                   |     |        | select_ln141   | select    | auto_sel               | 0       |
|     select_ln141_1_fu_169_p3                                 |     |        | select_ln141_1 | select    | auto_sel               | 0       |
|     first_iter_4_fu_177_p2                                   |     |        | first_iter_4   | seteq     | auto                   | 0       |
|     add_ln141_2_fu_207_p2                                    |     |        | add_ln141_2    | add       | fabric                 | 0       |
|     add_ln141_1_fu_218_p2                                    |     |        | add_ln141_1    | add       | fabric                 | 0       |
|     icmp_ln141_2_fu_223_p2                                   |     |        | icmp_ln141_2   | seteq     | auto                   | 0       |
|   + infer_Pipeline_VITIS_LOOP_34_110                         | 0   |        |                |           |                        |         |
|     icmp_ln34_fu_76_p2                                       |     |        | icmp_ln34      | seteq     | auto                   | 0       |
|     add_ln34_fu_82_p2                                        |     |        | add_ln34       | add       | fabric                 | 0       |
|  + LSTM_Top_Pipeline_VITIS_LOOP_27_2                         | 0   |        |                |           |                        |         |
|    icmp_ln27_fu_76_p2                                        |     |        | icmp_ln27      | seteq     | auto                   | 0       |
|    add_ln27_fu_82_p2                                         |     |        | add_ln27       | add       | fabric                 | 0       |
|    e_last_fu_93_p2                                           |     |        | e_last         | seteq     | auto                   | 0       |
+--------------------------------------------------------------+-----+--------+----------------+-----------+------------------------+---------+


================================================================
== Storage Report
================================================================
+----------------------------------------------------------------------+--------------+------+------+------+--------+-------------------------------------------------------------+------+---------+------------------+
| Name                                                                 | Usage        | Type | BRAM | URAM | Pragma | Variable                                                    | Impl | Latency | Bitwidth, Depth, |
|                                                                      |              |      |      |      |        |                                                             |      |         | Banks            |
+----------------------------------------------------------------------+--------------+------+------+------+--------+-------------------------------------------------------------+------+---------+------------------+
| + LSTM_Top                                                           |              |      | 284  | 0    |        |                                                             |      |         |                  |
|   img_dat_U                                                          | ram_1p array |      | 2    |      |        | img_dat                                                     | auto | 1       | 32, 784, 1       |
|   res_U                                                              | ram_2p array |      |      |      |        | res                                                         | auto | 1       | 32, 10, 1        |
|  + infer                                                             |              |      | 282  | 0    |        |                                                             |      |         |                  |
|    gate_f_U                                                          | ram_2p array |      | 2    |      |        | gate_f                                                      | auto | 1       | 32, 128, 1       |
|    gate_i_U                                                          | ram_2p array |      | 2    |      |        | gate_i                                                      | auto | 1       | 32, 128, 1       |
|    stat_C_U                                                          | ram_2p array |      | 2    |      |        | stat_C                                                      | auto | 1       | 32, 128, 1       |
|    C_t_U                                                             | ram_1p array |      | 2    |      |        | C_t                                                         | auto | 1       | 32, 128, 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U147                               | ram_2p array |      | 2    |      |        | gate_o                                                      | auto | 1       | 32, 128, 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U146                                | ram_1p array |      | 2    |      |        | h_t                                                         | auto | 1       | 32, 128, 1       |
|   + infer_Outline_VITIS_LOOP_63_1                                    |              |      | 268  | 0    |        |                                                             |      |         |                  |
|     fadd_32ns_32ns_32_5_full_dsp_1_U125                              | ram_2p array |      | 2    |      |        | vec_tmp                                                     | auto | 1       | 32, 128, 1       |
|     vec_i_U                                                          | ram_1p array |      | 2    |      |        | vec_i                                                       | auto | 1       | 32, 156, 1       |
|    + infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5                  |              |      | 64   | 0    |        |                                                             |      |         |                  |
|      Weight0_f_U                                                     | rom_1p       |      | 64   |      |        | Weight0_f                                                   | auto | 1       | 32, 19968, 1     |
|    + infer_Pipeline_VITIS_LOOP_34_1                                  |              |      | 1    | 0    |        |                                                             |      |         |                  |
|      Bias0_f_U                                                       | rom_1p       |      | 1    |      |        | Bias0_f                                                     | auto | 1       | 32, 128, 1       |
|    + infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7                |              |      | 64   | 0    |        |                                                             |      |         |                  |
|      Weight0_i_U                                                     | rom_1p       |      | 64   |      |        | Weight0_i                                                   | auto | 1       | 32, 19968, 1     |
|    + infer_Pipeline_VITIS_LOOP_34_11                                 |              |      | 1    | 0    |        |                                                             |      |         |                  |
|      Bias0_i_U                                                       | rom_1p       |      | 1    |      |        | Bias0_i                                                     | auto | 1       | 32, 128, 1       |
|    + infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9                |              |      | 64   | 0    |        |                                                             |      |         |                  |
|      Weight0_c_U                                                     | rom_1p       |      | 64   |      |        | Weight0_c                                                   | auto | 1       | 32, 19968, 1     |
|    + infer_Pipeline_VITIS_LOOP_34_13                                 |              |      | 1    | 0    |        |                                                             |      |         |                  |
|      Bias0_c_U                                                       | rom_1p       |      | 1    |      |        | Bias0_c                                                     | auto | 1       | 32, 128, 1       |
|    + infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11              |              |      | 64   | 0    |        |                                                             |      |         |                  |
|      Weight0_o_U                                                     | rom_1p       |      | 64   |      |        | Weight0_o                                                   | auto | 1       | 32, 19968, 1     |
|    + infer_Pipeline_VITIS_LOOP_27_1                                  |              |      | 0    | 0    |        |                                                             |      |         |                  |
|     + generic_tanh_float_s (grp_generic_tanh_float_s_fu_57)          |              |      | 5    | 0    |        |                                                             |      |         |                  |
|      + exp_generic_double_s (grp_exp_generic_double_s_fu_89)         |              |      | 5    | 0    |        |                                                             |      |         |                  |
|        table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U | rom_1p       |      | 2    |      |        | table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array | auto | 1       | 58, 256, 1       |
|        table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U   | rom_2p       |      | 1    |      |        | table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array   | auto | 1       | 26, 256, 1       |
|        table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U   | rom_1p       |      | 2    |      |        | table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array   | auto | 1       | 42, 256, 1       |
|    + infer_Pipeline_VITIS_LOOP_34_14                                 |              |      | 1    | 0    |        |                                                             |      |         |                  |
|      Bias0_o_U                                                       | rom_1p       |      | 1    |      |        | Bias0_o                                                     | auto | 1       | 32, 128, 1       |
|    + infer_Pipeline_VITIS_LOOP_27_18                                 |              |      | 0    | 0    |        |                                                             |      |         |                  |
|     + generic_tanh_float_s (grp_generic_tanh_float_s_fu_68)          |              |      | 5    | 0    |        |                                                             |      |         |                  |
|      + exp_generic_double_s (grp_exp_generic_double_s_fu_89)         |              |      | 5    | 0    |        |                                                             |      |         |                  |
|        table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U | rom_1p       |      | 2    |      |        | table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array | auto | 1       | 58, 256, 1       |
|        table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U   | rom_2p       |      | 1    |      |        | table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array   | auto | 1       | 26, 256, 1       |
|        table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U   | rom_1p       |      | 2    |      |        | table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array   | auto | 1       | 42, 256, 1       |
|   + infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13               |              |      | 4    | 0    |        |                                                             |      |         |                  |
|     Weight_lc_U                                                      | rom_1p       |      | 4    |      |        | Weight_lc                                                   | auto | 1       | 32, 1280, 1      |
|   + infer_Pipeline_VITIS_LOOP_34_110                                 |              |      | 0    | 0    |        |                                                             |      |         |                  |
|     Bias_lc_U                                                        | rom_1p       |      |      |      |        | Bias_lc                                                     | auto | 1       | 32, 10, 1        |
+----------------------------------------------------------------------+--------------+------+------+------+--------+-------------------------------------------------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------+---------------------------------------------+
| Type      | Options                  | Location                                    |
+-----------+--------------------------+---------------------------------------------+
| pipeline  | II=1                     | lstm_hls/rnn_top.cpp:15 in mnist_lstm       |
| pipeline  | II=1                     | lstm_hls/rnn_top.cpp:29 in mnist_lstm       |
| interface | ap_ctrl_none port=return | lstm_hls/rnn_top.cpp:39 in lstm_top, return |
| interface | axis port=in             | lstm_hls/rnn_top.cpp:40 in lstm_top, in     |
| interface | axis port=out            | lstm_hls/rnn_top.cpp:41 in lstm_top, out    |
| inline    |                          | lstm_hls/utils.h:16 in pop_stream           |
| inline    |                          | lstm_hls/utils.h:40 in push_stream          |
+-----------+--------------------------+---------------------------------------------+


