{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1960, "design__instance__area": 39248, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.019435320049524307, "power__switching__total": 0.009347375482320786, "power__leakage__total": 4.946559215568413e-07, "power__total": 0.028783190995454788, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.27323086233578275, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.28020062063689277, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6768474861052809, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.1957911665990726, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.676847, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.195791, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.2863067364227214, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.29990696885902046, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.877399067123975, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.562560236539683, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -152.83363984741538, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.562560236539683, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.515188, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 60, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.56256, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 60, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.2671384022935432, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.2710634848858119, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.30834047299276945, "timing__setup__ws__corner:nom_ff_n40C_5v50": 5.160357620609914, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.30834, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.160357, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 8, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.2654338213244761, "clock__skew__worst_setup": 0.2689579468600616, "timing__hold__ws": 0.30446662719453627, "timing__setup__ws": -4.705018730018066, "timing__hold__tns": 0, "timing__setup__tns": -161.27886682641295, "timing__hold__wns": 0, "timing__setup__wns": -4.705018730018066, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.304467, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 178, "timing__setup_r2r__ws": -4.705019, "timing__setup_r2r_vio__count": 178, "design__die__bbox": "0.0 0.0 284.69 302.61", "design__core__bbox": "6.72 15.68 277.76 286.16", "design__instance__count__total": 4844, "design__instance__count__welltap": 463, "design__instance__count__diode": 0, "design__instance__count__fill": 1869, "design__instance__count__decap": 1015, "design__io": 109, "design__die__area": 86150, "design__core__area": 73310.9, "design__instance__count__stdcell": 1960, "design__instance__area__stdcell": 39248, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.535364, "design__instance__utilization__stdcell": 0.535364, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 17875209, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 46423.1, "design__violations": 0, "design__instance__count__setup_buffer": 91, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1412, "route__net__special": 2, "route__drc_errors__iter:1": 226, "route__wirelength__iter:1": 50603, "route__drc_errors__iter:2": 40, "route__wirelength__iter:2": 50105, "route__drc_errors__iter:3": 20, "route__wirelength__iter:3": 50094, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 50085, "route__drc_errors": 0, "route__wirelength": 50085, "route__vias": 8244, "route__vias__singlecut": 8244, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 550.93, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__percent__corner:nom_tt_025C_5v00": 1.06, "timing__unannotated_net_filtered__percent__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__percent__corner:nom_ss_125C_4v50": 1.06, "timing__unannotated_net_filtered__percent__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__percent__corner:nom_ff_n40C_5v50": 1.06, "timing__unannotated_net_filtered__percent__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2709607337419768, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.27726241531912416, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6712419698954136, "timing__setup__ws__corner:min_tt_025C_5v00": 2.264526408265211, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.671242, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.264526, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__percent__corner:min_tt_025C_5v00": 1.06, "timing__unannotated_net_filtered__percent__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.28281042197468936, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.29520728364056353, "timing__hold__ws__corner:min_ss_125C_4v50": 0.9013106072154062, "timing__setup__ws__corner:min_ss_125C_4v50": -4.436358073136832, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -145.97403166067497, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.436358073136832, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.49872, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 58, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.436358, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 58, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__percent__corner:min_ss_125C_4v50": 1.06, "timing__unannotated_net_filtered__percent__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.2654338213244761, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2689579468600616, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.30446662719453627, "timing__setup__ws__corner:min_ff_n40C_5v50": 5.203948974592435, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.304467, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.203949, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__percent__corner:min_ff_n40C_5v50": 1.06, "timing__unannotated_net_filtered__percent__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.275870917251856, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.2836093384858045, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6830761705164946, "timing__setup__ws__corner:max_tt_025C_5v00": 2.1163755791339796, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.683076, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.116376, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__percent__corner:max_tt_025C_5v00": 1.06, "timing__unannotated_net_filtered__percent__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.2904090106147316, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.30539069359964177, "timing__hold__ws__corner:max_ss_125C_4v50": 0.8499008404277512, "timing__setup__ws__corner:max_ss_125C_4v50": -4.705018730018066, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -161.27886682641295, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.705018730018066, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.524814, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 60, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.705019, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 60, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__percent__corner:max_ss_125C_4v50": 1.06, "timing__unannotated_net_filtered__percent__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2691070498164857, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2734883230624748, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.31293346577554243, "timing__setup__ws__corner:max_ff_n40C_5v50": 5.109261158768669, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.312933, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.109261, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__percent__corner:max_ff_n40C_5v50": 1.06, "timing__unannotated_net_filtered__percent__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.9988, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99966, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00119861, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00164693, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000338299, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00164693, "ir__voltage__worst": 5, "ir__drop__avg": 0.000342, "ir__drop__worst": 0.0012, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}