Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jul 16 17:40:46 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a35tl-csg324
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            zero
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.886ns  (logic 4.812ns (44.204%)  route 6.074ns (55.796%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    R10                  IBUF (Prop_ibuf_I_O)         1.017     1.017 r  a_IBUF[0]_inst/O
                         net (fo=12, routed)          2.303     3.320    a_IBUF[0]
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.148     3.468 r  carry_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.902     4.370    carry_OBUF_inst_i_3_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I1_O)        0.148     4.518 f  y_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.518    y_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I0_O)      0.291     4.809 f  y_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.839     5.648    y_OBUF[3]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.346     5.994 r  zero_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.030     8.024    zero_OBUF
    U17                  OBUF (Prop_obuf_I_O)         2.862    10.886 r  zero_OBUF_inst/O
                         net (fo=0)                   0.000    10.886    zero
    U17                                                               r  zero (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.897ns  (logic 4.662ns (47.106%)  route 5.235ns (52.894%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    R10                  IBUF (Prop_ibuf_I_O)         1.017     1.017 r  a_IBUF[0]_inst/O
                         net (fo=12, routed)          2.303     3.320    a_IBUF[0]
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.148     3.468 r  carry_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.902     4.370    carry_OBUF_inst_i_3_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I1_O)        0.148     4.518 r  y_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.518    y_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I0_O)      0.291     4.809 r  y_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.030     6.839    y_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         3.058     9.897 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.897    y[3]
    U16                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.854ns  (logic 4.858ns (49.305%)  route 4.995ns (50.695%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    V14                  IBUF (Prop_ibuf_I_O)         1.015     1.015 f  b_IBUF[1]_inst/O
                         net (fo=14, routed)          1.779     2.795    b_IBUF[1]
    SLICE_X1Y8           LUT5 (Prop_lut5_I4_O)        0.158     2.953 r  y_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           1.237     4.190    data6[0]
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.362     4.552 r  y_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.552    y_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I1_O)      0.267     4.819 r  y_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.979     6.798    y_OBUF[0]
    U11                  OBUF (Prop_obuf_I_O)         3.056     9.854 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.854    y[0]
    U11                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.284ns  (logic 4.637ns (49.947%)  route 4.647ns (50.053%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    U14                  IBUF (Prop_ibuf_I_O)         1.016     1.016 f  b_IBUF[2]_inst/O
                         net (fo=9, routed)           1.437     2.453    b_IBUF[2]
    SLICE_X1Y8           LUT2 (Prop_lut2_I1_O)        0.148     2.601 r  y_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           1.228     3.829    y_OBUF[3]_inst_i_5_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I0_O)        0.148     3.977 r  y_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.977    y_OBUF[1]_inst_i_3_n_0
    SLICE_X1Y9           MUXF7 (Prop_muxf7_I1_O)      0.267     4.244 r  y_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.982     6.226    y_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.058     9.284 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.284    y[1]
    T11                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            carry
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.283ns  (logic 4.176ns (44.985%)  route 5.107ns (55.015%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.021     1.021 r  a_IBUF[1]_inst/O
                         net (fo=11, routed)          2.080     3.100    a_IBUF[1]
    SLICE_X1Y8           LUT6 (Prop_lut6_I4_O)        0.148     3.248 r  carry_OBUF_inst_i_2/O
                         net (fo=2, routed)           1.007     4.255    carry_OBUF_inst_i_2_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.148     4.403 r  carry_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.020     6.424    carry_OBUF
    U18                  OBUF (Prop_obuf_I_O)         2.859     9.283 r  carry_OBUF_inst/O
                         net (fo=0)                   0.000     9.283    carry
    U18                                                               r  carry (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.196ns  (logic 4.647ns (50.532%)  route 4.549ns (49.468%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    T9                   IBUF (Prop_ibuf_I_O)         1.027     1.027 r  a_IBUF[2]_inst/O
                         net (fo=9, routed)           1.715     2.742    a_IBUF[2]
    SLICE_X0Y7           LUT3 (Prop_lut3_I2_O)        0.148     2.890 r  y_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.775     3.665    y_OBUF[2]_inst_i_8_n_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I5_O)        0.148     3.813 r  y_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.813    y_OBUF[2]_inst_i_3_n_0
    SLICE_X0Y7           MUXF7 (Prop_muxf7_I1_O)      0.267     4.080 r  y_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.059     6.139    y_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         3.057     9.196 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.196    y[2]
    V17                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            carry
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.983ns  (logic 1.760ns (58.988%)  route 1.223ns (41.012%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  b_IBUF[3]_inst/O
                         net (fo=8, routed)           0.565     1.005    b_IBUF[3]
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.062     1.067 r  carry_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.658     1.725    carry_OBUF
    U18                  OBUF (Prop_obuf_I_O)         1.258     2.983 r  carry_OBUF_inst/O
                         net (fo=0)                   0.000     2.983    carry
    U18                                                               r  carry (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.019ns  (logic 1.933ns (64.033%)  route 1.086ns (35.967%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  s_IBUF[1]_inst/O
                         net (fo=9, routed)           0.442     0.895    s_IBUF[1]
    SLICE_X1Y9           LUT6 (Prop_lut6_I0_O)        0.062     0.957 r  y_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.957    y_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y9           MUXF7 (Prop_muxf7_I0_O)      0.082     1.039 r  y_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.644     1.682    y_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.336     3.019 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.019    y[1]
    T11                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[2]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.090ns  (logic 1.911ns (61.849%)  route 1.179ns (38.151%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  s[2] (IN)
                         net (fo=0)                   0.000     0.000    s[2]
    U12                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  s_IBUF[2]_inst/O
                         net (fo=5, routed)           0.511     0.967    s_IBUF[2]
    SLICE_X0Y8           MUXF7 (Prop_muxf7_S_O)       0.119     1.086 r  y_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.668     1.754    y_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.336     3.090 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.090    y[3]
    U16                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.098ns  (logic 1.930ns (62.309%)  route 1.168ns (37.691%))
  Logic Levels:           4  (IBUF=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  s_IBUF[1]_inst/O
                         net (fo=9, routed)           0.526     0.979    s_IBUF[1]
    SLICE_X0Y8           LUT4 (Prop_lut4_I1_O)        0.062     1.041 r  y_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.041    y_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I0_O)      0.082     1.123 r  y_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.642     1.765    y_OBUF[0]
    U11                  OBUF (Prop_obuf_I_O)         1.334     3.098 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.098    y[0]
    U11                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.158ns  (logic 1.920ns (60.794%)  route 1.238ns (39.206%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    V10                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  s_IBUF[0]_inst/O
                         net (fo=13, routed)          0.557     0.998    s_IBUF[0]
    SLICE_X0Y7           LUT6 (Prop_lut6_I2_O)        0.062     1.060 r  y_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.060    y_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y7           MUXF7 (Prop_muxf7_I0_O)      0.082     1.142 r  y_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.681     1.823    y_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         1.335     3.158 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.158    y[2]
    V17                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            zero
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.241ns  (logic 1.998ns (61.640%)  route 1.243ns (38.360%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  s_IBUF[1]_inst/O
                         net (fo=9, routed)           0.442     0.895    s_IBUF[1]
    SLICE_X1Y9           LUT6 (Prop_lut6_I0_O)        0.062     0.957 f  y_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.957    y_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y9           MUXF7 (Prop_muxf7_I0_O)      0.082     1.039 f  y_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.154     1.193    y_OBUF[1]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.140     1.333 r  zero_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.647     1.980    zero_OBUF
    U17                  OBUF (Prop_obuf_I_O)         1.261     3.241 r  zero_OBUF_inst/O
                         net (fo=0)                   0.000     3.241    zero
    U17                                                               r  zero (OUT)
  -------------------------------------------------------------------    -------------------





