ID,Title,First Name,Last Name,Position,Organization,Primary Address - City,Primary Address - Country,Primary Email,Additional Email,Paper Title,Paper Number,Presentation Status,Presentation Type,Theme,Presenting Author Names,Rest of the authors,Registered,Bio,Final abstract,Day (Poster)
91,Mr.,Xabier,Abancens Calvo,Leading Research Engineer,Barcelona Supercomputing Center (BSC),Barcelona,España,xabier.abancens@bsc.es,,Extending OpenPiton framework towards the HPC domain: first steps,142,Accepted,Poster,06. High-performance computing,Mr. Xabier Abancens Calvo,"Mohsin Shahbaz, Teresa Cervero Garcia",X,,,Wed
531,,David,Aguiló,Engineer,Barcelona Supercomputing Center,,,,,"Kameleon, a RISC-V based 2-core multi-accelerator academic SoC",102,Accepted,Poster,"12. Systems-on-Chip with RISC-V cores, accelerators, RISC-V ISA extensions (specified or custom)",Prof. Francesc Moll,"David Aguiló Domínguez, Oscar Alonso, Max Doblas, César Hernández, Vatistas Kostalampros, Santiago Marco-Sola, Abbas Haghi, Jordi Fornt, Juan Miguel De Haro, Carlos Rojas, Enrico Reggiani, Roger Figueras, Pau Fontova, Xavier Carrril, Hugo Safadi, Diego Mateo, Xavier Aragonés, Jordi Sacristán, Carmen Martínez, Ángel Diéguez, Sergio Moreno, Manuel Lopez, Fernando Arreza, Lluís Terés, Miquel Moretó, Adrián Cristal, Osman Unsal, Mateo Valero",X,,,Thu
88,Mr.,Karim,Ait Lahssaine,Research Engineer,Cea,Grenoble,France,karim.aitlahssaine@cea.fr,,Memory Authenticated Encryption Engine for a RISC-V processor,6,Accepted,Poster,13. Security and functional safety for RISC-V,Mr. Karim Ait Lahssaine,Olivier Savry,X,,,Tue
618,Mr.,Mehdi,Akeddar,ML Engineer,,,,marina.zapater@heig-vd.ch,,"An opensource framework for edge-to-cloud
 inference on resource-constrained RISC-V systems",140,Accepted,Poster,"04. Embedded systems, IoT, edge computing",Mr. Mehdi Akeddar,"Thomas Rieder, Guillaume Chacun, Bruno Da Rocha Carvalho, Marina Zapater",X,,,Tue
286,Mr.,Riccardo,Alidori,Research Engineer,CEA-List,Grenoble,France,riccardo.alidori@cea.fr,,Hardware Support for Variable Precision Floating Point Formats Exploration,55,Accepted,Poster,"12. Systems-on-Chip with RISC-V cores, accelerators, RISC-V ISA extensions (specified or custom)",Mr. Riccardo Alidori,Andrea Bocco,X,,,Thu
143,Mr.,Côme,Allart,PhD. student,"Thales DIS, Meyreuil France - Mines Saint-Etienne, CEA, Leti, Centre CMP, F - 13541 Gardanne France",Aix-en-Provence,France,come.allart@thalesgroup.com,,Performance Modeling of CVA6 with Cycle-Based Simulation,81,Accepted,Poster,06. High-performance computing,Mr. Côme Allart,"Jean-Roch Coulon, André Sintzoff, Olivier Potin, Jean-Baptiste Rigaud",X,,,Wed
391,Mr.,Jack,Andrew,Senior Principal Engineer,Imagination Technologies,Cambridge,United Kingdom,jack.andrew@imgtec.com,,Virtual machines on RISC-V,76,Accepted,Poster,05. Hardware/software co-design,Mr. Jack Andrew,,X,,,Thu
138,Dr.,Caaliph,Andriamisaina,Research Engineer,"Cea, List",Palaiseau,France,caaliph.andriamisaina@cea.fr,,"SECURE PLATFORM FOR ICT SYSTEMS
 ROOTED AT THE SILICON MANUFACTURING
 PROCESS",35,Accepted,Poster,13. Security and functional safety for RISC-V,Dr. Caaliph Andriamisaina,"Farhat Thabet, Jean-Roch Coulon, Guillaume Chauvon, Alejandro Cabrera Aldaya, Nicola Tuveri, Macarena C. Martinez-Rodriguez, Piedad Brox",X,,,Tue
369,Dr,Gerardo,Bandera Burgueño,Associate Professor,University of Malaga,,,gbandera@uma.es,,"Floating Point HUB Adder for RISC-V
 Sargantana Processor",70,Accepted,Poster,"12. Systems-on-Chip with RISC-V cores, accelerators, RISC-V ISA extensions (specified or custom)",Dr Gerardo Bandera Burgueño,"Javier Salamero, Miquel Moretó, Julio Villalba-moreno",X,,,Thu
457,Dr.,Marcello,Barbirotta,Phd Candidate,Sapienza University Of Rome,Roma,Italia,marcello.barbirotta@uniroma1.it,,Adding Dynamic Triple Modular Redundancy on a RISC-V Microarchitecture,92,Accepted,Poster,13. Security and functional safety for RISC-V,Dr. Marcello Barbirotta,"Abdallah Cheikh, Antonio Mastrandrea, Francesco Menichelli, Mauro Olivieri",X,,,Tue
370,Dr.,Jeremy,Bennett,Chief Executive,Embecosm,Southampton,United Kingdom,jeremy.bennett@embecosm.com,,The CORE‑V software ecosystem: Ten lessons learned from developing vendor specific compiler tool chains,104,Accepted,Oral,Commercial applications for real world deployment,Dr. Jeremy Bennett,,X,,,Thu
190,Mr.,Thomas,Benz,Ph.D Student,ETH Zurich,Zurich,Switzerland,tbenz@iis.ee.ethz.ch,,Puma: An End-to-End Open-Source Linux-capable RISC-V SoC in 130nm CMOS,48,Accepted,Oral,08. Open-source hardware and open silicon,Mr. Thomas Benz,"Paul Scheffler, Jannis Schönleber, Luca Benini",X,,,Wed
591,Dr.,Abdoulaye,Berthe,R&D Engineer,Low Power Futures,Toronto,Canada,aberthe@lowpowerfutures.ca,,RISC-V Trusted MCU for Functional Safety Applications,149,Accepted,Oral,13. Security and functional safety for RISC-V,Dr. Abdoulaye Berthe,,X,,,Tue
205,Mr.,Marco,Bertuletti,Ph.d. Student,ETH Zurich,Zurich,Switzerland,mbertuletti@iis.ee.ethz.ch,,Parallel Sparse Deep Learning Operators on Lightweight RISC-V Processors,28,Accepted,Poster,06. High-performance computing,Mr. Marco Bertuletti,"Tim Fischer, Yichao Zhang, Luca Benini",X,,,Wed
69,Mr.,Marton,Bognar,PhD Student,"imec-DistriNet, KU Leuven",Leuven,Belgium,marton.bognar@kuleuven.be,,Proteus: An Extensible RISC-V Core for Hardware Extensions,54,Accepted,Oral,08. Open-source hardware and open silicon,Mr. Marton Bognar,"Job Noorman, Frank Piessens",X,,,Wed
540,Dr.,Nick,Brown,Research Fellow,Epcc At The University Of Edinburgh,Edinburgh,United Kingdom,n.brown@epcc.ed.ac.uk,,Experiences of running an HPC RISC-V testbed,111,Accepted,Poster,06. High-performance computing,Dr. Nick Brown,"Maurice Jamieson, Joseph Lee",X,,,Wed
458,Mr.,Benjamin,Cabé,"Developer Advocate, Zephyr Project",Linux Foundation,Toulouse,France,benjamin@zephyrproject.org,,Open Source All the Way Down with Zephyr and RISC-V,96,Accepted,Poster,"04. Embedded systems, IoT, edge computing",Mr. Benjamin Cabé,,,,,Tue
280,Dr.,Ramon,Canal,Academics | Associate professor,Universitat Politècnica De Catalunya,Barcelona,Spain,rcanal@ac.upc.edu,ramon.canal@bsc.es,Vitamin-V: Virtual Environment and Tool-boxing for Trustworthy Development of RISC-V based Cloud Services,91,Accepted,Poster,Publicly funded projects presentations and/or results,Dr. Ramon Canal,"Angelos Arelakis, Alberto Moreno, Josep Lluís Berral, Aaron Call, Stefano Di Carlo, Juanjo Costa, Dimitris Gizopoulos, Vasileios Karakostas, Francesco Lubrano, Konstantinos Nikas, Yiannis Nikolakopoulos, Beatriz Otero, George Papadimitriou, Yannis Papaefstathiou, Dionisios Pnevmatikatos, Daniel Raho, Alvise Rigo, Eva Rodríguez, Alessandro Savino, Alberto Scionti, Nikos Tampouratzis, Alex Torregrosa",X,,,Thu
93,Mr.,Joaquim Maria,Castella Triginer,Senior Researcher,Virual Vehicle Research Gmbh,Graz,Austria,joaquim.castellatriginer@v2c2.at,,"Enhancing Safety with RISC-V-based SPIDER Autonomous Robot:
 A Use-Case from the ECSEL FRACTAL Project",71,Accepted,Poster,Publicly funded projects presentations and/or results,Mr. Joaquim Maria Castella Triginer,"Joaquim Maria Castella Triginer, Helio Fernandez, FENG CHANG, Sergi Alcaide, Ramon Canal, Jaume Abella",X,,,Tue
442,Dr.,Gregory,Chadwick,Digital Design Lead,Lowrisc Cic,Bristol,United Kingdom,gac@lowrisc.org,,Developing an Open-Source Silicon Ecosystem: The Silicon Commons,113,Accepted,Poster,08. Open-source hardware and open silicon,Dr. Gregory Chadwick,"Andreas Kurth, Marno van der Maas",X,,,Wed
442,Dr.,Gregory,Chadwick,Digital Design Lead,Lowrisc Cic,Bristol,United Kingdom,gac@lowrisc.org,,"Building commercially relevant open source silicon:
 The many aspects of Ibex",90,Accepted,Oral,Commercial applications for real world deployment,Dr. Gregory Chadwick,"Andreas Kurth, Marno van der Maas, Harry Callahan",X,,,Wed
456,Mr.,Henri-pierre,Charles,Research Director,CEA,Grenoble,France,Henri-Pierre.Charles@cea.Fr,,"How to generate data dependent applications and handle
  platform heterogeneity ?",101,Accepted,Poster,03. Compilation and code optimization,Mr. Henri-pierre Charles,"Maha Kooli, Thaddée Bricout, Benjamin Lacour",X,,,Thu
378,Mr.,Odysseas,Chatzopoulos,PhD Student,University Of Athens,Athens,Greece,od.chatzopoulos@di.uoa.gr,,"Enabling Design Space Exploration of RISC-V
 Accelerator-rich Computing Systems on gem5",108,Accepted,Poster,"12. Systems-on-Chip with RISC-V cores, accelerators, RISC-V ISA extensions (specified or custom)",Mr. Odysseas Chatzopoulos,"George Papadimitriou, Vasileios Karakostas, Dimitris Gizopoulos",X,,,Thu
140,Mr.,Balaji,Chegu,Tech Staff,Microchip,Bangalore,India,balaji.chegu@microchip.com,,Software Hardware Co-processing in RISC-V using OpenVX™ for Embedded Vision Applications,42,Accepted,Poster,05. Hardware/software co-design,Mr. Balaji Chegu,"Prakash Reddy Battu, Divyang Agrawal, Arun Naik",X,,,Tue
126,Dr.,Junchao,Chen,Researcher,IHP-Innovations for High Performance Microelectronics,Frankfurt Oder,Germany,chen@ihp-microelectronics.com,,Towards High-Reliability Systems Design using Agile Hardware Development Flow,26,Accepted,Poster,13. Security and functional safety for RISC-V,Dr. Junchao Chen,"Li Lu, Markus Ulbricht, Milos Krstic",X,,,Tue
270,Mr.,Warren,Chen,Senior Technical Manager,Andes Technology,Hsinchu,Taiwan,warren@andestech.com,,Latency Reduction in a System with IOPMP,124,Accepted,Poster,13. Security and functional safety for RISC-V,Mr. Warren Chen,Paul Shan-Chyun Ku,X,,,Tue
108,Mr.,Jin,Chufeng,Grad Student,Tsinghua University,Beijing,China,auchufeng@gmail.com,auchufeng@qq.com,A Micro Arch Design of L1 Cache for GPGPUs Supporting Release Consistency-directed Coherence Based on RVWMO,49,Accepted,Poster,08. Open-source hardware and open silicon,Mr. Jin Chufeng,"Kexiang Yang, Jingzhou Li, He Hu",X,,,Wed
193,Dr.,Iacopo,Colonnelli,Assistant Professor,University Of Torino,Torino,Italy,iacopo.colonnelli@unito.it,,Experimenting with PyTorch on RISC-V,114,Accepted,Poster,09. Operating system and RISC-V software ecosystem,Dr. Iacopo Colonnelli,"Robert Birke, Marco Aldinucci",X,,,Thu
104,Mr.,Francisco,Costa,Student,University of Minho,Guimaraes,Portugal,pg47200@alunos.uminho.pt,,Open Source RISC-V Advanced Interrupt Architecture (AIA) IP,9,Accepted,Poster,"12. Systems-on-Chip with RISC-V cores, accelerators, RISC-V ISA extensions (specified or custom)",Mr. Francisco Costa,"Manuel Rodríguez, Bruno Sá, Sandro Pinto",,,,Thu
158,Dr.,Ashish,Darbari,CEO,Axiomise,London,United Kingdom,ashish.darbari@axiomise.com,,End-to-end formal verification of RISC-V SoCs,18,Accepted,Poster,14. Verification for RISC-V,Dr. Ashish Darbari,"Adeel Liaquat, Muhammad Bilal Sakhawat",,,,Wed
122,PHD.,Raúl,de la Cruz,Sr. Principal Research Engineer,Collins Aerospace,Cork,Ireland,raul.delacruz@collins.com,,Providing QoS policies for mixed-criticality applications on RISC-V based MPSoCs,16,Accepted,Poster,"04. Embedded systems, IoT, edge computing",PHD. Raúl de la Cruz,Gonzalo Salinas Hernando,X,,,Tue
202,Mr.,David,Ditzel,Founder and CTO,"Esperanto Technologies Europe, S.L.U.",Madrid,Spain,dave.ditzel@esperantotech.com,,"RISC-V’s revolutionary role for simultaneously
 supporting machine learning and HPC",56,Accepted,Oral,06. High-performance computing,Mr. David Ditzel,,X,,,Wed
432,Prof.,Wolfgang,Ecker,Adjunct Professor / Distinguished Engineer,Infineon Technologies,,,Wolfgang.Ecker@infineon.com,,Scale4Edge – Scaling RISC-V for Edge Applications,31,Accepted,Poster,Publicly funded projects presentations and/or results,Prof. Wolfgang Ecker,"Milos Krstic, Markus Ulbricht, Andreas Mauderer, Eyck Jentzsch, Andreas Koch, Bastian Koppelmann, Wolfgang Mueller, Babak Sadiye, Niklas Bruns, Rolf Drechsler, Daniel Mueller-gritschneder, Jan Schlamelcher, Kim Grüttner, Jörg Bormann, Wolfgang Kunz, Reinhold Heckmann, Gerhard Angst, Ralf Wimmer, Bernd Becker, Tobias Faller, Paul Palomero Bernardo, Oliver Bringmann, Johannes Partzsch, Christian Mayr",,,,Tue
64,Mr.,Tamer,Eren,Researcher,TÜBİTAK / BİLGEM,İstanbul,Turkey,tamer.eren@tubitak.gov.tr,,"A RISC-V-based, Multi-threaded General Purpose
 GPU Core",27,Accepted,Poster,"12. Systems-on-Chip with RISC-V cores, accelerators, RISC-V ISA extensions (specified or custom)",Mr. Tamer Eren,"Mehmet Eyyüp Ergin, Ömer Güzel, Hasan Erdem Yantır",X,,,Thu
284,Mr.,Jerome,Fereyre,Research engineer,Cea,Grenoble,France,jerome.fereyre@cea.fr,,"VPSDK : a portability library for extended arithmetic operations targetting a RISC-V Variable eXended 
  Precision accelerator.",44,Accepted,Poster,09. Operating system and RISC-V software ecosystem,Mr. Jerome Fereyre,Alexandre Hoffmann,X,,,Thu
189,Dr.,Zaruba,Florian,Soc Architect,Axelera AI / OpenHW Group,Zürich,Switzerland,florian.zaruba@axelera.ai,,Next-Generation Edge AI Solutions built on RISC-V,25,Accepted,Poster,Commercial applications for real world deployment,Dr. Zaruba Florian,,X,,,Tue
320,Mr.,Conrad,Foik,Phd-candidate,Technical University Munich,Munich,Germany,conrad.foik@tum.de,,Extended Abstract: A Flexible Simulation Environment for RISC-V,83,Accepted,Poster,07. Open EDA tools,Mr. Conrad Foik,"Karsten Emrich, Daniel Mueller-gritschneder, Ulf Schlichtmann, Johannes Kappes, Sebastian Prebeck, Wolfgang Ecker",,,,Wed
267,Mr.,Bob,Frankel,Co-Founder and CTO,Bespoke IoT,Santa Barbara,United States,bob@biosbob.biz,,Introducing Em – Taking RISC-V Software Over The Edge,39,Accepted,Poster,"04. Embedded systems, IoT, edge computing",Mr. Bob Frankel,,X,,,Tue
136,Mr.,Franz,Fuchs,PhD Student,University Of Cambridge,Cambridge,United Kingdom,franz.fuchs@cl.cam.ac.uk,,Mitigating Transient-Execution Attacks with CHERI Compartments,79,Accepted,Oral,13. Security and functional safety for RISC-V,Mr. Franz Fuchs,"Jonathan Woodruff, Peter Rugg, Simon W. Moore",X,,,Tue
164,Mr.,Francisco Javier,Fuentes,Phd Student,Barcelona Supercomputing Center,La Garriga,Spain,francisco.fuentes@bsc.es,ffuentes@bsc.es,SafeTI Traffic Injector Enhancement for Effective Interference Testing in Critical Real-Time Systems,19,Accepted,Poster,13. Security and functional safety for RISC-V,Mr. Francisco Javier Fuentes,"Raimon Casanova, Sergi Alcaide, Jaume Abella",X,,,Tue
177,Dr.,Felix,Garcia-Carballeira,Professor,Universidad Carlos III De Madrid,Leganes,Spain,felix.garcia@uc3m.es,,CREATOR: a tool for teaching assembly programming with RISC-V,46,Accepted,Poster,10. RISC-V related educational activities,Dr. Felix Garcia-Carballeira,"Alejandro Calderon, Diego Camarmas-Alonso, Elias del Pozo-Puñal",X,,,Tue
349,,Jaume,Gauchola,Master Student,,,,jaume.gauchola@estudiantat.upc.edu,,Hypervision Extension for a RISC-V Processor,66,Accepted,Poster,11. RISC-V ISA extensions,Jaume Gauchola,"Juanjo Costa, Jaume Gauchola, Ramon Canal, Xavier Carril, Max Doblas, Beatriz Otero, Manuel Alejandro Pajuelo, Eva Rodríguez, Javier Salamero, Javier Verdú",X,,,Thu
611,Mr.,Michael,Gielda,Co-founder,Antmicro,Gothenburg,Sweden,mgielda@antmicro.com,,Enabling Collaborative Chip Design in the RISC-V VeeR core and Caliptra RoT Project with CHIPS Alliance tools,138,Accepted,Poster,08. Open-source hardware and open silicon,Mr. Michael Gielda,"Karol Gugala, Matt Cockrell",,,,Wed
194,Dr.,Gert,Goossens,Sr. Director Of Engineering,Synopsys,Leuven,Belgium,gert.goossens@synopsys.com,,Taking the Risk out of Optimizing Your Own RISC-V Architecture Design,100,Accepted,Poster,Commercial applications for real world deployment,Dr. Gert Goossens,"Patrick Verbist, Dominik Auras",,,,Wed
217,Mr.,Jean-Michel,Gorius,Phd Student,"University of Rennes, Irisa",Rennes,France,jean-michel.gorius@irisa.fr,,Design Exploration of RISC-V Soft-Cores through Speculative High-Level Synthesis,34,Accepted,Poster,05. Hardware/software co-design,Mr. Jean-Michel Gorius,,X,,,Wed
103,Mr.,Pascal,Gouedo,Core & Processing System Architect,Dolphin Design,Grenoble,France,pascal.gouedo@dolphin.fr,theo.szydlowski@dolphin.fr,CV32E40P updates: customizing an open-source RISC-V core at industrial-grade; experiences and challenges,10,Accepted,Poster,11. RISC-V ISA extensions,Mr. Pascal Gouedo,"Yoann PRUVOST, Xavier AUBERT, Olivier MONTFORT, Mike Thompson, Davide Schiavone",X,,,Thu
625,Mr.,Léo,Gourdin,Academics | PhD student,UGA,Grenoble,France,Leo.Gourdin@univ-grenoble-alpes.fr,,Formally verified advanced optimizations for RISC-V,145,Accepted,Poster,03. Compilation and code optimization,Mr. Léo Gourdin,"Léo Gourdin, Sylvain Boulmé",X,,,Thu
50,Mr.,Frank,Gurkaynak,,,,Switzerland,kgf@iis.ee.ethz.ch,,10 years of making PULP based chips,38,Accepted,Poster,Publicly funded projects presentations and/or results,Mr. Frank Gurkaynak,Luca Benini,X,,,Thu
539,Mr.,Jonas,Hahnfeld,Junior Fellow,CERN,Geneva,Switzerland,jonas.hahnfeld@cern.ch,,Porting ROOT and Cling to RISC-V,106,Accepted,Poster,09. Operating system and RISC-V software ecosystem,Mr. Jonas Hahnfeld,,X,,,Thu
84,Dr.,Muhammad,Hassan,Senior Researcher,DFKI GmbH And University Of Bremen,Bremen,Germany,muhammad.hassan@dfki.de,,"Expanding RISC-V Horizons:
 Streamlining Heterogeneous Systems Evaluation with
 Open Source RISC-V AMS VP Framework",122,Accepted,Poster,14. Verification for RISC-V,Sallar Ahmadi-Pour,"Muhammad Hassan, Rolf Drechsler",X,,,Wed
354,Mr.,Salaheddin,Hetalani,FAE,Siemens EDA,,,,,Wedging with formal verification to strengthen the quality of custom RISC-V SoC,67,Accepted,Poster,14. Verification for RISC-V,Mr. Salaheddin Hetalani,"Nicolae Tusinschi, Pascal Gouedo",,,,Wed
60,Mr.,Lawrence,Hunter,Software Engineer Intern,Codethink,Manchester,United Kingdom,lawrence.hunter@codethink.co.uk,,QEMU Vector Cryptography extension support,5,Accepted,Poster,11. RISC-V ISA extensions,Mr. Lawrence Hunter,"Nazar Kazakov, Kiran Ostrolenk",,,,Thu
216,Mr.,Andrei,Ivanov,PhD Student,ETH Zurich,Zurich,Switzerland,andrei.ivanov@inf.ethz.ch,,RIVETS: An Efficient Training and Inference Library for RISC-V with Snitch Extensions,143,Accepted,Oral,11. RISC-V ISA extensions,Mr. Andrei Ivanov,"Timo Schneider, Luca Benini, Torsten Hoefler",X,,,Thu
92,Ms.,Lavanya,Jagadeeswaran,Industry | C-level executive,Vyoma Systems Private Limited,Chennai,India,lavanya@vyomasystems.com,,"Changing the RISC-V Verification Paradigm
 with Vyoma’s Verification-as-a-Service Framework",97,Accepted,Poster,14. Verification for RISC-V,Ms. Lavanya Jagadeeswaran,,X,,,Wed
98,Mr.,Tobias,Jauch,Ph.D. Candidate,RPTU Kaiserslautern-Landau,Kaiserslautern,Germany,jauch@eit.uni-kl.de,,Detecting and Patching Transient Execution Side Channels in an Out-of-Order RISC-V Core,8,Accepted,Poster,13. Security and functional safety for RISC-V,Mr. Tobias Jauch,"Alex Wezel, Mohammad Fadiheh, Dominik Stoffel, Wolfgang Kunz",X,,,Tue
440,Dr.,Alexandre,Joannou,,University of Cambridge,Cambridge,United Kingdom,alexandre.joannou@cl.cam.ac.uk,,CHERI-RISCV Extension Progress,89,Accepted,Poster,11. RISC-V ISA extensions,Dr. Alexandre Joannou,"Robert N. M. Watson, Alex Ridchardson, Jessica Clarke, John Davis, Lawrence Esswood, Ben Laurie, Simon W. Moore, Peter Rugg, Peter Sewell",X,,,Thu
133,Mr.,Stanislaw,Kaushanski,Senior Software Developer,MINRES Technologies GmbH,Munich,Germany,stas@minres.com,,"Automated Cross-level Verification Flow of a Highly
 Configurable RISC-V Core Family with Custom Instructions",14,Accepted,Poster,14. Verification for RISC-V,Mr. Stanislaw Kaushanski,Eyck Jentzsch,X,,,Wed
142,Mr.,Tanuj,Khandelwal,Research Engineer,"Univ. Grenoble Alpes, CEA, LIST",Grenoble,France,tanuj-kumar.khandelwal@cea.fr,,Functional Verification Strategy for an Open-Source High-Performance L1 Data-Cache for RISC-V cores,20,Accepted,Poster,14. Verification for RISC-V,Mr. Tanuj Khandelwal,"Ludovic Pion, César Fuguet Tortolero, Adrian Evans",X,,,Wed
150,Mr.,Lucas,Klemmer,Phd Student,Johannes Kepler University Linz,Linz,Austria,lucas.klemmer@jku.at,,A DSL for Visualizing Pipelines: A RISC-V Case Study,29,Accepted,Poster,07. Open EDA tools,Mr. Lucas Klemmer,Daniel Große,X,,,Wed
418,PHD.,Maha,Kooli,Research Engineer,Cea Grenoble,Grenoble,France,maha.kooli@cea.fr,,RISC-V based Programming Model of a Computational SRAM Vector Processing Unit,82,Accepted,Poster,05. Hardware/software co-design,Mr. Henri-Pierre Charles,"Henri-pierre Charles, Jean Philippe Noël, Bastien Giraud, Thaddée Bricout, Maria Ramirez Corrales",,,,Thu
567,Dr.,Leonidas,Kosmidis,Senior Researcher,Barcelona Supercomputing Center (BSC),Barcelona,Spain,leonidas.kosmidis@bsc.es,,"The METASAT Hardware Platform: A High-Performance Multicore, AI SIMD and GPU
 RISC-V Platform for On-board Processing",117,Accepted,Poster,Publicly funded projects presentations and/or results,Dr. Leonidas Kosmidis,"Marc Solé I Bonet, Jannis Wolf, Ivan Rodriguez Ferrández, Matina Maria Trompouki",X,,,Tue
353,Prof.,Christos,Kotselidis,Associate Professor,The University Of Manchester,Manchester,United Kingdom,christos.kotselidis@manchester.ac.uk,,Harnessing Hardware Acceleration with RISC-V and the EU Processor,68,Accepted,Poster,Publicly funded projects presentations and/or results,Prof. Christos Kotselidis,"Juan Fumero, Athanasios Stratikopoulos, Mehdi Goli, Ruyman Reyes, Konstantinos Nikas, Dionisios Pnevmatikatos, Nectarios Koziris",,,,Thu
83,Mr.,Tariq,Kurd,Chief Architect,Codasip,Bristol,United Kingdom,tariq.kurd@codasip.com,,"RISC-V code-size reduction with Zc extensions and 
 dictionary compression custom instruction",64,Accepted,Oral,11. RISC-V ISA extensions,Mr. Tariq Kurd,,X,,,Thu
497,,Helmut,Kurth,Co-founder,atsec GmbH,,,helmut@atsec.com,,Security Evaluation of a RISC-V-based SoC,98,Accepted,Poster,13. Security and functional safety for RISC-V,Helmut Kurth,"Rasma Araby, Cheng Jiang",X,,,Tue
564,,Larry,Lapides,Vice President Sales,Imperas Software,,,LarryL@imperas.com,,Hybrid Simulation with Emulation for RISC-V Software Bring Up and Hardware-Software Co-Verification,116,Accepted,Poster,Commercial applications for real world deployment,Larry Lapides,"Kevin McDermott, Simon Davidmann",,,,Wed
212,Mr.,Jimmy,Le Rhun,Research engineer,Thales Research and Technology,,,jimmy.lerhun@thalesgroup.com,,"Safe, Secure and Reliable Computing with the NOEL-V Processor: from the De-RISC H2020 Project and onward",30,Accepted,Oral,Publicly funded projects presentations and/or results,Mr. Jimmy Le Rhun,"Sylvain Girbal, Johan Klockars, Nils Wessman, Fabio Malatesta, Jan Anderson",X,,,Tue
328,Dr.,Sylvain,Lefebvre,Senior Researcher,Inria,Villers-les-nancy,France,sylvain.lefebvre@inria.fr,,Iron: Selectively turn RISC-V binaries into hardware co-processors.,144,Accepted,Poster,05. Hardware/software co-design,Dr. Sylvain Lefebvre,,X,,,Wed
659,Prof.,Guy,Lemieux,Professor,University Of British Columbia,Vancouver,Canada,guy.lemieux@gmail.com,,RVV-lite v0.5: A Modest Proposal for Reducing the RISC-V Vector Extension,151,Accepted,Poster,11. RISC-V ISA extensions,Prof. Guy Lemieux,,X,,,Thu
659,Prof.,Guy,Lemieux,Professor,University Of British Columbia,Vancouver,Canada,guy.lemieux@gmail.com,,From CCX to CIX: A Modest Proposal for (Custom) Composable Instruction eXtensions,153,Accepted,Oral,11. RISC-V ISA extensions,Prof. Guy Lemieux,Jan Gray,X,,,Thu
659,Prof.,Guy,Lemieux,Professor,University Of British Columbia,Vancouver,Canada,guy.lemieux@gmail.com,,CCX: Composable Custom Extensions for RISC-V,152,Pending,Abstract,11. RISC-V ISA extensions,Mr. Jan Gray,,X,,,Thu
771,Mr.,Jingzhou,Li,Academics | PhD student,Tsinghua University,Beijing,China,tsinghua.li.jz16@gmail.com,,"Falcon: A Dual-Core Lockstep Microprocessor
 Based on RISC-V ISA",43,Accepted,Poster,01. Automotive,Mr. Jingzhou Li,"Huaiyu Chen, Wenbin Zhang, Hu He",X,,,Tue
246,Mr.,Luca,Lingardo,Digital Design Engineer,NXP,Stainz,Austria,luca.lingardo@nxp.com,,Implementation of an Edge-Computing architecture based on a RISC-V core for RFID communication,33,Accepted,Oral,"04. Embedded systems, IoT, edge computing",Mr. Luca Lingardo,,X,,,Tue
94,Mr.,Charisios,Loukas,Research Engineer,FORTH,Herakleion,Greece,cloukas@ics.forth.gr,,"Low-latency user-level communication for RISC-V
 clusters",37,Accepted,Poster,"12. Systems-on-Chip with RISC-V cores, accelerators, RISC-V ISA extensions (specified or custom)",Mr. Charisios Loukas,"Pantelis Xirouchakis, Michalis Gianioudis, Aggelos Ioannou, Manolis Katevenis, Nikos Chrysos",X,,,Thu
125,Ms.,Li,Lu,Frankfurt (oder),IHP-Leibniz-Institut für innovative Mikroelektronik,Frankfurt Oder,Germany,lu@ihp-microelectronics.com,,"Simulation-based Fault Injection on Ibex Core
 with UVM Environment",12,Accepted,Poster,13. Security and functional safety for RISC-V,Ms. Li Lu,"Junchao Chen, Markus Ulbricht, Milos Krstic",X,,,Tue
149,Mr.,David,Mallasén Quintana,Phd Student,Universidad Complutense De Madrid,Madrid,España,dmallase@ucm.es,,PERCIVAL: Integrating Posit and Quire Arithmetic into the RISC-V Ecosystem,17,Accepted,Poster,"12. Systems-on-Chip with RISC-V cores, accelerators, RISC-V ISA extensions (specified or custom)",Mr. David Mallasén Quintana,"Raul Murillo, Alberto A. Del Barrio, Guillermo Botella, Luis Piñuel, Manuel Prieto-Matias",X,,,Thu
505,Mr.,Kevin,McDermott,VP Marketing,Imperas Software,Thame,United Kingdom,KevinM@imperas.com,,Cycle Approximate Simulation of RISC-V Processors for Architectural Exploration,115,Accepted,Poster,05. Hardware/software co-design,Mr. Kevin McDermott,"Lee Moore, Larry Lapides",,,,Wed
573,Mr.,Hugo,McNally,Sw/hw Engineer,Lowrisc Cic,Cambridge,United Kingdom,hugom@lowrisc.org,,Relocatable RISC-V Rust Applications for Embedded Systems,121,Accepted,Poster,09. Operating system and RISC-V software ecosystem,Mr. Hugo McNally,Luís Marques,X,,,Thu
493,Dr.,Stefano,Mercogliano,Phd Student,Unina,Napoli,Italy,stefano.mercogliano@unina.it,,Enabling Virtualization on RISC-V Microcontrollers,109,Accepted,Oral,13. Security and functional safety for RISC-V,Dr. Stefano Mercogliano,"Daniele Ottaviano, Alessandro Cilardo",X,,,Tue
130,PHD.,Javier,Mora,Principal Research Engineer,Collins Aerospace,Cork,Ireland,Javier.MoradeSambricio@collins.com,,A three perspective analysis of RISC-V design tools for safety and security architectures,15,Accepted,Poster,13. Security and functional safety for RISC-V,PHD. Javier Mora,"Alejandro García-Gener, Gonzalo Salinas Hernando",X,,,Tue
323,Dr.,Alberto,Moreno,Digital Design Engineer,Semidynamics,Barcelona,España,alberto.moreno@semidynamics.com,,RISC-V Core FPGA tracing for verification,78,Accepted,Poster,14. Verification for RISC-V,Dr. Alberto Moreno,"Josep Sans I Prats, Alex Torregrosa, Roger Espasa",X,,,Wed
250,Mr.,Shahzaib,Muhammad Kashif,Research Assistant,Usman Institute Of Technology (uit),Karachi,Pakistan,shahzaibceo@gmail.com,,ChipShop: A Cloud-Based GUI for Accelerating SoC Design,95,Accepted,Poster,"04. Embedded systems, IoT, edge computing",Mr. Shahzaib Muhammad Kashif,"Talha Ahmed, Farhan Ahmed Karim, Mahnoor Ismail",X,,,Tue
598,Mr.,Stepan,Nassyr,Scientific Researcher,Forschungszentrum Juelich Gmbh,Aachen,Germany,s.nassyr@fz-juelich.de,,Programmatically Reaching the Roof: Automated BLIS Kernel Generator for SVE and RVV,136,Accepted,Poster,06. High-performance computing,Mr. Stepan Nassyr,"Kaveh Haghighi Mood, Andreas Herten",,,,Wed
596,,Pegdwende Romaric,Nikiema,PhD student,"Univ Rennes, Inria, IRISA, CNRS",,,pegdwende.nikiema@inria.fr,,Time-Bounded Error Mitigation through Dual-Core Lockstep RISC-V using HLS,131,Accepted,Poster,13. Security and functional safety for RISC-V,Pegdwende Romaric Nikiema,"Marcello Traiola, Olivier Sentieys, Angeliki Kritikakou",X,,,Tue
287,Mr.,Stephan,Nolting,Research Assistant,Fraunhofer IMS,Duisburg,Germany,stephan.nolting@ims.fraunhofer.de,,Developing Custom RISC-V ISA Extensions for General Embedded Image Processing Operations,103,Accepted,Poster,11. RISC-V ISA extensions,Mr. Stephan Nolting,Alexander Utz,X,,,Thu
243,Dr.,Darek,Palubiak,Principal Solutions Engineer,Cadence Design Systems,Cork,Ireland,palubiak@cadence.com,,Evaluation of critical flip-flops in RISC-V cores using fault injection for improved single-event-upset resilience,32,Accepted,Poster,13. Security and functional safety for RISC-V,Dr. Darek Palubiak,"Vitali Karasenko, Connie O'Shea",X,,,Tue
120,Mr.,Karan,Pathak,Student-MSc,Tu Delft/EPFL,Lausanne,Switzerland,karan.pathak@epfl.ch,,Validating Full-System RISC-V Simulator: A Systematic Approach,21,Accepted,Poster,05. Hardware/software co-design,Mr. Karan Pathak,"Joshua Klein, Giovanni Ansaloni, Marina Zapater, David Atienza",X,,,Wed
139,Mr.,William,PENSEC,PhD Student,University Southern Brittany,Lorient,France,william.pensec@univ-ubs.fr,,When in-core DIFT faces fault injection attacks,36,Accepted,Poster,13. Security and functional safety for RISC-V,Mr. William PENSEC,"Vianney Lapôtre, Guy GOGNIAT",X,,,Tue
299,Dr.,Arthur,Perais,Researcher,CNRS,Grenoble,France,athur.perais@univ-grenoble-alpes.fr,,"We had 64-bit, yes. What about second 64-bit?",107,Accepted,Poster,09. Operating system and RISC-V software ecosystem,Dr. Arthur Perais,"Mathieu Bacou, Adam Chader, Chandana Deshpande, Christian FABRE, César Fuguet Tortolero, Pierre Michaud, Frédéric Pétrot, Gaël Thomas, Eduardo Tomasi Ribeiro",X,,,Thu
559,Mr.,Pablo,Fuentes,Assistant Lecturer (Profesor Ayudante Doctor),Universidad de Cantabria,Cantabria,Spain,pablo.fuentes@unican.es,,Towards an Educational Hardware Lab Based on RISC-V,112,Accepted,Poster,10. RISC-V related educational activities,Mr. Jaime Palacios,"Vladimir Mateev, Borja Pérez, Cristóbal Camarero, Pablo Fuentes, Carmen Martínez",X,,,Tue
714,Dr.,Sandro,Pinto,Academics | Associate professor,Universidade do Minho,Guimaraes,Portugal,sandro2pinto@gmail.com,sandro.pinto@dei.uminho.pt,Interoperable IoT Security Stack: The RISC-V Opportunity,80,Accepted,Poster,Publicly funded projects presentations and/or results,Dr. Sandro Pinto,"Matjaz Breskvar, Tiago Gomes, Hristo Koshutanski, Aljosa Pasic, Piotr Krol, Emna Amri, David Puron, Zoltan Hornak, Marco Rovieri, Alexandra Dmitrienko, Ahmad-Reza Sadeghi, Bruno Crispo",X,,,Tue
327,Dr,Zdenek,Prikryl,CTO,Codasip,,,prikryl@codasip.com,,RISC-V as an Enabler of Heterogeneous Compute,59,Accepted,Poster,05. Hardware/software co-design,Dr Zdenek Prikryl,,X,,,Thu
318,Mr.,Jérôme,Quévremont,RISC-V And Open Hardware Project Leader,Thales Research & Technology,Palaiseau,France,jerome.quevremont@thalesgroup.com,,"Recent Achievements of the Open-Source CVA6 Core: FPGA Optimizations, Coprocessor Acceleration, Yocto Linux Support",65,Accepted,Poster,08. Open-source hardware and open silicon,Mr. Jérôme Quévremont,"Sébastien Jacq, Jean-Roch Coulon, Kevin Eyssartier",X,,,Wed
665,Prof.,Enrique S.,Quintana-ortí,Academics | Professor,Universitat Politècnica de València,Valencia,España,quintana@disca.upv.es,,Parallelizing BLIS-style Matrix Multiplication for TinyML on Ultra-Low-Power multicore RISC-V,137,Accepted,Poster,"04. Embedded systems, IoT, edge computing",Prof. Enrique S. Quintana-Ortí,"Cristian Ramirez, Adrián Castelló",X,,,Tue
160,Ms.,Maria,Ramirez Corrales,Research Engineer,CEA,Grenoble,France,maria.ramirez-corrales@cea.fr,mramirezcorrales@gmail.com,Improving Post-Quantum Cryptography coupling Near-Memory Computing and RISC-V Cores,22,Accepted,Poster,"12. Systems-on-Chip with RISC-V cores, accelerators, RISC-V ISA extensions (specified or custom)",Ms. Maria Ramirez Corrales,"Emanuele Valea, Jean Philippe Noël",X,,,Thu
374,Dr.,Gerard,Rauwerda,Business Developer,Technolution B.V.,Gouda,Netherlands,gerard.rauwerda@technolution.nl,,SmallSat Payload Control & Data Processing: High-Reliability and High-Security With RISC-V,75,Accepted,Poster,Publicly funded projects presentations and/or results,Dr. Gerard Rauwerda,"Camiel Vletter, Dave Marples, Marco Ottavi, Bruno Forlin, Sybren de Jong, Hans Dekker",X,,,Tue
176,Mr.,Pierre,Ravenel,Phd Student,Kalray,Grenoble,France,pierre.ravenel@univ-grenoble-alpes.fr,,"A gem5-based CVA6 Framework for Microarchitectural
 Pathfinding",23,Accepted,Poster,05. Hardware/software co-design,Mr. Pierre Ravenel,,X,,,Wed
622,Mr.,Umair,Riaz,ASIC RTL Engineer,Barcelona Supercomputing Center,Barcelona,Spain,umair.riaz@bsc.es,umairriaz432@gmail.com,"MEDEA: Improved Memory-Level Parallelism in a
 decoupled execute/access vector accelerator",147,Accepted,Oral,06. High-performance computing,Mr. Umair Riaz,"Luis A. Plana, Peter Wilson, John Davis",X,,,Wed
603,Mr.,Alvise,Rigo,Senior Engineer,Virtual Open Systems,Grenoble,France,a.rigo@virtualopensystems.com,,VOSySzator: A flexible embedded RISC-V system virtualizer targeting the cloud,139,Accepted,Poster,"04. Embedded systems, IoT, edge computing",Mr. Alvise Rigo,"Daniel Raho, Samuele Paone, Timos Ampelikiotis",X,,,Tue
743,Mr.,Manuel,Rodríguez,Academics | Master student,"Centro ALGORITMI/LASI, Universidade Do Minho",Guimarães,Portugal,manuel.cederog@gmail.com,pg47436@alunos.uminho.pt,Open-source RISC-V Input/Output Memory Management Unit (IOMMU) IP,11,Accepted,Poster,08. Open-source hardware and open silicon,Mr. Manuel Rodríguez,"Francisco Marques da Costa, Bruno Sá, Sandro Pinto",X,,,Wed
325,Dr.,Luis Felipe,Rojas Muñoz,Researcher,Imse-cnm (CSIC/Universidad de Sevilla),Sevilla,Spain,rojas@imse-cnm.csic.es,,"Root of Trust Components to Increase Security 
 of RISC-V Based Systems on Chips",60,Accepted,Poster,13. Security and functional safety for RISC-V,Dr. Luis Felipe Rojas Muñoz,"Macarena Cristina Martínez Rodríguez, Santiago Sánchez Solano, Piedad Brox Jiménez",X,,,Tue
89,Dr.,Daniele,Rossi,Associate Professor,University of Pisa,Pisa,Italy,daniele.rossi1@unipi.it,,HW-SW Interface for RAS in RISC-V Architectures,86,Accepted,Oral,13. Security and functional safety for RISC-V,Dr. Daniele Rossi,"Nicasio Canino, Stefano Di Matteo, Sergio Saponara",X,,,Tue
499,Dr.,Kenneth,Rovers,Senior Principal Hardware Architect,Imagination Technologies,Sint-Michielsgestel,Netherlands,Kenneth.Rovers@imgtec.com,,The landscape of RISC-V floating point support with BF16 at the centre,123,Accepted,Poster,11. RISC-V ISA extensions,Dr. Kenneth Rovers,,X,,,Thu
642,Mr.,Peter,Rugg,Researcher,University Of Cambridge,Cambridge,United Kingdom,pdr32@cam.ac.uk,,Randomized Testing of RISC-V CPUs using Direct Instruction Injection,148,Accepted,Poster,14. Verification for RISC-V,Mr. Peter Rugg,"Alexandre Joannou, Jonathan Woodruff, Franz Fuchs, Marno van der Maas, Matthew Naylor, Michael Roe, Robert N. M. Watson, Peter Neumann, Simon W. Moore",X,,,Wed
268,Mr.,Bruno,Sa,Phd Candidate,University Of Minho,Braga,Portugal,id10037@alunos.uminho.pt,,RISC-V Virtualization: A Case Study on the CVA6,61,Accepted,Oral,08. Open-source hardware and open silicon,Mr. Bruno Sa,"Luca Valente, José Martins, Daniele Rossi, Luca Benini, Sandro Pinto",X,,,Wed
247,Ms.,Fatima,Saleem,Senior Engineer,10xengineers,Lahore,Pakistan,fatima.saleem@10xengineers.ai,,Open-Source RISC-V Vector Test Suites: A Comparative Analysis,146,Accepted,Poster,14. Verification for RISC-V,Ms. Fatima Saleem,"UMER IMRAN, Quswar Abid, Kamran Malik",X,,,Wed
436,Mr.,Josep,Sans I Prats,Verification Engineer,Semidynamics,Barcelona,España,josep.sans@semidynamics.com,laura.batlle@semidynamics.com,Open source verification environment for RISC-V,88,Accepted,Poster,14. Verification for RISC-V,Mr. Josep Sans I Prats,"Alberto Moreno, Alex Torregrosa",X,,,Wed
180,Mr.,Marcel,Sarraseca,Master Student,Barcelona Supercomputing Center,Terrassa,Spain,marcel.sarraseca@bsc.es,,SafeLS: Toward Building a Lockstep NOEL-V Core,24,Accepted,Poster,13. Security and functional safety for RISC-V,Mr. Marcel Sarraseca,"Sergi Alcaide, Francisco Javier Fuentes, Juan Carlos Rodríguez, FENG CHANG, Ilham Lasfar, Ramon Canal, Francisco J Cazorla, Jaume Abella",X,,,Tue
192,Mr.,Paul,Scheffler,PhD Student,ETH Zurich,Zürich,Switzerland,paulsc@iis.ee.ethz.ch,,"Accelerating Irregular Workloads with
 Cooperating Indexed Stream Registers",50,Accepted,Poster,11. RISC-V ISA extensions,Mr. Paul Scheffler,Luca Benini,X,,,Thu
8,Dr.,Davide,Schiavone,Director Of Engineering And Postdoc,Openhw Group,Geneva,Switzerland,davide@openhwgroup.org,davide.schiavone89@gmail.com,X-HEEP: an open-source eXtendible\\Heterogeneous Energy-Efficient RISC-V Platform for Embedded-class systems,134,Accepted,Poster,08. Open-source hardware and open silicon,Dr. Davide Schiavone,"Jose Miranda Calero, David Atienza",X,,,Wed
292,Mr.,Quentin,Schibler,Fonctionnaire Stagiaire,École Normale Supérieure Paris-Saclay,Cambridge,United Kingdom,qlas2@cam.ac.uk,,You only use 10% of your FPGA,51,Accepted,Poster,08. Open-source hardware and open silicon,Mr. Quentin Schibler,,X,,,Wed
561,Mr.,Frank,Schirrmeister,VP Solutions & Business Development,Arteris,Campbell,United States,frank.schirrmeister@arteris.com,,Accelerating RISC V Developments Through Network-on-Chip (NoC) Automation,130,Accepted,Poster,"12. Systems-on-Chip with RISC-V cores, accelerators, RISC-V ISA extensions (specified or custom)",Mr. Frank Schirrmeister,Michael Frank,,,,Thu
375,Mr.,Jonas,Schupp,Doctoral Candidate,Technical University Of Munich,Munich,Germany,Jonas.Schupp@tum.de,,Silicon Proven Hardware Acceleration of Post-Quantum Cryptography on RISC-V,73,Accepted,Poster,13. Security and functional safety for RISC-V,Mr. Jonas Schupp,"Patrick Karl, Georg Sigl",X,,,Tue
338,Mr,Alexey,Shchekin,Solutions Architect,Codasip,,,Alexey.Shchekin@codasip.com,,Compact CORDIC accelerator implementation for embedded RISC-V core,63,Accepted,Poster,11. RISC-V ISA extensions,Mr Alexey Shchekin,Ettore Antonino Giliberti,X,,,Thu
492,Prof.,Matteo,Sonza Reorda,Full Professor,Politecnico di Torino,,,matteo.sonzareorda@polito.it,,Self-Test Libraries for RISC-V safety-critical applications: recent advances,94,Accepted,Poster,13. Security and functional safety for RISC-V,Prof. Matteo Sonza Reorda,"Riccardo Cantoro, Josie Esteban Rodriguez Condia, Annachiara Ruospo, Ernesto Sanchez",X,,,Tue
600,,Aimee,Sutton,Director of Product Engineering,Imperas Software,,,AimeeS@imperas.com,,Adapting verification methodologies and techniques for the innovation of RISC-V,133,Accepted,Poster,Commercial applications for real world deployment,Aimee Sutton,"Lee Moore, Simon Davidmann",,,,Wed
117,Mr.,Eduardo,Tomasi Ribeiro,Phd Student,CEA List,Grenoble,France,eduardo.tomasiribeiro@cea.fr,,Towards Simulation of an Unified Address Space for 128-bit Massively Parallel Computers,57,Accepted,Poster,06. High-performance computing,Mr. Eduardo Tomasi Ribeiro,"César Fuguet Tortolero, Christian FABRE, Frédéric Pétrot",X,,,Wed
336,Mr.,Martin,Troiber,Student,Technical University Of Munich,Munich,Germany,martin.troiber@tum.de,,A Vulkan Graphics Driver for RISC-V CPUs,118,Accepted,Poster,09. Operating system and RISC-V software ecosystem,Mr. Martin Troiber,,X,,,Thu
132,Dr.,Markus,Ulbricht,Group Leader,IHP - Leibniz Institute For High Performance Microelectronics,Frankfurt (Oder),Germany,ulbricht@ihp-microelectronics.com,,The TETRISC SoC - A resilient quad-core system based on Pulpissimo,13,Accepted,Poster,13. Security and functional safety for RISC-V,Dr. Markus Ulbricht,"Li Lu, Junchao Chen, Milos Krstic",,,,Tue
324,Mr,Roddy,Urquhart,Senior Marketing Director,Codasip,,,Roddy.urquhart@codasip.com,,Unlocking the potential of RISC-V with HW/SW co-design,58,Accepted,Poster,05. Hardware/software co-design,Mr Roddy Urquhart,,X,,,Wed
86,Dr.,Marno,van der Maas,Senior Hardware Engineer,lowRISC CIC,Cambridge,United Kingdom,mvdmaas+eventsair@lowrisc.org,mvdmaas@lowrisc.org,Verifying Enhanced PMP Behavior in Ibex,84,Accepted,Poster,14. Verification for RISC-V,Dr. Marno van der Maas,"Andreas Kurth, Harry Callahan, Gregory Chadwick",X,,,Wed
214,Mr.,Philipp,van Kempen,Doctoral candidate,Technical University of Munich,Munich,Germany,philipp.van-kempen@tum.de,,Automated Generation of a RISC-V LLVM Toolchain for Custom MACs,72,Accepted,Poster,03. Compilation and code optimization,Mr. Philipp van Kempen,"Karsten Emrich, Daniel Mueller-gritschneder, Ulf Schlichtmann",X,,,Thu
501,Mr.,Daniel,Vázquez,Phd. Student,Universidad Politécnica De Madrid,Madrid,Spain,daniel.vazquez@upm.es,,Extending RISC-V Datapaths with Coarse-Grained Reconfigurable Architectures,150,Accepted,Poster,11. RISC-V ISA extensions,Mr. Daniel Vázquez,"Andrés Otero, Alfonso Rodríguez, Eduardo de la Torre",X,,,Thu
586,Mr.,Andrei,Warkentin,Senior Principal Engineer,Intel Corporation,South Elgin,United States,andrei.warkentin@intel.com,,Multi-ISA Firmware Compatibility – Bringing RISC-V and IHV Ecosystems Together,126,Accepted,Oral,09. Operating system and RISC-V software ecosystem,Mr. Andrei Warkentin,,X,,,Thu
500,Mr.,Nils,Wistoff,PhD Student,ETH Zürich,Zürich,Switzerland,nwistoff@iis.ee.ethz.ch,,"Towards Full Time Protection of an Open-Source, Out-of-Order RISC-V Core",120,Accepted,Poster,13. Security and functional safety for RISC-V,Mr. Nils Wistoff,"Gernot Heiser, Luca Benini",X,,,Thu
495,Mr.,Michael,Wong,Distinguished Engineer,Codeplay,Toronto,Canada,michael@codeplay.com,,"Towards RISC-V Datacenter and Cloud Computing with Accelerators, Ecosystem and new ISA",99,Accepted,Poster,02. Cloud computing,Mr. Michael Wong,,X,,,Thu
379,Dr.,Jonathan,Woodruff,Senior Research Associate,University of Cambridge,Cambridge,United Kingdom,Jonathan.Woodruff@cl.cam.ac.uk,,CHERIoT: Rethinking Security for Low-Cost Embedded Systems,74,Accepted,Poster,"12. Systems-on-Chip with RISC-V cores, accelerators, RISC-V ISA extensions (specified or custom)",Dr. Jonathan Woodruff,"Saar Amar, Tony Chen, David Chisnall, Felix Domke, Nathaniel Filardo, Kunyan Liu, Robert Norton-Wright, Yucong Tao, Robert N. M. Watson, Hongyan Xia",X,,,Thu
271,Mr.,Hualin,Wu,R&D Director,Terapines Ltd,Wuhan,China,aries.wu@terapines.com,,Accelerate HPC and AI applications with RVV auto vectorization,40,Accepted,Poster,03. Compilation and code optimization,Mr. Hualin Wu,Ming Yan,X,,,Thu
215,Mr.,Kexiang,Yang,Academics | Master student,Tsinghua University,Beijing,China,yangkx16@gmail.com,yangkx20@mails.tsinghua.edu.cn,Ventus: an RVV-based General Purpose GPU Design and Implementation,53,Accepted,Poster,08. Open-source hardware and open silicon,Mr. Kexiang Yang,"Hualin Wu, Jingzhou Li, Jin Chufeng, Yujie Shi, Xudong Liu, Zexia Yang, Fangfei Yu, Mingyuan Ma, Sipeng Hu, Tianwei Gong, Hu He",X,,,Wed
536,PHD.,Lilia,Zaourar,Expert,CEA LIST LECA,Paris,France,lilia.zaourar@cea.fr,,Exploring RISC-V based platforms within VPSim simulation tool for High Performance Computing,105,Accepted,Poster,06. High-performance computing,Mr. Ayoub Mouhagir,"Mohamed Benazouz, Lilia Zaourar",X,,,Wed
141,Mr.,Anthony,Zgheib,Research Engineer,CEA Leti,Aix-en-provence,France,zgheib@emse.fr,,Enhancing the RISC-V Trace Encoder to verify the control-flow and code execution integrity,85,Accepted,Oral,13. Security and functional safety for RISC-V,Mr. Anthony Zgheib,"Pierre-alain Moellic, Olivier Potin, Jean-Baptiste Rigaud, Jean-Max DUTERTRE",X,,,Tue
156,Dr.,Siqi,Zhao,Technology Expert,T-head Semiconductor,Hangzhou,China,zhaosiqi.zsq@alibaba-inc.com,,Hardware-Assisted Virtual IOMMU with Nested Translation,62,Accepted,Poster,"04. Embedded systems, IoT, edge computing",Dr. Siqi Zhao,,X,,,Tue
204,Ms.,Yifei,Zhu,Phd Student,"RIOS Lab, Tsinghua-Berkeley Shenzhen Institute, Tsinghua University",Shenzhen,China,yifei.z@rioslab.org,,"GreenRio: A Linux-Compatible RISC-V Processor
 Designed for Open-Source EDA Implementations",52,Accepted,Oral,08. Open-source hardware and open silicon,Ms. Yifei Zhu,"Xinze Wang, Guohua Yin, Zhangxi Tan",X,,,Wed
87,Dr.,Tiberio,Fanti,"Engineering Director, Digital Design",NXP Semiconductors Austria GmbH & Co KG,Graktorn,Austria,tiberio.fanti@nxp.com,,TRISTAN RISC-V Consortium & Project,45,Pending,Abstract,Publicly funded projects presentations and/or results,Dr. Tiberio Fanti,,X,,,Wed
90,Mr.,mark,himelstein,CTO RISC-V Executive Team,riscv.org,emerald hills,United States,markhimelstein@riscv.org,,The Road Ahead,7,Pending,Abstract,11. RISC-V ISA extensions,Mr. mark himelstein,,X,,,Thu
441,Mr.,Peter,Lewin,Director Of Cpu Ecosystems,Imagination,Ely,United Kingdom,peter.lewin@imgtec.com,,Imagination RISC-V CPU in an Automotive Safety Island,87,Pending,Abstract,Commercial applications for real world deployment,Mr. Peter Lewin,,X,,,Tue