

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Tue Jan 26 17:35:10 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4520 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _LATDbits	set	3980
    48  0000                     _PORTBbits	set	3969
    49  0000                     _LATD	set	3980
    50  0000                     _PORTD	set	3971
    51  0000                     _LATC	set	3979
    52  0000                     _PORTC	set	3970
    53  0000                     _LATB	set	3978
    54  0000                     _PORTB	set	3969
    55  0000                     _TRISD	set	3989
    56  0000                     _TRISC	set	3988
    57  0000                     _TRISB	set	3987
    58  0000                     _INTCON2bits	set	4081
    59                           
    60                           ; #config settings
    61                           
    62                           	psect	cinit
    63  007FB4                     __pcinit:
    64                           	callstack 0
    65  007FB4                     start_initialization:
    66                           	callstack 0
    67  007FB4                     __initialization:
    68                           	callstack 0
    69  007FB4                     end_of_initialization:
    70                           	callstack 0
    71  007FB4                     __end_of__initialization:
    72                           	callstack 0
    73  007FB4  0100               	movlb	0
    74  007FB6  EFDD  F03F         	goto	_main	;jump to C main() function
    75                           
    76                           	psect	cstackCOMRAM
    77  000000                     __pcstackCOMRAM:
    78                           	callstack 0
    79  000000                     
    80                           ; 1 bytes @ 0x0
    81 ;;
    82 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    83 ;;
    84 ;; *************** function _main *****************
    85 ;; Defined at:
    86 ;;		line 18 in file "mainDigPorts.c"
    87 ;; Parameters:    Size  Location     Type
    88 ;;		None
    89 ;; Auto vars:     Size  Location     Type
    90 ;;		None
    91 ;; Return value:  Size  Location     Type
    92 ;;                  1    wreg      void 
    93 ;; Registers used:
    94 ;;		wreg, status,2
    95 ;; Tracked objects:
    96 ;;		On entry : 0/0
    97 ;;		On exit  : 0/0
    98 ;;		Unchanged: 0/0
    99 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   100 ;;      Params:         0       0       0       0       0       0       0
   101 ;;      Locals:         0       0       0       0       0       0       0
   102 ;;      Temps:          0       0       0       0       0       0       0
   103 ;;      Totals:         0       0       0       0       0       0       0
   104 ;;Total ram usage:        0 bytes
   105 ;; This function calls:
   106 ;;		Nothing
   107 ;; This function is called by:
   108 ;;		Startup code after reset
   109 ;; This function uses a non-reentrant model
   110 ;;
   111                           
   112                           	psect	text0
   113  007FBA                     __ptext0:
   114                           	callstack 0
   115  007FBA                     _main:
   116                           	callstack 31
   117  007FBA                     
   118                           ;mainDigPorts.c: 25: INTCON2bits.RBPU = 1;
   119  007FBA  8EF1               	bsf	241,7,c	;volatile
   120  007FBC                     
   121                           ;mainDigPorts.c: 26: TRISB = 0b00000001;
   122  007FBC  0E01               	movlw	1
   123  007FBE  6E93               	movwf	147,c	;volatile
   124                           
   125                           ;mainDigPorts.c: 27: TRISC = 0x00;
   126  007FC0  0E00               	movlw	0
   127  007FC2  6E94               	movwf	148,c	;volatile
   128                           
   129                           ;mainDigPorts.c: 28: TRISD = 0x00;
   130  007FC4  0E00               	movlw	0
   131  007FC6  6E95               	movwf	149,c	;volatile
   132                           
   133                           ;mainDigPorts.c: 29: PORTB = 0;
   134  007FC8  0E00               	movlw	0
   135  007FCA  6E81               	movwf	129,c	;volatile
   136                           
   137                           ;mainDigPorts.c: 30: LATB = 0;
   138  007FCC  0E00               	movlw	0
   139  007FCE  6E8A               	movwf	138,c	;volatile
   140                           
   141                           ;mainDigPorts.c: 31: PORTC = 0;
   142  007FD0  0E00               	movlw	0
   143  007FD2  6E82               	movwf	130,c	;volatile
   144                           
   145                           ;mainDigPorts.c: 32: LATC = 0;
   146  007FD4  0E00               	movlw	0
   147  007FD6  6E8B               	movwf	139,c	;volatile
   148                           
   149                           ;mainDigPorts.c: 33: PORTD = 0;
   150  007FD8  0E00               	movlw	0
   151  007FDA  6E83               	movwf	131,c	;volatile
   152                           
   153                           ;mainDigPorts.c: 34: LATD = 0;
   154  007FDC  0E00               	movlw	0
   155  007FDE  6E8C               	movwf	140,c	;volatile
   156  007FE0                     l29:
   157  007FE0  0004               	clrwdt		;# 
   158  007FE2                     
   159                           ;mainDigPorts.c: 38: if (PORTBbits.RB0 == 0)
   160  007FE2  B081               	btfsc	129,0,c	;volatile
   161  007FE4  EFF6  F03F         	goto	u11
   162  007FE8  EFF8  F03F         	goto	u10
   163  007FEC                     u11:
   164  007FEC  EFFB  F03F         	goto	l30
   165  007FF0                     u10:
   166  007FF0                     
   167                           ;mainDigPorts.c: 39: {;mainDigPorts.c: 40: LATDbits.LD0 = 1;
   168  007FF0  808C               	bsf	140,0,c	;volatile
   169                           
   170                           ;mainDigPorts.c: 41: }
   171  007FF2  EFF0  F03F         	goto	l29
   172  007FF6                     l30:
   173                           
   174                           ;mainDigPorts.c: 42: else;mainDigPorts.c: 43: {;mainDigPorts.c: 44: LATDbits.LD0 = 0;
   175  007FF6  908C               	bcf	140,0,c	;volatile
   176  007FF8  EFF0  F03F         	goto	l29
   177  007FFC  EF00  F000         	goto	start
   178  008000                     __end_of_main:
   179                           	callstack 0
   180  0000                     
   181                           	psect	rparam
   182  0000                     
   183                           	psect	idloc
   184                           
   185                           ;Config register IDLOC0 @ 0x200000
   186                           ;	unspecified, using default values
   187  200000                     	org	2097152
   188  200000  FF                 	db	255
   189                           
   190                           ;Config register IDLOC1 @ 0x200001
   191                           ;	unspecified, using default values
   192  200001                     	org	2097153
   193  200001  FF                 	db	255
   194                           
   195                           ;Config register IDLOC2 @ 0x200002
   196                           ;	unspecified, using default values
   197  200002                     	org	2097154
   198  200002  FF                 	db	255
   199                           
   200                           ;Config register IDLOC3 @ 0x200003
   201                           ;	unspecified, using default values
   202  200003                     	org	2097155
   203  200003  FF                 	db	255
   204                           
   205                           ;Config register IDLOC4 @ 0x200004
   206                           ;	unspecified, using default values
   207  200004                     	org	2097156
   208  200004  FF                 	db	255
   209                           
   210                           ;Config register IDLOC5 @ 0x200005
   211                           ;	unspecified, using default values
   212  200005                     	org	2097157
   213  200005  FF                 	db	255
   214                           
   215                           ;Config register IDLOC6 @ 0x200006
   216                           ;	unspecified, using default values
   217  200006                     	org	2097158
   218  200006  FF                 	db	255
   219                           
   220                           ;Config register IDLOC7 @ 0x200007
   221                           ;	unspecified, using default values
   222  200007                     	org	2097159
   223  200007  FF                 	db	255
   224                           
   225                           	psect	config
   226                           
   227                           ; Padding undefined space
   228  300000                     	org	3145728
   229  300000  FF                 	db	255
   230                           
   231                           ;Config register CONFIG1H @ 0x300001
   232                           ;	Oscillator Selection bits
   233                           ;	OSC = HS, HS oscillator
   234                           ;	Fail-Safe Clock Monitor Enable bit
   235                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   236                           ;	Internal/External Oscillator Switchover bit
   237                           ;	IESO = OFF, Oscillator Switchover mode disabled
   238  300001                     	org	3145729
   239  300001  02                 	db	2
   240                           
   241                           ;Config register CONFIG2L @ 0x300002
   242                           ;	Power-up Timer Enable bit
   243                           ;	PWRT = OFF, PWRT disabled
   244                           ;	Brown-out Reset Enable bits
   245                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   246                           ;	Brown Out Reset Voltage bits
   247                           ;	BORV = 3, Minimum setting
   248  300002                     	org	3145730
   249  300002  1F                 	db	31
   250                           
   251                           ;Config register CONFIG2H @ 0x300003
   252                           ;	Watchdog Timer Enable bit
   253                           ;	WDT = ON, WDT enabled
   254                           ;	Watchdog Timer Postscale Select bits
   255                           ;	WDTPS = 32768, 1:32768
   256  300003                     	org	3145731
   257  300003  1F                 	db	31
   258                           
   259                           ; Padding undefined space
   260  300004                     	org	3145732
   261  300004  FF                 	db	255
   262                           
   263                           ;Config register CONFIG3H @ 0x300005
   264                           ;	CCP2 MUX bit
   265                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   266                           ;	PORTB A/D Enable bit
   267                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   268                           ;	Low-Power Timer1 Oscillator Enable bit
   269                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   270                           ;	MCLR Pin Enable bit
   271                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   272  300005                     	org	3145733
   273  300005  81                 	db	129
   274                           
   275                           ;Config register CONFIG4L @ 0x300006
   276                           ;	Stack Full/Underflow Reset Enable bit
   277                           ;	STVREN = ON, Stack full/underflow will cause Reset
   278                           ;	Single-Supply ICSP Enable bit
   279                           ;	LVP = ON, Single-Supply ICSP enabled
   280                           ;	Extended Instruction Set Enable bit
   281                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   282                           ;	Background Debugger Enable bit
   283                           ;	DEBUG = 0x1, unprogrammed default
   284  300006                     	org	3145734
   285  300006  85                 	db	133
   286                           
   287                           ; Padding undefined space
   288  300007                     	org	3145735
   289  300007  FF                 	db	255
   290                           
   291                           ;Config register CONFIG5L @ 0x300008
   292                           ;	Code Protection bit
   293                           ;	CP0 = OFF, Block 0 (000800-001FFFh) not code-protected
   294                           ;	Code Protection bit
   295                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code-protected
   296                           ;	Code Protection bit
   297                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code-protected
   298                           ;	Code Protection bit
   299                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code-protected
   300  300008                     	org	3145736
   301  300008  0F                 	db	15
   302                           
   303                           ;Config register CONFIG5H @ 0x300009
   304                           ;	Boot Block Code Protection bit
   305                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   306                           ;	Data EEPROM Code Protection bit
   307                           ;	CPD = OFF, Data EEPROM not code-protected
   308  300009                     	org	3145737
   309  300009  C0                 	db	192
   310                           
   311                           ;Config register CONFIG6L @ 0x30000A
   312                           ;	Write Protection bit
   313                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   314                           ;	Write Protection bit
   315                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   316                           ;	Write Protection bit
   317                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
   318                           ;	Write Protection bit
   319                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
   320  30000A                     	org	3145738
   321  30000A  0F                 	db	15
   322                           
   323                           ;Config register CONFIG6H @ 0x30000B
   324                           ;	Configuration Register Write Protection bit
   325                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   326                           ;	Boot Block Write Protection bit
   327                           ;	WRTB = OFF, Boot block (000000-0007FFh) not write-protected
   328                           ;	Data EEPROM Write Protection bit
   329                           ;	WRTD = OFF, Data EEPROM not write-protected
   330  30000B                     	org	3145739
   331  30000B  E0                 	db	224
   332                           
   333                           ;Config register CONFIG7L @ 0x30000C
   334                           ;	Table Read Protection bit
   335                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
   336                           ;	Table Read Protection bit
   337                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
   338                           ;	Table Read Protection bit
   339                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other
      +                           blocks
   340                           ;	Table Read Protection bit
   341                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other
      +                           blocks
   342  30000C                     	org	3145740
   343  30000C  0F                 	db	15
   344                           
   345                           ;Config register CONFIG7H @ 0x30000D
   346                           ;	Boot Block Table Read Protection bit
   347                           ;	EBTRB = OFF, Boot block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   348  30000D                     	org	3145741
   349  30000D  40                 	db	64
   350                           tosu	equ	0xFFF
   351                           tosh	equ	0xFFE
   352                           tosl	equ	0xFFD
   353                           stkptr	equ	0xFFC
   354                           pclatu	equ	0xFFB
   355                           pclath	equ	0xFFA
   356                           pcl	equ	0xFF9
   357                           tblptru	equ	0xFF8
   358                           tblptrh	equ	0xFF7
   359                           tblptrl	equ	0xFF6
   360                           tablat	equ	0xFF5
   361                           prodh	equ	0xFF4
   362                           prodl	equ	0xFF3
   363                           indf0	equ	0xFEF
   364                           postinc0	equ	0xFEE
   365                           postdec0	equ	0xFED
   366                           preinc0	equ	0xFEC
   367                           plusw0	equ	0xFEB
   368                           fsr0h	equ	0xFEA
   369                           fsr0l	equ	0xFE9
   370                           wreg	equ	0xFE8
   371                           indf1	equ	0xFE7
   372                           postinc1	equ	0xFE6
   373                           postdec1	equ	0xFE5
   374                           preinc1	equ	0xFE4
   375                           plusw1	equ	0xFE3
   376                           fsr1h	equ	0xFE2
   377                           fsr1l	equ	0xFE1
   378                           bsr	equ	0xFE0
   379                           indf2	equ	0xFDF
   380                           postinc2	equ	0xFDE
   381                           postdec2	equ	0xFDD
   382                           preinc2	equ	0xFDC
   383                           plusw2	equ	0xFDB
   384                           fsr2h	equ	0xFDA
   385                           fsr2l	equ	0xFD9
   386                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0       0
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BANK5              100      0       0      14        0.0%
ABS                  0      0       0      15        0.0%
BITBANK5           100      0       0      16        0.0%
BIGRAM             5FF      0       0      17        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Tue Jan 26 17:35:10 2021

                     l30 7FF6                       l29 7FE0                       u10 7FF0  
                     u11 7FEC                      l782 7FBA                      l784 7FBC  
                    l786 7FE2                      l788 7FF0                     _LATB 000F8A  
                   _LATC 000F8B                     _LATD 000F8C                     _main 7FBA  
                   start 0000             ___param_bank 000000                    ?_main 0000  
                  _PORTB 000F81                    _PORTC 000F82                    _PORTD 000F83  
                  _TRISB 000F93                    _TRISC 000F94                    _TRISD 000F95  
        __initialization 7FB4             __end_of_main 8000                   ??_main 0000  
          __activetblptr 000000               __accesstop 0080  __end_of__initialization 7FB4  
          ___rparam_used 000001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FB4                  __ramtop 0600  
                __ptext0 7FBA     end_of_initialization 7FB4                _PORTBbits 000F81  
    start_initialization 7FB4                 _LATDbits 000F8C              _INTCON2bits 000FF1  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 0046  
