// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_12 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_316_fu_338_p2;
reg   [0:0] icmp_ln86_316_reg_1167;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_317_fu_344_p2;
reg   [0:0] icmp_ln86_317_reg_1173;
wire   [0:0] icmp_ln86_318_fu_350_p2;
reg   [0:0] icmp_ln86_318_reg_1179;
wire   [0:0] icmp_ln86_319_fu_356_p2;
reg   [0:0] icmp_ln86_319_reg_1185;
wire   [0:0] icmp_ln86_320_fu_362_p2;
reg   [0:0] icmp_ln86_320_reg_1191;
reg   [0:0] icmp_ln86_320_reg_1191_pp0_iter1_reg;
reg   [0:0] icmp_ln86_320_reg_1191_pp0_iter2_reg;
reg   [0:0] icmp_ln86_320_reg_1191_pp0_iter3_reg;
wire   [0:0] icmp_ln86_321_fu_368_p2;
reg   [0:0] icmp_ln86_321_reg_1197;
reg   [0:0] icmp_ln86_321_reg_1197_pp0_iter1_reg;
wire   [0:0] icmp_ln86_322_fu_374_p2;
reg   [0:0] icmp_ln86_322_reg_1203;
reg   [0:0] icmp_ln86_322_reg_1203_pp0_iter1_reg;
wire   [0:0] icmp_ln86_323_fu_380_p2;
reg   [0:0] icmp_ln86_323_reg_1208;
reg   [0:0] icmp_ln86_323_reg_1208_pp0_iter1_reg;
reg   [0:0] icmp_ln86_323_reg_1208_pp0_iter2_reg;
wire   [0:0] icmp_ln86_324_fu_386_p2;
reg   [0:0] icmp_ln86_324_reg_1214;
wire   [0:0] icmp_ln86_325_fu_392_p2;
reg   [0:0] icmp_ln86_325_reg_1220;
reg   [0:0] icmp_ln86_325_reg_1220_pp0_iter1_reg;
reg   [0:0] icmp_ln86_325_reg_1220_pp0_iter2_reg;
reg   [0:0] icmp_ln86_325_reg_1220_pp0_iter3_reg;
wire   [0:0] icmp_ln86_326_fu_398_p2;
reg   [0:0] icmp_ln86_326_reg_1226;
reg   [0:0] icmp_ln86_326_reg_1226_pp0_iter1_reg;
reg   [0:0] icmp_ln86_326_reg_1226_pp0_iter2_reg;
reg   [0:0] icmp_ln86_326_reg_1226_pp0_iter3_reg;
reg   [0:0] icmp_ln86_326_reg_1226_pp0_iter4_reg;
wire   [0:0] icmp_ln86_327_fu_404_p2;
reg   [0:0] icmp_ln86_327_reg_1232;
reg   [0:0] icmp_ln86_327_reg_1232_pp0_iter1_reg;
reg   [0:0] icmp_ln86_327_reg_1232_pp0_iter2_reg;
reg   [0:0] icmp_ln86_327_reg_1232_pp0_iter3_reg;
reg   [0:0] icmp_ln86_327_reg_1232_pp0_iter4_reg;
reg   [0:0] icmp_ln86_327_reg_1232_pp0_iter5_reg;
wire   [0:0] icmp_ln86_328_fu_410_p2;
reg   [0:0] icmp_ln86_328_reg_1238;
reg   [0:0] icmp_ln86_328_reg_1238_pp0_iter1_reg;
wire   [0:0] icmp_ln86_329_fu_416_p2;
reg   [0:0] icmp_ln86_329_reg_1243;
reg   [0:0] icmp_ln86_329_reg_1243_pp0_iter1_reg;
wire   [0:0] icmp_ln86_330_fu_422_p2;
reg   [0:0] icmp_ln86_330_reg_1248;
reg   [0:0] icmp_ln86_330_reg_1248_pp0_iter1_reg;
reg   [0:0] icmp_ln86_330_reg_1248_pp0_iter2_reg;
wire   [0:0] icmp_ln86_331_fu_428_p2;
reg   [0:0] icmp_ln86_331_reg_1253;
reg   [0:0] icmp_ln86_331_reg_1253_pp0_iter1_reg;
reg   [0:0] icmp_ln86_331_reg_1253_pp0_iter2_reg;
wire   [0:0] icmp_ln86_332_fu_434_p2;
reg   [0:0] icmp_ln86_332_reg_1258;
reg   [0:0] icmp_ln86_332_reg_1258_pp0_iter1_reg;
reg   [0:0] icmp_ln86_332_reg_1258_pp0_iter2_reg;
wire   [0:0] icmp_ln86_333_fu_440_p2;
reg   [0:0] icmp_ln86_333_reg_1263;
reg   [0:0] icmp_ln86_333_reg_1263_pp0_iter1_reg;
reg   [0:0] icmp_ln86_333_reg_1263_pp0_iter2_reg;
reg   [0:0] icmp_ln86_333_reg_1263_pp0_iter3_reg;
wire   [0:0] icmp_ln86_334_fu_446_p2;
reg   [0:0] icmp_ln86_334_reg_1268;
reg   [0:0] icmp_ln86_334_reg_1268_pp0_iter1_reg;
reg   [0:0] icmp_ln86_334_reg_1268_pp0_iter2_reg;
reg   [0:0] icmp_ln86_334_reg_1268_pp0_iter3_reg;
wire   [0:0] icmp_ln86_335_fu_452_p2;
reg   [0:0] icmp_ln86_335_reg_1273;
reg   [0:0] icmp_ln86_335_reg_1273_pp0_iter1_reg;
reg   [0:0] icmp_ln86_335_reg_1273_pp0_iter2_reg;
reg   [0:0] icmp_ln86_335_reg_1273_pp0_iter3_reg;
wire   [0:0] icmp_ln86_336_fu_458_p2;
reg   [0:0] icmp_ln86_336_reg_1278;
reg   [0:0] icmp_ln86_336_reg_1278_pp0_iter1_reg;
reg   [0:0] icmp_ln86_336_reg_1278_pp0_iter2_reg;
reg   [0:0] icmp_ln86_336_reg_1278_pp0_iter3_reg;
reg   [0:0] icmp_ln86_336_reg_1278_pp0_iter4_reg;
wire   [0:0] icmp_ln86_337_fu_464_p2;
reg   [0:0] icmp_ln86_337_reg_1283;
reg   [0:0] icmp_ln86_337_reg_1283_pp0_iter1_reg;
reg   [0:0] icmp_ln86_337_reg_1283_pp0_iter2_reg;
reg   [0:0] icmp_ln86_337_reg_1283_pp0_iter3_reg;
reg   [0:0] icmp_ln86_337_reg_1283_pp0_iter4_reg;
wire   [0:0] icmp_ln86_338_fu_470_p2;
reg   [0:0] icmp_ln86_338_reg_1288;
reg   [0:0] icmp_ln86_338_reg_1288_pp0_iter1_reg;
reg   [0:0] icmp_ln86_338_reg_1288_pp0_iter2_reg;
reg   [0:0] icmp_ln86_338_reg_1288_pp0_iter3_reg;
reg   [0:0] icmp_ln86_338_reg_1288_pp0_iter4_reg;
reg   [0:0] icmp_ln86_338_reg_1288_pp0_iter5_reg;
wire   [0:0] xor_ln104_fu_476_p2;
reg   [0:0] xor_ln104_reg_1293;
wire   [0:0] and_ln102_fu_482_p2;
reg   [0:0] and_ln102_reg_1299;
wire   [0:0] and_ln104_fu_494_p2;
reg   [0:0] and_ln104_reg_1305;
wire   [0:0] and_ln104_59_fu_509_p2;
reg   [0:0] and_ln104_59_reg_1311;
reg   [0:0] and_ln104_59_reg_1311_pp0_iter2_reg;
reg   [0:0] and_ln104_59_reg_1311_pp0_iter3_reg;
reg   [0:0] and_ln104_59_reg_1311_pp0_iter4_reg;
reg   [0:0] and_ln104_59_reg_1311_pp0_iter5_reg;
reg   [0:0] and_ln104_59_reg_1311_pp0_iter6_reg;
wire   [0:0] and_ln102_304_fu_514_p2;
reg   [0:0] and_ln102_304_reg_1318;
wire   [0:0] and_ln104_60_fu_523_p2;
reg   [0:0] and_ln104_60_reg_1324;
wire   [0:0] and_ln102_305_fu_528_p2;
reg   [0:0] and_ln102_305_reg_1330;
wire   [0:0] and_ln104_61_fu_537_p2;
reg   [0:0] and_ln104_61_reg_1335;
reg   [0:0] and_ln104_61_reg_1335_pp0_iter2_reg;
wire   [0:0] and_ln104_62_fu_552_p2;
reg   [0:0] and_ln104_62_reg_1342;
reg   [0:0] and_ln104_62_reg_1342_pp0_iter2_reg;
reg   [0:0] and_ln104_62_reg_1342_pp0_iter3_reg;
wire   [0:0] and_ln102_308_fu_558_p2;
reg   [0:0] and_ln102_308_reg_1349;
wire   [0:0] and_ln102_311_fu_563_p2;
reg   [0:0] and_ln102_311_reg_1355;
reg   [0:0] and_ln102_311_reg_1355_pp0_iter2_reg;
wire   [0:0] or_ln117_291_fu_579_p2;
reg   [0:0] or_ln117_291_reg_1361;
wire   [0:0] or_ln117_292_fu_585_p2;
reg   [0:0] or_ln117_292_reg_1366;
wire   [0:0] and_ln102_310_fu_600_p2;
reg   [0:0] and_ln102_310_reg_1374;
wire   [0:0] or_ln117_296_fu_689_p2;
reg   [0:0] or_ln117_296_reg_1379;
wire   [3:0] select_ln117_313_fu_705_p3;
reg   [3:0] select_ln117_313_reg_1385;
wire   [0:0] or_ln117_298_fu_713_p2;
reg   [0:0] or_ln117_298_reg_1390;
wire   [0:0] and_ln102_307_fu_719_p2;
reg   [0:0] and_ln102_307_reg_1396;
reg   [0:0] and_ln102_307_reg_1396_pp0_iter4_reg;
wire   [0:0] and_ln102_312_fu_728_p2;
reg   [0:0] and_ln102_312_reg_1403;
wire   [0:0] or_ln117_302_fu_800_p2;
reg   [0:0] or_ln117_302_reg_1408;
wire   [3:0] select_ln117_319_fu_813_p3;
reg   [3:0] select_ln117_319_reg_1414;
wire   [0:0] or_ln117_304_fu_821_p2;
reg   [0:0] or_ln117_304_reg_1419;
wire   [0:0] and_ln104_63_fu_832_p2;
reg   [0:0] and_ln104_63_reg_1425;
reg   [0:0] and_ln104_63_reg_1425_pp0_iter5_reg;
wire   [0:0] or_ln117_306_fu_893_p2;
reg   [0:0] or_ln117_306_reg_1431;
reg   [0:0] or_ln117_306_reg_1431_pp0_iter5_reg;
reg   [0:0] or_ln117_306_reg_1431_pp0_iter6_reg;
wire   [0:0] or_ln117_308_fu_919_p2;
reg   [0:0] or_ln117_308_reg_1437;
wire   [4:0] select_ln117_325_fu_933_p3;
reg   [4:0] select_ln117_325_reg_1442;
wire   [0:0] or_ln117_312_fu_995_p2;
reg   [0:0] or_ln117_312_reg_1447;
wire   [4:0] select_ln117_329_fu_1009_p3;
reg   [4:0] select_ln117_329_reg_1452;
wire   [11:0] tmp_fu_1044_p55;
reg   [11:0] tmp_reg_1457;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln86_fu_326_p2;
wire   [0:0] icmp_ln86_315_fu_332_p2;
wire   [0:0] xor_ln104_151_fu_488_p2;
wire   [0:0] xor_ln104_152_fu_504_p2;
wire   [0:0] xor_ln104_153_fu_518_p2;
wire   [0:0] xor_ln104_154_fu_532_p2;
wire   [0:0] and_ln102_303_fu_500_p2;
wire   [0:0] xor_ln104_155_fu_547_p2;
wire   [0:0] and_ln102_306_fu_542_p2;
wire   [0:0] xor_ln104_159_fu_568_p2;
wire   [0:0] and_ln104_64_fu_573_p2;
wire   [0:0] xor_ln104_157_fu_591_p2;
wire   [0:0] and_ln102_326_fu_608_p2;
wire   [0:0] and_ln102_309_fu_596_p2;
wire   [0:0] xor_ln117_fu_623_p2;
wire   [0:0] or_ln117_fu_618_p2;
wire   [1:0] zext_ln117_fu_628_p1;
wire   [1:0] select_ln117_fu_632_p3;
wire   [1:0] select_ln117_308_fu_640_p3;
wire   [0:0] and_ln102_315_fu_604_p2;
wire   [2:0] zext_ln117_33_fu_647_p1;
wire   [0:0] or_ln117_293_fu_651_p2;
wire   [2:0] select_ln117_309_fu_656_p3;
wire   [0:0] or_ln117_294_fu_663_p2;
wire   [0:0] and_ln102_316_fu_613_p2;
wire   [2:0] select_ln117_310_fu_667_p3;
wire   [0:0] or_ln117_295_fu_675_p2;
wire   [2:0] select_ln117_311_fu_681_p3;
wire   [2:0] select_ln117_312_fu_693_p3;
wire   [3:0] zext_ln117_34_fu_701_p1;
wire   [0:0] xor_ln104_158_fu_723_p2;
wire   [0:0] and_ln102_327_fu_736_p2;
wire   [0:0] and_ln102_317_fu_732_p2;
wire   [0:0] or_ln117_297_fu_750_p2;
wire   [0:0] and_ln102_318_fu_741_p2;
wire   [3:0] select_ln117_314_fu_755_p3;
wire   [0:0] or_ln117_299_fu_762_p2;
wire   [3:0] select_ln117_315_fu_767_p3;
wire   [0:0] or_ln117_300_fu_774_p2;
wire   [0:0] and_ln102_319_fu_746_p2;
wire   [3:0] select_ln117_316_fu_778_p3;
wire   [0:0] or_ln117_301_fu_786_p2;
wire   [3:0] select_ln117_317_fu_792_p3;
wire   [3:0] select_ln117_318_fu_805_p3;
wire   [0:0] xor_ln104_156_fu_827_p2;
wire   [0:0] xor_ln104_160_fu_837_p2;
wire   [0:0] and_ln102_328_fu_850_p2;
wire   [0:0] and_ln102_313_fu_842_p2;
wire   [0:0] and_ln102_320_fu_846_p2;
wire   [0:0] or_ln117_303_fu_865_p2;
wire   [3:0] select_ln117_320_fu_870_p3;
wire   [0:0] and_ln102_321_fu_855_p2;
wire   [4:0] zext_ln117_35_fu_877_p1;
wire   [0:0] or_ln117_305_fu_881_p2;
wire   [4:0] select_ln117_321_fu_886_p3;
wire   [0:0] and_ln102_322_fu_860_p2;
wire   [4:0] select_ln117_322_fu_897_p3;
wire   [0:0] or_ln117_307_fu_905_p2;
wire   [4:0] select_ln117_323_fu_911_p3;
wire   [4:0] select_ln117_324_fu_925_p3;
wire   [0:0] xor_ln104_161_fu_941_p2;
wire   [0:0] and_ln102_329_fu_950_p2;
wire   [0:0] and_ln102_314_fu_946_p2;
wire   [0:0] and_ln102_323_fu_955_p2;
wire   [0:0] or_ln117_309_fu_965_p2;
wire   [0:0] or_ln117_310_fu_970_p2;
wire   [0:0] and_ln102_324_fu_960_p2;
wire   [4:0] select_ln117_326_fu_974_p3;
wire   [0:0] or_ln117_311_fu_981_p2;
wire   [4:0] select_ln117_327_fu_987_p3;
wire   [4:0] select_ln117_328_fu_1001_p3;
wire   [0:0] xor_ln104_162_fu_1017_p2;
wire   [0:0] and_ln102_330_fu_1022_p2;
wire   [0:0] and_ln102_325_fu_1027_p2;
wire   [0:0] or_ln117_313_fu_1032_p2;
wire   [11:0] tmp_fu_1044_p53;
wire   [4:0] tmp_fu_1044_p54;
wire   [0:0] or_ln117_314_fu_1156_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
wire   [4:0] tmp_fu_1044_p1;
wire   [4:0] tmp_fu_1044_p3;
wire   [4:0] tmp_fu_1044_p5;
wire   [4:0] tmp_fu_1044_p7;
wire   [4:0] tmp_fu_1044_p9;
wire   [4:0] tmp_fu_1044_p11;
wire   [4:0] tmp_fu_1044_p13;
wire   [4:0] tmp_fu_1044_p15;
wire   [4:0] tmp_fu_1044_p17;
wire   [4:0] tmp_fu_1044_p19;
wire   [4:0] tmp_fu_1044_p21;
wire   [4:0] tmp_fu_1044_p23;
wire   [4:0] tmp_fu_1044_p25;
wire   [4:0] tmp_fu_1044_p27;
wire   [4:0] tmp_fu_1044_p29;
wire   [4:0] tmp_fu_1044_p31;
wire  signed [4:0] tmp_fu_1044_p33;
wire  signed [4:0] tmp_fu_1044_p35;
wire  signed [4:0] tmp_fu_1044_p37;
wire  signed [4:0] tmp_fu_1044_p39;
wire  signed [4:0] tmp_fu_1044_p41;
wire  signed [4:0] tmp_fu_1044_p43;
wire  signed [4:0] tmp_fu_1044_p45;
wire  signed [4:0] tmp_fu_1044_p47;
wire  signed [4:0] tmp_fu_1044_p49;
wire  signed [4:0] tmp_fu_1044_p51;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_53_5_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_53_5_12_1_1_U2029(
    .din0(12'd3530),
    .din1(12'd1660),
    .din2(12'd97),
    .din3(12'd3763),
    .din4(12'd208),
    .din5(12'd687),
    .din6(12'd3374),
    .din7(12'd213),
    .din8(12'd4038),
    .din9(12'd70),
    .din10(12'd371),
    .din11(12'd3889),
    .din12(12'd124),
    .din13(12'd1031),
    .din14(12'd3894),
    .din15(12'd3568),
    .din16(12'd3916),
    .din17(12'd610),
    .din18(12'd818),
    .din19(12'd3493),
    .din20(12'd222),
    .din21(12'd2012),
    .din22(12'd10),
    .din23(12'd600),
    .din24(12'd3641),
    .din25(12'd181),
    .def(tmp_fu_1044_p53),
    .sel(tmp_fu_1044_p54),
    .dout(tmp_fu_1044_p55)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_304_reg_1318 <= and_ln102_304_fu_514_p2;
        and_ln102_305_reg_1330 <= and_ln102_305_fu_528_p2;
        and_ln102_307_reg_1396 <= and_ln102_307_fu_719_p2;
        and_ln102_307_reg_1396_pp0_iter4_reg <= and_ln102_307_reg_1396;
        and_ln102_308_reg_1349 <= and_ln102_308_fu_558_p2;
        and_ln102_310_reg_1374 <= and_ln102_310_fu_600_p2;
        and_ln102_311_reg_1355 <= and_ln102_311_fu_563_p2;
        and_ln102_311_reg_1355_pp0_iter2_reg <= and_ln102_311_reg_1355;
        and_ln102_312_reg_1403 <= and_ln102_312_fu_728_p2;
        and_ln102_reg_1299 <= and_ln102_fu_482_p2;
        and_ln104_59_reg_1311 <= and_ln104_59_fu_509_p2;
        and_ln104_59_reg_1311_pp0_iter2_reg <= and_ln104_59_reg_1311;
        and_ln104_59_reg_1311_pp0_iter3_reg <= and_ln104_59_reg_1311_pp0_iter2_reg;
        and_ln104_59_reg_1311_pp0_iter4_reg <= and_ln104_59_reg_1311_pp0_iter3_reg;
        and_ln104_59_reg_1311_pp0_iter5_reg <= and_ln104_59_reg_1311_pp0_iter4_reg;
        and_ln104_59_reg_1311_pp0_iter6_reg <= and_ln104_59_reg_1311_pp0_iter5_reg;
        and_ln104_60_reg_1324 <= and_ln104_60_fu_523_p2;
        and_ln104_61_reg_1335 <= and_ln104_61_fu_537_p2;
        and_ln104_61_reg_1335_pp0_iter2_reg <= and_ln104_61_reg_1335;
        and_ln104_62_reg_1342 <= and_ln104_62_fu_552_p2;
        and_ln104_62_reg_1342_pp0_iter2_reg <= and_ln104_62_reg_1342;
        and_ln104_62_reg_1342_pp0_iter3_reg <= and_ln104_62_reg_1342_pp0_iter2_reg;
        and_ln104_63_reg_1425 <= and_ln104_63_fu_832_p2;
        and_ln104_63_reg_1425_pp0_iter5_reg <= and_ln104_63_reg_1425;
        and_ln104_reg_1305 <= and_ln104_fu_494_p2;
        icmp_ln86_316_reg_1167 <= icmp_ln86_316_fu_338_p2;
        icmp_ln86_317_reg_1173 <= icmp_ln86_317_fu_344_p2;
        icmp_ln86_318_reg_1179 <= icmp_ln86_318_fu_350_p2;
        icmp_ln86_319_reg_1185 <= icmp_ln86_319_fu_356_p2;
        icmp_ln86_320_reg_1191 <= icmp_ln86_320_fu_362_p2;
        icmp_ln86_320_reg_1191_pp0_iter1_reg <= icmp_ln86_320_reg_1191;
        icmp_ln86_320_reg_1191_pp0_iter2_reg <= icmp_ln86_320_reg_1191_pp0_iter1_reg;
        icmp_ln86_320_reg_1191_pp0_iter3_reg <= icmp_ln86_320_reg_1191_pp0_iter2_reg;
        icmp_ln86_321_reg_1197 <= icmp_ln86_321_fu_368_p2;
        icmp_ln86_321_reg_1197_pp0_iter1_reg <= icmp_ln86_321_reg_1197;
        icmp_ln86_322_reg_1203 <= icmp_ln86_322_fu_374_p2;
        icmp_ln86_322_reg_1203_pp0_iter1_reg <= icmp_ln86_322_reg_1203;
        icmp_ln86_323_reg_1208 <= icmp_ln86_323_fu_380_p2;
        icmp_ln86_323_reg_1208_pp0_iter1_reg <= icmp_ln86_323_reg_1208;
        icmp_ln86_323_reg_1208_pp0_iter2_reg <= icmp_ln86_323_reg_1208_pp0_iter1_reg;
        icmp_ln86_324_reg_1214 <= icmp_ln86_324_fu_386_p2;
        icmp_ln86_325_reg_1220 <= icmp_ln86_325_fu_392_p2;
        icmp_ln86_325_reg_1220_pp0_iter1_reg <= icmp_ln86_325_reg_1220;
        icmp_ln86_325_reg_1220_pp0_iter2_reg <= icmp_ln86_325_reg_1220_pp0_iter1_reg;
        icmp_ln86_325_reg_1220_pp0_iter3_reg <= icmp_ln86_325_reg_1220_pp0_iter2_reg;
        icmp_ln86_326_reg_1226 <= icmp_ln86_326_fu_398_p2;
        icmp_ln86_326_reg_1226_pp0_iter1_reg <= icmp_ln86_326_reg_1226;
        icmp_ln86_326_reg_1226_pp0_iter2_reg <= icmp_ln86_326_reg_1226_pp0_iter1_reg;
        icmp_ln86_326_reg_1226_pp0_iter3_reg <= icmp_ln86_326_reg_1226_pp0_iter2_reg;
        icmp_ln86_326_reg_1226_pp0_iter4_reg <= icmp_ln86_326_reg_1226_pp0_iter3_reg;
        icmp_ln86_327_reg_1232 <= icmp_ln86_327_fu_404_p2;
        icmp_ln86_327_reg_1232_pp0_iter1_reg <= icmp_ln86_327_reg_1232;
        icmp_ln86_327_reg_1232_pp0_iter2_reg <= icmp_ln86_327_reg_1232_pp0_iter1_reg;
        icmp_ln86_327_reg_1232_pp0_iter3_reg <= icmp_ln86_327_reg_1232_pp0_iter2_reg;
        icmp_ln86_327_reg_1232_pp0_iter4_reg <= icmp_ln86_327_reg_1232_pp0_iter3_reg;
        icmp_ln86_327_reg_1232_pp0_iter5_reg <= icmp_ln86_327_reg_1232_pp0_iter4_reg;
        icmp_ln86_328_reg_1238 <= icmp_ln86_328_fu_410_p2;
        icmp_ln86_328_reg_1238_pp0_iter1_reg <= icmp_ln86_328_reg_1238;
        icmp_ln86_329_reg_1243 <= icmp_ln86_329_fu_416_p2;
        icmp_ln86_329_reg_1243_pp0_iter1_reg <= icmp_ln86_329_reg_1243;
        icmp_ln86_330_reg_1248 <= icmp_ln86_330_fu_422_p2;
        icmp_ln86_330_reg_1248_pp0_iter1_reg <= icmp_ln86_330_reg_1248;
        icmp_ln86_330_reg_1248_pp0_iter2_reg <= icmp_ln86_330_reg_1248_pp0_iter1_reg;
        icmp_ln86_331_reg_1253 <= icmp_ln86_331_fu_428_p2;
        icmp_ln86_331_reg_1253_pp0_iter1_reg <= icmp_ln86_331_reg_1253;
        icmp_ln86_331_reg_1253_pp0_iter2_reg <= icmp_ln86_331_reg_1253_pp0_iter1_reg;
        icmp_ln86_332_reg_1258 <= icmp_ln86_332_fu_434_p2;
        icmp_ln86_332_reg_1258_pp0_iter1_reg <= icmp_ln86_332_reg_1258;
        icmp_ln86_332_reg_1258_pp0_iter2_reg <= icmp_ln86_332_reg_1258_pp0_iter1_reg;
        icmp_ln86_333_reg_1263 <= icmp_ln86_333_fu_440_p2;
        icmp_ln86_333_reg_1263_pp0_iter1_reg <= icmp_ln86_333_reg_1263;
        icmp_ln86_333_reg_1263_pp0_iter2_reg <= icmp_ln86_333_reg_1263_pp0_iter1_reg;
        icmp_ln86_333_reg_1263_pp0_iter3_reg <= icmp_ln86_333_reg_1263_pp0_iter2_reg;
        icmp_ln86_334_reg_1268 <= icmp_ln86_334_fu_446_p2;
        icmp_ln86_334_reg_1268_pp0_iter1_reg <= icmp_ln86_334_reg_1268;
        icmp_ln86_334_reg_1268_pp0_iter2_reg <= icmp_ln86_334_reg_1268_pp0_iter1_reg;
        icmp_ln86_334_reg_1268_pp0_iter3_reg <= icmp_ln86_334_reg_1268_pp0_iter2_reg;
        icmp_ln86_335_reg_1273 <= icmp_ln86_335_fu_452_p2;
        icmp_ln86_335_reg_1273_pp0_iter1_reg <= icmp_ln86_335_reg_1273;
        icmp_ln86_335_reg_1273_pp0_iter2_reg <= icmp_ln86_335_reg_1273_pp0_iter1_reg;
        icmp_ln86_335_reg_1273_pp0_iter3_reg <= icmp_ln86_335_reg_1273_pp0_iter2_reg;
        icmp_ln86_336_reg_1278 <= icmp_ln86_336_fu_458_p2;
        icmp_ln86_336_reg_1278_pp0_iter1_reg <= icmp_ln86_336_reg_1278;
        icmp_ln86_336_reg_1278_pp0_iter2_reg <= icmp_ln86_336_reg_1278_pp0_iter1_reg;
        icmp_ln86_336_reg_1278_pp0_iter3_reg <= icmp_ln86_336_reg_1278_pp0_iter2_reg;
        icmp_ln86_336_reg_1278_pp0_iter4_reg <= icmp_ln86_336_reg_1278_pp0_iter3_reg;
        icmp_ln86_337_reg_1283 <= icmp_ln86_337_fu_464_p2;
        icmp_ln86_337_reg_1283_pp0_iter1_reg <= icmp_ln86_337_reg_1283;
        icmp_ln86_337_reg_1283_pp0_iter2_reg <= icmp_ln86_337_reg_1283_pp0_iter1_reg;
        icmp_ln86_337_reg_1283_pp0_iter3_reg <= icmp_ln86_337_reg_1283_pp0_iter2_reg;
        icmp_ln86_337_reg_1283_pp0_iter4_reg <= icmp_ln86_337_reg_1283_pp0_iter3_reg;
        icmp_ln86_338_reg_1288 <= icmp_ln86_338_fu_470_p2;
        icmp_ln86_338_reg_1288_pp0_iter1_reg <= icmp_ln86_338_reg_1288;
        icmp_ln86_338_reg_1288_pp0_iter2_reg <= icmp_ln86_338_reg_1288_pp0_iter1_reg;
        icmp_ln86_338_reg_1288_pp0_iter3_reg <= icmp_ln86_338_reg_1288_pp0_iter2_reg;
        icmp_ln86_338_reg_1288_pp0_iter4_reg <= icmp_ln86_338_reg_1288_pp0_iter3_reg;
        icmp_ln86_338_reg_1288_pp0_iter5_reg <= icmp_ln86_338_reg_1288_pp0_iter4_reg;
        or_ln117_291_reg_1361 <= or_ln117_291_fu_579_p2;
        or_ln117_292_reg_1366 <= or_ln117_292_fu_585_p2;
        or_ln117_296_reg_1379 <= or_ln117_296_fu_689_p2;
        or_ln117_298_reg_1390 <= or_ln117_298_fu_713_p2;
        or_ln117_302_reg_1408 <= or_ln117_302_fu_800_p2;
        or_ln117_304_reg_1419 <= or_ln117_304_fu_821_p2;
        or_ln117_306_reg_1431 <= or_ln117_306_fu_893_p2;
        or_ln117_306_reg_1431_pp0_iter5_reg <= or_ln117_306_reg_1431;
        or_ln117_306_reg_1431_pp0_iter6_reg <= or_ln117_306_reg_1431_pp0_iter5_reg;
        or_ln117_308_reg_1437 <= or_ln117_308_fu_919_p2;
        or_ln117_312_reg_1447 <= or_ln117_312_fu_995_p2;
        select_ln117_313_reg_1385 <= select_ln117_313_fu_705_p3;
        select_ln117_319_reg_1414 <= select_ln117_319_fu_813_p3;
        select_ln117_325_reg_1442 <= select_ln117_325_fu_933_p3;
        select_ln117_329_reg_1452 <= select_ln117_329_fu_1009_p3;
        tmp_reg_1457 <= tmp_fu_1044_p55;
        xor_ln104_reg_1293 <= xor_ln104_fu_476_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_303_fu_500_p2 = (xor_ln104_reg_1293 & icmp_ln86_316_reg_1167);

assign and_ln102_304_fu_514_p2 = (icmp_ln86_317_reg_1173 & and_ln102_reg_1299);

assign and_ln102_305_fu_528_p2 = (icmp_ln86_318_reg_1179 & and_ln104_reg_1305);

assign and_ln102_306_fu_542_p2 = (icmp_ln86_319_reg_1185 & and_ln102_303_fu_500_p2);

assign and_ln102_307_fu_719_p2 = (icmp_ln86_320_reg_1191_pp0_iter2_reg & and_ln104_59_reg_1311_pp0_iter2_reg);

assign and_ln102_308_fu_558_p2 = (icmp_ln86_321_reg_1197 & and_ln104_60_fu_523_p2);

assign and_ln102_309_fu_596_p2 = (icmp_ln86_322_reg_1203_pp0_iter1_reg & and_ln102_305_reg_1330);

assign and_ln102_310_fu_600_p2 = (icmp_ln86_323_reg_1208_pp0_iter1_reg & and_ln104_61_reg_1335);

assign and_ln102_311_fu_563_p2 = (icmp_ln86_324_reg_1214 & and_ln102_306_fu_542_p2);

assign and_ln102_312_fu_728_p2 = (icmp_ln86_325_reg_1220_pp0_iter2_reg & and_ln104_62_reg_1342_pp0_iter2_reg);

assign and_ln102_313_fu_842_p2 = (icmp_ln86_326_reg_1226_pp0_iter3_reg & and_ln102_307_reg_1396);

assign and_ln102_314_fu_946_p2 = (icmp_ln86_327_reg_1232_pp0_iter4_reg & and_ln104_63_reg_1425);

assign and_ln102_315_fu_604_p2 = (icmp_ln86_328_reg_1238_pp0_iter1_reg & and_ln102_308_reg_1349);

assign and_ln102_316_fu_613_p2 = (and_ln104_60_reg_1324 & and_ln102_326_fu_608_p2);

assign and_ln102_317_fu_732_p2 = (icmp_ln86_330_reg_1248_pp0_iter2_reg & and_ln102_310_reg_1374);

assign and_ln102_318_fu_741_p2 = (and_ln104_61_reg_1335_pp0_iter2_reg & and_ln102_327_fu_736_p2);

assign and_ln102_319_fu_746_p2 = (icmp_ln86_332_reg_1258_pp0_iter2_reg & and_ln102_311_reg_1355_pp0_iter2_reg);

assign and_ln102_320_fu_846_p2 = (icmp_ln86_333_reg_1263_pp0_iter3_reg & and_ln102_312_reg_1403);

assign and_ln102_321_fu_855_p2 = (and_ln104_62_reg_1342_pp0_iter3_reg & and_ln102_328_fu_850_p2);

assign and_ln102_322_fu_860_p2 = (icmp_ln86_335_reg_1273_pp0_iter3_reg & and_ln102_313_fu_842_p2);

assign and_ln102_323_fu_955_p2 = (and_ln102_329_fu_950_p2 & and_ln102_307_reg_1396_pp0_iter4_reg);

assign and_ln102_324_fu_960_p2 = (icmp_ln86_337_reg_1283_pp0_iter4_reg & and_ln102_314_fu_946_p2);

assign and_ln102_325_fu_1027_p2 = (and_ln104_63_reg_1425_pp0_iter5_reg & and_ln102_330_fu_1022_p2);

assign and_ln102_326_fu_608_p2 = (xor_ln104_157_fu_591_p2 & icmp_ln86_329_reg_1243_pp0_iter1_reg);

assign and_ln102_327_fu_736_p2 = (xor_ln104_158_fu_723_p2 & icmp_ln86_331_reg_1253_pp0_iter2_reg);

assign and_ln102_328_fu_850_p2 = (xor_ln104_160_fu_837_p2 & icmp_ln86_334_reg_1268_pp0_iter3_reg);

assign and_ln102_329_fu_950_p2 = (xor_ln104_161_fu_941_p2 & icmp_ln86_336_reg_1278_pp0_iter4_reg);

assign and_ln102_330_fu_1022_p2 = (xor_ln104_162_fu_1017_p2 & icmp_ln86_338_reg_1288_pp0_iter5_reg);

assign and_ln102_fu_482_p2 = (icmp_ln86_fu_326_p2 & icmp_ln86_315_fu_332_p2);

assign and_ln104_59_fu_509_p2 = (xor_ln104_reg_1293 & xor_ln104_152_fu_504_p2);

assign and_ln104_60_fu_523_p2 = (xor_ln104_153_fu_518_p2 & and_ln102_reg_1299);

assign and_ln104_61_fu_537_p2 = (xor_ln104_154_fu_532_p2 & and_ln104_reg_1305);

assign and_ln104_62_fu_552_p2 = (xor_ln104_155_fu_547_p2 & and_ln102_303_fu_500_p2);

assign and_ln104_63_fu_832_p2 = (xor_ln104_156_fu_827_p2 & and_ln104_59_reg_1311_pp0_iter3_reg);

assign and_ln104_64_fu_573_p2 = (xor_ln104_159_fu_568_p2 & and_ln102_306_fu_542_p2);

assign and_ln104_fu_494_p2 = (xor_ln104_151_fu_488_p2 & icmp_ln86_fu_326_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_314_fu_1156_p2[0:0] == 1'b1) ? tmp_reg_1457 : 12'd0);

assign icmp_ln86_315_fu_332_p2 = (($signed(p_read6_int_reg) < $signed(18'd241)) ? 1'b1 : 1'b0);

assign icmp_ln86_316_fu_338_p2 = (($signed(p_read1_int_reg) < $signed(18'd146787)) ? 1'b1 : 1'b0);

assign icmp_ln86_317_fu_344_p2 = (($signed(p_read16_int_reg) < $signed(18'd26113)) ? 1'b1 : 1'b0);

assign icmp_ln86_318_fu_350_p2 = (($signed(p_read15_int_reg) < $signed(18'd2685)) ? 1'b1 : 1'b0);

assign icmp_ln86_319_fu_356_p2 = (($signed(p_read6_int_reg) < $signed(18'd292)) ? 1'b1 : 1'b0);

assign icmp_ln86_320_fu_362_p2 = (($signed(p_read2_int_reg) < $signed(18'd261414)) ? 1'b1 : 1'b0);

assign icmp_ln86_321_fu_368_p2 = (($signed(p_read4_int_reg) < $signed(18'd5077)) ? 1'b1 : 1'b0);

assign icmp_ln86_322_fu_374_p2 = (($signed(p_read9_int_reg) < $signed(18'd43413)) ? 1'b1 : 1'b0);

assign icmp_ln86_323_fu_380_p2 = (($signed(p_read1_int_reg) < $signed(18'd213737)) ? 1'b1 : 1'b0);

assign icmp_ln86_324_fu_386_p2 = (($signed(p_read8_int_reg) < $signed(18'd29)) ? 1'b1 : 1'b0);

assign icmp_ln86_325_fu_392_p2 = (($signed(p_read5_int_reg) < $signed(18'd854)) ? 1'b1 : 1'b0);

assign icmp_ln86_326_fu_398_p2 = (($signed(p_read5_int_reg) < $signed(18'd851)) ? 1'b1 : 1'b0);

assign icmp_ln86_327_fu_404_p2 = (($signed(p_read13_int_reg) < $signed(18'd45)) ? 1'b1 : 1'b0);

assign icmp_ln86_328_fu_410_p2 = (($signed(p_read3_int_reg) < $signed(18'd12856)) ? 1'b1 : 1'b0);

assign icmp_ln86_329_fu_416_p2 = (($signed(p_read7_int_reg) < $signed(18'd105)) ? 1'b1 : 1'b0);

assign icmp_ln86_330_fu_422_p2 = (($signed(p_read12_int_reg) < $signed(18'd9)) ? 1'b1 : 1'b0);

assign icmp_ln86_331_fu_428_p2 = (($signed(p_read14_int_reg) < $signed(18'd55)) ? 1'b1 : 1'b0);

assign icmp_ln86_332_fu_434_p2 = (($signed(p_read2_int_reg) < $signed(18'd244)) ? 1'b1 : 1'b0);

assign icmp_ln86_333_fu_440_p2 = (($signed(p_read5_int_reg) < $signed(18'd748)) ? 1'b1 : 1'b0);

assign icmp_ln86_334_fu_446_p2 = (($signed(p_read6_int_reg) < $signed(18'd953)) ? 1'b1 : 1'b0);

assign icmp_ln86_335_fu_452_p2 = (($signed(p_read6_int_reg) < $signed(18'd632)) ? 1'b1 : 1'b0);

assign icmp_ln86_336_fu_458_p2 = (($signed(p_read10_int_reg) < $signed(18'd55)) ? 1'b1 : 1'b0);

assign icmp_ln86_337_fu_464_p2 = (($signed(p_read11_int_reg) < $signed(18'd11699)) ? 1'b1 : 1'b0);

assign icmp_ln86_338_fu_470_p2 = (($signed(p_read2_int_reg) < $signed(18'd973)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_326_p2 = (($signed(p_read2_int_reg) < $signed(18'd261412)) ? 1'b1 : 1'b0);

assign or_ln117_291_fu_579_p2 = (and_ln102_305_fu_528_p2 | and_ln102_304_fu_514_p2);

assign or_ln117_292_fu_585_p2 = (or_ln117_291_fu_579_p2 | and_ln104_64_fu_573_p2);

assign or_ln117_293_fu_651_p2 = (or_ln117_292_reg_1366 | and_ln102_315_fu_604_p2);

assign or_ln117_294_fu_663_p2 = (or_ln117_292_reg_1366 | and_ln102_308_reg_1349);

assign or_ln117_295_fu_675_p2 = (or_ln117_294_fu_663_p2 | and_ln102_316_fu_613_p2);

assign or_ln117_296_fu_689_p2 = (or_ln117_292_reg_1366 | and_ln104_60_reg_1324);

assign or_ln117_297_fu_750_p2 = (or_ln117_296_reg_1379 | and_ln102_317_fu_732_p2);

assign or_ln117_298_fu_713_p2 = (or_ln117_296_fu_689_p2 | and_ln102_310_fu_600_p2);

assign or_ln117_299_fu_762_p2 = (or_ln117_298_reg_1390 | and_ln102_318_fu_741_p2);

assign or_ln117_300_fu_774_p2 = (or_ln117_296_reg_1379 | and_ln104_61_reg_1335_pp0_iter2_reg);

assign or_ln117_301_fu_786_p2 = (or_ln117_300_fu_774_p2 | and_ln102_319_fu_746_p2);

assign or_ln117_302_fu_800_p2 = (or_ln117_300_fu_774_p2 | and_ln102_311_reg_1355_pp0_iter2_reg);

assign or_ln117_303_fu_865_p2 = (or_ln117_302_reg_1408 | and_ln102_320_fu_846_p2);

assign or_ln117_304_fu_821_p2 = (or_ln117_302_fu_800_p2 | and_ln102_312_fu_728_p2);

assign or_ln117_305_fu_881_p2 = (or_ln117_304_reg_1419 | and_ln102_321_fu_855_p2);

assign or_ln117_306_fu_893_p2 = (or_ln117_302_reg_1408 | and_ln104_62_reg_1342_pp0_iter3_reg);

assign or_ln117_307_fu_905_p2 = (or_ln117_306_fu_893_p2 | and_ln102_322_fu_860_p2);

assign or_ln117_308_fu_919_p2 = (or_ln117_306_fu_893_p2 | and_ln102_313_fu_842_p2);

assign or_ln117_309_fu_965_p2 = (or_ln117_308_reg_1437 | and_ln102_323_fu_955_p2);

assign or_ln117_310_fu_970_p2 = (or_ln117_306_reg_1431 | and_ln102_307_reg_1396_pp0_iter4_reg);

assign or_ln117_311_fu_981_p2 = (or_ln117_310_fu_970_p2 | and_ln102_324_fu_960_p2);

assign or_ln117_312_fu_995_p2 = (or_ln117_310_fu_970_p2 | and_ln102_314_fu_946_p2);

assign or_ln117_313_fu_1032_p2 = (or_ln117_312_reg_1447 | and_ln102_325_fu_1027_p2);

assign or_ln117_314_fu_1156_p2 = (or_ln117_306_reg_1431_pp0_iter6_reg | and_ln104_59_reg_1311_pp0_iter6_reg);

assign or_ln117_fu_618_p2 = (and_ln102_309_fu_596_p2 | and_ln102_304_reg_1318);

assign select_ln117_308_fu_640_p3 = ((or_ln117_291_reg_1361[0:0] == 1'b1) ? select_ln117_fu_632_p3 : 2'd3);

assign select_ln117_309_fu_656_p3 = ((or_ln117_292_reg_1366[0:0] == 1'b1) ? zext_ln117_33_fu_647_p1 : 3'd4);

assign select_ln117_310_fu_667_p3 = ((or_ln117_293_fu_651_p2[0:0] == 1'b1) ? select_ln117_309_fu_656_p3 : 3'd5);

assign select_ln117_311_fu_681_p3 = ((or_ln117_294_fu_663_p2[0:0] == 1'b1) ? select_ln117_310_fu_667_p3 : 3'd6);

assign select_ln117_312_fu_693_p3 = ((or_ln117_295_fu_675_p2[0:0] == 1'b1) ? select_ln117_311_fu_681_p3 : 3'd7);

assign select_ln117_313_fu_705_p3 = ((or_ln117_296_fu_689_p2[0:0] == 1'b1) ? zext_ln117_34_fu_701_p1 : 4'd8);

assign select_ln117_314_fu_755_p3 = ((or_ln117_297_fu_750_p2[0:0] == 1'b1) ? select_ln117_313_reg_1385 : 4'd9);

assign select_ln117_315_fu_767_p3 = ((or_ln117_298_reg_1390[0:0] == 1'b1) ? select_ln117_314_fu_755_p3 : 4'd10);

assign select_ln117_316_fu_778_p3 = ((or_ln117_299_fu_762_p2[0:0] == 1'b1) ? select_ln117_315_fu_767_p3 : 4'd11);

assign select_ln117_317_fu_792_p3 = ((or_ln117_300_fu_774_p2[0:0] == 1'b1) ? select_ln117_316_fu_778_p3 : 4'd12);

assign select_ln117_318_fu_805_p3 = ((or_ln117_301_fu_786_p2[0:0] == 1'b1) ? select_ln117_317_fu_792_p3 : 4'd13);

assign select_ln117_319_fu_813_p3 = ((or_ln117_302_fu_800_p2[0:0] == 1'b1) ? select_ln117_318_fu_805_p3 : 4'd14);

assign select_ln117_320_fu_870_p3 = ((or_ln117_303_fu_865_p2[0:0] == 1'b1) ? select_ln117_319_reg_1414 : 4'd15);

assign select_ln117_321_fu_886_p3 = ((or_ln117_304_reg_1419[0:0] == 1'b1) ? zext_ln117_35_fu_877_p1 : 5'd16);

assign select_ln117_322_fu_897_p3 = ((or_ln117_305_fu_881_p2[0:0] == 1'b1) ? select_ln117_321_fu_886_p3 : 5'd17);

assign select_ln117_323_fu_911_p3 = ((or_ln117_306_fu_893_p2[0:0] == 1'b1) ? select_ln117_322_fu_897_p3 : 5'd18);

assign select_ln117_324_fu_925_p3 = ((or_ln117_307_fu_905_p2[0:0] == 1'b1) ? select_ln117_323_fu_911_p3 : 5'd19);

assign select_ln117_325_fu_933_p3 = ((or_ln117_308_fu_919_p2[0:0] == 1'b1) ? select_ln117_324_fu_925_p3 : 5'd20);

assign select_ln117_326_fu_974_p3 = ((or_ln117_309_fu_965_p2[0:0] == 1'b1) ? select_ln117_325_reg_1442 : 5'd21);

assign select_ln117_327_fu_987_p3 = ((or_ln117_310_fu_970_p2[0:0] == 1'b1) ? select_ln117_326_fu_974_p3 : 5'd22);

assign select_ln117_328_fu_1001_p3 = ((or_ln117_311_fu_981_p2[0:0] == 1'b1) ? select_ln117_327_fu_987_p3 : 5'd23);

assign select_ln117_329_fu_1009_p3 = ((or_ln117_312_fu_995_p2[0:0] == 1'b1) ? select_ln117_328_fu_1001_p3 : 5'd24);

assign select_ln117_fu_632_p3 = ((or_ln117_fu_618_p2[0:0] == 1'b1) ? zext_ln117_fu_628_p1 : 2'd2);

assign tmp_fu_1044_p53 = 'bx;

assign tmp_fu_1044_p54 = ((or_ln117_313_fu_1032_p2[0:0] == 1'b1) ? select_ln117_329_reg_1452 : 5'd25);

assign xor_ln104_151_fu_488_p2 = (icmp_ln86_315_fu_332_p2 ^ 1'd1);

assign xor_ln104_152_fu_504_p2 = (icmp_ln86_316_reg_1167 ^ 1'd1);

assign xor_ln104_153_fu_518_p2 = (icmp_ln86_317_reg_1173 ^ 1'd1);

assign xor_ln104_154_fu_532_p2 = (icmp_ln86_318_reg_1179 ^ 1'd1);

assign xor_ln104_155_fu_547_p2 = (icmp_ln86_319_reg_1185 ^ 1'd1);

assign xor_ln104_156_fu_827_p2 = (icmp_ln86_320_reg_1191_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_157_fu_591_p2 = (icmp_ln86_321_reg_1197_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_158_fu_723_p2 = (icmp_ln86_323_reg_1208_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_159_fu_568_p2 = (icmp_ln86_324_reg_1214 ^ 1'd1);

assign xor_ln104_160_fu_837_p2 = (icmp_ln86_325_reg_1220_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_161_fu_941_p2 = (icmp_ln86_326_reg_1226_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_162_fu_1017_p2 = (icmp_ln86_327_reg_1232_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_476_p2 = (icmp_ln86_fu_326_p2 ^ 1'd1);

assign xor_ln117_fu_623_p2 = (1'd1 ^ and_ln102_304_reg_1318);

assign zext_ln117_33_fu_647_p1 = select_ln117_308_fu_640_p3;

assign zext_ln117_34_fu_701_p1 = select_ln117_312_fu_693_p3;

assign zext_ln117_35_fu_877_p1 = select_ln117_320_fu_870_p3;

assign zext_ln117_fu_628_p1 = xor_ln117_fu_623_p2;

endmodule //conifer_jettag_accelerator_decision_function_12
