; NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
; RUN: llc -global-isel -mtriple=amdgcn-mesa-mesa3d -mcpu=gfx1010 -stop-after=legalizer -o - %s | FileCheck -check-prefix=GFX10 %s
; RUN: llc -global-isel -mtriple=amdgcn-mesa-mesa3d -mcpu=gfx1100 -stop-after=legalizer -o - %s | FileCheck -check-prefix=GFX11 %s
; RUN: llc -global-isel -mtriple=amdgcn-mesa-mesa3d -mcpu=gfx1200 -stop-after=legalizer -o - %s | FileCheck -check-prefix=GFX12 %s

define amdgpu_ps <4 x float> @sample_d_1d_g16_a16(<8 x i32> inreg %rsrc, <4 x i32> inreg %samp, half %dsdh, half %dsdv, half %s) {
  ; GFX10-LABEL: name: sample_d_1d_g16_a16
  ; GFX10: bb.1.main_body:
  ; GFX10-NEXT:   liveins: $sgpr2, $sgpr3, $sgpr4, $sgpr5, $sgpr6, $sgpr7, $sgpr8, $sgpr9, $sgpr10, $sgpr11, $sgpr12, $sgpr13, $vgpr0, $vgpr1, $vgpr2
  ; GFX10-NEXT: {{  $}}
  ; GFX10-NEXT:   [[COPY:%[0-9]+]]:_(i32) = COPY $sgpr2
  ; GFX10-NEXT:   [[COPY1:%[0-9]+]]:_(i32) = COPY $sgpr3
  ; GFX10-NEXT:   [[COPY2:%[0-9]+]]:_(i32) = COPY $sgpr4
  ; GFX10-NEXT:   [[COPY3:%[0-9]+]]:_(i32) = COPY $sgpr5
  ; GFX10-NEXT:   [[COPY4:%[0-9]+]]:_(i32) = COPY $sgpr6
  ; GFX10-NEXT:   [[COPY5:%[0-9]+]]:_(i32) = COPY $sgpr7
  ; GFX10-NEXT:   [[COPY6:%[0-9]+]]:_(i32) = COPY $sgpr8
  ; GFX10-NEXT:   [[COPY7:%[0-9]+]]:_(i32) = COPY $sgpr9
  ; GFX10-NEXT:   [[BUILD_VECTOR:%[0-9]+]]:_(<8 x i32>) = G_BUILD_VECTOR [[COPY]](i32), [[COPY1]](i32), [[COPY2]](i32), [[COPY3]](i32), [[COPY4]](i32), [[COPY5]](i32), [[COPY6]](i32), [[COPY7]](i32)
  ; GFX10-NEXT:   [[COPY8:%[0-9]+]]:_(i32) = COPY $sgpr10
  ; GFX10-NEXT:   [[COPY9:%[0-9]+]]:_(i32) = COPY $sgpr11
  ; GFX10-NEXT:   [[COPY10:%[0-9]+]]:_(i32) = COPY $sgpr12
  ; GFX10-NEXT:   [[COPY11:%[0-9]+]]:_(i32) = COPY $sgpr13
  ; GFX10-NEXT:   [[BUILD_VECTOR1:%[0-9]+]]:_(<4 x i32>) = G_BUILD_VECTOR [[COPY8]](i32), [[COPY9]](i32), [[COPY10]](i32), [[COPY11]](i32)
  ; GFX10-NEXT:   [[COPY12:%[0-9]+]]:_(i32) = COPY $vgpr0
  ; GFX10-NEXT:   [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[COPY12]](i32)
  ; GFX10-NEXT:   [[BITCAST:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC]](i16)
  ; GFX10-NEXT:   [[COPY13:%[0-9]+]]:_(i32) = COPY $vgpr1
  ; GFX10-NEXT:   [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[COPY13]](i32)
  ; GFX10-NEXT:   [[BITCAST1:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC1]](i16)
  ; GFX10-NEXT:   [[COPY14:%[0-9]+]]:_(i32) = COPY $vgpr2
  ; GFX10-NEXT:   [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[COPY14]](i32)
  ; GFX10-NEXT:   [[BITCAST2:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC2]](i16)
  ; GFX10-NEXT:   [[BITCAST3:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST]](f16)
  ; GFX10-NEXT:   [[BITCAST4:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST1]](f16)
  ; GFX10-NEXT:   [[BITCAST5:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST2]](f16)
  ; GFX10-NEXT:   [[DEF:%[0-9]+]]:_(i16) = G_IMPLICIT_DEF
  ; GFX10-NEXT:   [[BUILD_VECTOR2:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST3]](i16), [[DEF]](i16)
  ; GFX10-NEXT:   [[BUILD_VECTOR3:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST4]](i16), [[DEF]](i16)
  ; GFX10-NEXT:   [[BUILD_VECTOR4:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST5]](i16), [[DEF]](i16)
  ; GFX10-NEXT:   [[AMDGPU_INTRIN_IMAGE_LOAD:%[0-9]+]]:_(<4 x i32>) = G_AMDGPU_INTRIN_IMAGE_LOAD intrinsic(@llvm.amdgcn.image.sample.d.1d), 15, [[BUILD_VECTOR2]](<2 x i16>), [[BUILD_VECTOR3]](<2 x i16>), [[BUILD_VECTOR4]](<2 x i16>), [[BUILD_VECTOR]](<8 x i32>), [[BUILD_VECTOR1]](<4 x i32>), 0, 0, 0, 3 :: (dereferenceable load (<4 x f32>), addrspace 8)
  ; GFX10-NEXT:   [[BITCAST6:%[0-9]+]]:_(<4 x f32>) = G_BITCAST [[AMDGPU_INTRIN_IMAGE_LOAD]](<4 x i32>)
  ; GFX10-NEXT:   [[UV:%[0-9]+]]:_(f32), [[UV1:%[0-9]+]]:_(f32), [[UV2:%[0-9]+]]:_(f32), [[UV3:%[0-9]+]]:_(f32) = G_UNMERGE_VALUES [[BITCAST6]](<4 x f32>)
  ; GFX10-NEXT:   $vgpr0 = COPY [[UV]](f32)
  ; GFX10-NEXT:   $vgpr1 = COPY [[UV1]](f32)
  ; GFX10-NEXT:   $vgpr2 = COPY [[UV2]](f32)
  ; GFX10-NEXT:   $vgpr3 = COPY [[UV3]](f32)
  ; GFX10-NEXT:   SI_RETURN_TO_EPILOG implicit $vgpr0, implicit $vgpr1, implicit $vgpr2, implicit $vgpr3
  ;
  ; GFX11-LABEL: name: sample_d_1d_g16_a16
  ; GFX11: bb.1.main_body:
  ; GFX11-NEXT:   liveins: $sgpr2, $sgpr3, $sgpr4, $sgpr5, $sgpr6, $sgpr7, $sgpr8, $sgpr9, $sgpr10, $sgpr11, $sgpr12, $sgpr13, $vgpr0, $vgpr1, $vgpr2
  ; GFX11-NEXT: {{  $}}
  ; GFX11-NEXT:   [[COPY:%[0-9]+]]:_(i32) = COPY $sgpr2
  ; GFX11-NEXT:   [[COPY1:%[0-9]+]]:_(i32) = COPY $sgpr3
  ; GFX11-NEXT:   [[COPY2:%[0-9]+]]:_(i32) = COPY $sgpr4
  ; GFX11-NEXT:   [[COPY3:%[0-9]+]]:_(i32) = COPY $sgpr5
  ; GFX11-NEXT:   [[COPY4:%[0-9]+]]:_(i32) = COPY $sgpr6
  ; GFX11-NEXT:   [[COPY5:%[0-9]+]]:_(i32) = COPY $sgpr7
  ; GFX11-NEXT:   [[COPY6:%[0-9]+]]:_(i32) = COPY $sgpr8
  ; GFX11-NEXT:   [[COPY7:%[0-9]+]]:_(i32) = COPY $sgpr9
  ; GFX11-NEXT:   [[BUILD_VECTOR:%[0-9]+]]:_(<8 x i32>) = G_BUILD_VECTOR [[COPY]](i32), [[COPY1]](i32), [[COPY2]](i32), [[COPY3]](i32), [[COPY4]](i32), [[COPY5]](i32), [[COPY6]](i32), [[COPY7]](i32)
  ; GFX11-NEXT:   [[COPY8:%[0-9]+]]:_(i32) = COPY $sgpr10
  ; GFX11-NEXT:   [[COPY9:%[0-9]+]]:_(i32) = COPY $sgpr11
  ; GFX11-NEXT:   [[COPY10:%[0-9]+]]:_(i32) = COPY $sgpr12
  ; GFX11-NEXT:   [[COPY11:%[0-9]+]]:_(i32) = COPY $sgpr13
  ; GFX11-NEXT:   [[BUILD_VECTOR1:%[0-9]+]]:_(<4 x i32>) = G_BUILD_VECTOR [[COPY8]](i32), [[COPY9]](i32), [[COPY10]](i32), [[COPY11]](i32)
  ; GFX11-NEXT:   [[COPY12:%[0-9]+]]:_(i32) = COPY $vgpr0
  ; GFX11-NEXT:   [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[COPY12]](i32)
  ; GFX11-NEXT:   [[BITCAST:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC]](i16)
  ; GFX11-NEXT:   [[COPY13:%[0-9]+]]:_(i32) = COPY $vgpr1
  ; GFX11-NEXT:   [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[COPY13]](i32)
  ; GFX11-NEXT:   [[BITCAST1:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC1]](i16)
  ; GFX11-NEXT:   [[COPY14:%[0-9]+]]:_(i32) = COPY $vgpr2
  ; GFX11-NEXT:   [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[COPY14]](i32)
  ; GFX11-NEXT:   [[BITCAST2:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC2]](i16)
  ; GFX11-NEXT:   [[BITCAST3:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST]](f16)
  ; GFX11-NEXT:   [[BITCAST4:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST1]](f16)
  ; GFX11-NEXT:   [[BITCAST5:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST2]](f16)
  ; GFX11-NEXT:   [[DEF:%[0-9]+]]:_(i16) = G_IMPLICIT_DEF
  ; GFX11-NEXT:   [[BUILD_VECTOR2:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST3]](i16), [[DEF]](i16)
  ; GFX11-NEXT:   [[BUILD_VECTOR3:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST4]](i16), [[DEF]](i16)
  ; GFX11-NEXT:   [[BUILD_VECTOR4:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST5]](i16), [[DEF]](i16)
  ; GFX11-NEXT:   [[AMDGPU_INTRIN_IMAGE_LOAD:%[0-9]+]]:_(<4 x i32>) = G_AMDGPU_INTRIN_IMAGE_LOAD intrinsic(@llvm.amdgcn.image.sample.d.1d), 15, [[BUILD_VECTOR2]](<2 x i16>), [[BUILD_VECTOR3]](<2 x i16>), [[BUILD_VECTOR4]](<2 x i16>), [[BUILD_VECTOR]](<8 x i32>), [[BUILD_VECTOR1]](<4 x i32>), 0, 0, 0, 3 :: (dereferenceable load (<4 x f32>), addrspace 8)
  ; GFX11-NEXT:   [[BITCAST6:%[0-9]+]]:_(<4 x f32>) = G_BITCAST [[AMDGPU_INTRIN_IMAGE_LOAD]](<4 x i32>)
  ; GFX11-NEXT:   [[UV:%[0-9]+]]:_(f32), [[UV1:%[0-9]+]]:_(f32), [[UV2:%[0-9]+]]:_(f32), [[UV3:%[0-9]+]]:_(f32) = G_UNMERGE_VALUES [[BITCAST6]](<4 x f32>)
  ; GFX11-NEXT:   $vgpr0 = COPY [[UV]](f32)
  ; GFX11-NEXT:   $vgpr1 = COPY [[UV1]](f32)
  ; GFX11-NEXT:   $vgpr2 = COPY [[UV2]](f32)
  ; GFX11-NEXT:   $vgpr3 = COPY [[UV3]](f32)
  ; GFX11-NEXT:   SI_RETURN_TO_EPILOG implicit $vgpr0, implicit $vgpr1, implicit $vgpr2, implicit $vgpr3
  ;
  ; GFX12-LABEL: name: sample_d_1d_g16_a16
  ; GFX12: bb.1.main_body:
  ; GFX12-NEXT:   liveins: $sgpr2, $sgpr3, $sgpr4, $sgpr5, $sgpr6, $sgpr7, $sgpr8, $sgpr9, $sgpr10, $sgpr11, $sgpr12, $sgpr13, $vgpr0, $vgpr1, $vgpr2
  ; GFX12-NEXT: {{  $}}
  ; GFX12-NEXT:   [[COPY:%[0-9]+]]:_(i32) = COPY $sgpr2
  ; GFX12-NEXT:   [[COPY1:%[0-9]+]]:_(i32) = COPY $sgpr3
  ; GFX12-NEXT:   [[COPY2:%[0-9]+]]:_(i32) = COPY $sgpr4
  ; GFX12-NEXT:   [[COPY3:%[0-9]+]]:_(i32) = COPY $sgpr5
  ; GFX12-NEXT:   [[COPY4:%[0-9]+]]:_(i32) = COPY $sgpr6
  ; GFX12-NEXT:   [[COPY5:%[0-9]+]]:_(i32) = COPY $sgpr7
  ; GFX12-NEXT:   [[COPY6:%[0-9]+]]:_(i32) = COPY $sgpr8
  ; GFX12-NEXT:   [[COPY7:%[0-9]+]]:_(i32) = COPY $sgpr9
  ; GFX12-NEXT:   [[BUILD_VECTOR:%[0-9]+]]:_(<8 x i32>) = G_BUILD_VECTOR [[COPY]](i32), [[COPY1]](i32), [[COPY2]](i32), [[COPY3]](i32), [[COPY4]](i32), [[COPY5]](i32), [[COPY6]](i32), [[COPY7]](i32)
  ; GFX12-NEXT:   [[COPY8:%[0-9]+]]:_(i32) = COPY $sgpr10
  ; GFX12-NEXT:   [[COPY9:%[0-9]+]]:_(i32) = COPY $sgpr11
  ; GFX12-NEXT:   [[COPY10:%[0-9]+]]:_(i32) = COPY $sgpr12
  ; GFX12-NEXT:   [[COPY11:%[0-9]+]]:_(i32) = COPY $sgpr13
  ; GFX12-NEXT:   [[BUILD_VECTOR1:%[0-9]+]]:_(<4 x i32>) = G_BUILD_VECTOR [[COPY8]](i32), [[COPY9]](i32), [[COPY10]](i32), [[COPY11]](i32)
  ; GFX12-NEXT:   [[COPY12:%[0-9]+]]:_(i32) = COPY $vgpr0
  ; GFX12-NEXT:   [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[COPY12]](i32)
  ; GFX12-NEXT:   [[BITCAST:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC]](i16)
  ; GFX12-NEXT:   [[COPY13:%[0-9]+]]:_(i32) = COPY $vgpr1
  ; GFX12-NEXT:   [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[COPY13]](i32)
  ; GFX12-NEXT:   [[BITCAST1:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC1]](i16)
  ; GFX12-NEXT:   [[COPY14:%[0-9]+]]:_(i32) = COPY $vgpr2
  ; GFX12-NEXT:   [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[COPY14]](i32)
  ; GFX12-NEXT:   [[BITCAST2:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC2]](i16)
  ; GFX12-NEXT:   [[BITCAST3:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST]](f16)
  ; GFX12-NEXT:   [[BITCAST4:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST1]](f16)
  ; GFX12-NEXT:   [[BITCAST5:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST2]](f16)
  ; GFX12-NEXT:   [[DEF:%[0-9]+]]:_(i16) = G_IMPLICIT_DEF
  ; GFX12-NEXT:   [[BUILD_VECTOR2:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST3]](i16), [[DEF]](i16)
  ; GFX12-NEXT:   [[BUILD_VECTOR3:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST4]](i16), [[DEF]](i16)
  ; GFX12-NEXT:   [[BUILD_VECTOR4:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST5]](i16), [[DEF]](i16)
  ; GFX12-NEXT:   [[AMDGPU_INTRIN_IMAGE_LOAD:%[0-9]+]]:_(<4 x i32>) = G_AMDGPU_INTRIN_IMAGE_LOAD intrinsic(@llvm.amdgcn.image.sample.d.1d), 15, [[BUILD_VECTOR2]](<2 x i16>), [[BUILD_VECTOR3]](<2 x i16>), [[BUILD_VECTOR4]](<2 x i16>), [[BUILD_VECTOR]](<8 x i32>), [[BUILD_VECTOR1]](<4 x i32>), 0, 0, 0, 3 :: (dereferenceable load (<4 x f32>), addrspace 8)
  ; GFX12-NEXT:   [[BITCAST6:%[0-9]+]]:_(<4 x f32>) = G_BITCAST [[AMDGPU_INTRIN_IMAGE_LOAD]](<4 x i32>)
  ; GFX12-NEXT:   [[UV:%[0-9]+]]:_(f32), [[UV1:%[0-9]+]]:_(f32), [[UV2:%[0-9]+]]:_(f32), [[UV3:%[0-9]+]]:_(f32) = G_UNMERGE_VALUES [[BITCAST6]](<4 x f32>)
  ; GFX12-NEXT:   $vgpr0 = COPY [[UV]](f32)
  ; GFX12-NEXT:   $vgpr1 = COPY [[UV1]](f32)
  ; GFX12-NEXT:   $vgpr2 = COPY [[UV2]](f32)
  ; GFX12-NEXT:   $vgpr3 = COPY [[UV3]](f32)
  ; GFX12-NEXT:   SI_RETURN_TO_EPILOG implicit $vgpr0, implicit $vgpr1, implicit $vgpr2, implicit $vgpr3
main_body:
  %v = call <4 x float> @llvm.amdgcn.image.sample.d.1d.v4f32.f16.f16(i32 15, half %dsdh, half %dsdv, half %s, <8 x i32> %rsrc, <4 x i32> %samp, i1 0, i32 0, i32 0)
  ret <4 x float> %v
}

define amdgpu_ps <4 x float> @sample_d_2d_g16_a16(<8 x i32> inreg %rsrc, <4 x i32> inreg %samp, half %dsdh, half %dtdh, half %dsdv, half %dtdv, half %s, half %t) {
  ; GFX10-LABEL: name: sample_d_2d_g16_a16
  ; GFX10: bb.1.main_body:
  ; GFX10-NEXT:   liveins: $sgpr2, $sgpr3, $sgpr4, $sgpr5, $sgpr6, $sgpr7, $sgpr8, $sgpr9, $sgpr10, $sgpr11, $sgpr12, $sgpr13, $vgpr0, $vgpr1, $vgpr2, $vgpr3, $vgpr4, $vgpr5
  ; GFX10-NEXT: {{  $}}
  ; GFX10-NEXT:   [[COPY:%[0-9]+]]:_(i32) = COPY $sgpr2
  ; GFX10-NEXT:   [[COPY1:%[0-9]+]]:_(i32) = COPY $sgpr3
  ; GFX10-NEXT:   [[COPY2:%[0-9]+]]:_(i32) = COPY $sgpr4
  ; GFX10-NEXT:   [[COPY3:%[0-9]+]]:_(i32) = COPY $sgpr5
  ; GFX10-NEXT:   [[COPY4:%[0-9]+]]:_(i32) = COPY $sgpr6
  ; GFX10-NEXT:   [[COPY5:%[0-9]+]]:_(i32) = COPY $sgpr7
  ; GFX10-NEXT:   [[COPY6:%[0-9]+]]:_(i32) = COPY $sgpr8
  ; GFX10-NEXT:   [[COPY7:%[0-9]+]]:_(i32) = COPY $sgpr9
  ; GFX10-NEXT:   [[BUILD_VECTOR:%[0-9]+]]:_(<8 x i32>) = G_BUILD_VECTOR [[COPY]](i32), [[COPY1]](i32), [[COPY2]](i32), [[COPY3]](i32), [[COPY4]](i32), [[COPY5]](i32), [[COPY6]](i32), [[COPY7]](i32)
  ; GFX10-NEXT:   [[COPY8:%[0-9]+]]:_(i32) = COPY $sgpr10
  ; GFX10-NEXT:   [[COPY9:%[0-9]+]]:_(i32) = COPY $sgpr11
  ; GFX10-NEXT:   [[COPY10:%[0-9]+]]:_(i32) = COPY $sgpr12
  ; GFX10-NEXT:   [[COPY11:%[0-9]+]]:_(i32) = COPY $sgpr13
  ; GFX10-NEXT:   [[BUILD_VECTOR1:%[0-9]+]]:_(<4 x i32>) = G_BUILD_VECTOR [[COPY8]](i32), [[COPY9]](i32), [[COPY10]](i32), [[COPY11]](i32)
  ; GFX10-NEXT:   [[COPY12:%[0-9]+]]:_(i32) = COPY $vgpr0
  ; GFX10-NEXT:   [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[COPY12]](i32)
  ; GFX10-NEXT:   [[BITCAST:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC]](i16)
  ; GFX10-NEXT:   [[COPY13:%[0-9]+]]:_(i32) = COPY $vgpr1
  ; GFX10-NEXT:   [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[COPY13]](i32)
  ; GFX10-NEXT:   [[BITCAST1:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC1]](i16)
  ; GFX10-NEXT:   [[COPY14:%[0-9]+]]:_(i32) = COPY $vgpr2
  ; GFX10-NEXT:   [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[COPY14]](i32)
  ; GFX10-NEXT:   [[BITCAST2:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC2]](i16)
  ; GFX10-NEXT:   [[COPY15:%[0-9]+]]:_(i32) = COPY $vgpr3
  ; GFX10-NEXT:   [[TRUNC3:%[0-9]+]]:_(i16) = G_TRUNC [[COPY15]](i32)
  ; GFX10-NEXT:   [[BITCAST3:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC3]](i16)
  ; GFX10-NEXT:   [[COPY16:%[0-9]+]]:_(i32) = COPY $vgpr4
  ; GFX10-NEXT:   [[TRUNC4:%[0-9]+]]:_(i16) = G_TRUNC [[COPY16]](i32)
  ; GFX10-NEXT:   [[BITCAST4:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC4]](i16)
  ; GFX10-NEXT:   [[COPY17:%[0-9]+]]:_(i32) = COPY $vgpr5
  ; GFX10-NEXT:   [[TRUNC5:%[0-9]+]]:_(i16) = G_TRUNC [[COPY17]](i32)
  ; GFX10-NEXT:   [[BITCAST5:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC5]](i16)
  ; GFX10-NEXT:   [[BITCAST6:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST]](f16)
  ; GFX10-NEXT:   [[BITCAST7:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST1]](f16)
  ; GFX10-NEXT:   [[BITCAST8:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST2]](f16)
  ; GFX10-NEXT:   [[BITCAST9:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST3]](f16)
  ; GFX10-NEXT:   [[BITCAST10:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST4]](f16)
  ; GFX10-NEXT:   [[BITCAST11:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST5]](f16)
  ; GFX10-NEXT:   [[BUILD_VECTOR2:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST6]](i16), [[BITCAST7]](i16)
  ; GFX10-NEXT:   [[BUILD_VECTOR3:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST8]](i16), [[BITCAST9]](i16)
  ; GFX10-NEXT:   [[BUILD_VECTOR4:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST10]](i16), [[BITCAST11]](i16)
  ; GFX10-NEXT:   [[AMDGPU_INTRIN_IMAGE_LOAD:%[0-9]+]]:_(<4 x i32>) = G_AMDGPU_INTRIN_IMAGE_LOAD intrinsic(@llvm.amdgcn.image.sample.d.2d), 15, [[BUILD_VECTOR2]](<2 x i16>), [[BUILD_VECTOR3]](<2 x i16>), [[BUILD_VECTOR4]](<2 x i16>), $noreg, $noreg, $noreg, [[BUILD_VECTOR]](<8 x i32>), [[BUILD_VECTOR1]](<4 x i32>), 0, 0, 0, 3 :: (dereferenceable load (<4 x f32>), addrspace 8)
  ; GFX10-NEXT:   [[BITCAST12:%[0-9]+]]:_(<4 x f32>) = G_BITCAST [[AMDGPU_INTRIN_IMAGE_LOAD]](<4 x i32>)
  ; GFX10-NEXT:   [[UV:%[0-9]+]]:_(f32), [[UV1:%[0-9]+]]:_(f32), [[UV2:%[0-9]+]]:_(f32), [[UV3:%[0-9]+]]:_(f32) = G_UNMERGE_VALUES [[BITCAST12]](<4 x f32>)
  ; GFX10-NEXT:   $vgpr0 = COPY [[UV]](f32)
  ; GFX10-NEXT:   $vgpr1 = COPY [[UV1]](f32)
  ; GFX10-NEXT:   $vgpr2 = COPY [[UV2]](f32)
  ; GFX10-NEXT:   $vgpr3 = COPY [[UV3]](f32)
  ; GFX10-NEXT:   SI_RETURN_TO_EPILOG implicit $vgpr0, implicit $vgpr1, implicit $vgpr2, implicit $vgpr3
  ;
  ; GFX11-LABEL: name: sample_d_2d_g16_a16
  ; GFX11: bb.1.main_body:
  ; GFX11-NEXT:   liveins: $sgpr2, $sgpr3, $sgpr4, $sgpr5, $sgpr6, $sgpr7, $sgpr8, $sgpr9, $sgpr10, $sgpr11, $sgpr12, $sgpr13, $vgpr0, $vgpr1, $vgpr2, $vgpr3, $vgpr4, $vgpr5
  ; GFX11-NEXT: {{  $}}
  ; GFX11-NEXT:   [[COPY:%[0-9]+]]:_(i32) = COPY $sgpr2
  ; GFX11-NEXT:   [[COPY1:%[0-9]+]]:_(i32) = COPY $sgpr3
  ; GFX11-NEXT:   [[COPY2:%[0-9]+]]:_(i32) = COPY $sgpr4
  ; GFX11-NEXT:   [[COPY3:%[0-9]+]]:_(i32) = COPY $sgpr5
  ; GFX11-NEXT:   [[COPY4:%[0-9]+]]:_(i32) = COPY $sgpr6
  ; GFX11-NEXT:   [[COPY5:%[0-9]+]]:_(i32) = COPY $sgpr7
  ; GFX11-NEXT:   [[COPY6:%[0-9]+]]:_(i32) = COPY $sgpr8
  ; GFX11-NEXT:   [[COPY7:%[0-9]+]]:_(i32) = COPY $sgpr9
  ; GFX11-NEXT:   [[BUILD_VECTOR:%[0-9]+]]:_(<8 x i32>) = G_BUILD_VECTOR [[COPY]](i32), [[COPY1]](i32), [[COPY2]](i32), [[COPY3]](i32), [[COPY4]](i32), [[COPY5]](i32), [[COPY6]](i32), [[COPY7]](i32)
  ; GFX11-NEXT:   [[COPY8:%[0-9]+]]:_(i32) = COPY $sgpr10
  ; GFX11-NEXT:   [[COPY9:%[0-9]+]]:_(i32) = COPY $sgpr11
  ; GFX11-NEXT:   [[COPY10:%[0-9]+]]:_(i32) = COPY $sgpr12
  ; GFX11-NEXT:   [[COPY11:%[0-9]+]]:_(i32) = COPY $sgpr13
  ; GFX11-NEXT:   [[BUILD_VECTOR1:%[0-9]+]]:_(<4 x i32>) = G_BUILD_VECTOR [[COPY8]](i32), [[COPY9]](i32), [[COPY10]](i32), [[COPY11]](i32)
  ; GFX11-NEXT:   [[COPY12:%[0-9]+]]:_(i32) = COPY $vgpr0
  ; GFX11-NEXT:   [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[COPY12]](i32)
  ; GFX11-NEXT:   [[BITCAST:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC]](i16)
  ; GFX11-NEXT:   [[COPY13:%[0-9]+]]:_(i32) = COPY $vgpr1
  ; GFX11-NEXT:   [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[COPY13]](i32)
  ; GFX11-NEXT:   [[BITCAST1:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC1]](i16)
  ; GFX11-NEXT:   [[COPY14:%[0-9]+]]:_(i32) = COPY $vgpr2
  ; GFX11-NEXT:   [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[COPY14]](i32)
  ; GFX11-NEXT:   [[BITCAST2:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC2]](i16)
  ; GFX11-NEXT:   [[COPY15:%[0-9]+]]:_(i32) = COPY $vgpr3
  ; GFX11-NEXT:   [[TRUNC3:%[0-9]+]]:_(i16) = G_TRUNC [[COPY15]](i32)
  ; GFX11-NEXT:   [[BITCAST3:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC3]](i16)
  ; GFX11-NEXT:   [[COPY16:%[0-9]+]]:_(i32) = COPY $vgpr4
  ; GFX11-NEXT:   [[TRUNC4:%[0-9]+]]:_(i16) = G_TRUNC [[COPY16]](i32)
  ; GFX11-NEXT:   [[BITCAST4:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC4]](i16)
  ; GFX11-NEXT:   [[COPY17:%[0-9]+]]:_(i32) = COPY $vgpr5
  ; GFX11-NEXT:   [[TRUNC5:%[0-9]+]]:_(i16) = G_TRUNC [[COPY17]](i32)
  ; GFX11-NEXT:   [[BITCAST5:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC5]](i16)
  ; GFX11-NEXT:   [[BITCAST6:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST]](f16)
  ; GFX11-NEXT:   [[BITCAST7:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST1]](f16)
  ; GFX11-NEXT:   [[BITCAST8:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST2]](f16)
  ; GFX11-NEXT:   [[BITCAST9:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST3]](f16)
  ; GFX11-NEXT:   [[BITCAST10:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST4]](f16)
  ; GFX11-NEXT:   [[BITCAST11:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST5]](f16)
  ; GFX11-NEXT:   [[BUILD_VECTOR2:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST6]](i16), [[BITCAST7]](i16)
  ; GFX11-NEXT:   [[BUILD_VECTOR3:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST8]](i16), [[BITCAST9]](i16)
  ; GFX11-NEXT:   [[BUILD_VECTOR4:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST10]](i16), [[BITCAST11]](i16)
  ; GFX11-NEXT:   [[AMDGPU_INTRIN_IMAGE_LOAD:%[0-9]+]]:_(<4 x i32>) = G_AMDGPU_INTRIN_IMAGE_LOAD intrinsic(@llvm.amdgcn.image.sample.d.2d), 15, [[BUILD_VECTOR2]](<2 x i16>), [[BUILD_VECTOR3]](<2 x i16>), [[BUILD_VECTOR4]](<2 x i16>), $noreg, $noreg, $noreg, [[BUILD_VECTOR]](<8 x i32>), [[BUILD_VECTOR1]](<4 x i32>), 0, 0, 0, 3 :: (dereferenceable load (<4 x f32>), addrspace 8)
  ; GFX11-NEXT:   [[BITCAST12:%[0-9]+]]:_(<4 x f32>) = G_BITCAST [[AMDGPU_INTRIN_IMAGE_LOAD]](<4 x i32>)
  ; GFX11-NEXT:   [[UV:%[0-9]+]]:_(f32), [[UV1:%[0-9]+]]:_(f32), [[UV2:%[0-9]+]]:_(f32), [[UV3:%[0-9]+]]:_(f32) = G_UNMERGE_VALUES [[BITCAST12]](<4 x f32>)
  ; GFX11-NEXT:   $vgpr0 = COPY [[UV]](f32)
  ; GFX11-NEXT:   $vgpr1 = COPY [[UV1]](f32)
  ; GFX11-NEXT:   $vgpr2 = COPY [[UV2]](f32)
  ; GFX11-NEXT:   $vgpr3 = COPY [[UV3]](f32)
  ; GFX11-NEXT:   SI_RETURN_TO_EPILOG implicit $vgpr0, implicit $vgpr1, implicit $vgpr2, implicit $vgpr3
  ;
  ; GFX12-LABEL: name: sample_d_2d_g16_a16
  ; GFX12: bb.1.main_body:
  ; GFX12-NEXT:   liveins: $sgpr2, $sgpr3, $sgpr4, $sgpr5, $sgpr6, $sgpr7, $sgpr8, $sgpr9, $sgpr10, $sgpr11, $sgpr12, $sgpr13, $vgpr0, $vgpr1, $vgpr2, $vgpr3, $vgpr4, $vgpr5
  ; GFX12-NEXT: {{  $}}
  ; GFX12-NEXT:   [[COPY:%[0-9]+]]:_(i32) = COPY $sgpr2
  ; GFX12-NEXT:   [[COPY1:%[0-9]+]]:_(i32) = COPY $sgpr3
  ; GFX12-NEXT:   [[COPY2:%[0-9]+]]:_(i32) = COPY $sgpr4
  ; GFX12-NEXT:   [[COPY3:%[0-9]+]]:_(i32) = COPY $sgpr5
  ; GFX12-NEXT:   [[COPY4:%[0-9]+]]:_(i32) = COPY $sgpr6
  ; GFX12-NEXT:   [[COPY5:%[0-9]+]]:_(i32) = COPY $sgpr7
  ; GFX12-NEXT:   [[COPY6:%[0-9]+]]:_(i32) = COPY $sgpr8
  ; GFX12-NEXT:   [[COPY7:%[0-9]+]]:_(i32) = COPY $sgpr9
  ; GFX12-NEXT:   [[BUILD_VECTOR:%[0-9]+]]:_(<8 x i32>) = G_BUILD_VECTOR [[COPY]](i32), [[COPY1]](i32), [[COPY2]](i32), [[COPY3]](i32), [[COPY4]](i32), [[COPY5]](i32), [[COPY6]](i32), [[COPY7]](i32)
  ; GFX12-NEXT:   [[COPY8:%[0-9]+]]:_(i32) = COPY $sgpr10
  ; GFX12-NEXT:   [[COPY9:%[0-9]+]]:_(i32) = COPY $sgpr11
  ; GFX12-NEXT:   [[COPY10:%[0-9]+]]:_(i32) = COPY $sgpr12
  ; GFX12-NEXT:   [[COPY11:%[0-9]+]]:_(i32) = COPY $sgpr13
  ; GFX12-NEXT:   [[BUILD_VECTOR1:%[0-9]+]]:_(<4 x i32>) = G_BUILD_VECTOR [[COPY8]](i32), [[COPY9]](i32), [[COPY10]](i32), [[COPY11]](i32)
  ; GFX12-NEXT:   [[COPY12:%[0-9]+]]:_(i32) = COPY $vgpr0
  ; GFX12-NEXT:   [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[COPY12]](i32)
  ; GFX12-NEXT:   [[BITCAST:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC]](i16)
  ; GFX12-NEXT:   [[COPY13:%[0-9]+]]:_(i32) = COPY $vgpr1
  ; GFX12-NEXT:   [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[COPY13]](i32)
  ; GFX12-NEXT:   [[BITCAST1:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC1]](i16)
  ; GFX12-NEXT:   [[COPY14:%[0-9]+]]:_(i32) = COPY $vgpr2
  ; GFX12-NEXT:   [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[COPY14]](i32)
  ; GFX12-NEXT:   [[BITCAST2:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC2]](i16)
  ; GFX12-NEXT:   [[COPY15:%[0-9]+]]:_(i32) = COPY $vgpr3
  ; GFX12-NEXT:   [[TRUNC3:%[0-9]+]]:_(i16) = G_TRUNC [[COPY15]](i32)
  ; GFX12-NEXT:   [[BITCAST3:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC3]](i16)
  ; GFX12-NEXT:   [[COPY16:%[0-9]+]]:_(i32) = COPY $vgpr4
  ; GFX12-NEXT:   [[TRUNC4:%[0-9]+]]:_(i16) = G_TRUNC [[COPY16]](i32)
  ; GFX12-NEXT:   [[BITCAST4:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC4]](i16)
  ; GFX12-NEXT:   [[COPY17:%[0-9]+]]:_(i32) = COPY $vgpr5
  ; GFX12-NEXT:   [[TRUNC5:%[0-9]+]]:_(i16) = G_TRUNC [[COPY17]](i32)
  ; GFX12-NEXT:   [[BITCAST5:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC5]](i16)
  ; GFX12-NEXT:   [[BITCAST6:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST]](f16)
  ; GFX12-NEXT:   [[BITCAST7:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST1]](f16)
  ; GFX12-NEXT:   [[BITCAST8:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST2]](f16)
  ; GFX12-NEXT:   [[BITCAST9:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST3]](f16)
  ; GFX12-NEXT:   [[BITCAST10:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST4]](f16)
  ; GFX12-NEXT:   [[BITCAST11:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST5]](f16)
  ; GFX12-NEXT:   [[BUILD_VECTOR2:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST6]](i16), [[BITCAST7]](i16)
  ; GFX12-NEXT:   [[BUILD_VECTOR3:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST8]](i16), [[BITCAST9]](i16)
  ; GFX12-NEXT:   [[BUILD_VECTOR4:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST10]](i16), [[BITCAST11]](i16)
  ; GFX12-NEXT:   [[AMDGPU_INTRIN_IMAGE_LOAD:%[0-9]+]]:_(<4 x i32>) = G_AMDGPU_INTRIN_IMAGE_LOAD intrinsic(@llvm.amdgcn.image.sample.d.2d), 15, [[BUILD_VECTOR2]](<2 x i16>), [[BUILD_VECTOR3]](<2 x i16>), [[BUILD_VECTOR4]](<2 x i16>), $noreg, $noreg, $noreg, [[BUILD_VECTOR]](<8 x i32>), [[BUILD_VECTOR1]](<4 x i32>), 0, 0, 0, 3 :: (dereferenceable load (<4 x f32>), addrspace 8)
  ; GFX12-NEXT:   [[BITCAST12:%[0-9]+]]:_(<4 x f32>) = G_BITCAST [[AMDGPU_INTRIN_IMAGE_LOAD]](<4 x i32>)
  ; GFX12-NEXT:   [[UV:%[0-9]+]]:_(f32), [[UV1:%[0-9]+]]:_(f32), [[UV2:%[0-9]+]]:_(f32), [[UV3:%[0-9]+]]:_(f32) = G_UNMERGE_VALUES [[BITCAST12]](<4 x f32>)
  ; GFX12-NEXT:   $vgpr0 = COPY [[UV]](f32)
  ; GFX12-NEXT:   $vgpr1 = COPY [[UV1]](f32)
  ; GFX12-NEXT:   $vgpr2 = COPY [[UV2]](f32)
  ; GFX12-NEXT:   $vgpr3 = COPY [[UV3]](f32)
  ; GFX12-NEXT:   SI_RETURN_TO_EPILOG implicit $vgpr0, implicit $vgpr1, implicit $vgpr2, implicit $vgpr3
main_body:
  %v = call <4 x float> @llvm.amdgcn.image.sample.d.2d.v4f32.f16.f16(i32 15, half %dsdh, half %dtdh, half %dsdv, half %dtdv, half %s, half %t, <8 x i32> %rsrc, <4 x i32> %samp, i1 0, i32 0, i32 0)
  ret <4 x float> %v
}

define amdgpu_ps <4 x float> @sample_d_3d_g16_a16(<8 x i32> inreg %rsrc, <4 x i32> inreg %samp, half %dsdh, half %dtdh, half %drdh, half %dsdv, half %dtdv, half %drdv, half %s, half %t, half %r) {
  ; GFX10-LABEL: name: sample_d_3d_g16_a16
  ; GFX10: bb.1.main_body:
  ; GFX10-NEXT:   liveins: $sgpr2, $sgpr3, $sgpr4, $sgpr5, $sgpr6, $sgpr7, $sgpr8, $sgpr9, $sgpr10, $sgpr11, $sgpr12, $sgpr13, $vgpr0, $vgpr1, $vgpr2, $vgpr3, $vgpr4, $vgpr5, $vgpr6, $vgpr7, $vgpr8
  ; GFX10-NEXT: {{  $}}
  ; GFX10-NEXT:   [[COPY:%[0-9]+]]:_(i32) = COPY $sgpr2
  ; GFX10-NEXT:   [[COPY1:%[0-9]+]]:_(i32) = COPY $sgpr3
  ; GFX10-NEXT:   [[COPY2:%[0-9]+]]:_(i32) = COPY $sgpr4
  ; GFX10-NEXT:   [[COPY3:%[0-9]+]]:_(i32) = COPY $sgpr5
  ; GFX10-NEXT:   [[COPY4:%[0-9]+]]:_(i32) = COPY $sgpr6
  ; GFX10-NEXT:   [[COPY5:%[0-9]+]]:_(i32) = COPY $sgpr7
  ; GFX10-NEXT:   [[COPY6:%[0-9]+]]:_(i32) = COPY $sgpr8
  ; GFX10-NEXT:   [[COPY7:%[0-9]+]]:_(i32) = COPY $sgpr9
  ; GFX10-NEXT:   [[BUILD_VECTOR:%[0-9]+]]:_(<8 x i32>) = G_BUILD_VECTOR [[COPY]](i32), [[COPY1]](i32), [[COPY2]](i32), [[COPY3]](i32), [[COPY4]](i32), [[COPY5]](i32), [[COPY6]](i32), [[COPY7]](i32)
  ; GFX10-NEXT:   [[COPY8:%[0-9]+]]:_(i32) = COPY $sgpr10
  ; GFX10-NEXT:   [[COPY9:%[0-9]+]]:_(i32) = COPY $sgpr11
  ; GFX10-NEXT:   [[COPY10:%[0-9]+]]:_(i32) = COPY $sgpr12
  ; GFX10-NEXT:   [[COPY11:%[0-9]+]]:_(i32) = COPY $sgpr13
  ; GFX10-NEXT:   [[BUILD_VECTOR1:%[0-9]+]]:_(<4 x i32>) = G_BUILD_VECTOR [[COPY8]](i32), [[COPY9]](i32), [[COPY10]](i32), [[COPY11]](i32)
  ; GFX10-NEXT:   [[COPY12:%[0-9]+]]:_(i32) = COPY $vgpr0
  ; GFX10-NEXT:   [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[COPY12]](i32)
  ; GFX10-NEXT:   [[BITCAST:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC]](i16)
  ; GFX10-NEXT:   [[COPY13:%[0-9]+]]:_(i32) = COPY $vgpr1
  ; GFX10-NEXT:   [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[COPY13]](i32)
  ; GFX10-NEXT:   [[BITCAST1:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC1]](i16)
  ; GFX10-NEXT:   [[COPY14:%[0-9]+]]:_(i32) = COPY $vgpr2
  ; GFX10-NEXT:   [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[COPY14]](i32)
  ; GFX10-NEXT:   [[BITCAST2:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC2]](i16)
  ; GFX10-NEXT:   [[COPY15:%[0-9]+]]:_(i32) = COPY $vgpr3
  ; GFX10-NEXT:   [[TRUNC3:%[0-9]+]]:_(i16) = G_TRUNC [[COPY15]](i32)
  ; GFX10-NEXT:   [[BITCAST3:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC3]](i16)
  ; GFX10-NEXT:   [[COPY16:%[0-9]+]]:_(i32) = COPY $vgpr4
  ; GFX10-NEXT:   [[TRUNC4:%[0-9]+]]:_(i16) = G_TRUNC [[COPY16]](i32)
  ; GFX10-NEXT:   [[BITCAST4:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC4]](i16)
  ; GFX10-NEXT:   [[COPY17:%[0-9]+]]:_(i32) = COPY $vgpr5
  ; GFX10-NEXT:   [[TRUNC5:%[0-9]+]]:_(i16) = G_TRUNC [[COPY17]](i32)
  ; GFX10-NEXT:   [[BITCAST5:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC5]](i16)
  ; GFX10-NEXT:   [[COPY18:%[0-9]+]]:_(i32) = COPY $vgpr6
  ; GFX10-NEXT:   [[TRUNC6:%[0-9]+]]:_(i16) = G_TRUNC [[COPY18]](i32)
  ; GFX10-NEXT:   [[BITCAST6:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC6]](i16)
  ; GFX10-NEXT:   [[COPY19:%[0-9]+]]:_(i32) = COPY $vgpr7
  ; GFX10-NEXT:   [[TRUNC7:%[0-9]+]]:_(i16) = G_TRUNC [[COPY19]](i32)
  ; GFX10-NEXT:   [[BITCAST7:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC7]](i16)
  ; GFX10-NEXT:   [[COPY20:%[0-9]+]]:_(i32) = COPY $vgpr8
  ; GFX10-NEXT:   [[TRUNC8:%[0-9]+]]:_(i16) = G_TRUNC [[COPY20]](i32)
  ; GFX10-NEXT:   [[BITCAST8:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC8]](i16)
  ; GFX10-NEXT:   [[BITCAST9:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST]](f16)
  ; GFX10-NEXT:   [[BITCAST10:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST1]](f16)
  ; GFX10-NEXT:   [[BITCAST11:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST2]](f16)
  ; GFX10-NEXT:   [[BITCAST12:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST3]](f16)
  ; GFX10-NEXT:   [[BITCAST13:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST4]](f16)
  ; GFX10-NEXT:   [[BITCAST14:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST5]](f16)
  ; GFX10-NEXT:   [[BITCAST15:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST6]](f16)
  ; GFX10-NEXT:   [[BITCAST16:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST7]](f16)
  ; GFX10-NEXT:   [[BITCAST17:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST8]](f16)
  ; GFX10-NEXT:   [[BUILD_VECTOR2:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST9]](i16), [[BITCAST10]](i16)
  ; GFX10-NEXT:   [[DEF:%[0-9]+]]:_(i16) = G_IMPLICIT_DEF
  ; GFX10-NEXT:   [[BUILD_VECTOR3:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST11]](i16), [[DEF]](i16)
  ; GFX10-NEXT:   [[BUILD_VECTOR4:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST12]](i16), [[BITCAST13]](i16)
  ; GFX10-NEXT:   [[BUILD_VECTOR5:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST14]](i16), [[DEF]](i16)
  ; GFX10-NEXT:   [[BUILD_VECTOR6:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST15]](i16), [[BITCAST16]](i16)
  ; GFX10-NEXT:   [[BUILD_VECTOR7:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST17]](i16), [[DEF]](i16)
  ; GFX10-NEXT:   [[CONCAT_VECTORS:%[0-9]+]]:_(<12 x i16>) = G_CONCAT_VECTORS [[BUILD_VECTOR2]](<2 x i16>), [[BUILD_VECTOR3]](<2 x i16>), [[BUILD_VECTOR4]](<2 x i16>), [[BUILD_VECTOR5]](<2 x i16>), [[BUILD_VECTOR6]](<2 x i16>), [[BUILD_VECTOR7]](<2 x i16>)
  ; GFX10-NEXT:   [[AMDGPU_INTRIN_IMAGE_LOAD:%[0-9]+]]:_(<4 x i32>) = G_AMDGPU_INTRIN_IMAGE_LOAD intrinsic(@llvm.amdgcn.image.sample.d.3d), 15, [[CONCAT_VECTORS]](<12 x i16>), $noreg, $noreg, $noreg, $noreg, $noreg, $noreg, $noreg, $noreg, [[BUILD_VECTOR]](<8 x i32>), [[BUILD_VECTOR1]](<4 x i32>), 0, 0, 0, 3 :: (dereferenceable load (<4 x f32>), addrspace 8)
  ; GFX10-NEXT:   [[BITCAST18:%[0-9]+]]:_(<4 x f32>) = G_BITCAST [[AMDGPU_INTRIN_IMAGE_LOAD]](<4 x i32>)
  ; GFX10-NEXT:   [[UV:%[0-9]+]]:_(f32), [[UV1:%[0-9]+]]:_(f32), [[UV2:%[0-9]+]]:_(f32), [[UV3:%[0-9]+]]:_(f32) = G_UNMERGE_VALUES [[BITCAST18]](<4 x f32>)
  ; GFX10-NEXT:   $vgpr0 = COPY [[UV]](f32)
  ; GFX10-NEXT:   $vgpr1 = COPY [[UV1]](f32)
  ; GFX10-NEXT:   $vgpr2 = COPY [[UV2]](f32)
  ; GFX10-NEXT:   $vgpr3 = COPY [[UV3]](f32)
  ; GFX10-NEXT:   SI_RETURN_TO_EPILOG implicit $vgpr0, implicit $vgpr1, implicit $vgpr2, implicit $vgpr3
  ;
  ; GFX11-LABEL: name: sample_d_3d_g16_a16
  ; GFX11: bb.1.main_body:
  ; GFX11-NEXT:   liveins: $sgpr2, $sgpr3, $sgpr4, $sgpr5, $sgpr6, $sgpr7, $sgpr8, $sgpr9, $sgpr10, $sgpr11, $sgpr12, $sgpr13, $vgpr0, $vgpr1, $vgpr2, $vgpr3, $vgpr4, $vgpr5, $vgpr6, $vgpr7, $vgpr8
  ; GFX11-NEXT: {{  $}}
  ; GFX11-NEXT:   [[COPY:%[0-9]+]]:_(i32) = COPY $sgpr2
  ; GFX11-NEXT:   [[COPY1:%[0-9]+]]:_(i32) = COPY $sgpr3
  ; GFX11-NEXT:   [[COPY2:%[0-9]+]]:_(i32) = COPY $sgpr4
  ; GFX11-NEXT:   [[COPY3:%[0-9]+]]:_(i32) = COPY $sgpr5
  ; GFX11-NEXT:   [[COPY4:%[0-9]+]]:_(i32) = COPY $sgpr6
  ; GFX11-NEXT:   [[COPY5:%[0-9]+]]:_(i32) = COPY $sgpr7
  ; GFX11-NEXT:   [[COPY6:%[0-9]+]]:_(i32) = COPY $sgpr8
  ; GFX11-NEXT:   [[COPY7:%[0-9]+]]:_(i32) = COPY $sgpr9
  ; GFX11-NEXT:   [[BUILD_VECTOR:%[0-9]+]]:_(<8 x i32>) = G_BUILD_VECTOR [[COPY]](i32), [[COPY1]](i32), [[COPY2]](i32), [[COPY3]](i32), [[COPY4]](i32), [[COPY5]](i32), [[COPY6]](i32), [[COPY7]](i32)
  ; GFX11-NEXT:   [[COPY8:%[0-9]+]]:_(i32) = COPY $sgpr10
  ; GFX11-NEXT:   [[COPY9:%[0-9]+]]:_(i32) = COPY $sgpr11
  ; GFX11-NEXT:   [[COPY10:%[0-9]+]]:_(i32) = COPY $sgpr12
  ; GFX11-NEXT:   [[COPY11:%[0-9]+]]:_(i32) = COPY $sgpr13
  ; GFX11-NEXT:   [[BUILD_VECTOR1:%[0-9]+]]:_(<4 x i32>) = G_BUILD_VECTOR [[COPY8]](i32), [[COPY9]](i32), [[COPY10]](i32), [[COPY11]](i32)
  ; GFX11-NEXT:   [[COPY12:%[0-9]+]]:_(i32) = COPY $vgpr0
  ; GFX11-NEXT:   [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[COPY12]](i32)
  ; GFX11-NEXT:   [[BITCAST:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC]](i16)
  ; GFX11-NEXT:   [[COPY13:%[0-9]+]]:_(i32) = COPY $vgpr1
  ; GFX11-NEXT:   [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[COPY13]](i32)
  ; GFX11-NEXT:   [[BITCAST1:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC1]](i16)
  ; GFX11-NEXT:   [[COPY14:%[0-9]+]]:_(i32) = COPY $vgpr2
  ; GFX11-NEXT:   [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[COPY14]](i32)
  ; GFX11-NEXT:   [[BITCAST2:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC2]](i16)
  ; GFX11-NEXT:   [[COPY15:%[0-9]+]]:_(i32) = COPY $vgpr3
  ; GFX11-NEXT:   [[TRUNC3:%[0-9]+]]:_(i16) = G_TRUNC [[COPY15]](i32)
  ; GFX11-NEXT:   [[BITCAST3:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC3]](i16)
  ; GFX11-NEXT:   [[COPY16:%[0-9]+]]:_(i32) = COPY $vgpr4
  ; GFX11-NEXT:   [[TRUNC4:%[0-9]+]]:_(i16) = G_TRUNC [[COPY16]](i32)
  ; GFX11-NEXT:   [[BITCAST4:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC4]](i16)
  ; GFX11-NEXT:   [[COPY17:%[0-9]+]]:_(i32) = COPY $vgpr5
  ; GFX11-NEXT:   [[TRUNC5:%[0-9]+]]:_(i16) = G_TRUNC [[COPY17]](i32)
  ; GFX11-NEXT:   [[BITCAST5:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC5]](i16)
  ; GFX11-NEXT:   [[COPY18:%[0-9]+]]:_(i32) = COPY $vgpr6
  ; GFX11-NEXT:   [[TRUNC6:%[0-9]+]]:_(i16) = G_TRUNC [[COPY18]](i32)
  ; GFX11-NEXT:   [[BITCAST6:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC6]](i16)
  ; GFX11-NEXT:   [[COPY19:%[0-9]+]]:_(i32) = COPY $vgpr7
  ; GFX11-NEXT:   [[TRUNC7:%[0-9]+]]:_(i16) = G_TRUNC [[COPY19]](i32)
  ; GFX11-NEXT:   [[BITCAST7:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC7]](i16)
  ; GFX11-NEXT:   [[COPY20:%[0-9]+]]:_(i32) = COPY $vgpr8
  ; GFX11-NEXT:   [[TRUNC8:%[0-9]+]]:_(i16) = G_TRUNC [[COPY20]](i32)
  ; GFX11-NEXT:   [[BITCAST8:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC8]](i16)
  ; GFX11-NEXT:   [[BITCAST9:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST]](f16)
  ; GFX11-NEXT:   [[BITCAST10:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST1]](f16)
  ; GFX11-NEXT:   [[BITCAST11:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST2]](f16)
  ; GFX11-NEXT:   [[BITCAST12:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST3]](f16)
  ; GFX11-NEXT:   [[BITCAST13:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST4]](f16)
  ; GFX11-NEXT:   [[BITCAST14:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST5]](f16)
  ; GFX11-NEXT:   [[BITCAST15:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST6]](f16)
  ; GFX11-NEXT:   [[BITCAST16:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST7]](f16)
  ; GFX11-NEXT:   [[BITCAST17:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST8]](f16)
  ; GFX11-NEXT:   [[BUILD_VECTOR2:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST9]](i16), [[BITCAST10]](i16)
  ; GFX11-NEXT:   [[DEF:%[0-9]+]]:_(i16) = G_IMPLICIT_DEF
  ; GFX11-NEXT:   [[BUILD_VECTOR3:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST11]](i16), [[DEF]](i16)
  ; GFX11-NEXT:   [[BUILD_VECTOR4:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST12]](i16), [[BITCAST13]](i16)
  ; GFX11-NEXT:   [[BUILD_VECTOR5:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST14]](i16), [[DEF]](i16)
  ; GFX11-NEXT:   [[BUILD_VECTOR6:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST15]](i16), [[BITCAST16]](i16)
  ; GFX11-NEXT:   [[BUILD_VECTOR7:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST17]](i16), [[DEF]](i16)
  ; GFX11-NEXT:   [[CONCAT_VECTORS:%[0-9]+]]:_(<4 x i16>) = G_CONCAT_VECTORS [[BUILD_VECTOR6]](<2 x i16>), [[BUILD_VECTOR7]](<2 x i16>)
  ; GFX11-NEXT:   [[AMDGPU_INTRIN_IMAGE_LOAD:%[0-9]+]]:_(<4 x i32>) = G_AMDGPU_INTRIN_IMAGE_LOAD intrinsic(@llvm.amdgcn.image.sample.d.3d), 15, [[BUILD_VECTOR2]](<2 x i16>), [[BUILD_VECTOR3]](<2 x i16>), [[BUILD_VECTOR4]](<2 x i16>), [[BUILD_VECTOR5]](<2 x i16>), [[CONCAT_VECTORS]](<4 x i16>), $noreg, $noreg, $noreg, $noreg, [[BUILD_VECTOR]](<8 x i32>), [[BUILD_VECTOR1]](<4 x i32>), 0, 0, 0, 3 :: (dereferenceable load (<4 x f32>), addrspace 8)
  ; GFX11-NEXT:   [[BITCAST18:%[0-9]+]]:_(<4 x f32>) = G_BITCAST [[AMDGPU_INTRIN_IMAGE_LOAD]](<4 x i32>)
  ; GFX11-NEXT:   [[UV:%[0-9]+]]:_(f32), [[UV1:%[0-9]+]]:_(f32), [[UV2:%[0-9]+]]:_(f32), [[UV3:%[0-9]+]]:_(f32) = G_UNMERGE_VALUES [[BITCAST18]](<4 x f32>)
  ; GFX11-NEXT:   $vgpr0 = COPY [[UV]](f32)
  ; GFX11-NEXT:   $vgpr1 = COPY [[UV1]](f32)
  ; GFX11-NEXT:   $vgpr2 = COPY [[UV2]](f32)
  ; GFX11-NEXT:   $vgpr3 = COPY [[UV3]](f32)
  ; GFX11-NEXT:   SI_RETURN_TO_EPILOG implicit $vgpr0, implicit $vgpr1, implicit $vgpr2, implicit $vgpr3
  ;
  ; GFX12-LABEL: name: sample_d_3d_g16_a16
  ; GFX12: bb.1.main_body:
  ; GFX12-NEXT:   liveins: $sgpr2, $sgpr3, $sgpr4, $sgpr5, $sgpr6, $sgpr7, $sgpr8, $sgpr9, $sgpr10, $sgpr11, $sgpr12, $sgpr13, $vgpr0, $vgpr1, $vgpr2, $vgpr3, $vgpr4, $vgpr5, $vgpr6, $vgpr7, $vgpr8
  ; GFX12-NEXT: {{  $}}
  ; GFX12-NEXT:   [[COPY:%[0-9]+]]:_(i32) = COPY $sgpr2
  ; GFX12-NEXT:   [[COPY1:%[0-9]+]]:_(i32) = COPY $sgpr3
  ; GFX12-NEXT:   [[COPY2:%[0-9]+]]:_(i32) = COPY $sgpr4
  ; GFX12-NEXT:   [[COPY3:%[0-9]+]]:_(i32) = COPY $sgpr5
  ; GFX12-NEXT:   [[COPY4:%[0-9]+]]:_(i32) = COPY $sgpr6
  ; GFX12-NEXT:   [[COPY5:%[0-9]+]]:_(i32) = COPY $sgpr7
  ; GFX12-NEXT:   [[COPY6:%[0-9]+]]:_(i32) = COPY $sgpr8
  ; GFX12-NEXT:   [[COPY7:%[0-9]+]]:_(i32) = COPY $sgpr9
  ; GFX12-NEXT:   [[BUILD_VECTOR:%[0-9]+]]:_(<8 x i32>) = G_BUILD_VECTOR [[COPY]](i32), [[COPY1]](i32), [[COPY2]](i32), [[COPY3]](i32), [[COPY4]](i32), [[COPY5]](i32), [[COPY6]](i32), [[COPY7]](i32)
  ; GFX12-NEXT:   [[COPY8:%[0-9]+]]:_(i32) = COPY $sgpr10
  ; GFX12-NEXT:   [[COPY9:%[0-9]+]]:_(i32) = COPY $sgpr11
  ; GFX12-NEXT:   [[COPY10:%[0-9]+]]:_(i32) = COPY $sgpr12
  ; GFX12-NEXT:   [[COPY11:%[0-9]+]]:_(i32) = COPY $sgpr13
  ; GFX12-NEXT:   [[BUILD_VECTOR1:%[0-9]+]]:_(<4 x i32>) = G_BUILD_VECTOR [[COPY8]](i32), [[COPY9]](i32), [[COPY10]](i32), [[COPY11]](i32)
  ; GFX12-NEXT:   [[COPY12:%[0-9]+]]:_(i32) = COPY $vgpr0
  ; GFX12-NEXT:   [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[COPY12]](i32)
  ; GFX12-NEXT:   [[BITCAST:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC]](i16)
  ; GFX12-NEXT:   [[COPY13:%[0-9]+]]:_(i32) = COPY $vgpr1
  ; GFX12-NEXT:   [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[COPY13]](i32)
  ; GFX12-NEXT:   [[BITCAST1:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC1]](i16)
  ; GFX12-NEXT:   [[COPY14:%[0-9]+]]:_(i32) = COPY $vgpr2
  ; GFX12-NEXT:   [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[COPY14]](i32)
  ; GFX12-NEXT:   [[BITCAST2:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC2]](i16)
  ; GFX12-NEXT:   [[COPY15:%[0-9]+]]:_(i32) = COPY $vgpr3
  ; GFX12-NEXT:   [[TRUNC3:%[0-9]+]]:_(i16) = G_TRUNC [[COPY15]](i32)
  ; GFX12-NEXT:   [[BITCAST3:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC3]](i16)
  ; GFX12-NEXT:   [[COPY16:%[0-9]+]]:_(i32) = COPY $vgpr4
  ; GFX12-NEXT:   [[TRUNC4:%[0-9]+]]:_(i16) = G_TRUNC [[COPY16]](i32)
  ; GFX12-NEXT:   [[BITCAST4:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC4]](i16)
  ; GFX12-NEXT:   [[COPY17:%[0-9]+]]:_(i32) = COPY $vgpr5
  ; GFX12-NEXT:   [[TRUNC5:%[0-9]+]]:_(i16) = G_TRUNC [[COPY17]](i32)
  ; GFX12-NEXT:   [[BITCAST5:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC5]](i16)
  ; GFX12-NEXT:   [[COPY18:%[0-9]+]]:_(i32) = COPY $vgpr6
  ; GFX12-NEXT:   [[TRUNC6:%[0-9]+]]:_(i16) = G_TRUNC [[COPY18]](i32)
  ; GFX12-NEXT:   [[BITCAST6:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC6]](i16)
  ; GFX12-NEXT:   [[COPY19:%[0-9]+]]:_(i32) = COPY $vgpr7
  ; GFX12-NEXT:   [[TRUNC7:%[0-9]+]]:_(i16) = G_TRUNC [[COPY19]](i32)
  ; GFX12-NEXT:   [[BITCAST7:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC7]](i16)
  ; GFX12-NEXT:   [[COPY20:%[0-9]+]]:_(i32) = COPY $vgpr8
  ; GFX12-NEXT:   [[TRUNC8:%[0-9]+]]:_(i16) = G_TRUNC [[COPY20]](i32)
  ; GFX12-NEXT:   [[BITCAST8:%[0-9]+]]:_(f16) = G_BITCAST [[TRUNC8]](i16)
  ; GFX12-NEXT:   [[BITCAST9:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST]](f16)
  ; GFX12-NEXT:   [[BITCAST10:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST1]](f16)
  ; GFX12-NEXT:   [[BITCAST11:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST2]](f16)
  ; GFX12-NEXT:   [[BITCAST12:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST3]](f16)
  ; GFX12-NEXT:   [[BITCAST13:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST4]](f16)
  ; GFX12-NEXT:   [[BITCAST14:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST5]](f16)
  ; GFX12-NEXT:   [[BITCAST15:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST6]](f16)
  ; GFX12-NEXT:   [[BITCAST16:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST7]](f16)
  ; GFX12-NEXT:   [[BITCAST17:%[0-9]+]]:_(i16) = G_BITCAST [[BITCAST8]](f16)
  ; GFX12-NEXT:   [[BUILD_VECTOR2:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST9]](i16), [[BITCAST10]](i16)
  ; GFX12-NEXT:   [[DEF:%[0-9]+]]:_(i16) = G_IMPLICIT_DEF
  ; GFX12-NEXT:   [[BUILD_VECTOR3:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST11]](i16), [[DEF]](i16)
  ; GFX12-NEXT:   [[BUILD_VECTOR4:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST12]](i16), [[BITCAST13]](i16)
  ; GFX12-NEXT:   [[BUILD_VECTOR5:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST14]](i16), [[DEF]](i16)
  ; GFX12-NEXT:   [[BUILD_VECTOR6:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST15]](i16), [[BITCAST16]](i16)
  ; GFX12-NEXT:   [[BUILD_VECTOR7:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[BITCAST17]](i16), [[DEF]](i16)
  ; GFX12-NEXT:   [[CONCAT_VECTORS:%[0-9]+]]:_(<6 x i16>) = G_CONCAT_VECTORS [[BUILD_VECTOR5]](<2 x i16>), [[BUILD_VECTOR6]](<2 x i16>), [[BUILD_VECTOR7]](<2 x i16>)
  ; GFX12-NEXT:   [[AMDGPU_INTRIN_IMAGE_LOAD:%[0-9]+]]:_(<4 x i32>) = G_AMDGPU_INTRIN_IMAGE_LOAD intrinsic(@llvm.amdgcn.image.sample.d.3d), 15, [[BUILD_VECTOR2]](<2 x i16>), [[BUILD_VECTOR3]](<2 x i16>), [[BUILD_VECTOR4]](<2 x i16>), [[CONCAT_VECTORS]](<6 x i16>), $noreg, $noreg, $noreg, $noreg, $noreg, [[BUILD_VECTOR]](<8 x i32>), [[BUILD_VECTOR1]](<4 x i32>), 0, 0, 0, 3 :: (dereferenceable load (<4 x f32>), addrspace 8)
  ; GFX12-NEXT:   [[BITCAST18:%[0-9]+]]:_(<4 x f32>) = G_BITCAST [[AMDGPU_INTRIN_IMAGE_LOAD]](<4 x i32>)
  ; GFX12-NEXT:   [[UV:%[0-9]+]]:_(f32), [[UV1:%[0-9]+]]:_(f32), [[UV2:%[0-9]+]]:_(f32), [[UV3:%[0-9]+]]:_(f32) = G_UNMERGE_VALUES [[BITCAST18]](<4 x f32>)
  ; GFX12-NEXT:   $vgpr0 = COPY [[UV]](f32)
  ; GFX12-NEXT:   $vgpr1 = COPY [[UV1]](f32)
  ; GFX12-NEXT:   $vgpr2 = COPY [[UV2]](f32)
  ; GFX12-NEXT:   $vgpr3 = COPY [[UV3]](f32)
  ; GFX12-NEXT:   SI_RETURN_TO_EPILOG implicit $vgpr0, implicit $vgpr1, implicit $vgpr2, implicit $vgpr3
main_body:
  %v = call <4 x float> @llvm.amdgcn.image.sample.d.3d.v4f32.f16.f16(i32 15, half %dsdh, half %dtdh, half %drdh, half %dsdv, half %dtdv, half %drdv, half %s, half %t, half %r, <8 x i32> %rsrc, <4 x i32> %samp, i1 0, i32 0, i32 0)
  ret <4 x float> %v
}

declare <4 x float> @llvm.amdgcn.image.sample.d.1d.v4f32.f16.f16(i32, half,  half,  half, <8 x i32>, <4 x i32>, i1, i32, i32)
declare <4 x float> @llvm.amdgcn.image.sample.d.2d.v4f32.f16.f16(i32, half,  half,  half,  half,  half,  half, <8 x i32>, <4 x i32>, i1, i32, i32)
declare <4 x float> @llvm.amdgcn.image.sample.d.3d.v4f32.f16.f16(i32, half,  half,  half,  half,  half,  half,  half, half, half, <8 x i32>, <4 x i32>, i1, i32, i32)
