# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -Lf /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim -L /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work -L /home/ecegrid/a/ece337/Class0.5u/GOLD_LIB "+no_glitch_msg" -coverage -voptargs="+acc" -suppress 12110 -i -t ps source_work.tb_ahb_slave 
# Start time: 17:01:45 on Apr 27,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
do /home/ecegrid/a/mg56/ECE337_CDL/wave.do
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 316
# ** Error: Incorrect 'hresp' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 328
# ** Info: Correct 'hready' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: source/tb_ahb_slave.sv Line: 332
# ** Note: $stop    : source/tb_ahb_slave.sv(668)
#    Time: 1260 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at source/tb_ahb_slave.sv line 668
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 17:08:53 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 17:08:53 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 17:08:58 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 17:08:59 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 17:09:02 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 17:09:02 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# Start time: 17:09:07 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 17:09:07 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Error: Incorrect 'hresp' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 328
# ** Info: Correct 'hready' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(666)
#    Time: 1260 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 666
add wave -position insertpoint  \
sim:/tb_ahb_slave/tb_clear
add wave -position insertpoint  \
sim:/tb_ahb_slave/tb_buffer_occupancy
add wave -position insertpoint  \
sim:/tb_ahb_slave/tb_tx_packet
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# Start time: 17:25:17 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 17:25:18 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 17:25:20 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 17:25:20 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 17:25:22 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 17:25:23 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 17:25:25 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 17:25:25 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Error: Incorrect 'hresp' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 328
# ** Info: Correct 'hready' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(666)
#    Time: 1260 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 666
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 17:36:52 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 17:36:52 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 17:36:55 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 17:36:55 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Error: Incorrect 'hresp' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 328
# ** Info: Correct 'hready' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1230 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1230 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1240 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1240 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(666)
#    Time: 1260 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 666
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 17:41:27 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 17:41:27 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 17:41:30 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 17:41:31 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Error: Incorrect 'hresp' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 328
# ** Info: Correct 'hready' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1230 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1230 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1240 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1240 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 2)
#    Time: 1250 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1250 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 3)
#    Time: 1260 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1260 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 4)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 5)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1350 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1350 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1360 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1360 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(681)
#    Time: 1380 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 681
add wave -position insertpoint  \
sim:/tb_ahb_slave/DUT/tx_packet
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Error: Incorrect 'hresp' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 328
# ** Info: Correct 'hready' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1230 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1230 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1240 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1240 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 2)
#    Time: 1250 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1250 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 3)
#    Time: 1260 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1260 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 4)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 5)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1350 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1350 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1360 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1360 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(681)
#    Time: 1380 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 681
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 17:45:10 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 17:45:10 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 17:45:13 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 17:45:13 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# Start time: 17:45:18 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 17:45:18 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 17:45:21 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 17:45:21 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Error: Incorrect 'hresp' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 328
# ** Info: Correct 'hready' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1230 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1230 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1240 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1240 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 2)
#    Time: 1250 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1250 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 3)
#    Time: 1260 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1260 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 4)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 5)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1350 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1350 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1360 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1360 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(681)
#    Time: 1380 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 681
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 17:49:27 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 17:49:27 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Error: Incorrect 'hresp' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 328
# ** Info: Correct 'hready' output during Erroneous Single Word Write test case
#    Time: 820 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1230 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1230 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1240 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1240 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 2)
#    Time: 1250 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1250 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 3)
#    Time: 1260 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1260 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 4)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 5)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1350 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1350 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1360 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1360 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(690)
#    Time: 1380 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 690
add wave -position insertpoint  \
sim:/tb_ahb_slave/tb_hresp
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 17:59:55 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 17:59:55 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 18:07:10 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 18:07:10 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 18:07:12 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 18:07:12 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# Start time: 18:07:15 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 18:07:15 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 18:07:20 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 18:07:20 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 720 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 720 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'tx_data' output during Erroneous Single Word Write test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 296
# ** Info: Correct 'tx_packet' output during Erroneous Single Word Write test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Error: Incorrect 'store_tx_data' output during Erroneous Single Word Write test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 312
# ** Info: Correct 'clear' output during Erroneous Single Word Write test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Error: Incorrect 'hresp' output during Erroneous Single Word Write test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 328
# ** Info: Correct 'hready' output during Erroneous Single Word Write test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 790 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 790 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 860 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 860 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 930 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 930 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1 us  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1 us  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of idle transaction (transaction -1)
#    Time: 1010 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 264
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1070 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1070 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1110 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1110 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1120 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1120 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(670)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 670
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 18:09:35 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 18:09:35 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 18:09:39 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 18:09:40 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 720 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Info: Correct 'tx_data' output during Erroneous Single Word Write test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Erroneous Single Word Write test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Erroneous Single Word Write test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Erroneous Single Word Write test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Erroneous Single Word Write test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Erroneous Single Word Write test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(670)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 670
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 18:19:51 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 18:19:51 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 18:19:55 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 18:19:55 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# Start time: 18:19:58 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 18:19:58 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 18:20:01 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 18:20:01 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 720 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(670)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 670
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 18:21:49 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 18:21:50 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 18:21:54 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 18:21:54 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# Start time: 18:21:58 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 18:21:59 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 18:22:02 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 18:22:03 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 720 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(670)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 670
add wave -position insertpoint  \
sim:/tb_ahb_slave/DUT/prev_hwrite
add wave -position insertpoint  \
sim:/tb_ahb_slave/DUT/prev_haddr
add wave -position insertpoint  \
sim:/tb_ahb_slave/DUT/prev_htrans
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 720 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(670)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 670
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 18:28:41 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 18:28:41 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 18:28:44 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 18:28:44 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 18:28:47 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 18:28:47 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# Start time: 18:28:51 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 18:28:51 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Error: Incorrect 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 328
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of idle transaction (transaction -1)
#    Time: 1100 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 264
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of idle transaction (transaction -1)
#    Time: 1210 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 264
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of idle transaction (transaction -1)
#    Time: 1290 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 264
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(670)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 670
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 18:33:04 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 18:33:04 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Error: Incorrect 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 328
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of idle transaction (transaction -1)
#    Time: 1100 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 264
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of idle transaction (transaction -1)
#    Time: 1210 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 264
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of idle transaction (transaction -1)
#    Time: 1290 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 264
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(670)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 670
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 18:33:21 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 18:33:21 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 18:33:26 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 18:33:27 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Error: Incorrect 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 328
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of idle transaction (transaction -1)
#    Time: 1100 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 264
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of idle transaction (transaction -1)
#    Time: 1210 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 264
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of idle transaction (transaction -1)
#    Time: 1290 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 264
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(670)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 670
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 18:33:50 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 18:33:50 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# Start time: 18:33:54 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 18:33:54 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Error: Incorrect 'hresp' response from slave device during address phase of idle transaction (transaction -1)
#    Time: 120 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 264
# ** Error: Incorrect 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 296
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of idle transaction (transaction -1)
#    Time: 210 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 264
# ** Error: Incorrect 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 296
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of idle transaction (transaction -1)
#    Time: 300 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 264
# ** Error: Incorrect 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 296
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of idle transaction (transaction -1)
#    Time: 400 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 264
# ** Error: Incorrect 'hresp' response from slave device during address phase of idle transaction (transaction -1)
#    Time: 500 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 264
# ** Error: Incorrect 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 296
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of idle transaction (transaction -1)
#    Time: 620 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 264
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 720 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(670)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 670
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# Start time: 18:34:49 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 18:34:49 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 18:34:53 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 18:34:53 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 720 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(670)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 670
# Causality operation skipped due to absence of debug database file
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 18:38:03 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 18:38:04 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# Start time: 18:38:08 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 18:38:08 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(670)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 670
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 18:41:13 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 18:41:14 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 18:41:16 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 18:41:16 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(670)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 670
run -all
# Break key hit
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 129
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 18:49:55 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 18:49:55 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 18:49:57 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 18:49:58 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 18:50:01 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 18:50:01 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# Start time: 18:50:04 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 18:50:04 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(670)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 670
add wave -position insertpoint  \
sim:/tb_ahb_slave/tb_tx_transfer_active
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(670)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 670
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# Start time: 18:56:01 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 18:56:01 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 18:56:05 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 18:56:05 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 18:56:08 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 18:56:08 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 18:56:10 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 18:56:11 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(671)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 671
add wave -position insertpoint  \
sim:/tb_ahb_slave/tb_tx_error
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(671)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 671
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 18:59:42 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 18:59:42 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 18:59:44 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 18:59:44 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(672)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 672
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:05:30 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:05:30 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 19:05:33 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:05:33 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (7) for port 'buffer_occupancy'. The port definition is at: /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_ahb_slave/DUT File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 174
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(671)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 671
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 19:07:09 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:07:09 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:07:11 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:07:12 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# Start time: 19:07:15 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 19:07:15 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:07:17 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 19:07:18 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1090 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 2)
#    Time: 1170 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 3)
#    Time: 1180 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 4)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 5)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(671)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 671
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:08:29 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:08:29 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 19:08:32 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:08:33 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 870 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 870 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 930 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 930 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1 us  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1 us  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1070 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1070 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1110 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1110 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1120 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1120 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(672)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 672
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 19:12:01 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:12:02 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:12:04 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:12:04 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# Start time: 19:12:09 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 19:12:10 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:12:13 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 19:12:13 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 870 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 870 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 930 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 930 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1 us  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1 us  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1070 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1070 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1110 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1110 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1120 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1120 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(672)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 672
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 19:26:07 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:26:08 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:26:12 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:26:12 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 870 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 870 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 930 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 930 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1 us  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1 us  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1070 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1070 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1080 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1110 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1110 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1120 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1120 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1150 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1160 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1190 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1200 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 0)
#    Time: 1270 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Error: Incorrect 'hresp' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 273
# ** Error: Incorrect 'hready' response from slave device during address phase of transaction (transaction 1)
#    Time: 1280 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 280
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(677)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 677
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:29:05 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:29:05 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 19:29:08 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:29:08 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'hrdata' response from slave device during data phase of transaction (transaction 0)
#    Time: 880 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 292
# ** Error: Incorrect 'hrdata' response from slave device during data phase of transaction (transaction 0)
#    Time: 940 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 292
# ** Error: Incorrect 'hrdata' response from slave device during data phase of transaction (transaction 0)
#    Time: 1010 ns  Scope: tb_ahb_slave.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 292
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(677)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 677
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 19:32:19 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:32:20 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:32:23 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:32:23 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(677)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 677
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:34:03 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:34:04 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 19:34:07 on Apr 27,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:34:08 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Error: Incorrect 'hready' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 336
# ** Info: Correct 'tx_data' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Error: Incorrect 'hready' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 336
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(685)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 685
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:34:38 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:34:38 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(685)
#    Time: 1300 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 685
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:36:02 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:36:03 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Error: Incorrect 'hready' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 336
# ** Info: Correct 'tx_data' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Error: Incorrect 'hready' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 336
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(689)
#    Time: 1300100 ps  Iteration: 0  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 689
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:36:32 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:36:32 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(689)
#    Time: 1300100 ps  Iteration: 0  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 689
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:39:03 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:39:04 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(695)
#    Time: 1300100 ps  Iteration: 0  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 695
add wave -position insertpoint  \
sim:/tb_ahb_slave/tb_expected_tx_packet
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(695)
#    Time: 1300100 ps  Iteration: 0  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 695
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:48:29 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:48:29 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(695)
#    Time: 1300100 ps  Iteration: 0  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 695
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:50:13 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:50:14 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 296
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 296
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(695)
#    Time: 1300100 ps  Iteration: 0  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 695
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:51:17 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:51:17 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 296
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(695)
#    Time: 1300100 ps  Iteration: 0  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 695
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:55:29 on Apr 27,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 19:55:29 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 20, found 19.
# ** Warning: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'dmode'.
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 296
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Error: Incorrect 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 296
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during W to R only register test case
#    Time: 740 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Address out of bounds error test case
#    Time: 810 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Status Register test case
#    Time: 880 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Error Register test case
#    Time: 950 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'tx_packet' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Info: Correct 'store_tx_data' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during Read from Buffer Register test case
#    Time: 1020 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1100 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1140 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1180 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from TX Control Register test case
#    Time: 1220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Info: Correct 'tx_data' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Error: Incorrect 'tx_packet' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 304
# ** Info: Correct 'store_tx_data' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 308
# ** Info: Correct 'clear' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 316
# ** Info: Correct 'hresp' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 324
# ** Info: Correct 'hready' output during R/W from Flush Register test case
#    Time: 1300 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 332
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(695)
#    Time: 1300100 ps  Iteration: 0  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 695
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ecegrid/a/mg56/ECE337_CDL/wave.do
