Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Fri Mar 22 12:31:41 2019
| Host         : elsa running 64-bit Antergos Linux
| Command      : report_control_sets -verbose -file lab2_simple_arm_wrapper_control_sets_placed.rpt
| Design       : lab2_simple_arm_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   311 |
| Unused register locations in slices containing registers |   488 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           18 |
|      4 |           10 |
|      6 |            9 |
|      8 |           51 |
|     10 |            8 |
|     12 |           11 |
|     14 |            8 |
|    16+ |          196 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5542 |          715 |
| No           | No                    | Yes                    |             250 |           38 |
| No           | Yes                   | No                     |            1620 |          297 |
| Yes          | No                    | No                     |            4010 |          588 |
| Yes          | No                    | Yes                    |             206 |           24 |
| Yes          | Yes                   | No                     |            1452 |          185 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                                                                              Enable Signal                                                                                                              |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                       | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                            |                1 |              2 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              2 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              2 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                         |                1 |              2 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                   | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              2 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                   | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              2 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                     | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              2 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                     | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                            |                1 |              2 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                     | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                            |                1 |              2 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              2 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                        |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                         |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r_reg[0][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                   | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                       |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                     | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                         |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                            | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                            |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                  | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                2 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                         |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                              | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                              |                2 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                              | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                          |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                     |                3 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                        |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                        |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                        |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                        |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                        |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                        |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                        |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                        |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                          |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                            |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                            |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                 |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[14]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                         |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                     |                3 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r_reg[0][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask_reg[0][0]                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                          |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                          |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                          |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                          |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                          |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                          |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                          |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                          |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r_reg[0][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             10 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |             10 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[4]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |             10 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                  | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |             10 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/vio_0/inst/DECODER_INST/rd_en_reg[6]_0                                                                                                                                                                                |                2 |             10 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[27]                                                                                                             |                3 |             10 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                     |                2 |             10 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                   |                2 |             12 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                      | lab2_simple_arm_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                               |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             12 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |             12 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                         | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |             12 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                   |                3 |             12 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             12 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                 |                2 |             12 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                3 |             12 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                               | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                 |                2 |             14 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                  | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                 |                3 |             14 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                 |                2 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |             14 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                1 |             14 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |             14 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                   | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                         |                2 |             14 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                   | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                         |                2 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[24]                                                                                                               |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                    | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                3 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                             | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                         |                1 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                                                                       | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                         |                1 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                                                                       | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                         |                1 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                             | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                         |                3 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                              | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                         |                1 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                                                                       | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                         |                1 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                             | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                         |                1 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                             | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                         |                1 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                4 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                             | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                         |                1 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                             | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                         |                2 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/LED[7]_i_2_n_0                                                                                                                                                                | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                         |                1 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                              | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                         |                2 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                           | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                       |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                                                                        | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                         |                2 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                              | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                         |                1 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                             | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                         |                1 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                             | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                         |                1 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                             | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                         |                1 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |             18 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             18 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                           | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                           |                3 |             18 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                             | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                         |                2 |             18 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                         |                3 |             18 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                           | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                3 |             18 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             20 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[13]_i_1_n_0                                                                                                                                                      |                4 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             20 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             20 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             20 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             20 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                        |                3 |             20 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             20 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             20 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                               | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                            |                2 |             20 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             20 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             20 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                              |                3 |             20 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                               | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                      |                2 |             20 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                4 |             24 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                     |                                                                                                                                                                                                                                         |                6 |             24 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                    |                                                                                                                                                                                                                                         |                4 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                        |                                                                                                                                                                                                                                         |                4 |             24 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                   |                                                                                                                                                                                                                                         |                3 |             24 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             24 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                               |                                                                                                                                                                                                                                         |                4 |             26 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                           |                6 |             26 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                         |                3 |             28 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                |                                                                                                                                                                                                                                         |                2 |             28 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                      |               11 |             30 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                         |                6 |             30 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg                                                                                                                                                         | lab2_simple_arm_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                         |                3 |             30 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                6 |             30 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg                                                                                                                                                         | lab2_simple_arm_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                         |                3 |             30 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                         |                8 |             30 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             30 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                9 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                         |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                              |                                                                                                                                                                                                                                         |                4 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                   |                                                                                                                                                                                                                                         |                3 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               |                                                                                                                                                                                                                                         |                5 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                               |                                                                                                                                                                                                                                         |                5 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                       |                                                                                                                                                                                                                                         |                3 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                              |                                                                                                                                                                                                                                         |                7 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                               |                                                                                                                                                                                                                                         |                5 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                               |                                                                                                                                                                                                                                         |                4 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                               |                                                                                                                                                                                                                                         |                5 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                               |                                                                                                                                                                                                                                         |                4 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                |                                                                                                                                                                                                                                         |                7 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                              |                                                                                                                                                                                                                                         |                7 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                               |                                                                                                                                                                                                                                         |                4 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                                         |                5 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                               |                                                                                                                                                                                                                                         |                6 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                              |                                                                                                                                                                                                                                         |                6 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                    |                4 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/vio_0/inst/DECODER_INST/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                      |               11 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                                         |                3 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                         | lab2_simple_arm_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                         |                3 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                         |                6 |             34 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             36 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             36 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                   |                                                                                                                                                                                                                                         |                8 |             40 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                     |                                                                                                                                                                                                                                         |                6 |             40 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                           |               15 |             40 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                7 |             42 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                9 |             46 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             48 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             48 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                8 |             48 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                      | lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                           |               11 |             48 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[9]                                                                                                                                       |               14 |             52 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                9 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             56 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             56 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                        |                6 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |               10 |             62 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                               | lab2_simple_arm_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                         |                5 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             64 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg_rden__0                                                                                                                                                                  | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                         |                9 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               15 |             64 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             68 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                              |                                                                                                                                                                                                                                         |               13 |             68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               12 |             68 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             68 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                  |                                                                                                                                                                                                                                         |                9 |             68 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             70 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             82 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                         |               10 |             94 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                |                                                                                                                                                                                                                                         |                9 |             94 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             98 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |               15 |             98 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                  |                                                                                                                                                                                                                                         |               11 |            102 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                    |                                                                                                                                                                                                                                         |               12 |            102 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                       |                                                                                                                                                                                                                                         |               10 |            102 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                       |                                                                                                                                                                                                                                         |               12 |            102 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                             |               16 |            120 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                      |               25 |            124 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               29 |            138 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                    |               24 |            176 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               24 |            206 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               26 |            206 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               26 |            206 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              709 |           5656 |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


