

================================================================
== Vitis HLS Report for 'init_block_AB_proc487'
================================================================
* Date:           Tue Sep  5 22:42:42 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.375 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       26|       26| 86.658 ns | 86.658 ns |   26|   26|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_block_AB  |       24|       24|         3|          2|          1|    12|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%jj_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %jj"   --->   Operation 6 'read' 'jj_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ii_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %ii"   --->   Operation 7 'read' 'ii_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = trunc i5 %jj_read"   --->   Operation 8 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %ii_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.21ns)   --->   "%write_ln117 = write void @_ssdm_op_Write.ap_fifo.i2P, i2 %ii_c, i2 %ii_read" [gemm_systolic_array.cpp:117]   --->   Operation 18 'write' 'write_ln117' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %jj_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.21ns)   --->   "%write_ln117 = write void @_ssdm_op_Write.ap_fifo.i4P, i4 %jj_c, i4 %empty" [gemm_systolic_array.cpp:117]   --->   Operation 20 'write' 'write_ln117' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_i = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %ii_read, i2"   --->   Operation 29 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_33_i = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %ii_read, i6" [gemm_systolic_array.cpp:120]   --->   Operation 30 'bitconcatenate' 'tmp_33_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i8 %tmp_33_i" [gemm_systolic_array.cpp:120]   --->   Operation 31 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_34_i = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %ii_read, i4" [gemm_systolic_array.cpp:120]   --->   Operation 32 'bitconcatenate' 'tmp_34_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i6 %tmp_34_i" [gemm_systolic_array.cpp:120]   --->   Operation 33 'zext' 'zext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%sub_ln120 = sub i9 %zext_ln120, i9 %zext_ln120_1" [gemm_systolic_array.cpp:120]   --->   Operation 34 'sub' 'sub_ln120' <Predicate = true> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_35_i = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty, i2"   --->   Operation 35 'bitconcatenate' 'tmp_35_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln120 = or i4 %tmp_i, i4" [gemm_systolic_array.cpp:120]   --->   Operation 36 'or' 'or_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_36_i = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %or_ln120, i4" [gemm_systolic_array.cpp:120]   --->   Operation 37 'bitconcatenate' 'tmp_36_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_37_i = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %or_ln120, i2" [gemm_systolic_array.cpp:120]   --->   Operation 38 'bitconcatenate' 'tmp_37_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln120_2 = zext i6 %tmp_37_i" [gemm_systolic_array.cpp:120]   --->   Operation 39 'zext' 'zext_ln120_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.48ns)   --->   "%sub_ln120_1 = sub i8 %tmp_36_i, i8 %zext_ln120_2" [gemm_systolic_array.cpp:120]   --->   Operation 40 'sub' 'sub_ln120_1' <Predicate = true> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln120_1 = or i4 %tmp_i, i4" [gemm_systolic_array.cpp:120]   --->   Operation 41 'or' 'or_ln120_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_38_i = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %or_ln120_1, i4" [gemm_systolic_array.cpp:120]   --->   Operation 42 'bitconcatenate' 'tmp_38_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_39_i = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %or_ln120_1, i2" [gemm_systolic_array.cpp:120]   --->   Operation 43 'bitconcatenate' 'tmp_39_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln120_3 = zext i6 %tmp_39_i" [gemm_systolic_array.cpp:120]   --->   Operation 44 'zext' 'zext_ln120_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.48ns)   --->   "%sub_ln120_2 = sub i8 %tmp_38_i, i8 %zext_ln120_3" [gemm_systolic_array.cpp:120]   --->   Operation 45 'sub' 'sub_ln120_2' <Predicate = true> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln120_2 = or i4 %tmp_i, i4" [gemm_systolic_array.cpp:120]   --->   Operation 46 'or' 'or_ln120_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_40_i = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %or_ln120_2, i4" [gemm_systolic_array.cpp:120]   --->   Operation 47 'bitconcatenate' 'tmp_40_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_41_i = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %or_ln120_2, i2" [gemm_systolic_array.cpp:120]   --->   Operation 48 'bitconcatenate' 'tmp_41_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln120_4 = zext i6 %tmp_41_i" [gemm_systolic_array.cpp:120]   --->   Operation 49 'zext' 'zext_ln120_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.48ns)   --->   "%sub_ln120_3 = sub i8 %tmp_40_i, i8 %zext_ln120_4" [gemm_systolic_array.cpp:120]   --->   Operation 50 'sub' 'sub_ln120_3' <Predicate = true> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln123 = or i6 %tmp_35_i, i6" [gemm_systolic_array.cpp:123]   --->   Operation 51 'or' 'or_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln123_1 = or i6 %tmp_35_i, i6" [gemm_systolic_array.cpp:123]   --->   Operation 52 'or' 'or_ln123_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln123_2 = or i6 %tmp_35_i, i6" [gemm_systolic_array.cpp:123]   --->   Operation 53 'or' 'or_ln123_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.60ns)   --->   "%br_ln0 = br void"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.63>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%k = phi i4 %add_ln117, void %.split1.0.i.i.i, i4, void %entry" [gemm_systolic_array.cpp:117]   --->   Operation 55 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [gemm_systolic_array.cpp:117]   --->   Operation 56 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln117 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [gemm_systolic_array.cpp:117]   --->   Operation 57 'specpipeline' 'specpipeline_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.65ns)   --->   "%icmp_ln117 = icmp_eq  i4 %k, i4" [gemm_systolic_array.cpp:117]   --->   Operation 58 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty_1188 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 59 'speclooptripcount' 'empty_1188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.33ns)   --->   "%add_ln117 = add i4 %k, i4" [gemm_systolic_array.cpp:117]   --->   Operation 60 'add' 'add_ln117' <Predicate = true> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %.split1.0.i.i.i, void %init_block_AB_proc487.exit" [gemm_systolic_array.cpp:117]   --->   Operation 61 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln120_5 = zext i4 %k" [gemm_systolic_array.cpp:120]   --->   Operation 62 'zext' 'zext_ln120_5' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i9 %sub_ln120" [gemm_systolic_array.cpp:120]   --->   Operation 63 'trunc' 'trunc_ln120' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.22ns)   --->   "%or_ln120_3 = or i4 %trunc_ln120, i4 %k" [gemm_systolic_array.cpp:120]   --->   Operation 64 'or' 'or_ln120_3' <Predicate = (!icmp_ln117)> <Delay = 0.22> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %sub_ln120, i32, i32" [gemm_systolic_array.cpp:120]   --->   Operation 65 'partselect' 'tmp' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp, i4 %or_ln120_3" [gemm_systolic_array.cpp:120]   --->   Operation 66 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i9 %tmp_9" [gemm_systolic_array.cpp:120]   --->   Operation 67 'sext' 'sext_ln120' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%v66_V_addr = getelementptr i24 %v66_V, i64, i64 %sext_ln120" [gemm_systolic_array.cpp:120]   --->   Operation 68 'getelementptr' 'v66_V_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.48ns)   --->   "%add_ln120 = add i8 %sub_ln120_1, i8 %zext_ln120_5" [gemm_systolic_array.cpp:120]   --->   Operation 69 'add' 'add_ln120' <Predicate = (!icmp_ln117)> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln120_6 = zext i8 %add_ln120" [gemm_systolic_array.cpp:120]   --->   Operation 70 'zext' 'zext_ln120_6' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%v66_V_addr_1 = getelementptr i24 %v66_V, i64, i64 %zext_ln120_6" [gemm_systolic_array.cpp:120]   --->   Operation 71 'getelementptr' 'v66_V_addr_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_45_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %k, i4 %empty, i2" [gemm_systolic_array.cpp:123]   --->   Operation 72 'bitconcatenate' 'tmp_45_i' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i10 %tmp_45_i" [gemm_systolic_array.cpp:123]   --->   Operation 73 'zext' 'zext_ln123' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%v67_V_addr = getelementptr i24 %v67_V, i64, i64 %zext_ln123" [gemm_systolic_array.cpp:123]   --->   Operation 74 'getelementptr' 'v67_V_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_46_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %k, i6 %or_ln123" [gemm_systolic_array.cpp:123]   --->   Operation 75 'bitconcatenate' 'tmp_46_i' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i10 %tmp_46_i" [gemm_systolic_array.cpp:123]   --->   Operation 76 'zext' 'zext_ln123_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%v67_V_addr_1 = getelementptr i24 %v67_V, i64, i64 %zext_ln123_1" [gemm_systolic_array.cpp:123]   --->   Operation 77 'getelementptr' 'v67_V_addr_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (1.15ns)   --->   "%v66_V_load = load i8 %v66_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 78 'load' 'v66_V_load' <Predicate = (!icmp_ln117)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 79 [2/2] (1.15ns)   --->   "%v66_V_load_1 = load i8 %v66_V_addr_1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 79 'load' 'v66_V_load_1' <Predicate = (!icmp_ln117)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 80 [2/2] (1.15ns)   --->   "%v67_V_load = load i10 %v67_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 80 'load' 'v67_V_load' <Predicate = (!icmp_ln117)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 81 [2/2] (1.15ns)   --->   "%v67_V_load_1 = load i10 %v67_V_addr_1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 81 'load' 'v67_V_load_1' <Predicate = (!icmp_ln117)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>

State 3 <SV = 2> <Delay = 1.63>
ST_3 : Operation 82 [1/1] (0.48ns)   --->   "%add_ln120_1 = add i8 %sub_ln120_2, i8 %zext_ln120_5" [gemm_systolic_array.cpp:120]   --->   Operation 82 'add' 'add_ln120_1' <Predicate = (!icmp_ln117)> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln120_7 = zext i8 %add_ln120_1" [gemm_systolic_array.cpp:120]   --->   Operation 83 'zext' 'zext_ln120_7' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%v66_V_addr_2 = getelementptr i24 %v66_V, i64, i64 %zext_ln120_7" [gemm_systolic_array.cpp:120]   --->   Operation 84 'getelementptr' 'v66_V_addr_2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.48ns)   --->   "%add_ln120_2 = add i8 %sub_ln120_3, i8 %zext_ln120_5" [gemm_systolic_array.cpp:120]   --->   Operation 85 'add' 'add_ln120_2' <Predicate = (!icmp_ln117)> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln120_8 = zext i8 %add_ln120_2" [gemm_systolic_array.cpp:120]   --->   Operation 86 'zext' 'zext_ln120_8' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%v66_V_addr_3 = getelementptr i24 %v66_V, i64, i64 %zext_ln120_8" [gemm_systolic_array.cpp:120]   --->   Operation 87 'getelementptr' 'v66_V_addr_3' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_47_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %k, i6 %or_ln123_1" [gemm_systolic_array.cpp:123]   --->   Operation 88 'bitconcatenate' 'tmp_47_i' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln123_2 = zext i10 %tmp_47_i" [gemm_systolic_array.cpp:123]   --->   Operation 89 'zext' 'zext_ln123_2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%v67_V_addr_2 = getelementptr i24 %v67_V, i64, i64 %zext_ln123_2" [gemm_systolic_array.cpp:123]   --->   Operation 90 'getelementptr' 'v67_V_addr_2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_48_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %k, i6 %or_ln123_2" [gemm_systolic_array.cpp:123]   --->   Operation 91 'bitconcatenate' 'tmp_48_i' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln123_3 = zext i10 %tmp_48_i" [gemm_systolic_array.cpp:123]   --->   Operation 92 'zext' 'zext_ln123_3' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%v67_V_addr_3 = getelementptr i24 %v67_V, i64, i64 %zext_ln123_3" [gemm_systolic_array.cpp:123]   --->   Operation 93 'getelementptr' 'v67_V_addr_3' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 94 [1/2] (1.15ns)   --->   "%v66_V_load = load i8 %v66_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 94 'load' 'v66_V_load' <Predicate = (!icmp_ln117)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 95 [1/2] (1.15ns)   --->   "%v66_V_load_1 = load i8 %v66_V_addr_1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 95 'load' 'v66_V_load_1' <Predicate = (!icmp_ln117)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 96 [2/2] (1.15ns)   --->   "%v66_V_load_2 = load i8 %v66_V_addr_2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 96 'load' 'v66_V_load_2' <Predicate = (!icmp_ln117)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 97 [2/2] (1.15ns)   --->   "%v66_V_load_3 = load i8 %v66_V_addr_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 97 'load' 'v66_V_load_3' <Predicate = (!icmp_ln117)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 98 [1/2] (1.15ns)   --->   "%v67_V_load = load i10 %v67_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 98 'load' 'v67_V_load' <Predicate = (!icmp_ln117)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 99 [1/2] (1.15ns)   --->   "%v67_V_load_1 = load i10 %v67_V_addr_1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 99 'load' 'v67_V_load_1' <Predicate = (!icmp_ln117)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 100 [2/2] (1.15ns)   --->   "%v67_V_load_2 = load i10 %v67_V_addr_2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 100 'load' 'v67_V_load_2' <Predicate = (!icmp_ln117)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 101 [2/2] (1.15ns)   --->   "%v67_V_load_3 = load i10 %v67_V_addr_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 101 'load' 'v67_V_load_3' <Predicate = (!icmp_ln117)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>

State 4 <SV = 3> <Delay = 2.37>
ST_4 : Operation 102 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_0_V_V, i24 %v66_V_load" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 102 'write' 'write_ln108' <Predicate = (!icmp_ln117)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_4 : Operation 103 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_1_V_V, i24 %v66_V_load_1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 103 'write' 'write_ln108' <Predicate = (!icmp_ln117)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_4 : Operation 104 [1/2] (1.15ns)   --->   "%v66_V_load_2 = load i8 %v66_V_addr_2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 104 'load' 'v66_V_load_2' <Predicate = (!icmp_ln117)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 105 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_2_V_V, i24 %v66_V_load_2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 105 'write' 'write_ln108' <Predicate = (!icmp_ln117)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_4 : Operation 106 [1/2] (1.15ns)   --->   "%v66_V_load_3 = load i8 %v66_V_addr_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 106 'load' 'v66_V_load_3' <Predicate = (!icmp_ln117)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 107 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_3_V_V, i24 %v66_V_load_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 107 'write' 'write_ln108' <Predicate = (!icmp_ln117)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_4 : Operation 108 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_0_V_V, i24 %v67_V_load" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 108 'write' 'write_ln108' <Predicate = (!icmp_ln117)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_4 : Operation 109 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_1_V_V, i24 %v67_V_load_1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 109 'write' 'write_ln108' <Predicate = (!icmp_ln117)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_4 : Operation 110 [1/2] (1.15ns)   --->   "%v67_V_load_2 = load i10 %v67_V_addr_2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 110 'load' 'v67_V_load_2' <Predicate = (!icmp_ln117)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 111 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_2_V_V, i24 %v67_V_load_2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 111 'write' 'write_ln108' <Predicate = (!icmp_ln117)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_4 : Operation 112 [1/2] (1.15ns)   --->   "%v67_V_load_3 = load i10 %v67_V_addr_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 112 'load' 'v67_V_load_3' <Predicate = (!icmp_ln117)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 113 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_3_V_V, i24 %v67_V_load_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 113 'write' 'write_ln108' <Predicate = (!icmp_ln117)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln117 = br void" [gemm_systolic_array.cpp:117]   --->   Operation 114 'br' 'br_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 115 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v66_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ ii]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_A_loader_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ v67_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ jj]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_B_loader_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ii_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ jj_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
jj_read            (read             ) [ 000000]
ii_read            (read             ) [ 000000]
empty              (trunc            ) [ 001110]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
write_ln117        (write            ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
write_ln117        (write            ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
tmp_i              (bitconcatenate   ) [ 000000]
tmp_33_i           (bitconcatenate   ) [ 000000]
zext_ln120         (zext             ) [ 000000]
tmp_34_i           (bitconcatenate   ) [ 000000]
zext_ln120_1       (zext             ) [ 000000]
sub_ln120          (sub              ) [ 001110]
tmp_35_i           (bitconcatenate   ) [ 000000]
or_ln120           (or               ) [ 000000]
tmp_36_i           (bitconcatenate   ) [ 000000]
tmp_37_i           (bitconcatenate   ) [ 000000]
zext_ln120_2       (zext             ) [ 000000]
sub_ln120_1        (sub              ) [ 001110]
or_ln120_1         (or               ) [ 000000]
tmp_38_i           (bitconcatenate   ) [ 000000]
tmp_39_i           (bitconcatenate   ) [ 000000]
zext_ln120_3       (zext             ) [ 000000]
sub_ln120_2        (sub              ) [ 001110]
or_ln120_2         (or               ) [ 000000]
tmp_40_i           (bitconcatenate   ) [ 000000]
tmp_41_i           (bitconcatenate   ) [ 000000]
zext_ln120_4       (zext             ) [ 000000]
sub_ln120_3        (sub              ) [ 001110]
or_ln123           (or               ) [ 001110]
or_ln123_1         (or               ) [ 001110]
or_ln123_2         (or               ) [ 001110]
br_ln0             (br               ) [ 011110]
k                  (phi              ) [ 001100]
specloopname_ln117 (specloopname     ) [ 000000]
specpipeline_ln117 (specpipeline     ) [ 000000]
icmp_ln117         (icmp             ) [ 001110]
empty_1188         (speclooptripcount) [ 000000]
add_ln117          (add              ) [ 011110]
br_ln117           (br               ) [ 000000]
zext_ln120_5       (zext             ) [ 000100]
trunc_ln120        (trunc            ) [ 000000]
or_ln120_3         (or               ) [ 000000]
tmp                (partselect       ) [ 000000]
tmp_9              (bitconcatenate   ) [ 000000]
sext_ln120         (sext             ) [ 000000]
v66_V_addr         (getelementptr    ) [ 000100]
add_ln120          (add              ) [ 000000]
zext_ln120_6       (zext             ) [ 000000]
v66_V_addr_1       (getelementptr    ) [ 000100]
tmp_45_i           (bitconcatenate   ) [ 000000]
zext_ln123         (zext             ) [ 000000]
v67_V_addr         (getelementptr    ) [ 000100]
tmp_46_i           (bitconcatenate   ) [ 000000]
zext_ln123_1       (zext             ) [ 000000]
v67_V_addr_1       (getelementptr    ) [ 000100]
add_ln120_1        (add              ) [ 000000]
zext_ln120_7       (zext             ) [ 000000]
v66_V_addr_2       (getelementptr    ) [ 001010]
add_ln120_2        (add              ) [ 000000]
zext_ln120_8       (zext             ) [ 000000]
v66_V_addr_3       (getelementptr    ) [ 001010]
tmp_47_i           (bitconcatenate   ) [ 000000]
zext_ln123_2       (zext             ) [ 000000]
v67_V_addr_2       (getelementptr    ) [ 001010]
tmp_48_i           (bitconcatenate   ) [ 000000]
zext_ln123_3       (zext             ) [ 000000]
v67_V_addr_3       (getelementptr    ) [ 001010]
v66_V_load         (load             ) [ 001010]
v66_V_load_1       (load             ) [ 001010]
v67_V_load         (load             ) [ 001010]
v67_V_load_1       (load             ) [ 001010]
write_ln108        (write            ) [ 000000]
write_ln108        (write            ) [ 000000]
v66_V_load_2       (load             ) [ 000000]
write_ln108        (write            ) [ 000000]
v66_V_load_3       (load             ) [ 000000]
write_ln108        (write            ) [ 000000]
write_ln108        (write            ) [ 000000]
write_ln108        (write            ) [ 000000]
v67_V_load_2       (load             ) [ 000000]
write_ln108        (write            ) [ 000000]
v67_V_load_3       (load             ) [ 000000]
write_ln108        (write            ) [ 000000]
br_ln117           (br               ) [ 011110]
ret_ln0            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v66_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v66_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ii">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="block_A_loader_0_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="block_A_loader_1_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="block_A_loader_2_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="block_A_loader_3_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v67_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v67_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="jj">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="block_B_loader_0_V_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="block_B_loader_1_V_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="block_B_loader_2_V_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="block_B_loader_3_V_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ii_c">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii_c"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="jj_c">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i2P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i4P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="jj_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="0"/>
<pin id="112" dir="0" index="1" bw="5" slack="0"/>
<pin id="113" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="jj_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="ii_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="0" index="1" bw="2" slack="0"/>
<pin id="119" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ii_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln117_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="2" slack="0"/>
<pin id="125" dir="0" index="2" bw="2" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln117/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln117_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln117/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="write_ln108_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="24" slack="0"/>
<pin id="140" dir="0" index="2" bw="24" slack="1"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln108_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="24" slack="0"/>
<pin id="147" dir="0" index="2" bw="24" slack="1"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln108_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="24" slack="0"/>
<pin id="154" dir="0" index="2" bw="24" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln108_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="24" slack="0"/>
<pin id="161" dir="0" index="2" bw="24" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="write_ln108_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="24" slack="0"/>
<pin id="168" dir="0" index="2" bw="24" slack="1"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln108_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="24" slack="0"/>
<pin id="175" dir="0" index="2" bw="24" slack="1"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="write_ln108_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="24" slack="0"/>
<pin id="182" dir="0" index="2" bw="24" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln108_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="24" slack="0"/>
<pin id="189" dir="0" index="2" bw="24" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="v66_V_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="24" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="9" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v66_V_addr/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="v66_V_addr_1_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="24" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v66_V_addr_1/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="v67_V_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="24" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="10" slack="0"/>
<pin id="211" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v67_V_addr/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="v67_V_addr_1_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="24" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="10" slack="0"/>
<pin id="218" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v67_V_addr_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="0" slack="0"/>
<pin id="227" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="228" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="229" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="24" slack="0"/>
<pin id="230" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v66_V_load/2 v66_V_load_1/2 v66_V_load_2/3 v66_V_load_3/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="0"/>
<pin id="238" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="239" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="240" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="24" slack="0"/>
<pin id="241" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v67_V_load/2 v67_V_load_1/2 v67_V_load_2/3 v67_V_load_3/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="v66_V_addr_2_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="24" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="8" slack="0"/>
<pin id="247" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v66_V_addr_2/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="v66_V_addr_3_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="24" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v66_V_addr_3/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="v67_V_addr_2_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="24" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="10" slack="0"/>
<pin id="261" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v67_V_addr_2/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="v67_V_addr_3_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="24" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="10" slack="0"/>
<pin id="268" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v67_V_addr_3/3 "/>
</bind>
</comp>

<comp id="279" class="1005" name="k_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="1"/>
<pin id="281" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="k_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="1" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="empty_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_i_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="2" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_33_i_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="2" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33_i/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln120_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_34_i_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="0"/>
<pin id="318" dir="0" index="1" bw="2" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34_i/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln120_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="6" slack="0"/>
<pin id="326" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_1/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sub_ln120_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="6" slack="0"/>
<pin id="331" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln120/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_35_i_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="0" index="1" bw="4" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35_i/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="or_ln120_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_36_i_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36_i/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_37_i_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="0" index="1" bw="4" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37_i/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln120_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_2/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sub_ln120_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="6" slack="0"/>
<pin id="371" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln120_1/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="or_ln120_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="3" slack="0"/>
<pin id="377" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_1/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_38_i_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="0" index="1" bw="4" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_38_i/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_39_i_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="0"/>
<pin id="390" dir="0" index="1" bw="4" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39_i/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln120_3_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_3/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sub_ln120_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="6" slack="0"/>
<pin id="403" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln120_2/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="or_ln120_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="0" index="1" bw="3" slack="0"/>
<pin id="409" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_2/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_40_i_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="4" slack="0"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40_i/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_41_i_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="6" slack="0"/>
<pin id="422" dir="0" index="1" bw="4" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41_i/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln120_4_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="0"/>
<pin id="430" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_4/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sub_ln120_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="0" index="1" bw="6" slack="0"/>
<pin id="435" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln120_3/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="or_ln123_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln123/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="or_ln123_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="0"/>
<pin id="446" dir="0" index="1" bw="3" slack="0"/>
<pin id="447" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln123_1/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="or_ln123_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="3" slack="0"/>
<pin id="453" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln123_2/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln117_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="0" index="1" bw="3" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln117_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln120_5_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_5/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln120_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="9" slack="1"/>
<pin id="474" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln120/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="or_ln120_3_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="0" index="1" bw="4" slack="0"/>
<pin id="478" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_3/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="0"/>
<pin id="483" dir="0" index="1" bw="9" slack="1"/>
<pin id="484" dir="0" index="2" bw="4" slack="0"/>
<pin id="485" dir="0" index="3" bw="5" slack="0"/>
<pin id="486" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_9_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="0"/>
<pin id="492" dir="0" index="1" bw="5" slack="0"/>
<pin id="493" dir="0" index="2" bw="4" slack="0"/>
<pin id="494" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sext_ln120_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="9" slack="0"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln120/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln120_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="1"/>
<pin id="505" dir="0" index="1" bw="4" slack="0"/>
<pin id="506" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln120_6_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_6/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_45_i_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="10" slack="0"/>
<pin id="515" dir="0" index="1" bw="4" slack="0"/>
<pin id="516" dir="0" index="2" bw="4" slack="1"/>
<pin id="517" dir="0" index="3" bw="1" slack="0"/>
<pin id="518" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45_i/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln123_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="10" slack="0"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_46_i_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="0"/>
<pin id="529" dir="0" index="1" bw="4" slack="0"/>
<pin id="530" dir="0" index="2" bw="6" slack="1"/>
<pin id="531" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46_i/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln123_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="10" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_1/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln120_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="2"/>
<pin id="541" dir="0" index="1" bw="4" slack="1"/>
<pin id="542" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120_1/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln120_7_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_7/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln120_2_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="2"/>
<pin id="550" dir="0" index="1" bw="4" slack="1"/>
<pin id="551" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120_2/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln120_8_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_8/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_47_i_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="10" slack="0"/>
<pin id="559" dir="0" index="1" bw="4" slack="1"/>
<pin id="560" dir="0" index="2" bw="6" slack="2"/>
<pin id="561" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47_i/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln123_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="10" slack="0"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_2/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_48_i_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="10" slack="0"/>
<pin id="571" dir="0" index="1" bw="4" slack="1"/>
<pin id="572" dir="0" index="2" bw="6" slack="2"/>
<pin id="573" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_48_i/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln123_3_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="10" slack="0"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_3/3 "/>
</bind>
</comp>

<comp id="581" class="1005" name="empty_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="1"/>
<pin id="583" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="586" class="1005" name="sub_ln120_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="9" slack="1"/>
<pin id="588" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln120 "/>
</bind>
</comp>

<comp id="592" class="1005" name="sub_ln120_1_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="1"/>
<pin id="594" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln120_1 "/>
</bind>
</comp>

<comp id="597" class="1005" name="sub_ln120_2_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="2"/>
<pin id="599" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln120_2 "/>
</bind>
</comp>

<comp id="602" class="1005" name="sub_ln120_3_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="2"/>
<pin id="604" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln120_3 "/>
</bind>
</comp>

<comp id="607" class="1005" name="or_ln123_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="6" slack="1"/>
<pin id="609" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="or_ln123 "/>
</bind>
</comp>

<comp id="612" class="1005" name="or_ln123_1_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="6" slack="2"/>
<pin id="614" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="or_ln123_1 "/>
</bind>
</comp>

<comp id="617" class="1005" name="or_ln123_2_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="6" slack="2"/>
<pin id="619" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="or_ln123_2 "/>
</bind>
</comp>

<comp id="622" class="1005" name="icmp_ln117_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="1"/>
<pin id="624" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln117 "/>
</bind>
</comp>

<comp id="626" class="1005" name="add_ln117_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="0"/>
<pin id="628" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln117 "/>
</bind>
</comp>

<comp id="631" class="1005" name="zext_ln120_5_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="1"/>
<pin id="633" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln120_5 "/>
</bind>
</comp>

<comp id="637" class="1005" name="v66_V_addr_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="1"/>
<pin id="639" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v66_V_addr "/>
</bind>
</comp>

<comp id="642" class="1005" name="v66_V_addr_1_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="1"/>
<pin id="644" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v66_V_addr_1 "/>
</bind>
</comp>

<comp id="647" class="1005" name="v67_V_addr_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="10" slack="1"/>
<pin id="649" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v67_V_addr "/>
</bind>
</comp>

<comp id="652" class="1005" name="v67_V_addr_1_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="1"/>
<pin id="654" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v67_V_addr_1 "/>
</bind>
</comp>

<comp id="657" class="1005" name="v66_V_addr_2_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="1"/>
<pin id="659" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v66_V_addr_2 "/>
</bind>
</comp>

<comp id="662" class="1005" name="v66_V_addr_3_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="1"/>
<pin id="664" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v66_V_addr_3 "/>
</bind>
</comp>

<comp id="667" class="1005" name="v67_V_addr_2_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="10" slack="1"/>
<pin id="669" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v67_V_addr_2 "/>
</bind>
</comp>

<comp id="672" class="1005" name="v67_V_addr_3_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="10" slack="1"/>
<pin id="674" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v67_V_addr_3 "/>
</bind>
</comp>

<comp id="677" class="1005" name="v66_V_load_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="24" slack="1"/>
<pin id="679" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v66_V_load "/>
</bind>
</comp>

<comp id="682" class="1005" name="v66_V_load_1_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="24" slack="1"/>
<pin id="684" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v66_V_load_1 "/>
</bind>
</comp>

<comp id="687" class="1005" name="v67_V_load_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="24" slack="1"/>
<pin id="689" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v67_V_load "/>
</bind>
</comp>

<comp id="692" class="1005" name="v67_V_load_1_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="24" slack="1"/>
<pin id="694" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v67_V_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="116" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="48" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="108" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="108" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="108" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="108" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="108" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="108" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="108" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="108" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="102" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="102" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="12" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="102" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="12" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="102" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="193" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="200" pin="3"/><net_sink comp="221" pin=2"/></net>

<net id="237"><net_src comp="207" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="214" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="248"><net_src comp="0" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="102" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="102" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="12" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="102" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="102" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="221" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="272"><net_src comp="243" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="273"><net_src comp="221" pin="7"/><net_sink comp="158" pin=2"/></net>

<net id="274"><net_src comp="250" pin="3"/><net_sink comp="221" pin=2"/></net>

<net id="275"><net_src comp="232" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="276"><net_src comp="257" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="277"><net_src comp="232" pin="7"/><net_sink comp="186" pin=2"/></net>

<net id="278"><net_src comp="264" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="282"><net_src comp="60" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="290"><net_src comp="283" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="294"><net_src comp="110" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="116" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="52" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="309"><net_src comp="54" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="116" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="56" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="304" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="58" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="116" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="60" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="327"><net_src comp="316" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="312" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="324" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="62" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="291" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="52" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="296" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="64" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="66" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="342" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="60" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="361"><net_src comp="62" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="342" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="52" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="367"><net_src comp="356" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="348" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="364" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="296" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="68" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="66" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="374" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="60" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="393"><net_src comp="62" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="374" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="52" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="380" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="296" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="70" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="66" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="406" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="60" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="425"><net_src comp="62" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="406" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="52" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="420" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="412" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="428" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="334" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="72" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="334" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="74" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="334" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="76" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="283" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="88" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="283" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="64" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="283" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="479"><net_src comp="472" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="283" pin="4"/><net_sink comp="475" pin=1"/></net>

<net id="487"><net_src comp="94" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="96" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="489"><net_src comp="98" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="495"><net_src comp="100" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="481" pin="4"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="475" pin="2"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="490" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="507"><net_src comp="468" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="503" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="519"><net_src comp="104" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="283" pin="4"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="52" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="525"><net_src comp="513" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="532"><net_src comp="106" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="283" pin="4"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="527" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="546"><net_src comp="539" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="555"><net_src comp="548" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="562"><net_src comp="106" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="279" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="557" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="574"><net_src comp="106" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="279" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="569" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="584"><net_src comp="291" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="589"><net_src comp="328" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="595"><net_src comp="368" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="600"><net_src comp="400" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="605"><net_src comp="432" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="610"><net_src comp="438" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="615"><net_src comp="444" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="620"><net_src comp="450" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="625"><net_src comp="456" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="462" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="634"><net_src comp="468" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="640"><net_src comp="193" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="645"><net_src comp="200" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="650"><net_src comp="207" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="655"><net_src comp="214" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="660"><net_src comp="243" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="665"><net_src comp="250" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="670"><net_src comp="257" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="675"><net_src comp="264" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="680"><net_src comp="221" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="685"><net_src comp="221" pin="7"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="690"><net_src comp="232" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="695"><net_src comp="232" pin="7"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="172" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: block_A_loader_0_V_V | {4 }
	Port: block_A_loader_1_V_V | {4 }
	Port: block_A_loader_2_V_V | {4 }
	Port: block_A_loader_3_V_V | {4 }
	Port: block_B_loader_0_V_V | {4 }
	Port: block_B_loader_1_V_V | {4 }
	Port: block_B_loader_2_V_V | {4 }
	Port: block_B_loader_3_V_V | {4 }
	Port: ii_c | {1 }
	Port: jj_c | {1 }
 - Input state : 
	Port: init_block_AB_proc487 : v66_V | {2 3 4 }
	Port: init_block_AB_proc487 : ii | {1 }
	Port: init_block_AB_proc487 : v67_V | {2 3 4 }
	Port: init_block_AB_proc487 : jj | {1 }
  - Chain level:
	State 1
		write_ln117 : 1
		zext_ln120 : 1
		zext_ln120_1 : 1
		sub_ln120 : 2
		tmp_35_i : 1
		or_ln120 : 1
		tmp_36_i : 1
		tmp_37_i : 1
		zext_ln120_2 : 2
		sub_ln120_1 : 3
		or_ln120_1 : 1
		tmp_38_i : 1
		tmp_39_i : 1
		zext_ln120_3 : 2
		sub_ln120_2 : 3
		or_ln120_2 : 1
		tmp_40_i : 1
		tmp_41_i : 1
		zext_ln120_4 : 2
		sub_ln120_3 : 3
		or_ln123 : 2
		or_ln123_1 : 2
		or_ln123_2 : 2
	State 2
		icmp_ln117 : 1
		add_ln117 : 1
		br_ln117 : 2
		zext_ln120_5 : 1
		or_ln120_3 : 1
		tmp_9 : 1
		sext_ln120 : 2
		v66_V_addr : 3
		add_ln120 : 2
		zext_ln120_6 : 3
		v66_V_addr_1 : 4
		tmp_45_i : 1
		zext_ln123 : 2
		v67_V_addr : 3
		tmp_46_i : 1
		zext_ln123_1 : 2
		v67_V_addr_1 : 3
		v66_V_load : 4
		v66_V_load_1 : 5
		v67_V_load : 4
		v67_V_load_1 : 4
	State 3
		zext_ln120_7 : 1
		v66_V_addr_2 : 2
		zext_ln120_8 : 1
		v66_V_addr_3 : 2
		zext_ln123_2 : 1
		v67_V_addr_2 : 2
		zext_ln123_3 : 1
		v67_V_addr_3 : 2
		v66_V_load_2 : 3
		v66_V_load_3 : 3
		v67_V_load_2 : 3
		v67_V_load_3 : 3
	State 4
		write_ln108 : 1
		write_ln108 : 1
		write_ln108 : 1
		write_ln108 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     sub_ln120_fu_328     |    0    |    8    |
|    sub   |    sub_ln120_1_fu_368    |    0    |    8    |
|          |    sub_ln120_2_fu_400    |    0    |    8    |
|          |    sub_ln120_3_fu_432    |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |     add_ln117_fu_462     |    0    |    6    |
|    add   |     add_ln120_fu_503     |    0    |    8    |
|          |    add_ln120_1_fu_539    |    0    |    8    |
|          |    add_ln120_2_fu_548    |    0    |    8    |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln117_fu_456    |    0    |    9    |
|----------|--------------------------|---------|---------|
|          |      or_ln120_fu_342     |    0    |    0    |
|          |     or_ln120_1_fu_374    |    0    |    0    |
|          |     or_ln120_2_fu_406    |    0    |    0    |
|    or    |      or_ln123_fu_438     |    0    |    0    |
|          |     or_ln123_1_fu_444    |    0    |    0    |
|          |     or_ln123_2_fu_450    |    0    |    0    |
|          |     or_ln120_3_fu_475    |    0    |    4    |
|----------|--------------------------|---------|---------|
|   read   |    jj_read_read_fu_110   |    0    |    0    |
|          |    ii_read_read_fu_116   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | write_ln117_write_fu_122 |    0    |    0    |
|          | write_ln117_write_fu_130 |    0    |    0    |
|          | write_ln108_write_fu_137 |    0    |    0    |
|          | write_ln108_write_fu_144 |    0    |    0    |
|   write  | write_ln108_write_fu_151 |    0    |    0    |
|          | write_ln108_write_fu_158 |    0    |    0    |
|          | write_ln108_write_fu_165 |    0    |    0    |
|          | write_ln108_write_fu_172 |    0    |    0    |
|          | write_ln108_write_fu_179 |    0    |    0    |
|          | write_ln108_write_fu_186 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |       empty_fu_291       |    0    |    0    |
|          |    trunc_ln120_fu_472    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_i_fu_296       |    0    |    0    |
|          |      tmp_33_i_fu_304     |    0    |    0    |
|          |      tmp_34_i_fu_316     |    0    |    0    |
|          |      tmp_35_i_fu_334     |    0    |    0    |
|          |      tmp_36_i_fu_348     |    0    |    0    |
|          |      tmp_37_i_fu_356     |    0    |    0    |
|          |      tmp_38_i_fu_380     |    0    |    0    |
|bitconcatenate|      tmp_39_i_fu_388     |    0    |    0    |
|          |      tmp_40_i_fu_412     |    0    |    0    |
|          |      tmp_41_i_fu_420     |    0    |    0    |
|          |       tmp_9_fu_490       |    0    |    0    |
|          |      tmp_45_i_fu_513     |    0    |    0    |
|          |      tmp_46_i_fu_527     |    0    |    0    |
|          |      tmp_47_i_fu_557     |    0    |    0    |
|          |      tmp_48_i_fu_569     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln120_fu_312    |    0    |    0    |
|          |    zext_ln120_1_fu_324   |    0    |    0    |
|          |    zext_ln120_2_fu_364   |    0    |    0    |
|          |    zext_ln120_3_fu_396   |    0    |    0    |
|          |    zext_ln120_4_fu_428   |    0    |    0    |
|          |    zext_ln120_5_fu_468   |    0    |    0    |
|   zext   |    zext_ln120_6_fu_508   |    0    |    0    |
|          |     zext_ln123_fu_522    |    0    |    0    |
|          |    zext_ln123_1_fu_534   |    0    |    0    |
|          |    zext_ln120_7_fu_543   |    0    |    0    |
|          |    zext_ln120_8_fu_552   |    0    |    0    |
|          |    zext_ln123_2_fu_564   |    0    |    0    |
|          |    zext_ln123_3_fu_576   |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|        tmp_fu_481        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |     sext_ln120_fu_498    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    75   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln117_reg_626 |    4   |
|    empty_reg_581   |    4   |
| icmp_ln117_reg_622 |    1   |
|      k_reg_279     |    4   |
| or_ln123_1_reg_612 |    6   |
| or_ln123_2_reg_617 |    6   |
|  or_ln123_reg_607  |    6   |
| sub_ln120_1_reg_592|    8   |
| sub_ln120_2_reg_597|    8   |
| sub_ln120_3_reg_602|    8   |
|  sub_ln120_reg_586 |    9   |
|v66_V_addr_1_reg_642|    8   |
|v66_V_addr_2_reg_657|    8   |
|v66_V_addr_3_reg_662|    8   |
| v66_V_addr_reg_637 |    8   |
|v66_V_load_1_reg_682|   24   |
| v66_V_load_reg_677 |   24   |
|v67_V_addr_1_reg_652|   10   |
|v67_V_addr_2_reg_667|   10   |
|v67_V_addr_3_reg_672|   10   |
| v67_V_addr_reg_647 |   10   |
|v67_V_load_1_reg_692|   24   |
| v67_V_load_reg_687 |   24   |
|zext_ln120_5_reg_631|    8   |
+--------------------+--------+
|        Total       |   240  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_221 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_221 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_232 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_232 |  p2  |   4  |   0  |    0   ||    21   |
|     k_reg_279     |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||  3.129  ||    93   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   75   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   93   |
|  Register |    -   |   240  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   240  |   168  |
+-----------+--------+--------+--------+
