

================================================================
== Vivado HLS Report for 'decision_function_21'
================================================================
* Date:           Mon Dec 11 23:05:24 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Final_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.408|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    3|    3| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_V_addr = getelementptr [12 x i12]* %x_V, i64 0, i64 10" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 6 'getelementptr' 'x_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (2.32ns)   --->   "%x_V_load = load i12* %x_V_addr, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 7 'load' 'x_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_V_addr_82 = getelementptr [12 x i12]* %x_V, i64 0, i64 5" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 8 'getelementptr' 'x_V_addr_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (2.32ns)   --->   "%x_V_load_1 = load i12* %x_V_addr_82, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 9 'load' 'x_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>

State 2 <SV = 1> <Delay = 4.31>
ST_2 : Operation 10 [1/2] (2.32ns)   --->   "%x_V_load = load i12* %x_V_addr, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 10 'load' 'x_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 11 [1/1] (1.99ns)   --->   "%icmp_ln1497 = icmp slt i12 %x_V_load, 257" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 11 'icmp' 'icmp_ln1497' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/2] (2.32ns)   --->   "%x_V_load_1 = load i12* %x_V_addr_82, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 12 'load' 'x_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 13 [1/1] (1.99ns)   --->   "%icmp_ln1497_1 = icmp slt i12 %x_V_load_1, 880" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 13 'icmp' 'icmp_ln1497_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%x_V_addr_83 = getelementptr [12 x i12]* %x_V, i64 0, i64 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 14 'getelementptr' 'x_V_addr_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (2.32ns)   --->   "%x_V_load_2 = load i12* %x_V_addr_83, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 15 'load' 'x_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%x_V_addr_84 = getelementptr [12 x i12]* %x_V, i64 0, i64 6" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 16 'getelementptr' 'x_V_addr_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.32ns)   --->   "%x_V_load_5 = load i12* %x_V_addr_84, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 17 'load' 'x_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>

State 3 <SV = 2> <Delay = 4.31>
ST_3 : Operation 18 [1/2] (2.32ns)   --->   "%x_V_load_2 = load i12* %x_V_addr_83, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 18 'load' 'x_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 19 [1/1] (1.99ns)   --->   "%icmp_ln1497_2 = icmp slt i12 %x_V_load_2, 1" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 19 'icmp' 'icmp_ln1497_2' <Predicate = (icmp_ln1497)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/2] (2.32ns)   --->   "%x_V_load_5 = load i12* %x_V_addr_84, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 20 'load' 'x_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 21 [1/1] (1.99ns)   --->   "%icmp_ln1497_5 = icmp slt i12 %x_V_load_5, 1537" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 21 'icmp' 'icmp_ln1497_5' <Predicate = (icmp_ln1497)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%x_V_addr_85 = getelementptr [12 x i12]* %x_V, i64 0, i64 8" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 22 'getelementptr' 'x_V_addr_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (2.32ns)   --->   "%x_V_load_8 = load i12* %x_V_addr_85, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 23 'load' 'x_V_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%x_V_addr_86 = getelementptr [12 x i12]* %x_V, i64 0, i64 3" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 24 'getelementptr' 'x_V_addr_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (2.32ns)   --->   "%x_V_load_9 = load i12* %x_V_addr_86, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 25 'load' 'x_V_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 26 [1/1] (1.99ns)   --->   "%icmp_ln1497_12 = icmp eq i12 %x_V_load_5, -2048" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 26 'icmp' 'icmp_ln1497_12' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.31>
ST_4 : Operation 27 [1/2] (2.32ns)   --->   "%x_V_load_8 = load i12* %x_V_addr_85, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 27 'load' 'x_V_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 28 [1/1] (1.99ns)   --->   "%icmp_ln1497_8 = icmp slt i12 %x_V_load_8, -1663" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 28 'icmp' 'icmp_ln1497_8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/2] (2.32ns)   --->   "%x_V_load_9 = load i12* %x_V_addr_86, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 29 'load' 'x_V_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 30 [1/1] (1.99ns)   --->   "%icmp_ln1497_9 = icmp slt i12 %x_V_load_9, -1023" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 30 'icmp' 'icmp_ln1497_9' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../my-conifer-prj/firmware/BDT.h:25]   --->   Operation 31 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.97ns)   --->   "%and_ln73 = and i1 %icmp_ln1497_1, %icmp_ln1497" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 32 'and' 'and_ln73' <Predicate = (icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_93)   --->   "%and_ln73_91 = and i1 %icmp_ln1497_2, %and_ln73" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 33 'and' 'and_ln73_91' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln88)   --->   "%xor_ln75 = xor i1 %icmp_ln1497_1, true" [../my-conifer-prj/firmware/BDT.h:75]   --->   Operation 34 'xor' 'xor_ln75' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln88)   --->   "%and_ln73_96 = and i1 %icmp_ln1497_5, %xor_ln75" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 35 'and' 'and_ln73_96' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln88)   --->   "%and_ln73_92 = and i1 %and_ln73_96, %icmp_ln1497" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 36 'and' 'and_ln73_92' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.97ns)   --->   "%xor_ln75_35 = xor i1 %icmp_ln1497, true" [../my-conifer-prj/firmware/BDT.h:75]   --->   Operation 37 'xor' 'xor_ln75_35' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.97ns)   --->   "%and_ln73_93 = and i1 %icmp_ln1497_8, %xor_ln75_35" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 38 'and' 'and_ln73_93' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_95)   --->   "%and_ln73_94 = and i1 %icmp_ln1497_9, %and_ln73_93" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 39 'and' 'and_ln73_94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln75_36 = xor i1 %icmp_ln1497_8, true" [../my-conifer-prj/firmware/BDT.h:75]   --->   Operation 40 'xor' 'xor_ln75_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln73_97 = and i1 %icmp_ln1497_12, %xor_ln75_35" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 41 'and' 'and_ln73_97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln73_95 = and i1 %and_ln73_97, %xor_ln75_36" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 42 'and' 'and_ln73_95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln88 = or i1 %and_ln73, %and_ln73_92" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 43 'or' 'or_ln88' <Predicate = (icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_95)   --->   "%or_ln88_53 = or i1 %icmp_ln1497, %and_ln73_94" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 44 'or' 'or_ln88_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.97ns)   --->   "%or_ln88_54 = or i1 %icmp_ln1497, %and_ln73_93" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 45 'or' 'or_ln88_54' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln88_55 = or i1 %or_ln88_54, %and_ln73_95" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 46 'or' 'or_ln88_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_93)   --->   "%xor_ln89 = xor i1 %and_ln73_91, true" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 47 'xor' 'xor_ln89' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_93)   --->   "%zext_ln89 = zext i1 %xor_ln89 to i2" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 48 'zext' 'zext_ln89' <Predicate = (icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_93)   --->   "%select_ln89 = select i1 %and_ln73, i2 %zext_ln89, i2 -2" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 49 'select' 'select_ln89' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_93)   --->   "%select_ln89_92 = select i1 %or_ln88, i2 %select_ln89, i2 -1" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 50 'select' 'select_ln89_92' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_93)   --->   "%zext_ln89_19 = zext i2 %select_ln89_92 to i3" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 51 'zext' 'zext_ln89_19' <Predicate = (icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln89_93 = select i1 %icmp_ln1497, i3 %zext_ln89_19, i3 -4" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 52 'select' 'select_ln89_93' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_95)   --->   "%select_ln89_94 = select i1 %or_ln88_53, i3 %select_ln89_93, i3 -3" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 53 'select' 'select_ln89_94' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln89_95 = select i1 %or_ln88_54, i3 %select_ln89_94, i3 -2" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 54 'select' 'select_ln89_95' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln89_96 = select i1 %or_ln88_55, i3 %select_ln89_95, i3 -1" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 55 'select' 'select_ln89_96' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp = call i12 @_ssdm_op_Mux.ap_auto.8i12.i3(i12 -2, i12 -29, i12 42, i12 -30, i12 18, i12 -18, i12 135, i12 16, i3 %select_ln89_96)" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 56 'mux' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "ret i12 %tmp" [../my-conifer-prj/firmware/BDT.h:93]   --->   Operation 57 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_addr          (getelementptr) [ 001000]
x_V_addr_82       (getelementptr) [ 001000]
x_V_load          (load         ) [ 000000]
icmp_ln1497       (icmp         ) [ 011111]
x_V_load_1        (load         ) [ 000000]
icmp_ln1497_1     (icmp         ) [ 011111]
x_V_addr_83       (getelementptr) [ 000100]
x_V_addr_84       (getelementptr) [ 000100]
x_V_load_2        (load         ) [ 000000]
icmp_ln1497_2     (icmp         ) [ 011011]
x_V_load_5        (load         ) [ 000000]
icmp_ln1497_5     (icmp         ) [ 011011]
x_V_addr_85       (getelementptr) [ 010010]
x_V_addr_86       (getelementptr) [ 010010]
icmp_ln1497_12    (icmp         ) [ 011011]
x_V_load_8        (load         ) [ 000000]
icmp_ln1497_8     (icmp         ) [ 001001]
x_V_load_9        (load         ) [ 000000]
icmp_ln1497_9     (icmp         ) [ 001001]
specpipeline_ln25 (specpipeline ) [ 000000]
and_ln73          (and          ) [ 000000]
and_ln73_91       (and          ) [ 000000]
xor_ln75          (xor          ) [ 000000]
and_ln73_96       (and          ) [ 000000]
and_ln73_92       (and          ) [ 000000]
xor_ln75_35       (xor          ) [ 000000]
and_ln73_93       (and          ) [ 000000]
and_ln73_94       (and          ) [ 000000]
xor_ln75_36       (xor          ) [ 000000]
and_ln73_97       (and          ) [ 000000]
and_ln73_95       (and          ) [ 000000]
or_ln88           (or           ) [ 000000]
or_ln88_53        (or           ) [ 000000]
or_ln88_54        (or           ) [ 000000]
or_ln88_55        (or           ) [ 000000]
xor_ln89          (xor          ) [ 000000]
zext_ln89         (zext         ) [ 000000]
select_ln89       (select       ) [ 000000]
select_ln89_92    (select       ) [ 000000]
zext_ln89_19      (zext         ) [ 000000]
select_ln89_93    (select       ) [ 000000]
select_ln89_94    (select       ) [ 000000]
select_ln89_95    (select       ) [ 000000]
select_ln89_96    (select       ) [ 000000]
tmp               (mux          ) [ 000000]
ret_ln93          (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i12.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="x_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="12" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="5" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="93" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="12" slack="0"/>
<pin id="95" dir="1" index="7" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_V_load/1 x_V_load_1/1 x_V_load_2/2 x_V_load_5/2 x_V_load_8/3 x_V_load_9/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_V_addr_82_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="12" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_82/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="x_V_addr_83_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="12" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="3" slack="0"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_83/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="x_V_addr_84_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="12" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_84/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="x_V_addr_85_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="12" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_85/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="x_V_addr_86_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="3" slack="0"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_86/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln1497_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="12" slack="0"/>
<pin id="135" dir="0" index="1" bw="10" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln1497_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="12" slack="0"/>
<pin id="141" dir="0" index="1" bw="11" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_1/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln1497_2_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="12" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_2/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln1497_5_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="12" slack="0"/>
<pin id="153" dir="0" index="1" bw="12" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_5/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln1497_12_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="12" slack="0"/>
<pin id="159" dir="0" index="1" bw="12" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_12/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln1497_8_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="12" slack="0"/>
<pin id="165" dir="0" index="1" bw="12" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_8/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln1497_9_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="12" slack="0"/>
<pin id="171" dir="0" index="1" bw="11" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_9/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="and_ln73_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="3"/>
<pin id="177" dir="0" index="1" bw="1" slack="3"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="and_ln73_91_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="2"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_91/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="xor_ln75_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="3"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="and_ln73_96_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="2"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_96/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="and_ln73_92_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="3"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_92/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="xor_ln75_35_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="3"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75_35/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="and_ln73_93_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_93/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="and_ln73_94_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_94/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="xor_ln75_36_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75_36/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="and_ln73_97_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="2"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_97/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="and_ln73_95_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_95/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="or_ln88_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="or_ln88_53_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="3"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_53/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="or_ln88_54_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="3"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_54/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="or_ln88_55_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_55/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xor_ln89_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln89/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln89_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln89_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="2" slack="0"/>
<pin id="266" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln89_92_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="2" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_92/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln89_19_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_19/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln89_93_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="3"/>
<pin id="284" dir="0" index="1" bw="2" slack="0"/>
<pin id="285" dir="0" index="2" bw="3" slack="0"/>
<pin id="286" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_93/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="select_ln89_94_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="3" slack="0"/>
<pin id="292" dir="0" index="2" bw="3" slack="0"/>
<pin id="293" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_94/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="select_ln89_95_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="3" slack="0"/>
<pin id="300" dir="0" index="2" bw="2" slack="0"/>
<pin id="301" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_95/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="select_ln89_96_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="3" slack="0"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_96/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="12" slack="0"/>
<pin id="315" dir="0" index="1" bw="2" slack="0"/>
<pin id="316" dir="0" index="2" bw="6" slack="0"/>
<pin id="317" dir="0" index="3" bw="7" slack="0"/>
<pin id="318" dir="0" index="4" bw="6" slack="0"/>
<pin id="319" dir="0" index="5" bw="6" slack="0"/>
<pin id="320" dir="0" index="6" bw="6" slack="0"/>
<pin id="321" dir="0" index="7" bw="9" slack="0"/>
<pin id="322" dir="0" index="8" bw="6" slack="0"/>
<pin id="323" dir="0" index="9" bw="3" slack="0"/>
<pin id="324" dir="1" index="10" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="335" class="1005" name="x_V_addr_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="1"/>
<pin id="337" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr "/>
</bind>
</comp>

<comp id="340" class="1005" name="x_V_addr_82_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="1"/>
<pin id="342" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_82 "/>
</bind>
</comp>

<comp id="345" class="1005" name="icmp_ln1497_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1497 "/>
</bind>
</comp>

<comp id="355" class="1005" name="icmp_ln1497_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="3"/>
<pin id="357" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1497_1 "/>
</bind>
</comp>

<comp id="361" class="1005" name="x_V_addr_83_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="1"/>
<pin id="363" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_83 "/>
</bind>
</comp>

<comp id="366" class="1005" name="x_V_addr_84_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="1"/>
<pin id="368" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_84 "/>
</bind>
</comp>

<comp id="371" class="1005" name="icmp_ln1497_2_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="2"/>
<pin id="373" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1497_2 "/>
</bind>
</comp>

<comp id="376" class="1005" name="icmp_ln1497_5_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="2"/>
<pin id="378" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1497_5 "/>
</bind>
</comp>

<comp id="381" class="1005" name="x_V_addr_85_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="1"/>
<pin id="383" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_85 "/>
</bind>
</comp>

<comp id="386" class="1005" name="x_V_addr_86_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="1"/>
<pin id="388" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_86 "/>
</bind>
</comp>

<comp id="391" class="1005" name="icmp_ln1497_12_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="2"/>
<pin id="393" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1497_12 "/>
</bind>
</comp>

<comp id="396" class="1005" name="icmp_ln1497_8_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1497_8 "/>
</bind>
</comp>

<comp id="402" class="1005" name="icmp_ln1497_9_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1497_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="70" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="105"><net_src comp="97" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="114"><net_src comp="106" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="123"><net_src comp="115" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="132"><net_src comp="124" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="137"><net_src comp="78" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="78" pin="7"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="78" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="78" pin="7"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="78" pin="7"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="78" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="78" pin="7"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="183"><net_src comp="175" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="184" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="189" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="199" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="199" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="219" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="214" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="175" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="194" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="209" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="204" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="224" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="179" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="175" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="275"><net_src comp="230" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="262" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="236" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="282" pin="3"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="302"><net_src comp="241" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="289" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="48" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="310"><net_src comp="246" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="297" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="50" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="325"><net_src comp="52" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="326"><net_src comp="54" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="327"><net_src comp="56" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="328"><net_src comp="58" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="329"><net_src comp="60" pin="0"/><net_sink comp="313" pin=4"/></net>

<net id="330"><net_src comp="62" pin="0"/><net_sink comp="313" pin=5"/></net>

<net id="331"><net_src comp="64" pin="0"/><net_sink comp="313" pin=6"/></net>

<net id="332"><net_src comp="66" pin="0"/><net_sink comp="313" pin=7"/></net>

<net id="333"><net_src comp="68" pin="0"/><net_sink comp="313" pin=8"/></net>

<net id="334"><net_src comp="305" pin="3"/><net_sink comp="313" pin=9"/></net>

<net id="338"><net_src comp="70" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="343"><net_src comp="84" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="348"><net_src comp="133" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="352"><net_src comp="345" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="354"><net_src comp="345" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="358"><net_src comp="139" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="364"><net_src comp="97" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="369"><net_src comp="106" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="374"><net_src comp="145" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="379"><net_src comp="151" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="384"><net_src comp="115" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="389"><net_src comp="124" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="394"><net_src comp="157" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="399"><net_src comp="163" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="405"><net_src comp="169" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="209" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: decision_function.21 : x_V | {1 2 3 4 }
  - Chain level:
	State 1
		x_V_load : 1
		x_V_load_1 : 1
	State 2
		icmp_ln1497 : 1
		icmp_ln1497_1 : 1
		x_V_load_2 : 1
		x_V_load_5 : 1
	State 3
		icmp_ln1497_2 : 1
		icmp_ln1497_5 : 1
		x_V_load_8 : 1
		x_V_load_9 : 1
		icmp_ln1497_12 : 1
	State 4
		icmp_ln1497_8 : 1
		icmp_ln1497_9 : 1
	State 5
		select_ln89 : 1
		select_ln89_92 : 2
		zext_ln89_19 : 3
		select_ln89_93 : 4
		select_ln89_94 : 5
		select_ln89_95 : 6
		select_ln89_96 : 7
		tmp : 8
		ret_ln93 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln1497_fu_133  |    0    |    13   |
|          |  icmp_ln1497_1_fu_139 |    0    |    13   |
|          |  icmp_ln1497_2_fu_145 |    0    |    13   |
|   icmp   |  icmp_ln1497_5_fu_151 |    0    |    13   |
|          | icmp_ln1497_12_fu_157 |    0    |    13   |
|          |  icmp_ln1497_8_fu_163 |    0    |    13   |
|          |  icmp_ln1497_9_fu_169 |    0    |    13   |
|----------|-----------------------|---------|---------|
|    mux   |       tmp_fu_313      |    0    |    45   |
|----------|-----------------------|---------|---------|
|          |    and_ln73_fu_175    |    0    |    2    |
|          |   and_ln73_91_fu_179  |    0    |    2    |
|          |   and_ln73_96_fu_189  |    0    |    2    |
|    and   |   and_ln73_92_fu_194  |    0    |    2    |
|          |   and_ln73_93_fu_204  |    0    |    2    |
|          |   and_ln73_94_fu_209  |    0    |    2    |
|          |   and_ln73_97_fu_219  |    0    |    2    |
|          |   and_ln73_95_fu_224  |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |   select_ln89_fu_262  |    0    |    2    |
|          | select_ln89_92_fu_270 |    0    |    2    |
|  select  | select_ln89_93_fu_282 |    0    |    3    |
|          | select_ln89_94_fu_289 |    0    |    3    |
|          | select_ln89_95_fu_297 |    0    |    3    |
|          | select_ln89_96_fu_305 |    0    |    3    |
|----------|-----------------------|---------|---------|
|          |    xor_ln75_fu_184    |    0    |    2    |
|    xor   |   xor_ln75_35_fu_199  |    0    |    2    |
|          |   xor_ln75_36_fu_214  |    0    |    2    |
|          |    xor_ln89_fu_252    |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |     or_ln88_fu_230    |    0    |    2    |
|    or    |   or_ln88_53_fu_236   |    0    |    2    |
|          |   or_ln88_54_fu_241   |    0    |    2    |
|          |   or_ln88_55_fu_246   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln89_fu_258   |    0    |    0    |
|          |  zext_ln89_19_fu_278  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   184   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|icmp_ln1497_12_reg_391|    1   |
| icmp_ln1497_1_reg_355|    1   |
| icmp_ln1497_2_reg_371|    1   |
| icmp_ln1497_5_reg_376|    1   |
| icmp_ln1497_8_reg_396|    1   |
| icmp_ln1497_9_reg_402|    1   |
|  icmp_ln1497_reg_345 |    1   |
|  x_V_addr_82_reg_340 |    4   |
|  x_V_addr_83_reg_361 |    4   |
|  x_V_addr_84_reg_366 |    4   |
|  x_V_addr_85_reg_381 |    4   |
|  x_V_addr_86_reg_386 |    4   |
|   x_V_addr_reg_335   |    4   |
+----------------------+--------+
|         Total        |   31   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_78 |  p0  |   6  |   4  |   24   ||    33   |
| grp_access_fu_78 |  p2  |   6  |   0  |    0   ||    33   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  3.904  ||    66   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   184  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   66   |
|  Register |    -   |   31   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   31   |   250  |
+-----------+--------+--------+--------+
