<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>AL00/D00/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>AL00/D00/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl&quot;:30:3:30:4|Pruning unused register scont_3(2 downto 0). Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Pruning unused register scont_3(2 downto 0). Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl&quot;:30:3:30:4|Pruning unused register outFlagsl_cl_7. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Pruning unused register outFlagsl_cl_7. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\FERNANDO\Desktop\P16\alu01\mult00.vhdl&quot;:30:3:30:4|Pruning unused register outFlagmu_cl_7. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\FERNANDO\Desktop\P16\alu01\mult00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Pruning unused register outFlagmu_cl_7. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD796 :&quot;C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl&quot;:16:8:16:9|Bit 7 of signal s0 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit.</Dynamic>
            <Navigation>CD796</Navigation>
            <Navigation>C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl</Navigation>
            <Navigation>16</Navigation>
            <Navigation>8</Navigation>
            <Navigation>16</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Bit 7 of signal s0 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD796 :&quot;C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl&quot;:16:20:16:21|Bit 7 of signal s3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit.</Dynamic>
            <Navigation>CD796</Navigation>
            <Navigation>C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl</Navigation>
            <Navigation>16</Navigation>
            <Navigation>20</Navigation>
            <Navigation>16</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Bit 7 of signal s3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD796 :&quot;C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl&quot;:16:32:16:33|Bit 7 of signal s6 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit.</Dynamic>
            <Navigation>CD796</Navigation>
            <Navigation>C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl</Navigation>
            <Navigation>16</Navigation>
            <Navigation>32</Navigation>
            <Navigation>16</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Bit 7 of signal s6 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD796 :&quot;C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl&quot;:16:44:16:45|Bit 7 of signal s9 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit.</Dynamic>
            <Navigation>CD796</Navigation>
            <Navigation>C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl</Navigation>
            <Navigation>16</Navigation>
            <Navigation>44</Navigation>
            <Navigation>16</Navigation>
            <Navigation>45</Navigation>
            <Navigation>Bit 7 of signal s9 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD796 :&quot;C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl&quot;:16:58:16:60|Bit 7 of signal s12 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit.</Dynamic>
            <Navigation>CD796</Navigation>
            <Navigation>C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl</Navigation>
            <Navigation>16</Navigation>
            <Navigation>58</Navigation>
            <Navigation>16</Navigation>
            <Navigation>60</Navigation>
            <Navigation>Bit 7 of signal s12 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD796 :&quot;C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl&quot;:16:73:16:75|Bit 7 of signal s15 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit.</Dynamic>
            <Navigation>CD796</Navigation>
            <Navigation>C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl</Navigation>
            <Navigation>16</Navigation>
            <Navigation>73</Navigation>
            <Navigation>16</Navigation>
            <Navigation>75</Navigation>
            <Navigation>Bit 7 of signal s15 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD796 :&quot;C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl&quot;:16:88:16:90|Bit 7 of signal s18 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit.</Dynamic>
            <Navigation>CD796</Navigation>
            <Navigation>C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl</Navigation>
            <Navigation>16</Navigation>
            <Navigation>88</Navigation>
            <Navigation>16</Navigation>
            <Navigation>90</Navigation>
            <Navigation>Bit 7 of signal s18 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD796 :&quot;C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl&quot;:16:98:16:100|Bit 7 of signal s20 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit.</Dynamic>
            <Navigation>CD796</Navigation>
            <Navigation>C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl</Navigation>
            <Navigation>16</Navigation>
            <Navigation>98</Navigation>
            <Navigation>16</Navigation>
            <Navigation>100</Navigation>
            <Navigation>Bit 7 of signal s20 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\Users\FERNANDO\Desktop\P16\topdiv00VHDL\osc00.vhdl&quot;:24:0:24:7|Port sedstdby of entity work.osch is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\Users\FERNANDO\Desktop\P16\topdiv00VHDL\osc00.vhdl</Navigation>
            <Navigation>24</Navigation>
            <Navigation>0</Navigation>
            <Navigation>24</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Port sedstdby of entity work.osch is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl&quot;:30:3:30:4|Pruning register bit 0 of soutsl(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Pruning register bit 0 of soutsl(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl&quot;:30:3:30:4|Pruning register bit 1 of soutsl(7 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Pruning register bit 1 of soutsl(7 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl&quot;:30:3:30:4|Pruning register bit 2 of soutsl(7 downto 2). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Pruning register bit 2 of soutsl(7 downto 2). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl&quot;:30:3:30:4|Optimizing register bit outsl(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Optimizing register bit outsl(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl&quot;:30:3:30:4|Pruning register bit 3 of soutsl(7 downto 3). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Pruning register bit 3 of soutsl(7 downto 3). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl&quot;:30:3:30:4|Pruning unused register outsl(2). Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Pruning unused register outsl(2). Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL257 :&quot;C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl&quot;:30:3:30:4|Register bit 0 always 0, optimizing ...</Dynamic>
            <Navigation>CL257</Navigation>
            <Navigation>C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Register bit 0 always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl&quot;:30:3:30:4|Pruning register bit 4 of soutsl(7 downto 4). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Pruning register bit 4 of soutsl(7 downto 4). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\fernando\desktop\p16\topdiv00vhdl\div00.vhdl&quot;:21:2:21:3|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including AL00.D01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\fernando\desktop\p16\topdiv00vhdl\div00.vhdl</Navigation>
            <Navigation>21</Navigation>
            <Navigation>2</Navigation>
            <Navigation>21</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including AL00.D01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl&quot;:30:3:30:4|Register bit outsl_1[4] (in view view:work.shifRL00(shifrl0)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Register bit outsl_1[4] (in view view:work.shifRL00(shifrl0)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl&quot;:30:3:30:4|Register bit outsl_1[3] (in view view:work.shifRL00(shifrl0)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Register bit outsl_1[3] (in view view:work.shifRL00(shifrl0)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl&quot;:31:4:31:5|Removing user instance AL13.outsl_cl_23[7] because it is equivalent to instance AL13.outsl_cl_22[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl</Navigation>
            <Navigation>31</Navigation>
            <Navigation>4</Navigation>
            <Navigation>31</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing user instance AL13.outsl_cl_23[7] because it is equivalent to instance AL13.outsl_cl_22[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl&quot;:31:4:31:5|Removing user instance AL13.outsl_cl_22[7] because it is equivalent to instance AL13.outsl_cl_20[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl</Navigation>
            <Navigation>31</Navigation>
            <Navigation>4</Navigation>
            <Navigation>31</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing user instance AL13.outsl_cl_22[7] because it is equivalent to instance AL13.outsl_cl_20[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl&quot;:31:4:31:5|Removing user instance AL13.outsl_cl_21[7] because it is equivalent to instance AL13.outsl_cl_19[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl</Navigation>
            <Navigation>31</Navigation>
            <Navigation>4</Navigation>
            <Navigation>31</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing user instance AL13.outsl_cl_21[7] because it is equivalent to instance AL13.outsl_cl_19[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl&quot;:31:4:31:5|Removing user instance AL13.outsl_cl_20[7] because it is equivalent to instance AL13.outsl_cl_18[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl</Navigation>
            <Navigation>31</Navigation>
            <Navigation>4</Navigation>
            <Navigation>31</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing user instance AL13.outsl_cl_20[7] because it is equivalent to instance AL13.outsl_cl_18[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl&quot;:31:4:31:5|Removing user instance AL13.outsl_cl_19[7] because it is equivalent to instance AL13.outsl_cl_17[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl</Navigation>
            <Navigation>31</Navigation>
            <Navigation>4</Navigation>
            <Navigation>31</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing user instance AL13.outsl_cl_19[7] because it is equivalent to instance AL13.outsl_cl_17[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl&quot;:31:4:31:5|Removing user instance AL13.outsl_cl_18[7] because it is equivalent to instance AL13.outsl_cl_16[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl</Navigation>
            <Navigation>31</Navigation>
            <Navigation>4</Navigation>
            <Navigation>31</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing user instance AL13.outsl_cl_18[7] because it is equivalent to instance AL13.outsl_cl_16[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl&quot;:30:3:30:4|Removing sequential instance AL13.outsl_cl_7[7] because it is equivalent to instance AL13.outsl_cl_6[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Removing sequential instance AL13.outsl_cl_7[7] because it is equivalent to instance AL13.outsl_cl_6[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl&quot;:31:4:31:5|Removing user instance AL13.outsl_cl_16[7] because it is equivalent to instance AL13.outsl_cl_17[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl</Navigation>
            <Navigation>31</Navigation>
            <Navigation>4</Navigation>
            <Navigation>31</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing user instance AL13.outsl_cl_16[7] because it is equivalent to instance AL13.outsl_cl_17[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl&quot;:30:3:30:4|Removing sequential instance AL13.outsl_cl_5[7] because it is equivalent to instance AL13.outsl_cl_3[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Removing sequential instance AL13.outsl_cl_5[7] because it is equivalent to instance AL13.outsl_cl_3[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl&quot;:30:3:30:4|Removing sequential instance AL13.outsl_cl_4[7] because it is equivalent to instance AL13.outsl_cl_2[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\fernando\desktop\p16\alu02\shifrl00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Removing sequential instance AL13.outsl_cl_4[7] because it is equivalent to instance AL13.outsl_cl_2[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:AL00.D00.osc_int&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:AL00.D00.osc_int&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>