<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist-modules/arcade_inputs.v<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist-modules/cofi.sv<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist-modules/data_io.v<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist-modules/mist_video.v<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist-modules/osd.v<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist-modules/rgb2ypbpr.sv<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist-modules/scandoubler.v<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist-modules/user_io.v<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist_sd_card.sv<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mockingboard/YM2149.sv<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tangnano20k/src/dualshock_controller.v<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tangnano20k/src/gowin_clkdiv/gowin_clkdiv.v<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tangnano20k/src/gowin_rpll/gowin_rpll.v<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tangnano20k/src/hdmi/svo_enc.v<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tangnano20k/src/hdmi/svo_hdmi_out.v<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tangnano20k/src/hdmi/svo_tcard.v<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tangnano20k/src/hdmi/svo_tmds.v<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tangnano20k/src/sdram.v<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_pkg.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/controller/interrupt_controller.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/controller/io_ps2_com.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/controller/jtag_uart.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/controller/simple_uart.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/controller/spi_controller.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/controller/substitute_mcu.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/controller/timer_controller.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/firmware/controller_rom.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/PS2_Ctrl.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/R65Cx2.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/T65/T65.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/T65/T65_ALU.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/T65/T65_MCode.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/T65/T65_Pack.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/apple2.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/demistify_config_pkg.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/disk_ii.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/disk_ii_rom.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/firmware/controller_rom1_word.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/firmware/controller_rom2_word.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/keyboard.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist-modules/dac.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist-modules/mist.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist_top.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mockingboard/mockingboard.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mockingboard/via6522.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mockingboard/vol_table_array.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/spram.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tangnano20k/src/i2s/audio_i2s.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tangnano20k/src/tangnano20k_top.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/timing_generator.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tv_controller.vhd<br>
/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/video_generator.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jul 15 00:53:59 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>tangnano20k_top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.985s, Elapsed time = 0h 0m 0.876s, Peak memory usage = 601.754MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 601.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.471s, Elapsed time = 0h 0m 0.467s, Peak memory usage = 601.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 601.754MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.516s, Elapsed time = 0h 0m 0.513s, Peak memory usage = 601.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.081s, Elapsed time = 0h 0m 0.08s, Peak memory usage = 601.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.058s, Elapsed time = 0h 0m 0.058s, Peak memory usage = 601.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.039s, Elapsed time = 0h 0m 0.038s, Peak memory usage = 601.754MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 601.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.208s, Elapsed time = 0h 0m 0.206s, Peak memory usage = 601.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.431s, Elapsed time = 0h 0m 0.428s, Peak memory usage = 601.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 28s, Elapsed time = 0h 0m 27s, Peak memory usage = 601.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.564s, Elapsed time = 0h 0m 0.56s, Peak memory usage = 601.754MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 601.754MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 35s, Elapsed time = 0h 0m 34s, Peak memory usage = 601.754MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>27</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>55</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>78</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>3117</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>207</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1368</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>35</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>102</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>227</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>667</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>21</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>66</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>342</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFN</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNR</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNC</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNCE</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>6860</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>566</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2719</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3575</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>769</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>769</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>264</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>258</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>57</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>57</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT9X9</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT36X36</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>9270(6917 LUTs, 769 ALUs, 264 SSRAMs) / 20736</td>
<td>45%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>3117 / 15915</td>
<td>20%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15915</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>3117 / 15915</td>
<td>20%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>14 / 46</td>
<td>31%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>SYS_CLK</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>SYS_CLK_ibuf/I </td>
</tr>
<tr>
<td>vga_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>guest/CLK_14M_s0/Q </td>
</tr>
<tr>
<td>SD_SCK_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>controller/spi/sck_s1/Q </td>
</tr>
<tr>
<td>I2S_BCLK_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>audio_i2s/tcount_4_s0/Q </td>
</tr>
<tr>
<td>guest/pll_p5/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.123</td>
<td>140.4</td>
<td>0.000</td>
<td>3.561</td>
<td>SYS_CLK_ibuf/I</td>
<td>SYS_CLK</td>
<td>guest/pll_p5/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>guest/pll_p5/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.123</td>
<td>140.4</td>
<td>0.000</td>
<td>3.561</td>
<td>SYS_CLK_ibuf/I</td>
<td>SYS_CLK</td>
<td>guest/pll_p5/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>guest/pll_p5/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.245</td>
<td>70.2</td>
<td>0.000</td>
<td>7.123</td>
<td>SYS_CLK_ibuf/I</td>
<td>SYS_CLK</td>
<td>guest/pll_p5/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>guest/pll_p5/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>21.368</td>
<td>46.8</td>
<td>0.000</td>
<td>10.684</td>
<td>SYS_CLK_ibuf/I</td>
<td>SYS_CLK</td>
<td>guest/pll_p5/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>guest/pll_p/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>35.613</td>
<td>28.1</td>
<td>0.000</td>
<td>17.806</td>
<td>guest/pll_p5/rpll_inst/CLKOUT</td>
<td>guest/pll_p5/rpll_inst/CLKOUT.default_gen_clk</td>
<td>guest/pll_p/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>SYS_CLK</td>
<td>27.0(MHz)</td>
<td>128.1(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>vga_clk</td>
<td>100.0(MHz)</td>
<td>65.1(MHz)</td>
<td>22</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>SD_SCK_d</td>
<td>100.0(MHz)</td>
<td>109.5(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>I2S_BCLK_d</td>
<td>100.0(MHz)</td>
<td>478.9(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>guest/pll_p/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>28.1(MHz)</td>
<td>125.3(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/S_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>0.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>guest/core/cpu65c02/opcInfo_30_s0/CLK</td>
</tr>
<tr>
<td>0.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>guest/core/cpu65c02/opcInfo_30_s0/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s4/I1</td>
</tr>
<tr>
<td>1.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s4/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s3/I2</td>
</tr>
<tr>
<td>1.894</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s3/F</td>
</tr>
<tr>
<td>2.131</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s1/I1</td>
</tr>
<tr>
<td>2.686</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s1/F</td>
</tr>
<tr>
<td>2.923</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_3_3_s/I0</td>
</tr>
<tr>
<td>3.472</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_3_3_s/COUT</td>
</tr>
<tr>
<td>3.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_3_s/CIN</td>
</tr>
<tr>
<td>3.942</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_3_s/SUM</td>
</tr>
<tr>
<td>4.179</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s22/I2</td>
</tr>
<tr>
<td>4.632</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s22/F</td>
</tr>
<tr>
<td>4.869</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s20/I0</td>
</tr>
<tr>
<td>5.386</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s20/F</td>
</tr>
<tr>
<td>5.623</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s17/I2</td>
</tr>
<tr>
<td>6.076</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s17/F</td>
</tr>
<tr>
<td>6.313</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s15/I1</td>
</tr>
<tr>
<td>6.868</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s15/F</td>
</tr>
<tr>
<td>7.105</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>guest/core/cpu65c02/n295_s1/I1</td>
</tr>
<tr>
<td>7.675</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>guest/core/cpu65c02/n295_s1/COUT</td>
</tr>
<tr>
<td>7.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>guest/core/cpu65c02/n294_s1/CIN</td>
</tr>
<tr>
<td>8.145</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>guest/core/cpu65c02/n294_s1/SUM</td>
</tr>
<tr>
<td>8.382</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s42/I1</td>
</tr>
<tr>
<td>8.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s42/F</td>
</tr>
<tr>
<td>9.174</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s36/I2</td>
</tr>
<tr>
<td>9.627</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s36/F</td>
</tr>
<tr>
<td>9.864</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s26/I1</td>
</tr>
<tr>
<td>10.419</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s26/F</td>
</tr>
<tr>
<td>10.656</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s15/I3</td>
</tr>
<tr>
<td>11.027</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s15/F</td>
</tr>
<tr>
<td>11.264</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.varC_s12/I3</td>
</tr>
<tr>
<td>11.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>guest/core/cpu65c02/processAlu.varC_s12/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s18/I3</td>
</tr>
<tr>
<td>12.243</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s18/F</td>
</tr>
<tr>
<td>12.480</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s19/I1</td>
</tr>
<tr>
<td>13.035</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s19/F</td>
</tr>
<tr>
<td>13.272</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s11/I2</td>
</tr>
<tr>
<td>13.725</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s11/F</td>
</tr>
<tr>
<td>13.962</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s9/I1</td>
</tr>
<tr>
<td>14.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s9/F</td>
</tr>
<tr>
<td>14.754</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/n1386_s2/I0</td>
</tr>
<tr>
<td>15.271</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/n1386_s2/F</td>
</tr>
<tr>
<td>15.508</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/S_7_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>guest/core/cpu65c02/S_7_s1/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>guest/core/cpu65c02/S_7_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.356, 67.562%; route: 4.740, 30.924%; tC2Q: 0.232, 1.514%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/N_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>0.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>guest/core/cpu65c02/opcInfo_30_s0/CLK</td>
</tr>
<tr>
<td>0.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>guest/core/cpu65c02/opcInfo_30_s0/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s4/I1</td>
</tr>
<tr>
<td>1.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s4/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s3/I2</td>
</tr>
<tr>
<td>1.894</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s3/F</td>
</tr>
<tr>
<td>2.131</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s1/I1</td>
</tr>
<tr>
<td>2.686</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s1/F</td>
</tr>
<tr>
<td>2.923</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_3_3_s/I0</td>
</tr>
<tr>
<td>3.472</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_3_3_s/COUT</td>
</tr>
<tr>
<td>3.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_3_s/CIN</td>
</tr>
<tr>
<td>3.942</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_3_s/SUM</td>
</tr>
<tr>
<td>4.179</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s22/I2</td>
</tr>
<tr>
<td>4.632</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s22/F</td>
</tr>
<tr>
<td>4.869</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s20/I0</td>
</tr>
<tr>
<td>5.386</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s20/F</td>
</tr>
<tr>
<td>5.623</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s17/I2</td>
</tr>
<tr>
<td>6.076</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s17/F</td>
</tr>
<tr>
<td>6.313</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s15/I1</td>
</tr>
<tr>
<td>6.868</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s15/F</td>
</tr>
<tr>
<td>7.105</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>guest/core/cpu65c02/n295_s1/I1</td>
</tr>
<tr>
<td>7.675</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>guest/core/cpu65c02/n295_s1/COUT</td>
</tr>
<tr>
<td>7.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>guest/core/cpu65c02/n294_s1/CIN</td>
</tr>
<tr>
<td>8.145</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>guest/core/cpu65c02/n294_s1/SUM</td>
</tr>
<tr>
<td>8.382</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s42/I1</td>
</tr>
<tr>
<td>8.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s42/F</td>
</tr>
<tr>
<td>9.174</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s36/I2</td>
</tr>
<tr>
<td>9.627</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s36/F</td>
</tr>
<tr>
<td>9.864</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s26/I1</td>
</tr>
<tr>
<td>10.419</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s26/F</td>
</tr>
<tr>
<td>10.656</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s15/I3</td>
</tr>
<tr>
<td>11.027</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s15/F</td>
</tr>
<tr>
<td>11.264</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.varC_s12/I3</td>
</tr>
<tr>
<td>11.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>guest/core/cpu65c02/processAlu.varC_s12/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s18/I3</td>
</tr>
<tr>
<td>12.243</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s18/F</td>
</tr>
<tr>
<td>12.480</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s19/I1</td>
</tr>
<tr>
<td>13.035</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s19/F</td>
</tr>
<tr>
<td>13.272</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s11/I2</td>
</tr>
<tr>
<td>13.725</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s11/F</td>
</tr>
<tr>
<td>13.962</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s9/I1</td>
</tr>
<tr>
<td>14.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s9/F</td>
</tr>
<tr>
<td>14.754</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.varN_s9/I0</td>
</tr>
<tr>
<td>15.271</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.varN_s9/F</td>
</tr>
<tr>
<td>15.508</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/N_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>guest/core/cpu65c02/N_s0/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>guest/core/cpu65c02/N_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.356, 67.562%; route: 4.740, 30.924%; tC2Q: 0.232, 1.514%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/Z_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>0.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>guest/core/cpu65c02/opcInfo_30_s0/CLK</td>
</tr>
<tr>
<td>0.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>guest/core/cpu65c02/opcInfo_30_s0/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s4/I1</td>
</tr>
<tr>
<td>1.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s4/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s3/I2</td>
</tr>
<tr>
<td>1.894</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s3/F</td>
</tr>
<tr>
<td>2.131</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s1/I1</td>
</tr>
<tr>
<td>2.686</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s1/F</td>
</tr>
<tr>
<td>2.923</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_3_3_s/I0</td>
</tr>
<tr>
<td>3.472</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_3_3_s/COUT</td>
</tr>
<tr>
<td>3.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_3_s/CIN</td>
</tr>
<tr>
<td>3.942</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_3_s/SUM</td>
</tr>
<tr>
<td>4.179</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s22/I2</td>
</tr>
<tr>
<td>4.632</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s22/F</td>
</tr>
<tr>
<td>4.869</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s20/I0</td>
</tr>
<tr>
<td>5.386</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s20/F</td>
</tr>
<tr>
<td>5.623</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s17/I2</td>
</tr>
<tr>
<td>6.076</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s17/F</td>
</tr>
<tr>
<td>6.313</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s15/I1</td>
</tr>
<tr>
<td>6.868</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s15/F</td>
</tr>
<tr>
<td>7.105</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>guest/core/cpu65c02/n295_s1/I1</td>
</tr>
<tr>
<td>7.675</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>guest/core/cpu65c02/n295_s1/COUT</td>
</tr>
<tr>
<td>7.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>guest/core/cpu65c02/n294_s1/CIN</td>
</tr>
<tr>
<td>8.145</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>guest/core/cpu65c02/n294_s1/SUM</td>
</tr>
<tr>
<td>8.382</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s42/I1</td>
</tr>
<tr>
<td>8.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s42/F</td>
</tr>
<tr>
<td>9.174</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s36/I2</td>
</tr>
<tr>
<td>9.627</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s36/F</td>
</tr>
<tr>
<td>9.864</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s26/I1</td>
</tr>
<tr>
<td>10.419</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s26/F</td>
</tr>
<tr>
<td>10.656</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s15/I3</td>
</tr>
<tr>
<td>11.027</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s15/F</td>
</tr>
<tr>
<td>11.264</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.varC_s12/I3</td>
</tr>
<tr>
<td>11.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>guest/core/cpu65c02/processAlu.varC_s12/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s18/I3</td>
</tr>
<tr>
<td>12.243</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s18/F</td>
</tr>
<tr>
<td>12.480</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s19/I1</td>
</tr>
<tr>
<td>13.035</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s19/F</td>
</tr>
<tr>
<td>13.272</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s11/I2</td>
</tr>
<tr>
<td>13.725</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s11/F</td>
</tr>
<tr>
<td>13.962</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s9/I1</td>
</tr>
<tr>
<td>14.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s9/F</td>
</tr>
<tr>
<td>14.754</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.varZ_s9/I0</td>
</tr>
<tr>
<td>15.271</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/processAlu.varZ_s9/F</td>
</tr>
<tr>
<td>15.508</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/core/cpu65c02/Z_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>guest/core/cpu65c02/Z_s0/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>guest/core/cpu65c02/Z_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.356, 67.562%; route: 4.740, 30.924%; tC2Q: 0.232, 1.514%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>635.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>630.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/mosi_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/spi_byte_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>630.492</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>controller/spi/mosi_s0/CLK</td>
</tr>
<tr>
<td>630.724</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>controller/spi/mosi_s0/Q</td>
</tr>
<tr>
<td>630.961</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/user_io_d/n6313_s4/I0</td>
</tr>
<tr>
<td>631.478</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/user_io_d/n6313_s4/F</td>
</tr>
<tr>
<td>631.715</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/user_io_d/n6313_s2/I1</td>
</tr>
<tr>
<td>632.270</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>guest/user_io_d/n6313_s2/F</td>
</tr>
<tr>
<td>632.507</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/user_io_d/n6313_s1/I3</td>
</tr>
<tr>
<td>632.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>guest/user_io_d/n6313_s1/F</td>
</tr>
<tr>
<td>633.115</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/user_io_d/n1054_s10/I2</td>
</tr>
<tr>
<td>633.568</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>guest/user_io_d/n1054_s10/F</td>
</tr>
<tr>
<td>633.805</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/user_io_d/n1052_s10/I3</td>
</tr>
<tr>
<td>634.176</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/user_io_d/n1052_s10/F</td>
</tr>
<tr>
<td>634.413</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/user_io_d/n1052_s8/I3</td>
</tr>
<tr>
<td>634.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/user_io_d/n1052_s8/F</td>
</tr>
<tr>
<td>635.021</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/user_io_d/spi_byte_out_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>630.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>guest/user_io_d/spi_byte_out_2_s0/CLK</td>
</tr>
<tr>
<td>630.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>guest/user_io_d/spi_byte_out_2_s0</td>
</tr>
<tr>
<td>630.110</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>guest/user_io_d/spi_byte_out_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.683</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.638, 58.246%; route: 1.659, 36.631%; tC2Q: 0.232, 5.123%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>635.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>630.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/mosi_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/spi_byte_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>630.492</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>controller/spi/mosi_s0/CLK</td>
</tr>
<tr>
<td>630.724</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>controller/spi/mosi_s0/Q</td>
</tr>
<tr>
<td>630.961</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/user_io_d/n6313_s4/I0</td>
</tr>
<tr>
<td>631.478</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/user_io_d/n6313_s4/F</td>
</tr>
<tr>
<td>631.715</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/user_io_d/n6313_s2/I1</td>
</tr>
<tr>
<td>632.270</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>guest/user_io_d/n6313_s2/F</td>
</tr>
<tr>
<td>632.507</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/user_io_d/n6313_s1/I3</td>
</tr>
<tr>
<td>632.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>guest/user_io_d/n6313_s1/F</td>
</tr>
<tr>
<td>633.115</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/user_io_d/n1054_s10/I2</td>
</tr>
<tr>
<td>633.568</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>guest/user_io_d/n1054_s10/F</td>
</tr>
<tr>
<td>633.805</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/user_io_d/n1049_s11/I3</td>
</tr>
<tr>
<td>634.176</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/user_io_d/n1049_s11/F</td>
</tr>
<tr>
<td>634.413</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/user_io_d/n1049_s8/I3</td>
</tr>
<tr>
<td>634.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>guest/user_io_d/n1049_s8/F</td>
</tr>
<tr>
<td>635.021</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>guest/user_io_d/spi_byte_out_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>630.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>guest/user_io_d/spi_byte_out_5_s0/CLK</td>
</tr>
<tr>
<td>630.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>guest/user_io_d/spi_byte_out_5_s0</td>
</tr>
<tr>
<td>630.110</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>guest/user_io_d/spi_byte_out_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.683</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.638, 58.246%; route: 1.659, 36.631%; tC2Q: 0.232, 5.123%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
