$date
	Sun Oct 11 02:32:29 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module and_gate_tb $end
$var wire 1 ! xy $end
$var reg 1 " x $end
$var reg 1 # y $end
$scope module uut $end
$var wire 1 " x $end
$var wire 1 ! xy $end
$var wire 1 # y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#20
1"
#40
1#
0"
#60
1!
1"
#80
