-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_9_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_10_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_11_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_12_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_13_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_14_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_15_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal tmp_1_fu_146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_152_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_0_V_write_assign_fu_156_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1_1_fu_168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_174_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_1_V_write_assign_fu_178_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1_2_fu_190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_196_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_2_V_write_assign_fu_200_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1_3_fu_212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_218_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_3_V_write_assign_fu_222_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1_4_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_240_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_4_V_write_assign_fu_244_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1_5_fu_256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_262_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_5_V_write_assign_fu_266_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1_6_fu_278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_284_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_6_V_write_assign_fu_288_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1_7_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_306_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_7_V_write_assign_fu_310_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1_8_fu_322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_328_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_8_V_write_assign_fu_332_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1_9_fu_344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_350_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_9_V_write_assign_fu_354_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1_s_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_372_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_10_V_write_assign_fu_376_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1_10_fu_388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_394_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_11_V_write_assign_fu_398_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1_11_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_416_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_12_V_write_assign_fu_420_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1_12_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_438_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_13_V_write_assign_fu_442_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1_13_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_460_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_14_V_write_assign_fu_464_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1_14_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_482_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_15_V_write_assign_fu_486_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_0_V_write_assign_cast_fu_164_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_1_V_write_assign_cast_fu_186_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_2_V_write_assign_cast_fu_208_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_3_V_write_assign_cast_fu_230_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_4_V_write_assign_cast_fu_252_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_5_V_write_assign_cast_fu_274_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_6_V_write_assign_cast_fu_296_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_7_V_write_assign_cast_fu_318_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_8_V_write_assign_cast_fu_340_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_9_V_write_assign_cast_fu_362_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_10_V_write_assign_cast_fu_384_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_11_V_write_assign_cast_fu_406_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_12_V_write_assign_cast_fu_428_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_13_V_write_assign_cast_fu_450_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_14_V_write_assign_cast_fu_472_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_15_V_write_assign_cast_fu_494_p1 : STD_LOGIC_VECTOR (15 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= res_0_V_write_assign_cast_fu_164_p1;
    ap_return_1 <= res_1_V_write_assign_cast_fu_186_p1;
    ap_return_10 <= res_10_V_write_assign_cast_fu_384_p1;
    ap_return_11 <= res_11_V_write_assign_cast_fu_406_p1;
    ap_return_12 <= res_12_V_write_assign_cast_fu_428_p1;
    ap_return_13 <= res_13_V_write_assign_cast_fu_450_p1;
    ap_return_14 <= res_14_V_write_assign_cast_fu_472_p1;
    ap_return_15 <= res_15_V_write_assign_cast_fu_494_p1;
    ap_return_2 <= res_2_V_write_assign_cast_fu_208_p1;
    ap_return_3 <= res_3_V_write_assign_cast_fu_230_p1;
    ap_return_4 <= res_4_V_write_assign_cast_fu_252_p1;
    ap_return_5 <= res_5_V_write_assign_cast_fu_274_p1;
    ap_return_6 <= res_6_V_write_assign_cast_fu_296_p1;
    ap_return_7 <= res_7_V_write_assign_cast_fu_318_p1;
    ap_return_8 <= res_8_V_write_assign_cast_fu_340_p1;
    ap_return_9 <= res_9_V_write_assign_cast_fu_362_p1;
    res_0_V_write_assign_cast_fu_164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_0_V_write_assign_fu_156_p3),16));
    res_0_V_write_assign_fu_156_p3 <= 
        tmp_fu_152_p1 when (tmp_1_fu_146_p2(0) = '1') else 
        ap_const_lv15_0;
    res_10_V_write_assign_cast_fu_384_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_10_V_write_assign_fu_376_p3),16));
    res_10_V_write_assign_fu_376_p3 <= 
        tmp_16_fu_372_p1 when (tmp_1_s_fu_366_p2(0) = '1') else 
        ap_const_lv15_0;
    res_11_V_write_assign_cast_fu_406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_11_V_write_assign_fu_398_p3),16));
    res_11_V_write_assign_fu_398_p3 <= 
        tmp_17_fu_394_p1 when (tmp_1_10_fu_388_p2(0) = '1') else 
        ap_const_lv15_0;
    res_12_V_write_assign_cast_fu_428_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_12_V_write_assign_fu_420_p3),16));
    res_12_V_write_assign_fu_420_p3 <= 
        tmp_18_fu_416_p1 when (tmp_1_11_fu_410_p2(0) = '1') else 
        ap_const_lv15_0;
    res_13_V_write_assign_cast_fu_450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_13_V_write_assign_fu_442_p3),16));
    res_13_V_write_assign_fu_442_p3 <= 
        tmp_19_fu_438_p1 when (tmp_1_12_fu_432_p2(0) = '1') else 
        ap_const_lv15_0;
    res_14_V_write_assign_cast_fu_472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_14_V_write_assign_fu_464_p3),16));
    res_14_V_write_assign_fu_464_p3 <= 
        tmp_20_fu_460_p1 when (tmp_1_13_fu_454_p2(0) = '1') else 
        ap_const_lv15_0;
    res_15_V_write_assign_cast_fu_494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_15_V_write_assign_fu_486_p3),16));
    res_15_V_write_assign_fu_486_p3 <= 
        tmp_21_fu_482_p1 when (tmp_1_14_fu_476_p2(0) = '1') else 
        ap_const_lv15_0;
    res_1_V_write_assign_cast_fu_186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_1_V_write_assign_fu_178_p3),16));
    res_1_V_write_assign_fu_178_p3 <= 
        tmp_7_fu_174_p1 when (tmp_1_1_fu_168_p2(0) = '1') else 
        ap_const_lv15_0;
    res_2_V_write_assign_cast_fu_208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_2_V_write_assign_fu_200_p3),16));
    res_2_V_write_assign_fu_200_p3 <= 
        tmp_8_fu_196_p1 when (tmp_1_2_fu_190_p2(0) = '1') else 
        ap_const_lv15_0;
    res_3_V_write_assign_cast_fu_230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_3_V_write_assign_fu_222_p3),16));
    res_3_V_write_assign_fu_222_p3 <= 
        tmp_9_fu_218_p1 when (tmp_1_3_fu_212_p2(0) = '1') else 
        ap_const_lv15_0;
    res_4_V_write_assign_cast_fu_252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_4_V_write_assign_fu_244_p3),16));
    res_4_V_write_assign_fu_244_p3 <= 
        tmp_10_fu_240_p1 when (tmp_1_4_fu_234_p2(0) = '1') else 
        ap_const_lv15_0;
    res_5_V_write_assign_cast_fu_274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_5_V_write_assign_fu_266_p3),16));
    res_5_V_write_assign_fu_266_p3 <= 
        tmp_11_fu_262_p1 when (tmp_1_5_fu_256_p2(0) = '1') else 
        ap_const_lv15_0;
    res_6_V_write_assign_cast_fu_296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_6_V_write_assign_fu_288_p3),16));
    res_6_V_write_assign_fu_288_p3 <= 
        tmp_12_fu_284_p1 when (tmp_1_6_fu_278_p2(0) = '1') else 
        ap_const_lv15_0;
    res_7_V_write_assign_cast_fu_318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_7_V_write_assign_fu_310_p3),16));
    res_7_V_write_assign_fu_310_p3 <= 
        tmp_13_fu_306_p1 when (tmp_1_7_fu_300_p2(0) = '1') else 
        ap_const_lv15_0;
    res_8_V_write_assign_cast_fu_340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_8_V_write_assign_fu_332_p3),16));
    res_8_V_write_assign_fu_332_p3 <= 
        tmp_14_fu_328_p1 when (tmp_1_8_fu_322_p2(0) = '1') else 
        ap_const_lv15_0;
    res_9_V_write_assign_cast_fu_362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_9_V_write_assign_fu_354_p3),16));
    res_9_V_write_assign_fu_354_p3 <= 
        tmp_15_fu_350_p1 when (tmp_1_9_fu_344_p2(0) = '1') else 
        ap_const_lv15_0;
    tmp_10_fu_240_p1 <= data_4_V_read(15 - 1 downto 0);
    tmp_11_fu_262_p1 <= data_5_V_read(15 - 1 downto 0);
    tmp_12_fu_284_p1 <= data_6_V_read(15 - 1 downto 0);
    tmp_13_fu_306_p1 <= data_7_V_read(15 - 1 downto 0);
    tmp_14_fu_328_p1 <= data_8_V_read(15 - 1 downto 0);
    tmp_15_fu_350_p1 <= data_9_V_read(15 - 1 downto 0);
    tmp_16_fu_372_p1 <= data_10_V_read(15 - 1 downto 0);
    tmp_17_fu_394_p1 <= data_11_V_read(15 - 1 downto 0);
    tmp_18_fu_416_p1 <= data_12_V_read(15 - 1 downto 0);
    tmp_19_fu_438_p1 <= data_13_V_read(15 - 1 downto 0);
    tmp_1_10_fu_388_p2 <= "1" when (signed(data_11_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_1_11_fu_410_p2 <= "1" when (signed(data_12_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_1_12_fu_432_p2 <= "1" when (signed(data_13_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_1_13_fu_454_p2 <= "1" when (signed(data_14_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_1_14_fu_476_p2 <= "1" when (signed(data_15_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_1_1_fu_168_p2 <= "1" when (signed(data_1_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_1_2_fu_190_p2 <= "1" when (signed(data_2_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_1_3_fu_212_p2 <= "1" when (signed(data_3_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_1_4_fu_234_p2 <= "1" when (signed(data_4_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_1_5_fu_256_p2 <= "1" when (signed(data_5_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_1_6_fu_278_p2 <= "1" when (signed(data_6_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_1_7_fu_300_p2 <= "1" when (signed(data_7_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_1_8_fu_322_p2 <= "1" when (signed(data_8_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_1_9_fu_344_p2 <= "1" when (signed(data_9_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_1_fu_146_p2 <= "1" when (signed(data_0_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_1_s_fu_366_p2 <= "1" when (signed(data_10_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_20_fu_460_p1 <= data_14_V_read(15 - 1 downto 0);
    tmp_21_fu_482_p1 <= data_15_V_read(15 - 1 downto 0);
    tmp_7_fu_174_p1 <= data_1_V_read(15 - 1 downto 0);
    tmp_8_fu_196_p1 <= data_2_V_read(15 - 1 downto 0);
    tmp_9_fu_218_p1 <= data_3_V_read(15 - 1 downto 0);
    tmp_fu_152_p1 <= data_0_V_read(15 - 1 downto 0);
end behav;
