{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523671473729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523671473729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 13 22:04:33 2018 " "Processing started: Fri Apr 13 22:04:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523671473729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523671473729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Basic_Computer -c DE0_Basic_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Basic_Computer -c DE0_Basic_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523671473729 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/altera/13.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file c:/altera/13.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file %1!s!" 0 0 "Quartus II" 0 -1 1523671473900 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1523671474213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "sdram_pll.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474354 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_xbar_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_xbar_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_xbar_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_demux_001.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: nios_system_mm_interconnect_0_rsp_xbar_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_xbar_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_xbar_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_mux_001.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_xbar_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_xbar_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474385 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474385 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474385 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474385 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474385 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474385 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_id_router_004.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_004.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523671474385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_id_router_004.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_004.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523671474385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_id_router_004_default_decode " "Found entity 1: nios_system_mm_interconnect_0_id_router_004_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_004.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474400 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_id_router_004 " "Found entity 2: nios_system_mm_interconnect_0_id_router_004" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_004.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523671474400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523671474400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: nios_system_mm_interconnect_0_id_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474400 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_id_router_002 " "Found entity 2: nios_system_mm_interconnect_0_id_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_id_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_001.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523671474400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_id_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_001.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523671474400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_id_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_id_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_001.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474400 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_id_router_001 " "Found entity 2: nios_system_mm_interconnect_0_id_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_001.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523671474400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523671474400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_id_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_id_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474400 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_id_router " "Found entity 2: nios_system_mm_interconnect_0_id_router" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523671474400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523671474400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_addr_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474416 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_addr_router_001 " "Found entity 2: nios_system_mm_interconnect_0_addr_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523671474416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523671474416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_addr_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_addr_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474416 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_addr_router " "Found entity 2: nios_system_mm_interconnect_0_addr_router" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sysid " "Found entity 1: nios_system_sysid" {  } { { "nios_system/synthesis/submodules/nios_system_sysid.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system/synthesis/submodules/nios_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_register_bank_a_module " "Found entity 1: nios_system_cpu_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_cpu_register_bank_b_module " "Found entity 2: nios_system_cpu_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_cpu_nios2_oci_debug " "Found entity 3: nios_system_cpu_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_cpu_ociram_sp_ram_module " "Found entity 4: nios_system_cpu_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_cpu_nios2_ocimem " "Found entity 5: nios_system_cpu_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_cpu_nios2_avalon_reg " "Found entity 6: nios_system_cpu_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_cpu_nios2_oci_break " "Found entity 7: nios_system_cpu_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_cpu_nios2_oci_xbrk " "Found entity 8: nios_system_cpu_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_cpu_nios2_oci_dbrk " "Found entity 9: nios_system_cpu_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_cpu_nios2_oci_itrace " "Found entity 10: nios_system_cpu_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_cpu_nios2_oci_td_mode " "Found entity 11: nios_system_cpu_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_cpu_nios2_oci_dtrace " "Found entity 12: nios_system_cpu_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: nios_system_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: nios_system_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: nios_system_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_cpu_nios2_oci_fifo " "Found entity 16: nios_system_cpu_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_cpu_nios2_oci_pib " "Found entity 17: nios_system_cpu_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_cpu_nios2_oci_im " "Found entity 18: nios_system_cpu_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_cpu_nios2_performance_monitors " "Found entity 19: nios_system_cpu_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_cpu_nios2_oci " "Found entity 20: nios_system_cpu_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_cpu " "Found entity 21: nios_system_cpu" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_jtag_debug_module_sysclk " "Found entity 1: nios_system_cpu_jtag_debug_module_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_jtag_debug_module_tck " "Found entity 1: nios_system_cpu_jtag_debug_module_tck" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_jtag_debug_module_wrapper " "Found entity 1: nios_system_cpu_jtag_debug_module_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_oci_test_bench " "Found entity 1: nios_system_cpu_oci_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_oci_test_bench.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_test_bench " "Found entity 1: nios_system_cpu_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_test_bench.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_onchip_memory_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_memory_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Onchip_memory_SRAM " "Found entity 1: nios_system_Onchip_memory_SRAM" {  } { { "nios_system/synthesis/submodules/nios_system_Onchip_memory_SRAM.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Onchip_memory_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "nios_system/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_up_rs232_counters.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "nios_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "nios_system/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_up_rs232_out_serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474494 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(157) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(157): ignored dangling comma in List of Port Connections" {  } { { "nios_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_up_sync_fifo.v" 157 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1523671474494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "nios_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_up_sync_fifo.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_serial_port.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_serial_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Serial_port " "Found entity 1: nios_system_Serial_port" {  } { { "nios_system/synthesis/submodules/nios_system_Serial_port.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Serial_port.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_expansion_jp2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_expansion_jp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Expansion_JP2 " "Found entity 1: nios_system_Expansion_JP2" {  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP2.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Expansion_JP2.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_expansion_jp1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_expansion_jp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Expansion_JP1 " "Found entity 1: nios_system_Expansion_JP1" {  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP1.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Expansion_JP1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Pushbuttons " "Found entity 1: nios_system_Pushbuttons" {  } { { "nios_system/synthesis/submodules/nios_system_Pushbuttons.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Pushbuttons.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Slider_switches " "Found entity 1: nios_system_Slider_switches" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_switches.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Slider_switches.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_HEX3_HEX0 " "Found entity 1: nios_system_HEX3_HEX0" {  } { { "nios_system/synthesis/submodules/nios_system_HEX3_HEX0.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_HEX3_HEX0.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_green_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_green_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Green_LEDs " "Found entity 1: nios_system_Green_LEDs" {  } { { "nios_system/synthesis/submodules/nios_system_Green_LEDs.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Green_LEDs.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_input_efifo_module " "Found entity 1: nios_system_sdram_input_efifo_module" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474525 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_sdram " "Found entity 2: nios_system_sdram" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_system_sdram_test_component.v(234) " "Verilog HDL warning at nios_system_sdram_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_test_component.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_sdram_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1523671474525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_system_sdram_test_component.v(235) " "Verilog HDL warning at nios_system_sdram_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_test_component.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_sdram_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1523671474525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_test_component_ram_module " "Found entity 1: nios_system_sdram_test_component_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_test_component.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474525 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_sdram_test_component " "Found entity 2: nios_system_sdram_test_component" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_test_component.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Interval_timer " "Found entity 1: nios_system_Interval_timer" {  } { { "nios_system/synthesis/submodules/nios_system_Interval_timer.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Interval_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_JTAG_UART_sim_scfifo_w " "Found entity 1: nios_system_JTAG_UART_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474541 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_JTAG_UART_scfifo_w " "Found entity 2: nios_system_JTAG_UART_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474541 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_JTAG_UART_sim_scfifo_r " "Found entity 3: nios_system_JTAG_UART_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474541 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_JTAG_UART_scfifo_r " "Found entity 4: nios_system_JTAG_UART_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474541 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_JTAG_UART " "Found entity 5: nios_system_JTAG_UART" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Onchip_memory " "Found entity 1: nios_system_Onchip_memory" {  } { { "nios_system/synthesis/submodules/nios_system_Onchip_memory.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_basic_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_basic_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Basic_Computer " "Found entity 1: DE0_Basic_Computer" {  } { { "de0_basic_computer.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/de0_basic_computer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474541 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(316) " "Verilog HDL or VHDL warning at nios_system_sdram.v(316): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1523671474541 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(326) " "Verilog HDL or VHDL warning at nios_system_sdram.v(326): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1523671474541 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(336) " "Verilog HDL or VHDL warning at nios_system_sdram.v(336): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1523671474541 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(680) " "Verilog HDL or VHDL warning at nios_system_sdram.v(680): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1523671474557 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu.v(1605) " "Verilog HDL or VHDL warning at nios_system_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1523671474557 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu.v(1607) " "Verilog HDL or VHDL warning at nios_system_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1523671474557 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu.v(1763) " "Verilog HDL or VHDL warning at nios_system_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1523671474557 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu.v(2587) " "Verilog HDL or VHDL warning at nios_system_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1523671474572 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Basic_Computer " "Elaborating entity \"DE0_Basic_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523671474744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:NiosII " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:NiosII\"" {  } { { "de0_basic_computer.v" "NiosII" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/de0_basic_computer.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Onchip_memory nios_system:NiosII\|nios_system_Onchip_memory:onchip_memory " "Elaborating entity \"nios_system_Onchip_memory\" for hierarchy \"nios_system:NiosII\|nios_system_Onchip_memory:onchip_memory\"" {  } { { "nios_system/synthesis/nios_system.v" "onchip_memory" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/nios_system.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_Onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_Onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_Onchip_memory.v" "the_altsyncram" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Onchip_memory.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_Onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_Onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_Onchip_memory.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Onchip_memory.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_Onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_Onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_Onchip_memory.hex " "Parameter \"init_file\" = \"nios_system_Onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474791 ""}  } { { "nios_system/synthesis/submodules/nios_system_Onchip_memory.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Onchip_memory.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523671474791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bm32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bm32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bm32 " "Found entity 1: altsyncram_bm32" {  } { { "db/altsyncram_bm32.tdf" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/altsyncram_bm32.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671474869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671474869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bm32 nios_system:NiosII\|nios_system_Onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_bm32:auto_generated " "Elaborating entity \"altsyncram_bm32\" for hierarchy \"nios_system:NiosII\|nios_system_Onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_bm32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_JTAG_UART nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart " "Elaborating entity \"nios_system_JTAG_UART\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\"" {  } { { "nios_system/synthesis/nios_system.v" "jtag_uart" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/nios_system.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_JTAG_UART_scfifo_w nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w " "Elaborating entity \"nios_system_JTAG_UART_scfifo_w\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "the_nios_system_JTAG_UART_scfifo_w" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "wfifo" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523671474963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671474963 ""}  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523671474963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671475025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671475025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Elaborating entity \"scfifo_aq21\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671475041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671475041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Elaborating entity \"a_dpfifo_h031\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671475057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671475057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671475104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671475104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Elaborating entity \"cntr_4n7\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/dpram_ek21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671475166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671475166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Elaborating entity \"dpram_ek21\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671475244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671475244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Elaborating entity \"altsyncram_i0m1\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/dpram_ek21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/cntr_omb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671475307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671475307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Elaborating entity \"cntr_omb\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_JTAG_UART_scfifo_r nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r " "Elaborating entity \"nios_system_JTAG_UART_scfifo_r\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "the_nios_system_JTAG_UART_scfifo_r" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "nios_system_JTAG_UART_alt_jtag_atlantic" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523671475416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475416 ""}  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523671475416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Interval_timer nios_system:NiosII\|nios_system_Interval_timer:interval_timer " "Elaborating entity \"nios_system_Interval_timer\" for hierarchy \"nios_system:NiosII\|nios_system_Interval_timer:interval_timer\"" {  } { { "nios_system/synthesis/nios_system.v" "interval_timer" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/nios_system.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram nios_system:NiosII\|nios_system_sdram:sdram " "Elaborating entity \"nios_system_sdram\" for hierarchy \"nios_system:NiosII\|nios_system_sdram:sdram\"" {  } { { "nios_system/synthesis/nios_system.v" "sdram" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/nios_system.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_input_efifo_module nios_system:NiosII\|nios_system_sdram:sdram\|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module " "Elaborating entity \"nios_system_sdram_input_efifo_module\" for hierarchy \"nios_system:NiosII\|nios_system_sdram:sdram\|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module\"" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "the_nios_system_sdram_input_efifo_module" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Green_LEDs nios_system:NiosII\|nios_system_Green_LEDs:green_leds " "Elaborating entity \"nios_system_Green_LEDs\" for hierarchy \"nios_system:NiosII\|nios_system_Green_LEDs:green_leds\"" {  } { { "nios_system/synthesis/nios_system.v" "green_leds" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/nios_system.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_HEX3_HEX0 nios_system:NiosII\|nios_system_HEX3_HEX0:hex3_hex0 " "Elaborating entity \"nios_system_HEX3_HEX0\" for hierarchy \"nios_system:NiosII\|nios_system_HEX3_HEX0:hex3_hex0\"" {  } { { "nios_system/synthesis/nios_system.v" "hex3_hex0" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/nios_system.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Slider_switches nios_system:NiosII\|nios_system_Slider_switches:slider_switches " "Elaborating entity \"nios_system_Slider_switches\" for hierarchy \"nios_system:NiosII\|nios_system_Slider_switches:slider_switches\"" {  } { { "nios_system/synthesis/nios_system.v" "slider_switches" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/nios_system.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475432 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data nios_system_Slider_switches.v(110) " "Verilog HDL or VHDL warning at nios_system_Slider_switches.v(110): object \"data\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_switches.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Slider_switches.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523671475432 "|DE0_Basic_Computer|nios_system:NiosII|nios_system_Slider_switches:slider_switches"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Pushbuttons nios_system:NiosII\|nios_system_Pushbuttons:pushbuttons " "Elaborating entity \"nios_system_Pushbuttons\" for hierarchy \"nios_system:NiosII\|nios_system_Pushbuttons:pushbuttons\"" {  } { { "nios_system/synthesis/nios_system.v" "pushbuttons" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/nios_system.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475447 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data nios_system_Pushbuttons.v(113) " "Verilog HDL or VHDL warning at nios_system_Pushbuttons.v(113): object \"data\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/nios_system_Pushbuttons.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Pushbuttons.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523671475447 "|DE0_Basic_Computer|nios_system:NiosII|nios_system_Pushbuttons:pushbuttons"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Expansion_JP1 nios_system:NiosII\|nios_system_Expansion_JP1:expansion_jp1 " "Elaborating entity \"nios_system_Expansion_JP1\" for hierarchy \"nios_system:NiosII\|nios_system_Expansion_JP1:expansion_jp1\"" {  } { { "nios_system/synthesis/nios_system.v" "expansion_jp1" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/nios_system.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Expansion_JP2 nios_system:NiosII\|nios_system_Expansion_JP2:expansion_jp2 " "Elaborating entity \"nios_system_Expansion_JP2\" for hierarchy \"nios_system:NiosII\|nios_system_Expansion_JP2:expansion_jp2\"" {  } { { "nios_system/synthesis/nios_system.v" "expansion_jp2" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/nios_system.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Serial_port nios_system:NiosII\|nios_system_Serial_port:serial_port " "Elaborating entity \"nios_system_Serial_port\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\"" {  } { { "nios_system/synthesis/nios_system.v" "serial_port" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/nios_system.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475447 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity nios_system_Serial_port.v(123) " "Verilog HDL or VHDL warning at nios_system_Serial_port.v(123): object \"write_data_parity\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/nios_system_Serial_port.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Serial_port.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523671475447 "|DE0_Basic_Computer|nios_system:NiosII|nios_system_Serial_port:serial_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "nios_system/synthesis/submodules/nios_system_Serial_port.v" "RS232_In_Deserializer" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Serial_port.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "nios_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_rs232_counters.v(124) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(124): truncated value with size 32 to match size of target (9)" {  } { { "nios_system/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_up_rs232_counters.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523671475463 "|DE0_Basic_Computer|nios_system:NiosII|nios_system_Serial_port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "nios_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "nios_system/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_up_sync_fifo.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "nios_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_up_sync_fifo.v" 157 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523671475494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475494 ""}  } { { "nios_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_up_sync_fifo.v" 157 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523671475494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1241 " "Found entity 1: scfifo_1241" {  } { { "db/scfifo_1241.tdf" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/scfifo_1241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671475557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671475557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1241 nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_1241:auto_generated " "Elaborating entity \"scfifo_1241\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_1241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_kp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_kp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_kp31 " "Found entity 1: a_dpfifo_kp31" {  } { { "db/a_dpfifo_kp31.tdf" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/a_dpfifo_kp31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671475572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671475572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_kp31 nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_1241:auto_generated\|a_dpfifo_kp31:dpfifo " "Elaborating entity \"a_dpfifo_kp31\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_1241:auto_generated\|a_dpfifo_kp31:dpfifo\"" {  } { { "db/scfifo_1241.tdf" "dpfifo" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/scfifo_1241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ad81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ad81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ad81 " "Found entity 1: altsyncram_ad81" {  } { { "db/altsyncram_ad81.tdf" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/altsyncram_ad81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671475635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671475635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ad81 nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_1241:auto_generated\|a_dpfifo_kp31:dpfifo\|altsyncram_ad81:FIFOram " "Elaborating entity \"altsyncram_ad81\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_1241:auto_generated\|a_dpfifo_kp31:dpfifo\|altsyncram_ad81:FIFOram\"" {  } { { "db/a_dpfifo_kp31.tdf" "FIFOram" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/a_dpfifo_kp31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_br8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_br8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_br8 " "Found entity 1: cmpr_br8" {  } { { "db/cmpr_br8.tdf" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/cmpr_br8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671475697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671475697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_br8 nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_1241:auto_generated\|a_dpfifo_kp31:dpfifo\|cmpr_br8:almost_full_comparer " "Elaborating entity \"cmpr_br8\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_1241:auto_generated\|a_dpfifo_kp31:dpfifo\|cmpr_br8:almost_full_comparer\"" {  } { { "db/a_dpfifo_kp31.tdf" "almost_full_comparer" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/a_dpfifo_kp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_br8 nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_1241:auto_generated\|a_dpfifo_kp31:dpfifo\|cmpr_br8:three_comparison " "Elaborating entity \"cmpr_br8\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_1241:auto_generated\|a_dpfifo_kp31:dpfifo\|cmpr_br8:three_comparison\"" {  } { { "db/a_dpfifo_kp31.tdf" "three_comparison" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/a_dpfifo_kp31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m8b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m8b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m8b " "Found entity 1: cntr_m8b" {  } { { "db/cntr_m8b.tdf" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/cntr_m8b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671475760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671475760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_m8b nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_1241:auto_generated\|a_dpfifo_kp31:dpfifo\|cntr_m8b:rd_ptr_msb " "Elaborating entity \"cntr_m8b\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_1241:auto_generated\|a_dpfifo_kp31:dpfifo\|cntr_m8b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_kp31.tdf" "rd_ptr_msb" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/a_dpfifo_kp31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_397.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_397.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_397 " "Found entity 1: cntr_397" {  } { { "db/cntr_397.tdf" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/cntr_397.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671475822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671475822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_397 nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_1241:auto_generated\|a_dpfifo_kp31:dpfifo\|cntr_397:usedw_counter " "Elaborating entity \"cntr_397\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_1241:auto_generated\|a_dpfifo_kp31:dpfifo\|cntr_397:usedw_counter\"" {  } { { "db/a_dpfifo_kp31.tdf" "usedw_counter" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/a_dpfifo_kp31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n8b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n8b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n8b " "Found entity 1: cntr_n8b" {  } { { "db/cntr_n8b.tdf" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/cntr_n8b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671475885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671475885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n8b nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_1241:auto_generated\|a_dpfifo_kp31:dpfifo\|cntr_n8b:wr_ptr " "Elaborating entity \"cntr_n8b\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_1241:auto_generated\|a_dpfifo_kp31:dpfifo\|cntr_n8b:wr_ptr\"" {  } { { "db/a_dpfifo_kp31.tdf" "wr_ptr" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/a_dpfifo_kp31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "nios_system/synthesis/submodules/nios_system_Serial_port.v" "RS232_Out_Serializer" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Serial_port.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Onchip_memory_SRAM nios_system:NiosII\|nios_system_Onchip_memory_SRAM:onchip_memory_sram " "Elaborating entity \"nios_system_Onchip_memory_SRAM\" for hierarchy \"nios_system:NiosII\|nios_system_Onchip_memory_SRAM:onchip_memory_sram\"" {  } { { "nios_system/synthesis/nios_system.v" "onchip_memory_sram" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/nios_system.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_Onchip_memory_SRAM:onchip_memory_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_Onchip_memory_SRAM:onchip_memory_sram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_Onchip_memory_SRAM.v" "the_altsyncram" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Onchip_memory_SRAM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_Onchip_memory_SRAM:onchip_memory_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_Onchip_memory_SRAM:onchip_memory_sram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_Onchip_memory_SRAM.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Onchip_memory_SRAM.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_Onchip_memory_SRAM:onchip_memory_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_Onchip_memory_SRAM:onchip_memory_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_Onchip_memory_SRAM.hex " "Parameter \"init_file\" = \"nios_system_Onchip_memory_SRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671475947 ""}  } { { "nios_system/synthesis/submodules/nios_system_Onchip_memory_SRAM.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Onchip_memory_SRAM.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523671475947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t642.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t642.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t642 " "Found entity 1: altsyncram_t642" {  } { { "db/altsyncram_t642.tdf" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/altsyncram_t642.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671476025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671476025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t642 nios_system:NiosII\|nios_system_Onchip_memory_SRAM:onchip_memory_sram\|altsyncram:the_altsyncram\|altsyncram_t642:auto_generated " "Elaborating entity \"altsyncram_t642\" for hierarchy \"nios_system:NiosII\|nios_system_Onchip_memory_SRAM:onchip_memory_sram\|altsyncram:the_altsyncram\|altsyncram_t642:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu nios_system:NiosII\|nios_system_cpu:cpu " "Elaborating entity \"nios_system_cpu\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/nios_system.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_test_bench nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_test_bench:the_nios_system_cpu_test_bench " "Elaborating entity \"nios_system_cpu_test_bench\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_test_bench:the_nios_system_cpu_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_test_bench" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_register_bank_a_module nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a " "Elaborating entity \"nios_system_cpu_register_bank_a_module\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "nios_system_cpu_register_bank_a" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_altsyncram" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523671476088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_system_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476088 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523671476088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lig1 " "Found entity 1: altsyncram_lig1" {  } { { "db/altsyncram_lig1.tdf" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/altsyncram_lig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671476166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671476166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lig1 nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lig1:auto_generated " "Elaborating entity \"altsyncram_lig1\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_register_bank_b_module nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b " "Elaborating entity \"nios_system_cpu_register_bank_b_module\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "nios_system_cpu_register_bank_b" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_altsyncram" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523671476229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_system_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476229 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523671476229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mig1 " "Found entity 1: altsyncram_mig1" {  } { { "db/altsyncram_mig1.tdf" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/altsyncram_mig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671476291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671476291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mig1 nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mig1:auto_generated " "Elaborating entity \"altsyncram_mig1\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci " "Elaborating entity \"nios_system_cpu_nios2_oci\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_debug nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug " "Elaborating entity \"nios_system_cpu_nios2_oci_debug\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_debug" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523671476354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476354 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523671476354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_ocimem nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem " "Elaborating entity \"nios_system_cpu_nios2_ocimem\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_ocimem" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_ociram_sp_ram_module nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram " "Elaborating entity \"nios_system_cpu_ociram_sp_ram_module\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "nios_system_cpu_ociram_sp_ram" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_altsyncram" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523671476369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_system_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476369 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523671476369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8p81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8p81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8p81 " "Found entity 1: altsyncram_8p81" {  } { { "db/altsyncram_8p81.tdf" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/altsyncram_8p81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671476432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671476432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8p81 nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_8p81:auto_generated " "Elaborating entity \"altsyncram_8p81\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_8p81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_avalon_reg nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_avalon_reg:the_nios_system_cpu_nios2_avalon_reg " "Elaborating entity \"nios_system_cpu_nios2_avalon_reg\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_avalon_reg:the_nios_system_cpu_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_avalon_reg" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_break nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break " "Elaborating entity \"nios_system_cpu_nios2_oci_break\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_break" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_xbrk nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_xbrk:the_nios_system_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_system_cpu_nios2_oci_xbrk\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_xbrk:the_nios_system_cpu_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_xbrk" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_dbrk nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_dbrk:the_nios_system_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_system_cpu_nios2_oci_dbrk\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_dbrk:the_nios_system_cpu_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_dbrk" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_itrace nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_itrace:the_nios_system_cpu_nios2_oci_itrace " "Elaborating entity \"nios_system_cpu_nios2_oci_itrace\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_itrace:the_nios_system_cpu_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_itrace" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_dtrace nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_dtrace:the_nios_system_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_system_cpu_nios2_oci_dtrace\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_dtrace:the_nios_system_cpu_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_dtrace" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_td_mode nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_dtrace:the_nios_system_cpu_nios2_oci_dtrace\|nios_system_cpu_nios2_oci_td_mode:nios_system_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_cpu_nios2_oci_td_mode\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_dtrace:the_nios_system_cpu_nios2_oci_dtrace\|nios_system_cpu_nios2_oci_td_mode:nios_system_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "nios_system_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_fifo nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo " "Elaborating entity \"nios_system_cpu_nios2_oci_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_fifo" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_compute_input_tm_cnt nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_fifo_wrptr_inc nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_fifo_cnt_inc nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_oci_test_bench nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_oci_test_bench:the_nios_system_cpu_oci_test_bench " "Elaborating entity \"nios_system_cpu_oci_test_bench\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_oci_test_bench:the_nios_system_cpu_oci_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_oci_test_bench" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_pib nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_pib:the_nios_system_cpu_nios2_oci_pib " "Elaborating entity \"nios_system_cpu_nios2_oci_pib\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_pib:the_nios_system_cpu_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_pib" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_im nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_im:the_nios_system_cpu_nios2_oci_im " "Elaborating entity \"nios_system_cpu_nios2_oci_im\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_im:the_nios_system_cpu_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_im" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_jtag_debug_module_wrapper nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper " "Elaborating entity \"nios_system_cpu_jtag_debug_module_wrapper\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_jtag_debug_module_wrapper" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_jtag_debug_module_tck nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|nios_system_cpu_jtag_debug_module_tck:the_nios_system_cpu_jtag_debug_module_tck " "Elaborating entity \"nios_system_cpu_jtag_debug_module_tck\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|nios_system_cpu_jtag_debug_module_tck:the_nios_system_cpu_jtag_debug_module_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" "the_nios_system_cpu_jtag_debug_module_tck" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_jtag_debug_module_sysclk nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|nios_system_cpu_jtag_debug_module_sysclk:the_nios_system_cpu_jtag_debug_module_sysclk " "Elaborating entity \"nios_system_cpu_jtag_debug_module_sysclk\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|nios_system_cpu_jtag_debug_module_sysclk:the_nios_system_cpu_jtag_debug_module_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" "the_nios_system_cpu_jtag_debug_module_sysclk" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" "nios_system_cpu_jtag_debug_module_phy" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523671476541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476541 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523671476541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476541 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sysid nios_system:NiosII\|nios_system_sysid:sysid " "Elaborating entity \"nios_system_sysid\" for hierarchy \"nios_system:NiosII\|nios_system_sysid:sysid\"" {  } { { "nios_system/synthesis/nios_system.v" "sysid" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/nios_system.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0 nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_mm_interconnect_0\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_system/synthesis/nios_system.v" "mm_interconnect_0" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/nios_system.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "interval_timer_s1_translator" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:green_leds_avalon_parallel_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:green_leds_avalon_parallel_port_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "green_leds_avalon_parallel_port_slave_translator" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:serial_port_avalon_rs232_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:serial_port_avalon_rs232_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "serial_port_avalon_rs232_slave_translator" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_addr_router nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"nios_system_mm_interconnect_0_addr_router\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_addr_router:addr_router\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "addr_router" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_addr_router_default_decode nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_addr_router:addr_router\|nios_system_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_addr_router:addr_router\|nios_system_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_addr_router_001 nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"nios_system_mm_interconnect_0_addr_router_001\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "addr_router_001" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_addr_router_001_default_decode nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_addr_router_001:addr_router_001\|nios_system_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_addr_router_001:addr_router_001\|nios_system_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_id_router nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router:id_router " "Elaborating entity \"nios_system_mm_interconnect_0_id_router\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router:id_router\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "id_router" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_id_router_default_decode nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router:id_router\|nios_system_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_id_router_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router:id_router\|nios_system_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_id_router_001 nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router_001:id_router_001 " "Elaborating entity \"nios_system_mm_interconnect_0_id_router_001\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router_001:id_router_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "id_router_001" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_id_router_001_default_decode nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router_001:id_router_001\|nios_system_mm_interconnect_0_id_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_id_router_001_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router_001:id_router_001\|nios_system_mm_interconnect_0_id_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_001.sv" "the_default_decode" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_id_router_002 nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"nios_system_mm_interconnect_0_id_router_002\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "id_router_002" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_id_router_002_default_decode nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router_002:id_router_002\|nios_system_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router_002:id_router_002\|nios_system_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_id_router_004 nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router_004:id_router_004 " "Elaborating entity \"nios_system_mm_interconnect_0_id_router_004\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router_004:id_router_004\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "id_router_004" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_id_router_004_default_decode nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router_004:id_router_004\|nios_system_mm_interconnect_0_id_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_id_router_004_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router_004:id_router_004\|nios_system_mm_interconnect_0_id_router_004_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_004.sv" "the_default_decode" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "burst_adapter" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_xbar_demux nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_xbar_demux" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_xbar_demux_001 nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_xbar_mux nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_xbar_mux" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_mux.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_xbar_mux_001 nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_xbar_mux_001\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_xbar_mux_001" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_xbar_demux nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_xbar_demux" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_xbar_demux_001 nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_xbar_demux_001\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_xbar_demux_001" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671476994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_xbar_mux nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_xbar_mux" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_xbar_mux_001 nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux_001.sv" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "width_adapter" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477057 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523671477057 "|DE0_Basic_Computer|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523671477057 "|DE0_Basic_Computer|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "width_adapter_001" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system:NiosII\|nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system:NiosII\|nios_system_irq_mapper:irq_mapper\"" {  } { { "nios_system/synthesis/nios_system.v" "irq_mapper" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/nios_system.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:NiosII\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:NiosII\|altera_reset_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/nios_system.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:neg_3ns " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:neg_3ns\"" {  } { { "de0_basic_computer.v" "neg_3ns" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/de0_basic_computer.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:neg_3ns\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:neg_3ns\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "altpll_component" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/sdram_pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:neg_3ns\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:neg_3ns\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/sdram_pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:neg_3ns\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:neg_3ns\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -3000 " "Parameter \"clk0_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477104 ""}  } { { "sdram_pll.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/sdram_pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523671477104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_altpll " "Found entity 1: sdram_pll_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/db/sdram_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523671477182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523671477182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_altpll sdram_pll:neg_3ns\|altpll:altpll_component\|sdram_pll_altpll:auto_generated " "Elaborating entity \"sdram_pll_altpll\" for hierarchy \"sdram_pll:neg_3ns\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523671477182 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"nios_system:NiosII\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1523671483104 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1523671483104 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1523671485744 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 354 -1 0 } } { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 3205 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 348 -1 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 393 -1 0 } } { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 3780 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 611 -1 0 } } { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios_system/synthesis/submodules/nios_system_Interval_timer.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Interval_timer.v" 166 -1 0 } } { "nios_system/synthesis/submodules/nios_system_Interval_timer.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/nios_system/synthesis/submodules/nios_system_Interval_timer.v" 175 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1523671485916 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1523671485916 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de0_basic_computer.v" "" { Text "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/de0_basic_computer.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523671487557 "|DE0_Basic_Computer|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1523671487557 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523671488088 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "440 " "440 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1523671490197 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/DE0_Basic_Computer.map.smsg " "Generated suppressed messages file C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess/DE0_Basic_Computer_Custom/verilog/DE0_Basic_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1523671490650 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523671491557 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523671491557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4655 " "Implemented 4655 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523671492244 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523671492244 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1523671492244 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4297 " "Implemented 4297 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523671492244 ""} { "Info" "ICUT_CUT_TM_RAMS" "192 " "Implemented 192 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1523671492244 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1523671492244 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523671492244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523671492338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 13 22:04:52 2018 " "Processing ended: Fri Apr 13 22:04:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523671492338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523671492338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523671492338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523671492338 ""}
