{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1397334108308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397334108311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 13 01:51:47 2014 " "Processing started: Sun Apr 13 01:51:47 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397334108311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1397334108311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1397334108312 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1397334109905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ErrorCalculation-main " "Found design unit 1: ErrorCalculation-main" {  } { { "../ErrorCalculation/ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397334111203 ""} { "Info" "ISGN_ENTITY_NAME" "1 ErrorCalculation " "Found entity 1: ErrorCalculation" {  } { { "../ErrorCalculation/ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397334111203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397334111203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TRANSMIT-main " "Found design unit 1: TRANSMIT-main" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397334111215 ""} { "Info" "ISGN_ENTITY_NAME" "1 TRANSMIT " "Found entity 1: TRANSMIT" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397334111215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397334111215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-main " "Found design unit 1: UART-main" {  } { { "../UART/UART.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397334111229 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../UART/UART.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397334111229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397334111229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/singularity/GIT/2D-Mapping-VHDL/ADC/ADC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/singularity/GIT/2D-Mapping-VHDL/ADC/ADC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC-main " "Found design unit 1: ADC-main" {  } { { "../ADC/ADC.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ADC/ADC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397334111248 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "../ADC/ADC.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ADC/ADC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397334111248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397334111248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Lookup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/singularity/GIT/2D-Mapping-VHDL/Tracking/Lookup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_Lookup-main " "Found design unit 1: D_Lookup-main" {  } { { "../Tracking/Lookup.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Lookup.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397334111274 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_Lookup " "Found entity 1: D_Lookup" {  } { { "../Tracking/Lookup.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Lookup.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397334111274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397334111274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tracking-main " "Found design unit 1: Tracking-main" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397334111282 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tracking " "Found entity 1: Tracking" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397334111282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397334111282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-main " "Found design unit 1: Controller-main" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397334111284 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397334111284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397334111284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controller " "Elaborating entity \"Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1397334111467 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RUN Controller.vhd(26) " "Verilog HDL or VHDL warning at Controller.vhd(26): object \"RUN\" assigned a value but never read" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1397334111486 "|Controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACT_2T Controller.vhd(32) " "Verilog HDL or VHDL warning at Controller.vhd(32): object \"ACT_2T\" assigned a value but never read" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1397334111486 "|Controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOSEST_X Controller.vhd(33) " "Verilog HDL or VHDL warning at Controller.vhd(33): object \"CLOSEST_X\" assigned a value but never read" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1397334111486 "|Controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOSEST_Y Controller.vhd(34) " "Verilog HDL or VHDL warning at Controller.vhd(34): object \"CLOSEST_Y\" assigned a value but never read" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1397334111486 "|Controller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FOLLOWING Controller.vhd(35) " "VHDL Signal Declaration warning at Controller.vhd(35): used explicit default value for signal \"FOLLOWING\" because signal was never assigned a value" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1397334111486 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST Controller.vhd(91) " "VHDL Process Statement warning at Controller.vhd(91): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397334111488 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST Controller.vhd(128) " "VHDL Process Statement warning at Controller.vhd(128): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397334111490 "|Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tracking Tracking:POSITION " "Elaborating entity \"Tracking\" for hierarchy \"Tracking:POSITION\"" {  } { { "Controller.vhd" "POSITION" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397334111596 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FOLLOWING Tracking.vhd(96) " "VHDL Process Statement warning at Tracking.vhd(96): signal \"FOLLOWING\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397334111608 "|Controller|Tracking:POSITION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FIN_X Tracking.vhd(96) " "VHDL Process Statement warning at Tracking.vhd(96): signal \"FIN_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397334111608 "|Controller|Tracking:POSITION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_x Tracking.vhd(96) " "VHDL Process Statement warning at Tracking.vhd(96): signal \"c_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397334111608 "|Controller|Tracking:POSITION"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c_x Tracking.vhd(94) " "VHDL Process Statement warning at Tracking.vhd(94): inferring latch(es) for signal or variable \"c_x\", which holds its previous value in one or more paths through the process" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1397334111608 "|Controller|Tracking:POSITION"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c_y Tracking.vhd(94) " "VHDL Process Statement warning at Tracking.vhd(94): inferring latch(es) for signal or variable \"c_y\", which holds its previous value in one or more paths through the process" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1397334111608 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[0\] Tracking.vhd(94) " "Inferred latch for \"c_y\[0\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111608 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[1\] Tracking.vhd(94) " "Inferred latch for \"c_y\[1\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111608 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[2\] Tracking.vhd(94) " "Inferred latch for \"c_y\[2\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111608 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[3\] Tracking.vhd(94) " "Inferred latch for \"c_y\[3\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111608 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[4\] Tracking.vhd(94) " "Inferred latch for \"c_y\[4\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111608 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[5\] Tracking.vhd(94) " "Inferred latch for \"c_y\[5\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111608 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[6\] Tracking.vhd(94) " "Inferred latch for \"c_y\[6\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111609 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[7\] Tracking.vhd(94) " "Inferred latch for \"c_y\[7\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111609 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[8\] Tracking.vhd(94) " "Inferred latch for \"c_y\[8\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111609 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[9\] Tracking.vhd(94) " "Inferred latch for \"c_y\[9\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111609 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[10\] Tracking.vhd(94) " "Inferred latch for \"c_y\[10\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111609 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[11\] Tracking.vhd(94) " "Inferred latch for \"c_y\[11\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111609 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[12\] Tracking.vhd(94) " "Inferred latch for \"c_y\[12\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111609 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[13\] Tracking.vhd(94) " "Inferred latch for \"c_y\[13\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111609 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[0\] Tracking.vhd(94) " "Inferred latch for \"c_x\[0\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111609 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[1\] Tracking.vhd(94) " "Inferred latch for \"c_x\[1\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111609 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[2\] Tracking.vhd(94) " "Inferred latch for \"c_x\[2\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111609 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[3\] Tracking.vhd(94) " "Inferred latch for \"c_x\[3\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111609 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[4\] Tracking.vhd(94) " "Inferred latch for \"c_x\[4\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111609 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[5\] Tracking.vhd(94) " "Inferred latch for \"c_x\[5\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111609 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[6\] Tracking.vhd(94) " "Inferred latch for \"c_x\[6\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111609 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[7\] Tracking.vhd(94) " "Inferred latch for \"c_x\[7\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111610 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[8\] Tracking.vhd(94) " "Inferred latch for \"c_x\[8\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111610 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[9\] Tracking.vhd(94) " "Inferred latch for \"c_x\[9\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111610 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[10\] Tracking.vhd(94) " "Inferred latch for \"c_x\[10\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111610 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[11\] Tracking.vhd(94) " "Inferred latch for \"c_x\[11\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111610 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[12\] Tracking.vhd(94) " "Inferred latch for \"c_x\[12\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111610 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[13\] Tracking.vhd(94) " "Inferred latch for \"c_x\[13\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111610 "|Controller|Tracking:POSITION"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Lookup Tracking:POSITION\|D_Lookup:Lookup " "Elaborating entity \"D_Lookup\" for hierarchy \"Tracking:POSITION\|D_Lookup:Lookup\"" {  } { { "../Tracking/Tracking.vhd" "Lookup" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397334111611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:TRANSMIT " "Elaborating entity \"UART\" for hierarchy \"UART:TRANSMIT\"" {  } { { "Controller.vhd" "TRANSMIT" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397334111614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRANSMIT UART:TRANSMIT\|TRANSMIT:transmitter " "Elaborating entity \"TRANSMIT\" for hierarchy \"UART:TRANSMIT\|TRANSMIT:transmitter\"" {  } { { "../UART/UART.vhd" "transmitter" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397334111617 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "trigger TRANSMIT.vhd(22) " "VHDL Process Statement warning at TRANSMIT.vhd(22): inferring latch(es) for signal or variable \"trigger\", which holds its previous value in one or more paths through the process" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1397334111619 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step TRANSMIT.vhd(37) " "VHDL Process Statement warning at TRANSMIT.vhd(37): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397334111619 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trigger TRANSMIT.vhd(37) " "VHDL Process Statement warning at TRANSMIT.vhd(37): signal \"trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397334111619 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA TRANSMIT.vhd(38) " "VHDL Process Statement warning at TRANSMIT.vhd(38): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397334111619 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "latch TRANSMIT.vhd(31) " "VHDL Process Statement warning at TRANSMIT.vhd(31): inferring latch(es) for signal or variable \"latch\", which holds its previous value in one or more paths through the process" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1397334111619 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[0\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[0\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111619 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[1\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[1\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111619 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[2\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[2\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111619 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[3\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[3\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111619 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[4\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[4\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111620 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[5\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[5\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111620 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[6\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[6\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111620 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[7\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[7\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111620 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger TRANSMIT.vhd(22) " "Inferred latch for \"trigger\" at TRANSMIT.vhd(22)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397334111620 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 11 -1 0 } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 124 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1397334112926 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHARP\[0\] " "No output dependent on input pin \"SHARP\[0\]\"" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397334113574 "|Controller|SHARP[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHARP\[1\] " "No output dependent on input pin \"SHARP\[1\]\"" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397334113574 "|Controller|SHARP[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHARP\[2\] " "No output dependent on input pin \"SHARP\[2\]\"" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397334113574 "|Controller|SHARP[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHARP\[3\] " "No output dependent on input pin \"SHARP\[3\]\"" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397334113574 "|Controller|SHARP[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHARP\[4\] " "No output dependent on input pin \"SHARP\[4\]\"" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397334113574 "|Controller|SHARP[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHARP\[5\] " "No output dependent on input pin \"SHARP\[5\]\"" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397334113574 "|Controller|SHARP[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHARP\[6\] " "No output dependent on input pin \"SHARP\[6\]\"" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397334113574 "|Controller|SHARP[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHARP\[7\] " "No output dependent on input pin \"SHARP\[7\]\"" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397334113574 "|Controller|SHARP[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1397334113574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "233 " "Implemented 233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1397334113575 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1397334113575 ""} { "Info" "ICUT_CUT_TM_LCELLS" "220 " "Implemented 220 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1397334113575 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1397334113575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397334115033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 13 01:51:55 2014 " "Processing ended: Sun Apr 13 01:51:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397334115033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397334115033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397334115033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397334115033 ""}
