// Seed: 1552317303
module module_0 ();
  wand id_2;
  wor  id_3 = id_3;
  assign id_2 = 1;
  assign id_2 = 1;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_3
  );
  wire id_4 = id_4;
  assign module_1.id_0 = 0;
  id_5 :
  assert property (@(posedge 1) id_5)
  else $display(id_1, id_3, 1, 1);
endmodule
module module_1 (
    input  tri1 id_0,
    output wire id_1,
    output tri  id_2
);
  module_0 modCall_1 ();
  generate
    assign id_1 = 1;
  endgenerate
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16 = 1 > id_15;
  always @(posedge 1) begin : LABEL_0
    id_13 = 1'b0;
    $display;
  end
endmodule
