{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508440597734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508440597739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 13:16:37 2017 " "Processing started: Thu Oct 19 13:16:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508440597739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440597739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_Module_project1 -c Top_Module_project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Module_project1 -c Top_Module_project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440597739 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508440598188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508440598188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/projects/logical_v2/logical.v 5 5 " "Found 5 design units, including 5 entities, in source file /intelfpga_lite/16.1/projects/logical_v2/logical.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical " "Found entity 1: logical" {  } { { "../Logical_v2/logical.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Logical_v2/logical.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440614000 ""} { "Info" "ISGN_ENTITY_NAME" "2 _AND " "Found entity 2: _AND" {  } { { "../Logical_v2/logical.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Logical_v2/logical.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440614000 ""} { "Info" "ISGN_ENTITY_NAME" "3 _OR " "Found entity 3: _OR" {  } { { "../Logical_v2/logical.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Logical_v2/logical.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440614000 ""} { "Info" "ISGN_ENTITY_NAME" "4 _EXOR " "Found entity 4: _EXOR" {  } { { "../Logical_v2/logical.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Logical_v2/logical.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440614000 ""} { "Info" "ISGN_ENTITY_NAME" "5 _NOT " "Found entity 5: _NOT" {  } { { "../Logical_v2/logical.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Logical_v2/logical.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440614000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440614000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/projects/seven_segment/seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/projects/seven_segment/seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "../seven_segment/seven_segment.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/seven_segment/seven_segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440614002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440614002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_project1.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module_project1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Module_project1 " "Found entity 1: Top_Module_project1" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440614004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440614004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_selection.v 1 1 " "Found 1 design units, including 1 entities, in source file mode_selection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mode_Selection " "Found entity 1: Mode_Selection" {  } { { "Mode_Selection.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Mode_Selection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440614005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440614005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/fourbit_add.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/fourbit_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fourbit_add " "Found entity 1: Fourbit_add" {  } { { "output_files/Fourbit_add.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/output_files/Fourbit_add.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440614007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440614007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/four_to_one_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/four_to_one_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Four_To_One_MUX " "Found entity 1: Four_To_One_MUX" {  } { { "output_files/Four_To_One_MUX.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/output_files/Four_To_One_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440614008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440614008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/two_to_one_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/two_to_one_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Two_To_One_MUX " "Found entity 1: Two_To_One_MUX" {  } { { "output_files/Two_To_ONE_MUX.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/output_files/Two_To_ONE_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440614010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440614010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/full_add.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/full_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_add " "Found entity 1: full_add" {  } { { "output_files/full_add.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/output_files/full_add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440614012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440614012 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Module_project1.v(51) " "Verilog HDL Instantiation warning at Top_Module_project1.v(51): instance has no name" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1508440614013 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Module_project1 " "Elaborating entity \"Top_Module_project1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508440614043 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[9..1\] Top_Module_project1.v(35) " "Output port \"LED\[9..1\]\" at Top_Module_project1.v(35) has no driver" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1508440614045 "|Top_Module_project1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_To_One_MUX Four_To_One_MUX:comb_19 " "Elaborating entity \"Four_To_One_MUX\" for hierarchy \"Four_To_One_MUX:comb_19\"" {  } { { "Top_Module_project1.v" "comb_19" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508440614061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Two_To_One_MUX Four_To_One_MUX:comb_19\|Two_To_One_MUX:stage0 " "Elaborating entity \"Two_To_One_MUX\" for hierarchy \"Four_To_One_MUX:comb_19\|Two_To_One_MUX:stage0\"" {  } { { "output_files/Four_To_One_MUX.v" "stage0" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/output_files/Four_To_One_MUX.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508440614075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:SevenSeg0 " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:SevenSeg0\"" {  } { { "Top_Module_project1.v" "SevenSeg0" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508440614076 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1508440614518 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_0\[7\] VCC " "Pin \"HEX_0\[7\]\" is stuck at VCC" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|HEX_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_1\[7\] VCC " "Pin \"HEX_1\[7\]\" is stuck at VCC" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|HEX_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[0\] VCC " "Pin \"HEX_2\[0\]\" is stuck at VCC" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|HEX_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[1\] VCC " "Pin \"HEX_2\[1\]\" is stuck at VCC" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|HEX_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[2\] VCC " "Pin \"HEX_2\[2\]\" is stuck at VCC" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|HEX_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[3\] VCC " "Pin \"HEX_2\[3\]\" is stuck at VCC" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|HEX_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[4\] VCC " "Pin \"HEX_2\[4\]\" is stuck at VCC" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|HEX_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[5\] VCC " "Pin \"HEX_2\[5\]\" is stuck at VCC" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|HEX_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[6\] VCC " "Pin \"HEX_2\[6\]\" is stuck at VCC" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|HEX_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[7\] VCC " "Pin \"HEX_2\[7\]\" is stuck at VCC" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|HEX_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[0\] VCC " "Pin \"HEX_3\[0\]\" is stuck at VCC" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|HEX_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[1\] VCC " "Pin \"HEX_3\[1\]\" is stuck at VCC" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|HEX_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[2\] VCC " "Pin \"HEX_3\[2\]\" is stuck at VCC" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|HEX_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[3\] VCC " "Pin \"HEX_3\[3\]\" is stuck at VCC" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|HEX_3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[4\] VCC " "Pin \"HEX_3\[4\]\" is stuck at VCC" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|HEX_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[5\] VCC " "Pin \"HEX_3\[5\]\" is stuck at VCC" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|HEX_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[6\] VCC " "Pin \"HEX_3\[6\]\" is stuck at VCC" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|HEX_3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[7\] VCC " "Pin \"HEX_3\[7\]\" is stuck at VCC" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|HEX_3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508440614535 "|Top_Module_project1|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1508440614535 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1508440614624 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508440615147 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508440615147 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_SEL1 " "No output dependent on input pin \"SW_SEL1\"" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508440615217 "|Top_Module_project1|SW_SEL1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1508440615217 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508440615217 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508440615217 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508440615217 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508440615217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508440615264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 13:16:55 2017 " "Processing ended: Thu Oct 19 13:16:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508440615264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508440615264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508440615264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440615264 ""}
