// Generated by CIRCT firtool-1.62.1-1-gdf5ed6ea5
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// VCS coverage exclude_file
module checkpointMem_256x920(	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
  input  [7:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [919:0] R0_data,
  input  [7:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [919:0] W0_data
);

  reg [919:0] Memory[0:255];	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
  reg         _R0_en_d0;	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
  reg [7:0]   _R0_addr_d0;	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
  always @(posedge R0_clk) begin	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
    _R0_en_d0 <= R0_en;	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
    _R0_addr_d0 <= R0_addr;	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
  end // always @(posedge)
  always @(posedge W0_clk) begin	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
    if (W0_en & 1'h1)	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
      Memory[W0_addr] <= W0_data;	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
    `ifdef RANDOMIZE_REG_INIT	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
      reg [31:0] _RANDOM;	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
    `endif // RANDOMIZE_REG_INIT
    reg [927:0] _RANDOM_MEM;	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
    initial begin	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
      `INIT_RANDOM_PROLOG_	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
      `ifdef RANDOMIZE_MEM_INIT	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
        for (logic [8:0] i = 9'h0; i < 9'h100; i += 9'h1) begin
          for (logic [9:0] j = 10'h0; j < 10'h3A0; j += 10'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
          end	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
          Memory[i[7:0]] = _RANDOM_MEM[919:0];	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
        end	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
        _RANDOM = {`RANDOM};	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
        _R0_en_d0 = _RANDOM[0];	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
        _R0_addr_d0 = _RANDOM[8:1];	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 920'bx;	// @[Users/kyoukamikura/JLU-NSCSCC-25/chisel-playground/playground/src/core/backend/ooo/RegRenaming.scala:47:34]
endmodule

