[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/UnsizedElabComp/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 194
LIB: work
FILE: ${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv
n<> u<193> t<Top_level_rule> c<1> l<1:1> el<24:1>
  n<> u<1> t<Null_rule> p<193> s<192> l<1:1>
  n<> u<192> t<Source_text> p<193> c<9> l<1:1> el<23:10>
    n<> u<9> t<Description> p<192> c<8> s<191> l<1:1> el<2:10>
      n<> u<8> t<Module_declaration> p<9> c<6> l<1:1> el<2:10>
        n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<GOOD> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:12>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:12> el<1:12>
          n<> u<5> t<Port_list> p<6> l<1:12> el<1:14>
        n<> u<7> t<ENDMODULE> p<8> l<2:1> el<2:10>
    n<> u<191> t<Description> p<192> c<190> l<4:1> el<23:10>
      n<> u<190> t<Module_declaration> p<191> c<14> l<4:1> el<23:10>
        n<> u<14> t<Module_nonansi_header> p<190> c<10> s<43> l<4:1> el<4:14>
          n<module> u<10> t<Module_keyword> p<14> s<11> l<4:1> el<4:7>
          n<top> u<11> t<STRING_CONST> p<14> s<12> l<4:8> el<4:11>
          n<> u<12> t<Package_import_declaration_list> p<14> s<13> l<4:11> el<4:11>
          n<> u<13> t<Port_list> p<14> l<4:11> el<4:13>
        n<> u<43> t<Module_item> p<190> c<42> s<72> l<5:3> el<5:37>
          n<> u<42> t<Non_port_module_item> p<43> c<41> l<5:3> el<5:37>
            n<> u<41> t<Module_or_generate_item> p<42> c<40> l<5:3> el<5:37>
              n<> u<40> t<Module_common_item> p<41> c<39> l<5:3> el<5:37>
                n<> u<39> t<Module_or_generate_item_declaration> p<40> c<38> l<5:3> el<5:37>
                  n<> u<38> t<Package_or_generate_item_declaration> p<39> c<37> l<5:3> el<5:37>
                    n<> u<37> t<Parameter_declaration> p<38> c<27> l<5:3> el<5:36>
                      n<> u<27> t<Data_type_or_implicit> p<37> c<26> s<36> l<5:13> el<5:24>
                        n<> u<26> t<Data_type> p<27> c<15> l<5:13> el<5:24>
                          n<> u<15> t<IntVec_TypeLogic> p<26> s<25> l<5:13> el<5:18>
                          n<> u<25> t<Packed_dimension> p<26> c<24> l<5:19> el<5:24>
                            n<> u<24> t<Constant_range> p<25> c<19> l<5:20> el<5:23>
                              n<> u<19> t<Constant_expression> p<24> c<18> s<23> l<5:20> el<5:21>
                                n<> u<18> t<Constant_primary> p<19> c<17> l<5:20> el<5:21>
                                  n<> u<17> t<Primary_literal> p<18> c<16> l<5:20> el<5:21>
                                    n<2> u<16> t<INT_CONST> p<17> l<5:20> el<5:21>
                              n<> u<23> t<Constant_expression> p<24> c<22> l<5:22> el<5:23>
                                n<> u<22> t<Constant_primary> p<23> c<21> l<5:22> el<5:23>
                                  n<> u<21> t<Primary_literal> p<22> c<20> l<5:22> el<5:23>
                                    n<0> u<20> t<INT_CONST> p<21> l<5:22> el<5:23>
                      n<> u<36> t<Param_assignment_list> p<37> c<35> l<5:25> el<5:36>
                        n<> u<35> t<Param_assignment> p<36> c<28> l<5:25> el<5:36>
                          n<P1> u<28> t<STRING_CONST> p<35> s<34> l<5:25> el<5:27>
                          n<> u<34> t<Constant_param_expression> p<35> c<33> l<5:30> el<5:36>
                            n<> u<33> t<Constant_mintypmax_expression> p<34> c<32> l<5:30> el<5:36>
                              n<> u<32> t<Constant_expression> p<33> c<31> l<5:30> el<5:36>
                                n<> u<31> t<Constant_primary> p<32> c<30> l<5:30> el<5:36>
                                  n<> u<30> t<Primary_literal> p<31> c<29> l<5:30> el<5:36>
                                    n<3'b111> u<29> t<INT_CONST> p<30> l<5:30> el<5:36>
        n<> u<72> t<Module_item> p<190> c<71> s<101> l<6:3> el<6:37>
          n<> u<71> t<Non_port_module_item> p<72> c<70> l<6:3> el<6:37>
            n<> u<70> t<Module_or_generate_item> p<71> c<69> l<6:3> el<6:37>
              n<> u<69> t<Module_common_item> p<70> c<68> l<6:3> el<6:37>
                n<> u<68> t<Module_or_generate_item_declaration> p<69> c<67> l<6:3> el<6:37>
                  n<> u<67> t<Package_or_generate_item_declaration> p<68> c<66> l<6:3> el<6:37>
                    n<> u<66> t<Parameter_declaration> p<67> c<56> l<6:3> el<6:36>
                      n<> u<56> t<Data_type_or_implicit> p<66> c<55> s<65> l<6:13> el<6:24>
                        n<> u<55> t<Data_type> p<56> c<44> l<6:13> el<6:24>
                          n<> u<44> t<IntVec_TypeLogic> p<55> s<54> l<6:13> el<6:18>
                          n<> u<54> t<Packed_dimension> p<55> c<53> l<6:19> el<6:24>
                            n<> u<53> t<Constant_range> p<54> c<48> l<6:20> el<6:23>
                              n<> u<48> t<Constant_expression> p<53> c<47> s<52> l<6:20> el<6:21>
                                n<> u<47> t<Constant_primary> p<48> c<46> l<6:20> el<6:21>
                                  n<> u<46> t<Primary_literal> p<47> c<45> l<6:20> el<6:21>
                                    n<2> u<45> t<INT_CONST> p<46> l<6:20> el<6:21>
                              n<> u<52> t<Constant_expression> p<53> c<51> l<6:22> el<6:23>
                                n<> u<51> t<Constant_primary> p<52> c<50> l<6:22> el<6:23>
                                  n<> u<50> t<Primary_literal> p<51> c<49> l<6:22> el<6:23>
                                    n<0> u<49> t<INT_CONST> p<50> l<6:22> el<6:23>
                      n<> u<65> t<Param_assignment_list> p<66> c<64> l<6:25> el<6:36>
                        n<> u<64> t<Param_assignment> p<65> c<57> l<6:25> el<6:36>
                          n<P2> u<57> t<STRING_CONST> p<64> s<63> l<6:25> el<6:27>
                          n<> u<63> t<Constant_param_expression> p<64> c<62> l<6:30> el<6:36>
                            n<> u<62> t<Constant_mintypmax_expression> p<63> c<61> l<6:30> el<6:36>
                              n<> u<61> t<Constant_expression> p<62> c<60> l<6:30> el<6:36>
                                n<> u<60> t<Constant_primary> p<61> c<59> l<6:30> el<6:36>
                                  n<> u<59> t<Primary_literal> p<60> c<58> l<6:30> el<6:36>
                                    n<3'b110> u<58> t<INT_CONST> p<59> l<6:30> el<6:36>
        n<> u<101> t<Module_item> p<190> c<100> s<130> l<7:3> el<9:6>
          n<> u<100> t<Non_port_module_item> p<101> c<99> l<7:3> el<9:6>
            n<> u<99> t<Module_or_generate_item> p<100> c<98> l<7:3> el<9:6>
              n<> u<98> t<Module_common_item> p<99> c<97> l<7:3> el<9:6>
                n<> u<97> t<Conditional_generate_construct> p<98> c<96> l<7:3> el<9:6>
                  n<> u<96> t<If_generate_construct> p<97> c<95> l<7:3> el<9:6>
                    n<> u<95> t<IF> p<96> s<82> l<7:3> el<7:5>
                    n<> u<82> t<Constant_expression> p<96> c<76> s<94> l<7:8> el<7:20>
                      n<> u<76> t<Constant_expression> p<82> c<75> s<81> l<7:8> el<7:14>
                        n<> u<75> t<Constant_primary> p<76> c<74> l<7:8> el<7:14>
                          n<> u<74> t<Primary_literal> p<75> c<73> l<7:8> el<7:14>
                            n<3'b111> u<73> t<INT_CONST> p<74> l<7:8> el<7:14>
                      n<> u<81> t<BinOp_Equiv> p<82> s<80> l<7:15> el<7:17>
                      n<> u<80> t<Constant_expression> p<82> c<79> l<7:18> el<7:20>
                        n<> u<79> t<Constant_primary> p<80> c<78> l<7:18> el<7:20>
                          n<> u<78> t<Primary_literal> p<79> c<77> l<7:18> el<7:20>
                            n<> u<77> t<Number_Tick1> p<78> l<7:18> el<7:20>
                    n<> u<94> t<Generate_item> p<96> c<93> l<7:22> el<9:6>
                      n<> u<93> t<Generate_begin_end_block> p<94> c<91> l<7:22> el<9:6>
                        n<> u<91> t<Generate_item> p<93> c<90> s<92> l<8:5> el<8:18>
                          n<> u<90> t<Module_or_generate_item> p<91> c<89> l<8:5> el<8:18>
                            n<> u<89> t<Module_instantiation> p<90> c<83> l<8:5> el<8:18>
                              n<GOOD> u<83> t<STRING_CONST> p<89> s<88> l<8:5> el<8:9>
                              n<> u<88> t<Hierarchical_instance> p<89> c<85> l<8:10> el<8:17>
                                n<> u<85> t<Name_of_instance> p<88> c<84> s<87> l<8:10> el<8:15>
                                  n<good1> u<84> t<STRING_CONST> p<85> l<8:10> el<8:15>
                                n<> u<87> t<Port_connection_list> p<88> c<86> l<8:16> el<8:16>
                                  n<> u<86> t<Ordered_port_connection> p<87> l<8:16> el<8:16>
                        n<> u<92> t<END> p<93> l<9:3> el<9:6>
        n<> u<130> t<Module_item> p<190> c<129> s<159> l<11:3> el<13:6>
          n<> u<129> t<Non_port_module_item> p<130> c<128> l<11:3> el<13:6>
            n<> u<128> t<Module_or_generate_item> p<129> c<127> l<11:3> el<13:6>
              n<> u<127> t<Module_common_item> p<128> c<126> l<11:3> el<13:6>
                n<> u<126> t<Conditional_generate_construct> p<127> c<125> l<11:3> el<13:6>
                  n<> u<125> t<If_generate_construct> p<126> c<124> l<11:3> el<13:6>
                    n<> u<124> t<IF> p<125> s<111> l<11:3> el<11:5>
                    n<> u<111> t<Constant_expression> p<125> c<105> s<123> l<11:8> el<11:16>
                      n<> u<105> t<Constant_expression> p<111> c<104> s<110> l<11:8> el<11:10>
                        n<> u<104> t<Constant_primary> p<105> c<103> l<11:8> el<11:10>
                          n<> u<103> t<Primary_literal> p<104> c<102> l<11:8> el<11:10>
                            n<P1> u<102> t<STRING_CONST> p<103> l<11:8> el<11:10>
                      n<> u<110> t<BinOp_Equiv> p<111> s<109> l<11:11> el<11:13>
                      n<> u<109> t<Constant_expression> p<111> c<108> l<11:14> el<11:16>
                        n<> u<108> t<Constant_primary> p<109> c<107> l<11:14> el<11:16>
                          n<> u<107> t<Primary_literal> p<108> c<106> l<11:14> el<11:16>
                            n<> u<106> t<Number_Tick1> p<107> l<11:14> el<11:16>
                    n<> u<123> t<Generate_item> p<125> c<122> l<11:18> el<13:6>
                      n<> u<122> t<Generate_begin_end_block> p<123> c<120> l<11:18> el<13:6>
                        n<> u<120> t<Generate_item> p<122> c<119> s<121> l<12:5> el<12:18>
                          n<> u<119> t<Module_or_generate_item> p<120> c<118> l<12:5> el<12:18>
                            n<> u<118> t<Module_instantiation> p<119> c<112> l<12:5> el<12:18>
                              n<GOOD> u<112> t<STRING_CONST> p<118> s<117> l<12:5> el<12:9>
                              n<> u<117> t<Hierarchical_instance> p<118> c<114> l<12:10> el<12:17>
                                n<> u<114> t<Name_of_instance> p<117> c<113> s<116> l<12:10> el<12:15>
                                  n<good2> u<113> t<STRING_CONST> p<114> l<12:10> el<12:15>
                                n<> u<116> t<Port_connection_list> p<117> c<115> l<12:16> el<12:16>
                                  n<> u<115> t<Ordered_port_connection> p<116> l<12:16> el<12:16>
                        n<> u<121> t<END> p<122> l<13:3> el<13:6>
        n<> u<159> t<Module_item> p<190> c<158> s<188> l<15:3> el<17:6>
          n<> u<158> t<Non_port_module_item> p<159> c<157> l<15:3> el<17:6>
            n<> u<157> t<Module_or_generate_item> p<158> c<156> l<15:3> el<17:6>
              n<> u<156> t<Module_common_item> p<157> c<155> l<15:3> el<17:6>
                n<> u<155> t<Conditional_generate_construct> p<156> c<154> l<15:3> el<17:6>
                  n<> u<154> t<If_generate_construct> p<155> c<153> l<15:3> el<17:6>
                    n<> u<153> t<IF> p<154> s<140> l<15:3> el<15:5>
                    n<> u<140> t<Constant_expression> p<154> c<134> s<152> l<15:8> el<15:20>
                      n<> u<134> t<Constant_expression> p<140> c<133> s<139> l<15:8> el<15:14>
                        n<> u<133> t<Constant_primary> p<134> c<132> l<15:8> el<15:14>
                          n<> u<132> t<Primary_literal> p<133> c<131> l<15:8> el<15:14>
                            n<3'b101> u<131> t<INT_CONST> p<132> l<15:8> el<15:14>
                      n<> u<139> t<BinOp_Equiv> p<140> s<138> l<15:15> el<15:17>
                      n<> u<138> t<Constant_expression> p<140> c<137> l<15:18> el<15:20>
                        n<> u<137> t<Constant_primary> p<138> c<136> l<15:18> el<15:20>
                          n<> u<136> t<Primary_literal> p<137> c<135> l<15:18> el<15:20>
                            n<> u<135> t<Number_Tick1> p<136> l<15:18> el<15:20>
                    n<> u<152> t<Generate_item> p<154> c<151> l<15:22> el<17:6>
                      n<> u<151> t<Generate_begin_end_block> p<152> c<149> l<15:22> el<17:6>
                        n<> u<149> t<Generate_item> p<151> c<148> s<150> l<16:5> el<16:15>
                          n<> u<148> t<Module_or_generate_item> p<149> c<147> l<16:5> el<16:15>
                            n<> u<147> t<Module_instantiation> p<148> c<141> l<16:5> el<16:15>
                              n<BAD> u<141> t<STRING_CONST> p<147> s<146> l<16:5> el<16:8>
                              n<> u<146> t<Hierarchical_instance> p<147> c<143> l<16:9> el<16:14>
                                n<> u<143> t<Name_of_instance> p<146> c<142> s<145> l<16:9> el<16:12>
                                  n<bad> u<142> t<STRING_CONST> p<143> l<16:9> el<16:12>
                                n<> u<145> t<Port_connection_list> p<146> c<144> l<16:13> el<16:13>
                                  n<> u<144> t<Ordered_port_connection> p<145> l<16:13> el<16:13>
                        n<> u<150> t<END> p<151> l<17:3> el<17:6>
        n<> u<188> t<Module_item> p<190> c<187> s<189> l<19:3> el<21:6>
          n<> u<187> t<Non_port_module_item> p<188> c<186> l<19:3> el<21:6>
            n<> u<186> t<Module_or_generate_item> p<187> c<185> l<19:3> el<21:6>
              n<> u<185> t<Module_common_item> p<186> c<184> l<19:3> el<21:6>
                n<> u<184> t<Conditional_generate_construct> p<185> c<183> l<19:3> el<21:6>
                  n<> u<183> t<If_generate_construct> p<184> c<182> l<19:3> el<21:6>
                    n<> u<182> t<IF> p<183> s<169> l<19:3> el<19:5>
                    n<> u<169> t<Constant_expression> p<183> c<163> s<181> l<19:8> el<19:16>
                      n<> u<163> t<Constant_expression> p<169> c<162> s<168> l<19:8> el<19:10>
                        n<> u<162> t<Constant_primary> p<163> c<161> l<19:8> el<19:10>
                          n<> u<161> t<Primary_literal> p<162> c<160> l<19:8> el<19:10>
                            n<P2> u<160> t<STRING_CONST> p<161> l<19:8> el<19:10>
                      n<> u<168> t<BinOp_Equiv> p<169> s<167> l<19:11> el<19:13>
                      n<> u<167> t<Constant_expression> p<169> c<166> l<19:14> el<19:16>
                        n<> u<166> t<Constant_primary> p<167> c<165> l<19:14> el<19:16>
                          n<> u<165> t<Primary_literal> p<166> c<164> l<19:14> el<19:16>
                            n<> u<164> t<Number_Tick1> p<165> l<19:14> el<19:16>
                    n<> u<181> t<Generate_item> p<183> c<180> l<19:18> el<21:6>
                      n<> u<180> t<Generate_begin_end_block> p<181> c<178> l<19:18> el<21:6>
                        n<> u<178> t<Generate_item> p<180> c<177> s<179> l<20:5> el<20:15>
                          n<> u<177> t<Module_or_generate_item> p<178> c<176> l<20:5> el<20:15>
                            n<> u<176> t<Module_instantiation> p<177> c<170> l<20:5> el<20:15>
                              n<BAD> u<170> t<STRING_CONST> p<176> s<175> l<20:5> el<20:8>
                              n<> u<175> t<Hierarchical_instance> p<176> c<172> l<20:9> el<20:14>
                                n<> u<172> t<Name_of_instance> p<175> c<171> s<174> l<20:9> el<20:12>
                                  n<bad> u<171> t<STRING_CONST> p<172> l<20:9> el<20:12>
                                n<> u<174> t<Port_connection_list> p<175> c<173> l<20:13> el<20:13>
                                  n<> u<173> t<Ordered_port_connection> p<174> l<20:13> el<20:13>
                        n<> u<179> t<END> p<180> l<21:3> el<21:6>
        n<> u<189> t<ENDMODULE> p<190> l<23:1> el<23:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv:1:1: No timescale set for "GOOD".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv:4:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv:1:1: Compile module "work@GOOD".
[INF:CP0303] ${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv:4:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  4
Constant                                              12
Design                                                 1
GenIf                                                  4
Identifier                                             2
LogicTypespec                                          2
Module                                                 2
ModuleTypespec                                         4
Operation                                              4
ParamAssign                                            2
Parameter                                              2
Range                                                  2
RefModule                                              4
RefObj                                                 2
RefTypespec                                            2
SourceFile                                             1
=== UHDM Object Stats End ===
[ERR:IG0809] ${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv:16:5: Unbound: 43, RefModule, bad.
[ERR:IG0809] ${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv:20:5: Unbound: 50, RefModule, bad.
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnsizedElabComp/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:1:1, endln:2:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@GOOD)
    |vpiParent:
    \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:1:1, endln:2:10
    |vpiName:work@GOOD
  |vpiDefName:work@GOOD
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:4:1, endln:23:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:4:1, endln:23:10
    |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.P1), line:5:25, endln:5:36
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:4:1, endln:23:10
    |BIN:111
    |vpiTypespec:
    \_RefTypespec: (work@top.P1), line:5:13, endln:5:24
      |vpiParent:
      \_Parameter: (work@top.P1), line:5:25, endln:5:36
      |vpiFullName:work@top.P1
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:P1
    |vpiFullName:work@top.P1
  |vpiParameter:
  \_Parameter: (work@top.P2), line:6:25, endln:6:36
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:4:1, endln:23:10
    |BIN:110
    |vpiTypespec:
    \_RefTypespec: (work@top.P2), line:6:13, endln:6:24
      |vpiParent:
      \_Parameter: (work@top.P2), line:6:25, endln:6:36
      |vpiFullName:work@top.P2
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:P2
    |vpiFullName:work@top.P2
  |vpiParamAssign:
  \_ParamAssign: , line:5:25, endln:5:36
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:4:1, endln:23:10
    |vpiRhs:
    \_Constant: , line:5:30, endln:5:36
      |vpiParent:
      \_ParamAssign: , line:5:25, endln:5:36
      |vpiDecompile:3'b111
      |vpiSize:3
      |BIN:111
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@top.P1), line:5:25, endln:5:36
  |vpiParamAssign:
  \_ParamAssign: , line:6:25, endln:6:36
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:4:1, endln:23:10
    |vpiRhs:
    \_Constant: , line:6:30, endln:6:36
      |vpiParent:
      \_ParamAssign: , line:6:25, endln:6:36
      |vpiDecompile:3'b110
      |vpiSize:3
      |BIN:110
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@top.P2), line:6:25, endln:6:36
  |vpiInternalScope:
  \_Begin: (work@top), line:7:22, endln:9:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:4:1, endln:23:10
    |vpiFullName:work@top
    |vpiTypedef:
    \_ModuleTypespec: (GOOD)
      |vpiParent:
      \_Design: (unnamed)
      |vpiName:GOOD
      |vpiModule:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:1:1, endln:2:10
    |vpiStmt:
    \_RefModule: work@GOOD (good1), line:8:5, endln:8:9
      |vpiParent:
      \_Begin: (work@top), line:7:22, endln:9:6
      |vpiName:good1
      |vpiDefName:work@GOOD
      |vpiActual:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:1:1, endln:2:10
  |vpiInternalScope:
  \_Begin: (work@top), line:11:18, endln:13:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:4:1, endln:23:10
    |vpiFullName:work@top
    |vpiTypedef:
    \_ModuleTypespec: (GOOD)
    |vpiStmt:
    \_RefModule: work@GOOD (good2), line:12:5, endln:12:9
      |vpiParent:
      \_Begin: (work@top), line:11:18, endln:13:6
      |vpiName:good2
      |vpiDefName:work@GOOD
      |vpiActual:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:1:1, endln:2:10
  |vpiInternalScope:
  \_Begin: (work@top), line:15:22, endln:17:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:4:1, endln:23:10
    |vpiFullName:work@top
    |vpiTypedef:
    \_ModuleTypespec: (BAD)
      |vpiParent:
      \_Begin: (work@top), line:15:22, endln:17:6
      |vpiName:BAD
    |vpiImportTypespec:
    \_ModuleTypespec: (BAD)
    |vpiStmt:
    \_RefModule: work@BAD (bad), line:16:5, endln:16:8
      |vpiParent:
      \_Begin: (work@top), line:15:22, endln:17:6
      |vpiName:bad
      |vpiDefName:work@BAD
  |vpiInternalScope:
  \_Begin: (work@top), line:19:18, endln:21:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:4:1, endln:23:10
    |vpiFullName:work@top
    |vpiTypedef:
    \_ModuleTypespec: (BAD)
      |vpiParent:
      \_Begin: (work@top), line:19:18, endln:21:6
      |vpiName:BAD
    |vpiImportTypespec:
    \_ModuleTypespec: (BAD)
    |vpiStmt:
    \_RefModule: work@BAD (bad), line:20:5, endln:20:8
      |vpiParent:
      \_Begin: (work@top), line:19:18, endln:21:6
      |vpiName:bad
      |vpiDefName:work@BAD
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:4:1, endln:23:10
    |vpiRange:
    \_Range: , line:5:19, endln:5:24
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:5:20, endln:5:21
        |vpiParent:
        \_Range: , line:5:19, endln:5:24
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:22, endln:5:23
        |vpiParent:
        \_Range: , line:5:19, endln:5:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:4:1, endln:23:10
    |vpiRange:
    \_Range: , line:6:19, endln:6:24
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:6:20, endln:6:21
        |vpiParent:
        \_Range: , line:6:19, endln:6:24
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:22, endln:6:23
        |vpiParent:
        \_Range: , line:6:19, endln:6:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:work@top
  |vpiGenStmt:
  \_GenIf: , line:7:3, endln:9:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:4:1, endln:23:10
    |vpiCondition:
    \_Operation: , line:7:8, endln:7:20
      |vpiParent:
      \_GenIf: , line:7:3, endln:9:6
      |vpiOpType:14
      |vpiOperand:
      \_Constant: , line:7:8, endln:7:14
        |vpiParent:
        \_Operation: , line:7:8, endln:7:20
        |vpiDecompile:3'b111
        |vpiSize:3
        |BIN:111
        |vpiConstType:3
      |vpiOperand:
      \_Constant: , line:7:18, endln:7:20
        |vpiParent:
        \_Operation: , line:7:8, endln:7:20
        |vpiDecompile:'1
        |vpiSize:-1
        |BIN:1
        |vpiConstType:3
    |vpiStmt:
    \_Begin: (work@top), line:7:22, endln:9:6
  |vpiGenStmt:
  \_GenIf: , line:11:3, endln:13:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:4:1, endln:23:10
    |vpiCondition:
    \_Operation: , line:11:8, endln:11:16
      |vpiParent:
      \_GenIf: , line:11:3, endln:13:6
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@top.P1), line:11:8, endln:11:10
        |vpiParent:
        \_Operation: , line:11:8, endln:11:16
        |vpiName:P1
        |vpiFullName:work@top.P1
        |vpiActual:
        \_Parameter: (work@top.P1), line:5:25, endln:5:36
      |vpiOperand:
      \_Constant: , line:11:14, endln:11:16
        |vpiParent:
        \_Operation: , line:11:8, endln:11:16
        |vpiDecompile:'1
        |vpiSize:-1
        |BIN:1
        |vpiConstType:3
    |vpiStmt:
    \_Begin: (work@top), line:11:18, endln:13:6
  |vpiGenStmt:
  \_GenIf: , line:15:3, endln:17:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:4:1, endln:23:10
    |vpiCondition:
    \_Operation: , line:15:8, endln:15:20
      |vpiParent:
      \_GenIf: , line:15:3, endln:17:6
      |vpiOpType:14
      |vpiOperand:
      \_Constant: , line:15:8, endln:15:14
        |vpiParent:
        \_Operation: , line:15:8, endln:15:20
        |vpiDecompile:3'b101
        |vpiSize:3
        |BIN:101
        |vpiConstType:3
      |vpiOperand:
      \_Constant: , line:15:18, endln:15:20
        |vpiParent:
        \_Operation: , line:15:8, endln:15:20
        |vpiDecompile:'1
        |vpiSize:-1
        |BIN:1
        |vpiConstType:3
    |vpiStmt:
    \_Begin: (work@top), line:15:22, endln:17:6
  |vpiGenStmt:
  \_GenIf: , line:19:3, endln:21:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:4:1, endln:23:10
    |vpiCondition:
    \_Operation: , line:19:8, endln:19:16
      |vpiParent:
      \_GenIf: , line:19:3, endln:21:6
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@top.P2), line:19:8, endln:19:10
        |vpiParent:
        \_Operation: , line:19:8, endln:19:16
        |vpiName:P2
        |vpiFullName:work@top.P2
        |vpiActual:
        \_Parameter: (work@top.P2), line:6:25, endln:6:36
      |vpiOperand:
      \_Constant: , line:19:14, endln:19:16
        |vpiParent:
        \_Operation: , line:19:8, endln:19:16
        |vpiDecompile:'1
        |vpiSize:-1
        |BIN:1
        |vpiConstType:3
    |vpiStmt:
    \_Begin: (work@top), line:19:18, endln:21:6
|vpiTypedef:
\_ModuleTypespec: (GOOD)
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedElabComp/dut.sv, line:4:1, endln:23:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 2
[   NOTE] : 0
