// Seed: 356717274
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_8 = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8
);
  inout wire _id_8;
  input wire id_7;
  inout wire id_6;
  xor primCall (id_4, id_1, id_7, id_9, id_6, id_3);
  output wire id_5;
  output wire id_4;
  input logic [7:0] id_3;
  output reg id_2;
  inout wor id_1;
  for (id_9 = {-1, id_3[id_8]}; 1'b0; id_2 = -1) assign id_9 = id_6;
  for (id_10 = 1; 1 - id_7; id_2 = id_3) assign id_1 = -1;
  module_0 modCall_1 (
      id_1,
      id_10,
      id_10
  );
endmodule
