# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../../ELEC3500-EggTimer_V1/sources_1/ip/c_counter_binary_9/c_counter_binary_9_sim_netlist.v" --include "../../../../../ELEC3500-EggTimer_V1/sources_1/ip/clk_wiz_0"
verilog xil_defaultlib  "../../../../../ELEC3500-EggTimer_V1/sources_1/ip/c_counter_binary_1/c_counter_binary_1_sim_netlist.v" --include "../../../../../ELEC3500-EggTimer_V1/sources_1/ip/clk_wiz_0"
verilog xil_defaultlib  "../../../../../ELEC3500-EggTimer_V1/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" --include "../../../../../ELEC3500-EggTimer_V1/sources_1/ip/clk_wiz_0"
verilog xil_defaultlib  "../../../EggTimer.srcs/sources_1/imports/new/binary_to_BCD.v" --include "../../../../../ELEC3500-EggTimer_V1/sources_1/ip/clk_wiz_0"
verilog xil_defaultlib  "../../../EggTimer.srcs/sources_1/new/set_time.v" --include "../../../../../ELEC3500-EggTimer_V1/sources_1/ip/clk_wiz_0"
verilog xil_defaultlib  "../../../EggTimer.srcs/sources_1/new/eggtimer.v" --include "../../../../../ELEC3500-EggTimer_V1/sources_1/ip/clk_wiz_0"
verilog xil_defaultlib  "../../../EggTimer.srcs/sim_1/new/eggtimer_tb.v" --include "../../../../../ELEC3500-EggTimer_V1/sources_1/ip/clk_wiz_0"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
