Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Oct 28 18:00:50 2025
| Host         : design-lab running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga
| Device       : 7vx690t-ffg1761
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
LUTAR-1    Warning           LUT drives async reset alert                               9           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  4           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                 2           
SYNTH-16   Warning           Address collision                                          1           
TIMING-16  Warning           Large setup violation                                      367         
TIMING-18  Warning           Missing input or output delay                              8           
XDCH-2     Warning           Same min and max delay values on IO port                   42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.769    -3976.964                    836                32824        0.052        0.000                      0                32700        0.661        0.000                       0                 14463  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                              ------------         ----------      --------------
clk_200mhz                                                                                                                         {0.000 2.500}        5.000           200.000         
  clk_125mhz_mmcm_out                                                                                                              {0.000 4.000}        8.000           125.000         
  mmcm_clkfb                                                                                                                       {0.000 2.500}        5.000           200.000         
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {0.000 1.551}        3.103           322.269         
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {0.000 1.551}        3.103           322.269         
sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_mgt_refclk_p                                                                                                                   {0.000 3.200}        6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_200mhz                                                                                                                                                                                                                                                                           1.100        0.000                       0                     1  
  clk_125mhz_mmcm_out                                                                                                                    0.346        0.000                      0                  473        0.103        0.000                      0                  473        2.286        0.000                       0                   231  
  mmcm_clkfb                                                                                                                                                                                                                                                                         4.063        0.000                       0                     2  
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK        0.230        0.000                      0                 3683        0.070        0.000                      0                 3683        0.661        0.000                       0                  1418  
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        1.100        0.000                      0                 1331        0.104        0.000                      0                 1331        0.661        0.000                       0                   775  
sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    0.202        0.000                      0                 1487        0.102        0.000                      0                 1487        0.661        0.000                       0                   772  
sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    0.119        0.000                      0                 1487        0.105        0.000                      0                 1487        0.661        0.000                       0                   772  
sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    0.008        0.000                      0                 1487        0.101        0.000                      0                 1487        0.661        0.000                       0                   772  
sfp_mgt_refclk_p                                                                                                                       -38.769    -2971.693                    641                22726        0.052        0.000                      0                22665        2.526        0.000                       0                  9720  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                         To Clock                                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                         --------                                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sfp_mgt_refclk_p                                                                                                                   clk_125mhz_mmcm_out                                                                                                                     -8.936     -648.914                    112                  112        1.397        0.000                      0                  112  
sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK        2.519        0.000                      0                   12                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        5.744        0.000                      0                   20                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    2.638        0.000                      0                    2                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    2.566        0.000                      0                    2                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    2.380        0.000                      0                    2                                                                        
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  sfp_mgt_refclk_p                                                                                                                         2.467        0.000                      0                    5                                                                        
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_mgt_refclk_p                                                                                                                         2.484        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                         From Clock                                                                                                                         To Clock                                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                         ----------                                                                                                                         --------                                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                  sfp_mgt_refclk_p                                                                                                                   clk_125mhz_mmcm_out                                                                                                                     -4.754     -356.357                     83                   83        1.447        0.000                      0                   83  
**async_default**                                                                                                                  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        2.297        0.000                      0                    1        0.282        0.000                      0                    1  
**async_default**                                                                                                                  sfp_mgt_refclk_p                                                                                                                   sfp_mgt_refclk_p                                                                                                                         4.311        0.000                      0                    1        0.993        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                         From Clock                                                                                                                         To Clock                                                                                                                         
----------                                                                                                                         ----------                                                                                                                         --------                                                                                                                         
(none)                                                                                                                             clk_125mhz_mmcm_out                                                                                                                                                                                                                                                   
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                                                                                                                                                      
(none)                                                                                                                             clk_125mhz_mmcm_out                                                                                                                clk_125mhz_mmcm_out                                                                                                                
(none)                                                                                                                                                                                                                                                                sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  
(none)                                                                                                                                                                                                                                                                sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  
(none)                                                                                                                                                                                                                                                                sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                                                                                                                                                                sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                                                                                                                                                                sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                                                                                                                                                                sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             clk_125mhz_mmcm_out                                                                                                                sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_mgt_refclk_p                                                                                                                   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                                                
(none)            mmcm_clkfb                          
(none)            sfp_mgt_refclk_p                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhz
  To Clock:  clk_200mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200mhz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_200mhz_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 blink_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        7.479ns  (logic 0.353ns (4.720%)  route 7.126ns (95.280%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 12.738 - 8.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.263     5.273    clk_125mhz_int
    SLICE_X115Y322       FDCE                                         r  blink_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y322       FDCE (Prop_fdce_C_Q)         0.216     5.489 f  blink_cnt_reg[20]/Q
                         net (fo=2, routed)           3.359     8.848    blink_cnt[20]
    SLICE_X172Y488       LUT5 (Prop_lut5_I1_O)        0.043     8.891 r  blink_cnt[23]_i_4/O
                         net (fo=1, routed)           0.223     9.115    blink_cnt[23]_i_4_n_0
    SLICE_X172Y487       LUT6 (Prop_lut6_I2_O)        0.043     9.158 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.329     9.487    blink_cnt[23]_i_3_n_0
    SLICE_X172Y488       LUT2 (Prop_lut2_I1_O)        0.051     9.538 r  blink_cnt[20]_i_1/O
                         net (fo=1, routed)           3.215    12.752    p_0_in__0[20]
    SLICE_X115Y322       FDCE                                         r  blink_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.068    12.738    clk_125mhz_int
    SLICE_X115Y322       FDCE                                         r  blink_cnt_reg[20]/C
                         clock pessimism              0.535    13.273    
                         clock uncertainty           -0.064    13.209    
    SLICE_X115Y322       FDCE (Setup_fdce_C_D)       -0.111    13.098    blink_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         13.098    
                         arrival time                         -12.752    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 blink_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.758ns  (logic 0.671ns (9.929%)  route 6.087ns (90.071%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 12.906 - 8.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.263     5.273    clk_125mhz_int
    SLICE_X115Y322       FDCE                                         r  blink_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y322       FDCE (Prop_fdce_C_Q)         0.216     5.489 r  blink_cnt_reg[20]/Q
                         net (fo=2, routed)           3.281     8.770    blink_cnt[20]
    SLICE_X173Y488       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.230     9.000 r  blink_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.000    blink_cnt_reg[20]_i_2_n_0
    SLICE_X173Y489       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     9.107 r  blink_cnt_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.424     9.531    blink_cnt0[23]
    SLICE_X172Y488       LUT2 (Prop_lut2_I0_O)        0.118     9.649 r  blink_cnt[23]_i_1/O
                         net (fo=1, routed)           2.382    12.032    p_0_in__0[23]
    SLICE_X120Y421       FDCE                                         r  blink_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.236    12.906    clk_125mhz_int
    SLICE_X120Y421       FDCE                                         r  blink_cnt_reg[23]/C
                         clock pessimism              0.426    13.332    
                         clock uncertainty           -0.064    13.268    
    SLICE_X120Y421       FDCE (Setup_fdce_C_D)       -0.062    13.206    blink_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         13.206    
                         arrival time                         -12.032    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 blink_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 0.670ns (9.976%)  route 6.046ns (90.024%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 12.906 - 8.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.263     5.273    clk_125mhz_int
    SLICE_X115Y322       FDCE                                         r  blink_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y322       FDCE (Prop_fdce_C_Q)         0.216     5.489 r  blink_cnt_reg[20]/Q
                         net (fo=2, routed)           3.281     8.770    blink_cnt[20]
    SLICE_X173Y488       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.230     9.000 r  blink_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.000    blink_cnt_reg[20]_i_2_n_0
    SLICE_X173Y489       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.104 r  blink_cnt_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.431     9.535    blink_cnt0[21]
    SLICE_X172Y488       LUT2 (Prop_lut2_I0_O)        0.120     9.655 r  blink_cnt[21]_i_1/O
                         net (fo=1, routed)           2.335    11.990    p_0_in__0[21]
    SLICE_X120Y421       FDCE                                         r  blink_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.236    12.906    clk_125mhz_int
    SLICE_X120Y421       FDCE                                         r  blink_cnt_reg[21]/C
                         clock pessimism              0.426    13.332    
                         clock uncertainty           -0.064    13.268    
    SLICE_X120Y421       FDCE (Setup_fdce_C_D)       -0.062    13.206    blink_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         13.206    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 blink_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.353ns (5.277%)  route 6.336ns (94.723%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 12.906 - 8.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.263     5.273    clk_125mhz_int
    SLICE_X115Y322       FDCE                                         r  blink_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y322       FDCE (Prop_fdce_C_Q)         0.216     5.489 f  blink_cnt_reg[20]/Q
                         net (fo=2, routed)           3.359     8.848    blink_cnt[20]
    SLICE_X172Y488       LUT5 (Prop_lut5_I1_O)        0.043     8.891 r  blink_cnt[23]_i_4/O
                         net (fo=1, routed)           0.223     9.115    blink_cnt[23]_i_4_n_0
    SLICE_X172Y487       LUT6 (Prop_lut6_I2_O)        0.043     9.158 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.242     9.400    blink_cnt[23]_i_3_n_0
    SLICE_X172Y487       LUT2 (Prop_lut2_I1_O)        0.051     9.451 r  blink_cnt[16]_i_1/O
                         net (fo=1, routed)           2.512    11.963    p_0_in__0[16]
    SLICE_X120Y421       FDCE                                         r  blink_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.236    12.906    clk_125mhz_int
    SLICE_X120Y421       FDCE                                         r  blink_cnt_reg[16]/C
                         clock pessimism              0.426    13.332    
                         clock uncertainty           -0.064    13.268    
    SLICE_X120Y421       FDCE (Setup_fdce_C_D)       -0.066    13.202    blink_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         13.202    
                         arrival time                         -11.963    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 blink_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 0.345ns (5.117%)  route 6.397ns (94.883%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 12.906 - 8.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.263     5.273    clk_125mhz_int
    SLICE_X115Y322       FDCE                                         r  blink_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y322       FDCE (Prop_fdce_C_Q)         0.216     5.489 f  blink_cnt_reg[20]/Q
                         net (fo=2, routed)           3.359     8.848    blink_cnt[20]
    SLICE_X172Y488       LUT5 (Prop_lut5_I1_O)        0.043     8.891 r  blink_cnt[23]_i_4/O
                         net (fo=1, routed)           0.223     9.115    blink_cnt[23]_i_4_n_0
    SLICE_X172Y487       LUT6 (Prop_lut6_I2_O)        0.043     9.158 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.311     9.469    blink_cnt[23]_i_3_n_0
    SLICE_X172Y488       LUT2 (Prop_lut2_I1_O)        0.043     9.512 r  blink_cnt[22]_i_1/O
                         net (fo=1, routed)           2.504    12.015    p_0_in__0[22]
    SLICE_X116Y418       FDCE                                         r  blink_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.236    12.906    clk_125mhz_int
    SLICE_X116Y418       FDCE                                         r  blink_cnt_reg[22]/C
                         clock pessimism              0.426    13.332    
                         clock uncertainty           -0.064    13.268    
    SLICE_X116Y418       FDCE (Setup_fdce_C_D)       -0.001    13.267    blink_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         13.267    
                         arrival time                         -12.015    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/delay_scl_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 0.254ns (3.854%)  route 6.337ns (96.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 13.065 - 8.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.207     5.217    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y264        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y264        FDPE (Prop_fdpe_C_Q)         0.254     5.471 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         6.337    11.808    si5324_i2c_master_inst/Q[0]
    SLICE_X54Y104        FDRE                                         r  si5324_i2c_master_inst/delay_scl_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.395    13.065    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X54Y104        FDRE                                         r  si5324_i2c_master_inst/delay_scl_reg_reg/C
                         clock pessimism              0.340    13.405    
                         clock uncertainty           -0.064    13.341    
    SLICE_X54Y104        FDRE (Setup_fdre_C_R)       -0.271    13.070    si5324_i2c_master_inst/delay_scl_reg_reg
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/scl_o_reg_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 0.254ns (3.854%)  route 6.337ns (96.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 13.065 - 8.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.207     5.217    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y264        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y264        FDPE (Prop_fdpe_C_Q)         0.254     5.471 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         6.337    11.808    si5324_i2c_master_inst/Q[0]
    SLICE_X54Y104        FDSE                                         r  si5324_i2c_master_inst/scl_o_reg_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.395    13.065    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X54Y104        FDSE                                         r  si5324_i2c_master_inst/scl_o_reg_reg/C
                         clock pessimism              0.340    13.405    
                         clock uncertainty           -0.064    13.341    
    SLICE_X54Y104        FDSE (Setup_fdse_C_S)       -0.271    13.070    si5324_i2c_master_inst/scl_o_reg_reg
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 blink_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 0.345ns (5.175%)  route 6.322ns (94.825%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 12.906 - 8.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.263     5.273    clk_125mhz_int
    SLICE_X115Y322       FDCE                                         r  blink_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y322       FDCE (Prop_fdce_C_Q)         0.216     5.489 f  blink_cnt_reg[20]/Q
                         net (fo=2, routed)           3.359     8.848    blink_cnt[20]
    SLICE_X172Y488       LUT5 (Prop_lut5_I1_O)        0.043     8.891 r  blink_cnt[23]_i_4/O
                         net (fo=1, routed)           0.223     9.115    blink_cnt[23]_i_4_n_0
    SLICE_X172Y487       LUT6 (Prop_lut6_I2_O)        0.043     9.158 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.242     9.400    blink_cnt[23]_i_3_n_0
    SLICE_X172Y487       LUT2 (Prop_lut2_I1_O)        0.043     9.443 r  blink_cnt[15]_i_1/O
                         net (fo=1, routed)           2.498    11.940    p_0_in__0[15]
    SLICE_X120Y421       FDCE                                         r  blink_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.236    12.906    clk_125mhz_int
    SLICE_X120Y421       FDCE                                         r  blink_cnt_reg[15]/C
                         clock pessimism              0.426    13.332    
                         clock uncertainty           -0.064    13.268    
    SLICE_X120Y421       FDCE (Setup_fdce_C_D)        0.000    13.268    blink_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         13.268    
                         arrival time                         -11.940    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/delay_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 0.254ns (3.902%)  route 6.256ns (96.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 13.065 - 8.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.207     5.217    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y264        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y264        FDPE (Prop_fdpe_C_Q)         0.254     5.471 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         6.256    11.727    si5324_i2c_master_inst/Q[0]
    SLICE_X54Y103        FDRE                                         r  si5324_i2c_master_inst/delay_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.395    13.065    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X54Y103        FDRE                                         r  si5324_i2c_master_inst/delay_reg_reg[11]/C
                         clock pessimism              0.340    13.405    
                         clock uncertainty           -0.064    13.341    
    SLICE_X54Y103        FDRE (Setup_fdre_C_R)       -0.271    13.070    si5324_i2c_master_inst/delay_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                         -11.727    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/delay_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 0.254ns (3.902%)  route 6.256ns (96.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 13.065 - 8.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.207     5.217    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y264        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y264        FDPE (Prop_fdpe_C_Q)         0.254     5.471 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         6.256    11.727    si5324_i2c_master_inst/Q[0]
    SLICE_X54Y103        FDRE                                         r  si5324_i2c_master_inst/delay_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.395    13.065    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X54Y103        FDRE                                         r  si5324_i2c_master_inst/delay_reg_reg[7]/C
                         clock pessimism              0.340    13.405    
                         clock uncertainty           -0.064    13.341    
    SLICE_X54Y103        FDRE (Setup_fdre_C_R)       -0.271    13.070    si5324_i2c_master_inst/delay_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                         -11.727    
  -------------------------------------------------------------------
                         slack                                  1.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/cur_address_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_init_inst/cmd_address_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.503%)  route 0.095ns (42.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.711     2.831    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y109        FDRE                                         r  si5324_i2c_init_inst/cur_address_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y109        FDRE (Prop_fdre_C_Q)         0.100     2.931 r  si5324_i2c_init_inst/cur_address_reg_reg[4]/Q
                         net (fo=1, routed)           0.095     3.026    si5324_i2c_init_inst/cur_address_reg[4]
    SLICE_X58Y109        LUT5 (Prop_lut5_I4_O)        0.028     3.054 r  si5324_i2c_init_inst/cmd_address_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.054    si5324_i2c_init_inst/cmd_address_reg[4]_i_1_n_0
    SLICE_X58Y109        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.952     3.284    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X58Y109        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[4]/C
                         clock pessimism             -0.420     2.864    
    SLICE_X58Y109        FDRE (Hold_fdre_C_D)         0.087     2.951    si5324_i2c_init_inst/cmd_address_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.951    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/scl_i_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/delay_scl_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (58.954%)  route 0.089ns (41.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.715     2.835    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X53Y104        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_fdre_C_Q)         0.100     2.935 f  si5324_i2c_master_inst/scl_i_reg_reg/Q
                         net (fo=2, routed)           0.089     3.024    si5324_i2c_master_inst/scl_i_reg
    SLICE_X54Y104        LUT4 (Prop_lut4_I0_O)        0.028     3.052 r  si5324_i2c_master_inst/delay_scl_reg_i_1/O
                         net (fo=1, routed)           0.000     3.052    si5324_i2c_master_inst/delay_scl_reg_i_1_n_0
    SLICE_X54Y104        FDRE                                         r  si5324_i2c_master_inst/delay_scl_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.957     3.289    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X54Y104        FDRE                                         r  si5324_i2c_master_inst/delay_scl_reg_reg/C
                         clock pessimism             -0.440     2.849    
    SLICE_X54Y104        FDRE (Hold_fdre_C_D)         0.087     2.936    si5324_i2c_master_inst/delay_scl_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.936    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/init_data_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_init_inst/cmd_address_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.438%)  route 0.099ns (43.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    2.829ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.709     2.829    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X59Y109        FDRE                                         r  si5324_i2c_init_inst/init_data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y109        FDRE (Prop_fdre_C_Q)         0.100     2.929 r  si5324_i2c_init_inst/init_data_reg_reg[8]/Q
                         net (fo=24, routed)          0.099     3.028    si5324_i2c_init_inst/p_0_in_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I3_O)        0.028     3.056 r  si5324_i2c_init_inst/cmd_address_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.056    si5324_i2c_init_inst/cmd_address_reg[1]_i_1_n_0
    SLICE_X58Y109        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.952     3.284    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X58Y109        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[1]/C
                         clock pessimism             -0.444     2.840    
    SLICE_X58Y109        FDRE (Hold_fdre_C_D)         0.087     2.927    si5324_i2c_init_inst/cmd_address_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/init_data_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_init_inst/cmd_address_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.190%)  route 0.100ns (43.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    2.829ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.709     2.829    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X59Y109        FDRE                                         r  si5324_i2c_init_inst/init_data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y109        FDRE (Prop_fdre_C_Q)         0.100     2.929 r  si5324_i2c_init_inst/init_data_reg_reg[8]/Q
                         net (fo=24, routed)          0.100     3.029    si5324_i2c_init_inst/p_0_in_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I3_O)        0.028     3.057 r  si5324_i2c_init_inst/cmd_address_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.057    si5324_i2c_init_inst/cmd_address_reg[5]_i_1_n_0
    SLICE_X58Y109        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.952     3.284    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X58Y109        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[5]/C
                         clock pessimism             -0.444     2.840    
    SLICE_X58Y109        FDRE (Hold_fdre_C_D)         0.087     2.927    si5324_i2c_init_inst/cmd_address_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_125mhz_inst/sync_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.344%)  route 0.055ns (31.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.122ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.584     2.704    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y264        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y264        FDPE (Prop_fdpe_C_Q)         0.118     2.822 r  sync_reset_125mhz_inst/sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.877    sync_reset_125mhz_inst/sync_reg_reg_n_0_[0]
    SLICE_X58Y264        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.790     3.122    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y264        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[1]/C
                         clock pessimism             -0.418     2.704    
    SLICE_X58Y264        FDPE (Hold_fdpe_C_D)         0.042     2.746    sync_reset_125mhz_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/data_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.797ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.677     2.797    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X61Y108        FDRE                                         r  si5324_i2c_init_inst/data_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y108        FDRE (Prop_fdre_C_Q)         0.100     2.897 r  si5324_i2c_init_inst/data_out_reg_reg[1]/Q
                         net (fo=1, routed)           0.089     2.986    si5324_i2c_master_inst/data_reg_reg[7]_0[1]
    SLICE_X61Y107        FDRE                                         r  si5324_i2c_master_inst/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.919     3.251    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X61Y107        FDRE                                         r  si5324_i2c_master_inst/data_reg_reg[1]/C
                         clock pessimism             -0.440     2.811    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.040     2.851    si5324_i2c_master_inst/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.851    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/init_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_init_inst/cmd_address_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.146ns (50.215%)  route 0.145ns (49.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    2.797ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.677     2.797    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X60Y109        FDRE                                         r  si5324_i2c_init_inst/init_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.118     2.915 r  si5324_i2c_init_inst/init_data_reg_reg[2]/Q
                         net (fo=8, routed)           0.145     3.060    si5324_i2c_init_inst/init_data_reg_reg_n_0_[2]
    SLICE_X58Y109        LUT5 (Prop_lut5_I0_O)        0.028     3.088 r  si5324_i2c_init_inst/cmd_address_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.088    si5324_i2c_init_inst/cmd_address_reg[2]_i_1_n_0
    SLICE_X58Y109        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.952     3.284    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X58Y109        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[2]/C
                         clock pessimism             -0.420     2.864    
    SLICE_X58Y109        FDRE (Hold_fdre_C_D)         0.087     2.951    si5324_i2c_init_inst/cmd_address_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.951    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/FSM_onehot_state_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/bit_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.130ns (52.486%)  route 0.118ns (47.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    2.829ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.709     2.829    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X59Y107        FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDRE (Prop_fdre_C_Q)         0.100     2.929 r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[9]/Q
                         net (fo=14, routed)          0.118     3.047    si5324_i2c_master_inst/FSM_onehot_state_reg_reg_n_0_[9]
    SLICE_X58Y107        LUT5 (Prop_lut5_I0_O)        0.030     3.077 r  si5324_i2c_master_inst/bit_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.077    si5324_i2c_master_inst/bit_count_next[2]
    SLICE_X58Y107        FDRE                                         r  si5324_i2c_master_inst/bit_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.952     3.284    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X58Y107        FDRE                                         r  si5324_i2c_master_inst/bit_count_reg_reg[2]/C
                         clock pessimism             -0.444     2.840    
    SLICE_X58Y107        FDRE (Hold_fdre_C_D)         0.096     2.936    si5324_i2c_master_inst/bit_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.936    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.287%)  route 0.112ns (46.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.712     2.832    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X57Y106        FDRE                                         r  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDRE (Prop_fdre_C_Q)         0.100     2.932 r  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[3]/Q
                         net (fo=25, routed)          0.112     3.044    si5324_i2c_master_inst/phy_state_reg[3]
    SLICE_X56Y106        LUT6 (Prop_lut6_I2_O)        0.028     3.072 r  si5324_i2c_master_inst/FSM_sequential_phy_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.072    si5324_i2c_master_inst/FSM_sequential_phy_state_reg[2]_i_1_n_0
    SLICE_X56Y106        FDRE                                         r  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.955     3.287    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y106        FDRE                                         r  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[2]/C
                         clock pessimism             -0.444     2.843    
    SLICE_X56Y106        FDRE (Hold_fdre_C_D)         0.087     2.930    si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/cmd_address_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.613%)  route 0.106ns (47.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    2.829ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.709     2.829    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X58Y109        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.118     2.947 r  si5324_i2c_init_inst/cmd_address_reg_reg[2]/Q
                         net (fo=2, routed)           0.106     3.053    si5324_i2c_master_inst/addr_reg_reg[6]_1[2]
    SLICE_X57Y108        FDRE                                         r  si5324_i2c_master_inst/addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.954     3.286    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X57Y108        FDRE                                         r  si5324_i2c_master_inst/addr_reg_reg[2]/C
                         clock pessimism             -0.420     2.866    
    SLICE_X57Y108        FDRE (Hold_fdre_C_D)         0.040     2.906    si5324_i2c_master_inst/addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mmcm_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.349         8.000       6.650      BUFGCTRL_X0Y17       clk_125mhz_bufg_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0    n/a            0.937         8.000       7.063      MMCME2_ADV_X1Y8      clk_mmcm_inst/CLKOUT0
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X172Y486       blink_cnt_reg[12]/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X172Y486       blink_cnt_reg[13]/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X120Y421       blink_cnt_reg[14]/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X120Y421       blink_cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y8      clk_mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X172Y486       blink_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X172Y486       blink_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X172Y486       blink_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X172Y486       blink_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X120Y421       blink_cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X120Y421       blink_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X120Y421       blink_cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X120Y421       blink_cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X120Y421       blink_cnt_reg[18]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X120Y421       blink_cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X171Y482       blink_5hz_reg/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X171Y482       blink_5hz_reg/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X171Y484       blink_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X171Y484       blink_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X172Y486       blink_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X172Y486       blink_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X172Y486       blink_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X172Y486       blink_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X172Y486       blink_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X172Y486       blink_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkfb
  To Clock:  mmcm_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkfb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.606ns (21.258%)  route 2.245ns (78.742%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 4.995 - 3.103 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.745     2.097    <hidden>
    SLICE_X188Y495       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y495       FDRE (Prop_fdre_C_Q)         0.254     2.351 r  <hidden>
                         net (fo=17, routed)          0.610     2.961    <hidden>
    SLICE_X177Y497       LUT2 (Prop_lut2_I1_O)        0.051     3.012 r  <hidden>
                         net (fo=1, routed)           0.220     3.232    <hidden>
    SLICE_X177Y497       LUT6 (Prop_lut6_I3_O)        0.129     3.361 r  <hidden>
                         net (fo=5, routed)           0.331     3.692    <hidden>
    SLICE_X183Y497       LUT4 (Prop_lut4_I2_O)        0.043     3.735 r  <hidden>
                         net (fo=1, routed)           0.513     4.247    <hidden>
    SLICE_X185Y496       LUT6 (Prop_lut6_I1_O)        0.043     4.290 r  <hidden>
                         net (fo=2, routed)           0.239     4.529    <hidden>
    SLICE_X186Y496       LUT6 (Prop_lut6_I5_O)        0.043     4.572 r  <hidden>
                         net (fo=2, routed)           0.332     4.905    <hidden>
    SLICE_X186Y492       LUT5 (Prop_lut5_I2_O)        0.043     4.948 r  <hidden>
                         net (fo=1, routed)           0.000     4.948    <hidden>
    SLICE_X186Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.693     4.995    <hidden>
    SLICE_X186Y492       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.148    
                         clock uncertainty           -0.035     5.113    
    SLICE_X186Y492       FDRE (Setup_fdre_C_D)        0.065     5.178    <hidden>
  -------------------------------------------------------------------
                         required time                          5.178    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.606ns (21.967%)  route 2.153ns (78.033%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 4.995 - 3.103 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.745     2.097    <hidden>
    SLICE_X188Y495       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y495       FDRE (Prop_fdre_C_Q)         0.254     2.351 r  <hidden>
                         net (fo=17, routed)          0.610     2.961    <hidden>
    SLICE_X177Y497       LUT2 (Prop_lut2_I1_O)        0.051     3.012 r  <hidden>
                         net (fo=1, routed)           0.220     3.232    <hidden>
    SLICE_X177Y497       LUT6 (Prop_lut6_I3_O)        0.129     3.361 f  <hidden>
                         net (fo=5, routed)           0.341     3.702    <hidden>
    SLICE_X182Y498       LUT4 (Prop_lut4_I2_O)        0.043     3.745 r  <hidden>
                         net (fo=3, routed)           0.348     4.093    <hidden>
    SLICE_X186Y495       LUT4 (Prop_lut4_I3_O)        0.043     4.136 f  <hidden>
                         net (fo=2, routed)           0.319     4.455    <hidden>
    SLICE_X186Y492       LUT3 (Prop_lut3_I2_O)        0.043     4.498 f  <hidden>
                         net (fo=2, routed)           0.315     4.813    <hidden>
    SLICE_X186Y492       LUT6 (Prop_lut6_I2_O)        0.043     4.856 r  <hidden>
                         net (fo=1, routed)           0.000     4.856    <hidden>
    SLICE_X186Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.693     4.995    <hidden>
    SLICE_X186Y492       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.148    
                         clock uncertainty           -0.035     5.113    
    SLICE_X186Y492       FDRE (Setup_fdre_C_D)        0.064     5.177    <hidden>
  -------------------------------------------------------------------
                         required time                          5.177    
                         arrival time                          -4.856    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.606ns (22.543%)  route 2.082ns (77.457%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 4.996 - 3.103 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.745     2.097    <hidden>
    SLICE_X188Y495       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y495       FDRE (Prop_fdre_C_Q)         0.254     2.351 r  <hidden>
                         net (fo=17, routed)          0.610     2.961    <hidden>
    SLICE_X177Y497       LUT2 (Prop_lut2_I1_O)        0.051     3.012 r  <hidden>
                         net (fo=1, routed)           0.220     3.232    <hidden>
    SLICE_X177Y497       LUT6 (Prop_lut6_I3_O)        0.129     3.361 f  <hidden>
                         net (fo=5, routed)           0.331     3.692    <hidden>
    SLICE_X183Y497       LUT4 (Prop_lut4_I2_O)        0.043     3.735 f  <hidden>
                         net (fo=1, routed)           0.513     4.247    <hidden>
    SLICE_X185Y496       LUT6 (Prop_lut6_I1_O)        0.043     4.290 f  <hidden>
                         net (fo=2, routed)           0.239     4.529    <hidden>
    SLICE_X186Y496       LUT6 (Prop_lut6_I5_O)        0.043     4.572 f  <hidden>
                         net (fo=2, routed)           0.170     4.742    <hidden>
    SLICE_X186Y495       LUT6 (Prop_lut6_I1_O)        0.043     4.785 r  <hidden>
                         net (fo=1, routed)           0.000     4.785    <hidden>
    SLICE_X186Y495       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.694     4.996    <hidden>
    SLICE_X186Y495       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.149    
                         clock uncertainty           -0.035     5.114    
    SLICE_X186Y495       FDRE (Setup_fdre_C_D)        0.064     5.178    <hidden>
  -------------------------------------------------------------------
                         required time                          5.178    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.443ns (21.087%)  route 1.658ns (78.913%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 4.996 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.793     2.145    <hidden>
    SLICE_X193Y494       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y494       FDRE (Prop_fdre_C_Q)         0.216     2.361 r  <hidden>
                         net (fo=9, routed)           0.729     3.090    <hidden>
    SLICE_X182Y496       LUT5 (Prop_lut5_I2_O)        0.053     3.143 r  <hidden>
                         net (fo=4, routed)           0.263     3.406    <hidden>
    SLICE_X182Y495       LUT6 (Prop_lut6_I1_O)        0.131     3.537 r  <hidden>
                         net (fo=3, routed)           0.319     3.856    <hidden>
    SLICE_X184Y495       LUT2 (Prop_lut2_I1_O)        0.043     3.899 r  <hidden>
                         net (fo=6, routed)           0.346     4.246    <hidden>
    SLICE_X182Y497       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.694     4.996    <hidden>
    SLICE_X182Y497       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.149    
                         clock uncertainty           -0.035     5.114    
    SLICE_X182Y497       FDSE (Setup_fdse_C_S)       -0.295     4.819    <hidden>
  -------------------------------------------------------------------
                         required time                          4.819    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.353ns (17.441%)  route 1.671ns (82.559%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 4.995 - 3.103 ) 
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.744     2.096    <hidden>
    SLICE_X187Y496       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y496       FDRE (Prop_fdre_C_Q)         0.216     2.312 r  <hidden>
                         net (fo=9, routed)           0.541     2.853    <hidden>
    SLICE_X182Y493       LUT5 (Prop_lut5_I1_O)        0.043     2.896 r  <hidden>
                         net (fo=4, routed)           0.345     3.240    <hidden>
    SLICE_X182Y493       LUT6 (Prop_lut6_I1_O)        0.043     3.283 f  <hidden>
                         net (fo=6, routed)           0.407     3.690    <hidden>
    SLICE_X184Y495       LUT2 (Prop_lut2_I1_O)        0.051     3.741 r  <hidden>
                         net (fo=7, routed)           0.379     4.120    <hidden>
    SLICE_X181Y494       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.693     4.995    <hidden>
    SLICE_X181Y494       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.148    
                         clock uncertainty           -0.035     5.113    
    SLICE_X181Y494       FDRE (Setup_fdre_C_R)       -0.384     4.729    <hidden>
  -------------------------------------------------------------------
                         required time                          4.729    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.353ns (17.441%)  route 1.671ns (82.559%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 4.995 - 3.103 ) 
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.744     2.096    <hidden>
    SLICE_X187Y496       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y496       FDRE (Prop_fdre_C_Q)         0.216     2.312 r  <hidden>
                         net (fo=9, routed)           0.541     2.853    <hidden>
    SLICE_X182Y493       LUT5 (Prop_lut5_I1_O)        0.043     2.896 r  <hidden>
                         net (fo=4, routed)           0.345     3.240    <hidden>
    SLICE_X182Y493       LUT6 (Prop_lut6_I1_O)        0.043     3.283 f  <hidden>
                         net (fo=6, routed)           0.407     3.690    <hidden>
    SLICE_X184Y495       LUT2 (Prop_lut2_I1_O)        0.051     3.741 r  <hidden>
                         net (fo=7, routed)           0.379     4.120    <hidden>
    SLICE_X181Y494       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.693     4.995    <hidden>
    SLICE_X181Y494       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.148    
                         clock uncertainty           -0.035     5.113    
    SLICE_X181Y494       FDSE (Setup_fdse_C_S)       -0.384     4.729    <hidden>
  -------------------------------------------------------------------
                         required time                          4.729    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.353ns (17.441%)  route 1.671ns (82.559%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 4.995 - 3.103 ) 
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.744     2.096    <hidden>
    SLICE_X187Y496       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y496       FDRE (Prop_fdre_C_Q)         0.216     2.312 r  <hidden>
                         net (fo=9, routed)           0.541     2.853    <hidden>
    SLICE_X182Y493       LUT5 (Prop_lut5_I1_O)        0.043     2.896 r  <hidden>
                         net (fo=4, routed)           0.345     3.240    <hidden>
    SLICE_X182Y493       LUT6 (Prop_lut6_I1_O)        0.043     3.283 f  <hidden>
                         net (fo=6, routed)           0.407     3.690    <hidden>
    SLICE_X184Y495       LUT2 (Prop_lut2_I1_O)        0.051     3.741 r  <hidden>
                         net (fo=7, routed)           0.379     4.120    <hidden>
    SLICE_X181Y494       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.693     4.995    <hidden>
    SLICE_X181Y494       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.148    
                         clock uncertainty           -0.035     5.113    
    SLICE_X181Y494       FDSE (Setup_fdse_C_S)       -0.384     4.729    <hidden>
  -------------------------------------------------------------------
                         required time                          4.729    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.443ns (21.612%)  route 1.607ns (78.388%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 4.996 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.793     2.145    <hidden>
    SLICE_X193Y494       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y494       FDRE (Prop_fdre_C_Q)         0.216     2.361 r  <hidden>
                         net (fo=9, routed)           0.729     3.090    <hidden>
    SLICE_X182Y496       LUT5 (Prop_lut5_I2_O)        0.053     3.143 r  <hidden>
                         net (fo=4, routed)           0.263     3.406    <hidden>
    SLICE_X182Y495       LUT6 (Prop_lut6_I1_O)        0.131     3.537 r  <hidden>
                         net (fo=3, routed)           0.319     3.856    <hidden>
    SLICE_X184Y495       LUT2 (Prop_lut2_I1_O)        0.043     3.899 r  <hidden>
                         net (fo=6, routed)           0.295     4.195    <hidden>
    SLICE_X183Y496       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.694     4.996    <hidden>
    SLICE_X183Y496       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.149    
                         clock uncertainty           -0.035     5.114    
    SLICE_X183Y496       FDSE (Setup_fdse_C_S)       -0.295     4.819    <hidden>
  -------------------------------------------------------------------
                         required time                          4.819    
                         arrival time                          -4.195    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.443ns (21.612%)  route 1.607ns (78.388%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 4.996 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.793     2.145    <hidden>
    SLICE_X193Y494       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y494       FDRE (Prop_fdre_C_Q)         0.216     2.361 r  <hidden>
                         net (fo=9, routed)           0.729     3.090    <hidden>
    SLICE_X182Y496       LUT5 (Prop_lut5_I2_O)        0.053     3.143 r  <hidden>
                         net (fo=4, routed)           0.263     3.406    <hidden>
    SLICE_X182Y495       LUT6 (Prop_lut6_I1_O)        0.131     3.537 r  <hidden>
                         net (fo=3, routed)           0.319     3.856    <hidden>
    SLICE_X184Y495       LUT2 (Prop_lut2_I1_O)        0.043     3.899 r  <hidden>
                         net (fo=6, routed)           0.295     4.195    <hidden>
    SLICE_X183Y496       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.694     4.996    <hidden>
    SLICE_X183Y496       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.149    
                         clock uncertainty           -0.035     5.114    
    SLICE_X183Y496       FDSE (Setup_fdse_C_S)       -0.295     4.819    <hidden>
  -------------------------------------------------------------------
                         required time                          4.819    
                         arrival time                          -4.195    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.412ns (20.492%)  route 1.599ns (79.508%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 4.993 - 3.103 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.745     2.097    <hidden>
    SLICE_X189Y495       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y495       FDRE (Prop_fdre_C_Q)         0.198     2.295 r  <hidden>
                         net (fo=9, routed)           0.563     2.858    <hidden>
    SLICE_X185Y498       LUT5 (Prop_lut5_I0_O)        0.121     2.979 r  <hidden>
                         net (fo=3, routed)           0.254     3.233    <hidden>
    SLICE_X178Y498       LUT6 (Prop_lut6_I1_O)        0.043     3.276 f  <hidden>
                         net (fo=7, routed)           0.414     3.690    <hidden>
    SLICE_X177Y497       LUT2 (Prop_lut2_I1_O)        0.050     3.740 r  <hidden>
                         net (fo=6, routed)           0.367     4.108    <hidden>
    SLICE_X175Y498       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.691     4.993    <hidden>
    SLICE_X175Y498       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.146    
                         clock uncertainty           -0.035     5.111    
    SLICE_X175Y498       FDSE (Setup_fdse_C_S)       -0.378     4.733    <hidden>
  -------------------------------------------------------------------
                         required time                          4.733    
                         arrival time                          -4.108    
  -------------------------------------------------------------------
                         slack                                  0.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.409     4.050    <hidden>
    SLICE_X185Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y482       FDRE (Prop_fdre_C_Q)         0.100     4.150 r  <hidden>
                         net (fo=1, routed)           0.089     4.239    <hidden>
    SLICE_X184Y481       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.562     4.303    <hidden>
    SLICE_X184Y481       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.061    
    SLICE_X184Y481       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.169    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.169    
                         arrival time                           4.239    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.966%)  route 0.096ns (49.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.409     4.050    <hidden>
    SLICE_X181Y483       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y483       FDSE (Prop_fdse_C_Q)         0.100     4.150 r  <hidden>
                         net (fo=1, routed)           0.096     4.246    <hidden>
    SLICE_X180Y481       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.561     4.302    <hidden>
    SLICE_X180Y481       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.060    
    SLICE_X180Y481       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     4.175    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.175    
                         arrival time                           4.246    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.147%)  route 0.096ns (44.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.409     4.050    <hidden>
    SLICE_X184Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y482       FDRE (Prop_fdre_C_Q)         0.118     4.168 r  <hidden>
                         net (fo=1, routed)           0.096     4.264    <hidden>
    SLICE_X186Y482       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.563     4.304    <hidden>
    SLICE_X186Y482       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.084    
    SLICE_X186Y482       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.192    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.192    
                         arrival time                           4.264    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.409     4.050    <hidden>
    SLICE_X179Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y483       FDRE (Prop_fdre_C_Q)         0.100     4.150 r  <hidden>
                         net (fo=1, routed)           0.089     4.239    <hidden>
    SLICE_X178Y482       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.562     4.303    <hidden>
    SLICE_X178Y482       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.061    
    SLICE_X178Y482       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     4.167    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.167    
                         arrival time                           4.239    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.406%)  route 0.095ns (44.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.409     4.050    <hidden>
    SLICE_X184Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y482       FDRE (Prop_fdre_C_Q)         0.118     4.168 r  <hidden>
                         net (fo=1, routed)           0.095     4.263    <hidden>
    SLICE_X186Y481       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.562     4.303    <hidden>
    SLICE_X186Y481       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.083    
    SLICE_X186Y481       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     4.189    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.189    
                         arrival time                           4.263    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.473%)  route 0.147ns (59.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.410     4.051    <hidden>
    SLICE_X182Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y483       FDRE (Prop_fdre_C_Q)         0.100     4.151 r  <hidden>
                         net (fo=1, routed)           0.147     4.298    <hidden>
    SLICE_X180Y480       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.560     4.301    <hidden>
    SLICE_X180Y480       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.081    
    SLICE_X180Y480       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.213    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.213    
                         arrival time                           4.298    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.774%)  route 0.128ns (56.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.410     4.051    <hidden>
    SLICE_X179Y484       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y484       FDSE (Prop_fdse_C_Q)         0.100     4.151 r  <hidden>
                         net (fo=1, routed)           0.128     4.279    <hidden>
    SLICE_X178Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.563     4.304    <hidden>
    SLICE_X178Y483       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.062    
    SLICE_X178Y483       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.194    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.194    
                         arrival time                           4.279    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.329%)  route 0.057ns (30.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.245ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.413     4.054    <hidden>
    SLICE_X181Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y492       FDRE (Prop_fdre_C_Q)         0.100     4.154 r  <hidden>
                         net (fo=2, routed)           0.057     4.211    <hidden>
    SLICE_X180Y492       LUT6 (Prop_lut6_I2_O)        0.028     4.239 r  <hidden>
                         net (fo=1, routed)           0.000     4.239    <hidden>
    SLICE_X180Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.569     4.310    <hidden>
    SLICE_X180Y492       FDRE                                         r  <hidden>
                         clock pessimism             -0.245     4.065    
    SLICE_X180Y492       FDRE (Hold_fdre_C_D)         0.087     4.152    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.152    
                         arrival time                           4.239    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.231ns  (logic 0.100ns (43.366%)  route 0.131ns (56.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.409     4.050    <hidden>
    SLICE_X181Y483       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y483       FDSE (Prop_fdse_C_Q)         0.100     4.150 r  <hidden>
                         net (fo=1, routed)           0.131     4.281    <hidden>
    SLICE_X180Y481       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.561     4.302    <hidden>
    SLICE_X180Y481       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.060    
    SLICE_X180Y481       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.191    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.191    
                         arrival time                           4.281    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.379%)  route 0.154ns (60.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.409     4.050    <hidden>
    SLICE_X183Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y482       FDRE (Prop_fdre_C_Q)         0.100     4.150 r  <hidden>
                         net (fo=1, routed)           0.154     4.304    <hidden>
    SLICE_X186Y479       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.560     4.301    <hidden>
    SLICE_X186Y479       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.081    
    SLICE_X186Y479       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.212    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.212    
                         arrival time                           4.304    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y108        sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y494       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxc_d1_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y494       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X211Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[28]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X211Y497       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[30]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X211Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[5]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X211Y495       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X178Y482       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y482       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X178Y482       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y482       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X178Y482       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y482       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X178Y482       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y482       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X178Y482       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y482       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y482       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y482       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y482       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y482       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y482       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y482       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y482       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y482       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y482       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y482       <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXSEQUENCE[3]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.254ns (15.363%)  route 1.399ns (84.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 7.178 - 3.103 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.843     4.401    <hidden>
    SLICE_X220Y446       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y446       FDRE (Prop_fdre_C_Q)         0.254     4.655 r  <hidden>
                         net (fo=1, routed)           1.399     6.054    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txc[5]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXSEQUENCE[3]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.725     7.178    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism              0.442     7.620    
                         clock uncertainty           -0.035     7.585    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Setup_gthe2_channel_TXUSRCLK2_TXSEQUENCE[3])
                                                     -0.430     7.155    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[27]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.216ns (13.301%)  route 1.408ns (86.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 7.178 - 3.103 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.841     4.399    <hidden>
    SLICE_X221Y441       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y441       FDRE (Prop_fdre_C_Q)         0.216     4.615 r  <hidden>
                         net (fo=1, routed)           1.408     6.023    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[4]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.725     7.178    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism              0.442     7.620    
                         clock uncertainty           -0.035     7.585    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Setup_gthe2_channel_TXUSRCLK2_TXDATA[27])
                                                     -0.430     7.155    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -6.023    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.264ns (15.041%)  route 1.491ns (84.959%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 7.022 - 3.103 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.994     4.552    <hidden>
    SLICE_X215Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y487       FDRE (Prop_fdre_C_Q)         0.216     4.768 r  <hidden>
                         net (fo=73, routed)          1.099     5.867    <hidden>
    SLICE_X204Y487       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.048     5.915 r  <hidden>
                         net (fo=1, routed)           0.392     6.307    <hidden>
    SLICE_X209Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.569     7.022    <hidden>
    SLICE_X209Y487       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.603    
                         clock uncertainty           -0.035     7.568    
    SLICE_X209Y487       FDRE (Setup_fdre_C_D)       -0.101     7.467    <hidden>
  -------------------------------------------------------------------
                         required time                          7.467    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.264ns (15.211%)  route 1.472ns (84.789%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 7.022 - 3.103 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.994     4.552    <hidden>
    SLICE_X215Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y487       FDRE (Prop_fdre_C_Q)         0.216     4.768 r  <hidden>
                         net (fo=73, routed)          1.143     5.911    <hidden>
    SLICE_X208Y487       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.048     5.959 r  <hidden>
                         net (fo=1, routed)           0.329     6.288    <hidden>
    SLICE_X209Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.569     7.022    <hidden>
    SLICE_X209Y487       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.603    
                         clock uncertainty           -0.035     7.568    
    SLICE_X209Y487       FDRE (Setup_fdre_C_D)       -0.113     7.455    <hidden>
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXSEQUENCE[4]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.216ns (13.619%)  route 1.370ns (86.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 7.178 - 3.103 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.843     4.401    <hidden>
    SLICE_X221Y449       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y449       FDRE (Prop_fdre_C_Q)         0.216     4.617 r  <hidden>
                         net (fo=1, routed)           1.370     5.987    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txc[6]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXSEQUENCE[4]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.725     7.178    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism              0.442     7.620    
                         clock uncertainty           -0.035     7.585    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Setup_gthe2_channel_TXUSRCLK2_TXSEQUENCE[4])
                                                     -0.430     7.155    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXHEADER[0]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.216ns (13.876%)  route 1.341ns (86.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 7.178 - 3.103 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.843     4.401    <hidden>
    SLICE_X221Y444       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y444       FDRE (Prop_fdre_C_Q)         0.216     4.617 r  <hidden>
                         net (fo=1, routed)           1.341     5.958    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txc[1]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXHEADER[0]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.725     7.178    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism              0.442     7.620    
                         clock uncertainty           -0.035     7.585    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Setup_gthe2_channel_TXUSRCLK2_TXHEADER[0])
                                                     -0.430     7.155    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[16]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.216ns (13.873%)  route 1.341ns (86.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 7.178 - 3.103 ) 
    Source Clock Delay      (SCD):    4.400ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.842     4.400    <hidden>
    SLICE_X219Y442       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y442       FDRE (Prop_fdre_C_Q)         0.216     4.616 r  <hidden>
                         net (fo=1, routed)           1.341     5.957    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[15]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[16]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.725     7.178    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism              0.442     7.620    
                         clock uncertainty           -0.035     7.585    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Setup_gthe2_channel_TXUSRCLK2_TXDATA[16])
                                                     -0.430     7.155    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[18]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.216ns (13.903%)  route 1.338ns (86.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 7.178 - 3.103 ) 
    Source Clock Delay      (SCD):    4.400ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.842     4.400    <hidden>
    SLICE_X219Y443       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y443       FDRE (Prop_fdre_C_Q)         0.216     4.616 r  <hidden>
                         net (fo=1, routed)           1.338     5.954    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[13]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[18]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.725     7.178    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism              0.442     7.620    
                         clock uncertainty           -0.035     7.585    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Setup_gthe2_channel_TXUSRCLK2_TXDATA[18])
                                                     -0.430     7.155    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[29]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.216ns (13.980%)  route 1.329ns (86.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 7.178 - 3.103 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.840     4.398    <hidden>
    SLICE_X219Y439       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y439       FDRE (Prop_fdre_C_Q)         0.216     4.614 r  <hidden>
                         net (fo=1, routed)           1.329     5.943    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[2]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[29]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.725     7.178    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism              0.442     7.620    
                         clock uncertainty           -0.035     7.585    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Setup_gthe2_channel_TXUSRCLK2_TXDATA[29])
                                                     -0.430     7.155    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -5.943    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.259ns (14.312%)  route 1.551ns (85.688%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 7.023 - 3.103 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.994     4.552    <hidden>
    SLICE_X215Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y487       FDRE (Prop_fdre_C_Q)         0.216     4.768 r  <hidden>
                         net (fo=71, routed)          1.086     5.854    <hidden>
    SLICE_X204Y485       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     5.897 r  <hidden>
                         net (fo=1, routed)           0.464     6.362    <hidden>
    SLICE_X215Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.570     7.023    <hidden>
    SLICE_X215Y485       FDRE                                         r  <hidden>
                         clock pessimism              0.608     7.631    
                         clock uncertainty           -0.035     7.596    
    SLICE_X215Y485       FDRE (Setup_fdre_C_D)       -0.022     7.574    <hidden>
  -------------------------------------------------------------------
                         required time                          7.574    
                         arrival time                          -6.362    
  -------------------------------------------------------------------
                         slack                                  1.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.665%)  route 0.098ns (43.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.007     2.535    <hidden>
    SLICE_X217Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y484       FDRE (Prop_fdre_C_Q)         0.100     2.635 r  <hidden>
                         net (fo=1, routed)           0.098     2.733    <hidden>
    SLICE_X220Y484       LUT6 (Prop_lut6_I3_O)        0.028     2.761 r  <hidden>
                         net (fo=1, routed)           0.000     2.761    <hidden>
    SLICE_X220Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.295     2.924    <hidden>
    SLICE_X220Y484       FDRE                                         r  <hidden>
                         clock pessimism             -0.354     2.570    
    SLICE_X220Y484       FDRE (Hold_fdre_C_D)         0.087     2.657    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.007     2.535    <hidden>
    SLICE_X221Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y486       FDRE (Prop_fdre_C_Q)         0.100     2.635 r  <hidden>
                         net (fo=1, routed)           0.055     2.690    <hidden>
    SLICE_X221Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.296     2.925    <hidden>
    SLICE_X221Y486       FDRE                                         r  <hidden>
                         clock pessimism             -0.390     2.535    
    SLICE_X221Y486       FDRE (Hold_fdre_C_D)         0.047     2.582    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.007     2.535    <hidden>
    SLICE_X221Y463       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y463       FDRE (Prop_fdre_C_Q)         0.100     2.635 r  <hidden>
                         net (fo=1, routed)           0.055     2.690    <hidden>
    SLICE_X221Y463       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.296     2.925    <hidden>
    SLICE_X221Y463       FDRE                                         r  <hidden>
                         clock pessimism             -0.390     2.535    
    SLICE_X221Y463       FDRE (Hold_fdre_C_D)         0.047     2.582    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.971     2.499    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X191Y489       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y489       FDCE (Prop_fdce_C_Q)         0.100     2.599 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     2.654    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r[0]
    SLICE_X191Y489       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.260     2.889    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X191Y489       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.390     2.499    
    SLICE_X191Y489       FDCE (Hold_fdce_C_D)         0.047     2.546    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.910ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.994     2.522    <hidden>
    SLICE_X195Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y480       FDRE (Prop_fdre_C_Q)         0.100     2.622 r  <hidden>
                         net (fo=1, routed)           0.055     2.677    <hidden>
    SLICE_X195Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.281     2.910    <hidden>
    SLICE_X195Y480       FDRE                                         r  <hidden>
                         clock pessimism             -0.388     2.522    
    SLICE_X195Y480       FDRE (Hold_fdre_C_D)         0.047     2.569    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.910ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.994     2.522    <hidden>
    SLICE_X195Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y480       FDRE (Prop_fdre_C_Q)         0.100     2.622 r  <hidden>
                         net (fo=1, routed)           0.055     2.677    <hidden>
    SLICE_X195Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.281     2.910    <hidden>
    SLICE_X195Y480       FDRE                                         r  <hidden>
                         clock pessimism             -0.388     2.522    
    SLICE_X195Y480       FDRE (Hold_fdre_C_D)         0.047     2.569    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.993     2.521    <hidden>
    SLICE_X195Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y479       FDRE (Prop_fdre_C_Q)         0.100     2.621 r  <hidden>
                         net (fo=1, routed)           0.055     2.676    <hidden>
    SLICE_X195Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.280     2.909    <hidden>
    SLICE_X195Y479       FDRE                                         r  <hidden>
                         clock pessimism             -0.388     2.521    
    SLICE_X195Y479       FDRE (Hold_fdre_C_D)         0.047     2.568    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.993     2.521    <hidden>
    SLICE_X195Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y479       FDRE (Prop_fdre_C_Q)         0.100     2.621 r  <hidden>
                         net (fo=1, routed)           0.055     2.676    <hidden>
    SLICE_X195Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.280     2.909    <hidden>
    SLICE_X195Y479       FDRE                                         r  <hidden>
                         clock pessimism             -0.388     2.521    
    SLICE_X195Y479       FDRE (Hold_fdre_C_D)         0.047     2.568    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.996     2.524    <hidden>
    SLICE_X195Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y482       FDRE (Prop_fdre_C_Q)         0.100     2.624 r  <hidden>
                         net (fo=1, routed)           0.055     2.679    <hidden>
    SLICE_X195Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.283     2.912    <hidden>
    SLICE_X195Y482       FDRE                                         r  <hidden>
                         clock pessimism             -0.388     2.524    
    SLICE_X195Y482       FDRE (Hold_fdre_C_D)         0.047     2.571    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.921ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.003     2.531    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X195Y499       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y499       FDPE (Prop_fdpe_C_Q)         0.100     2.631 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     2.686    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r[0]
    SLICE_X195Y499       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.292     2.921    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X195Y499       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.390     2.531    
    SLICE_X195Y499       FDPE (Hold_fdpe_C_D)         0.047     2.578    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.349         3.103       1.753      BUFGCTRL_X0Y16       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/I
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X188Y487       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X188Y487       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         1.551       1.151      SLICE_X191Y489       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         1.552       1.152      SLICE_X191Y489       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         1.551       1.151      SLICE_X191Y489       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         1.552       1.152      SLICE_X191Y489       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         1.551       1.151      SLICE_X191Y489       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         1.552       1.152      SLICE_X191Y489       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X203Y482       <hidden>
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X203Y482       <hidden>
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X188Y487       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X188Y487       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X188Y487       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X188Y487       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X188Y487       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X188Y487       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.552       1.202      SLICE_X191Y489       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X191Y489       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.552       1.202      SLICE_X191Y489       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X191Y489       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.565ns (19.792%)  route 2.290ns (80.208%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    <hidden>
    SLICE_X213Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y477       FDRE (Prop_fdre_C_Q)         0.216     2.356 r  <hidden>
                         net (fo=3, routed)           0.568     2.924    <hidden>
    SLICE_X220Y477       LUT2 (Prop_lut2_I0_O)        0.050     2.974 r  <hidden>
                         net (fo=1, routed)           0.259     3.233    <hidden>
    SLICE_X221Y477       LUT6 (Prop_lut6_I3_O)        0.127     3.360 r  <hidden>
                         net (fo=2, routed)           0.513     3.873    <hidden>
    SLICE_X217Y475       LUT4 (Prop_lut4_I2_O)        0.043     3.916 r  <hidden>
                         net (fo=1, routed)           0.493     4.408    <hidden>
    SLICE_X217Y476       LUT6 (Prop_lut6_I1_O)        0.043     4.451 r  <hidden>
                         net (fo=2, routed)           0.092     4.543    <hidden>
    SLICE_X217Y476       LUT6 (Prop_lut6_I5_O)        0.043     4.586 r  <hidden>
                         net (fo=2, routed)           0.365     4.952    <hidden>
    SLICE_X215Y481       LUT5 (Prop_lut5_I2_O)        0.043     4.995 r  <hidden>
                         net (fo=1, routed)           0.000     4.995    <hidden>
    SLICE_X215Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     5.048    <hidden>
    SLICE_X215Y481       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X215Y481       FDRE (Setup_fdre_C_D)        0.031     5.197    <hidden>
  -------------------------------------------------------------------
                         required time                          5.197    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.565ns (19.920%)  route 2.271ns (80.080%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    <hidden>
    SLICE_X213Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y477       FDRE (Prop_fdre_C_Q)         0.216     2.356 r  <hidden>
                         net (fo=3, routed)           0.568     2.924    <hidden>
    SLICE_X220Y477       LUT2 (Prop_lut2_I0_O)        0.050     2.974 r  <hidden>
                         net (fo=1, routed)           0.259     3.233    <hidden>
    SLICE_X221Y477       LUT6 (Prop_lut6_I3_O)        0.127     3.360 f  <hidden>
                         net (fo=2, routed)           0.513     3.873    <hidden>
    SLICE_X217Y475       LUT4 (Prop_lut4_I2_O)        0.043     3.916 f  <hidden>
                         net (fo=1, routed)           0.493     4.408    <hidden>
    SLICE_X217Y476       LUT6 (Prop_lut6_I1_O)        0.043     4.451 f  <hidden>
                         net (fo=2, routed)           0.092     4.543    <hidden>
    SLICE_X217Y476       LUT6 (Prop_lut6_I5_O)        0.043     4.586 f  <hidden>
                         net (fo=2, routed)           0.347     4.933    <hidden>
    SLICE_X215Y481       LUT6 (Prop_lut6_I1_O)        0.043     4.976 r  <hidden>
                         net (fo=1, routed)           0.000     4.976    <hidden>
    SLICE_X215Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     5.048    <hidden>
    SLICE_X215Y481       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X215Y481       FDRE (Setup_fdre_C_D)        0.033     5.199    <hidden>
  -------------------------------------------------------------------
                         required time                          5.199    
                         arrival time                          -4.976    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.622ns (22.493%)  route 2.143ns (77.507%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    <hidden>
    SLICE_X217Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y477       FDRE (Prop_fdre_C_Q)         0.198     2.340 r  <hidden>
                         net (fo=3, routed)           0.497     2.837    <hidden>
    SLICE_X214Y475       LUT5 (Prop_lut5_I2_O)        0.121     2.958 r  <hidden>
                         net (fo=1, routed)           0.224     3.182    <hidden>
    SLICE_X214Y475       LUT6 (Prop_lut6_I0_O)        0.043     3.225 f  <hidden>
                         net (fo=3, routed)           0.446     3.671    <hidden>
    SLICE_X216Y475       LUT4 (Prop_lut4_I1_O)        0.043     3.714 r  <hidden>
                         net (fo=3, routed)           0.219     3.933    <hidden>
    SLICE_X217Y475       LUT4 (Prop_lut4_I3_O)        0.043     3.976 f  <hidden>
                         net (fo=2, routed)           0.487     4.463    <hidden>
    SLICE_X213Y481       LUT3 (Prop_lut3_I2_O)        0.048     4.511 f  <hidden>
                         net (fo=2, routed)           0.271     4.781    <hidden>
    SLICE_X215Y481       LUT6 (Prop_lut6_I2_O)        0.126     4.907 r  <hidden>
                         net (fo=1, routed)           0.000     4.907    <hidden>
    SLICE_X215Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     5.048    <hidden>
    SLICE_X215Y481       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X215Y481       FDRE (Setup_fdre_C_D)        0.032     5.198    <hidden>
  -------------------------------------------------------------------
                         required time                          5.198    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.345ns (18.195%)  route 1.551ns (81.805%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y496       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/Q
                         net (fo=2, routed)           0.427     2.801    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]
    SLICE_X218Y496       LUT4 (Prop_lut4_I1_O)        0.043     2.844 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.426     3.270    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X218Y494       LUT5 (Prop_lut5_I2_O)        0.043     3.313 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.314     3.627    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y492       LUT6 (Prop_lut6_I1_O)        0.043     3.670 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.384     4.054    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X219Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
                         clock pessimism              0.181     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X219Y495       FDRE (Setup_fdre_C_R)       -0.295     4.908    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.345ns (18.195%)  route 1.551ns (81.805%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y496       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/Q
                         net (fo=2, routed)           0.427     2.801    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]
    SLICE_X218Y496       LUT4 (Prop_lut4_I1_O)        0.043     2.844 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.426     3.270    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X218Y494       LUT5 (Prop_lut5_I2_O)        0.043     3.313 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.314     3.627    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y492       LUT6 (Prop_lut6_I1_O)        0.043     3.670 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.384     4.054    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X219Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[13]/C
                         clock pessimism              0.181     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X219Y495       FDRE (Setup_fdre_C_R)       -0.295     4.908    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[13]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.345ns (18.195%)  route 1.551ns (81.805%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y496       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/Q
                         net (fo=2, routed)           0.427     2.801    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]
    SLICE_X218Y496       LUT4 (Prop_lut4_I1_O)        0.043     2.844 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.426     3.270    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X218Y494       LUT5 (Prop_lut5_I2_O)        0.043     3.313 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.314     3.627    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y492       LUT6 (Prop_lut6_I1_O)        0.043     3.670 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.384     4.054    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X219Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/C
                         clock pessimism              0.181     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X219Y495       FDRE (Setup_fdre_C_R)       -0.295     4.908    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.345ns (18.195%)  route 1.551ns (81.805%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y496       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/Q
                         net (fo=2, routed)           0.427     2.801    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]
    SLICE_X218Y496       LUT4 (Prop_lut4_I1_O)        0.043     2.844 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.426     3.270    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X218Y494       LUT5 (Prop_lut5_I2_O)        0.043     3.313 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.314     3.627    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y492       LUT6 (Prop_lut6_I1_O)        0.043     3.670 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.384     4.054    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X219Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
                         clock pessimism              0.181     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X219Y495       FDRE (Setup_fdre_C_R)       -0.295     4.908    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.345ns (18.044%)  route 1.567ns (81.956%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y496       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/Q
                         net (fo=2, routed)           0.427     2.801    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]
    SLICE_X218Y496       LUT4 (Prop_lut4_I1_O)        0.043     2.844 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.426     3.270    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X218Y494       LUT5 (Prop_lut5_I2_O)        0.043     3.313 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.314     3.627    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y492       LUT6 (Prop_lut6_I1_O)        0.043     3.670 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.400     4.070    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X219Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/C
                         clock pessimism              0.204     5.261    
                         clock uncertainty           -0.035     5.226    
    SLICE_X219Y496       FDRE (Setup_fdre_C_R)       -0.295     4.931    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]
  -------------------------------------------------------------------
                         required time                          4.931    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.345ns (18.044%)  route 1.567ns (81.956%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y496       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/Q
                         net (fo=2, routed)           0.427     2.801    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]
    SLICE_X218Y496       LUT4 (Prop_lut4_I1_O)        0.043     2.844 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.426     3.270    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X218Y494       LUT5 (Prop_lut5_I2_O)        0.043     3.313 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.314     3.627    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y492       LUT6 (Prop_lut6_I1_O)        0.043     3.670 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.400     4.070    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X219Y496       FDSE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y496       FDSE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[17]/C
                         clock pessimism              0.204     5.261    
                         clock uncertainty           -0.035     5.226    
    SLICE_X219Y496       FDSE (Setup_fdse_C_S)       -0.295     4.931    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[17]
  -------------------------------------------------------------------
                         required time                          4.931    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.345ns (18.044%)  route 1.567ns (81.956%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y496       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/Q
                         net (fo=2, routed)           0.427     2.801    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]
    SLICE_X218Y496       LUT4 (Prop_lut4_I1_O)        0.043     2.844 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.426     3.270    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X218Y494       LUT5 (Prop_lut5_I2_O)        0.043     3.313 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.314     3.627    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y492       LUT6 (Prop_lut6_I1_O)        0.043     3.670 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.400     4.070    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X219Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[18]/C
                         clock pessimism              0.204     5.261    
                         clock uncertainty           -0.035     5.226    
    SLICE_X219Y496       FDRE (Setup_fdre_C_R)       -0.295     4.931    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[18]
  -------------------------------------------------------------------
                         required time                          4.931    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  0.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.832%)  route 0.097ns (43.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/CLK
    SLICE_X214Y486       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y486       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.097     1.185    sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/signal_detect_rxusrclk2
    SLICE_X216Y486       LUT2 (Prop_lut2_I0_O)        0.028     1.213 r  sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/signal_detect_comb_i_1/O
                         net (fo=1, routed)           0.000     1.213    sfp_2_pcs_pma_inst/inst/signal_detect_comb0
    SLICE_X216Y486       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y486       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
                         clock pessimism             -0.220     1.024    
    SLICE_X216Y486       FDRE (Hold_fdre_C_D)         0.087     1.111    sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.448     0.986    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y482       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y482       FDRE (Prop_fdre_C_Q)         0.100     1.086 r  sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[31]/Q
                         net (fo=1, routed)           0.055     1.141    <hidden>
    SLICE_X219Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X219Y482       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.986    
    SLICE_X219Y482       FDRE (Hold_fdre_C_D)         0.049     1.035    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y489       FDRE (Prop_fdre_C_Q)         0.100     1.090 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.145    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.257     0.990    
    SLICE_X221Y489       FDRE (Hold_fdre_C_D)         0.047     1.037    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.449     0.987    <hidden>
    SLICE_X211Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y485       FDRE (Prop_fdre_C_Q)         0.100     1.087 r  <hidden>
                         net (fo=1, routed)           0.055     1.142    <hidden>
    SLICE_X211Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X211Y485       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.987    
    SLICE_X211Y485       FDRE (Hold_fdre_C_D)         0.047     1.034    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    <hidden>
    SLICE_X207Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y482       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  <hidden>
                         net (fo=1, routed)           0.055     1.138    <hidden>
    SLICE_X207Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.599     1.237    <hidden>
    SLICE_X207Y482       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.983    
    SLICE_X207Y482       FDRE (Hold_fdre_C_D)         0.047     1.030    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.436     0.974    <hidden>
    SLICE_X205Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y477       FDRE (Prop_fdre_C_Q)         0.100     1.074 r  <hidden>
                         net (fo=1, routed)           0.055     1.129    <hidden>
    SLICE_X205Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.590     1.228    <hidden>
    SLICE_X205Y477       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.974    
    SLICE_X205Y477       FDRE (Hold_fdre_C_D)         0.047     1.021    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.438     0.976    <hidden>
    SLICE_X205Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y479       FDRE (Prop_fdre_C_Q)         0.100     1.076 r  <hidden>
                         net (fo=1, routed)           0.055     1.131    <hidden>
    SLICE_X205Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.592     1.230    <hidden>
    SLICE_X205Y479       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.976    
    SLICE_X205Y479       FDRE (Hold_fdre_C_D)         0.047     1.023    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.437     0.975    <hidden>
    SLICE_X205Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y478       FDRE (Prop_fdre_C_Q)         0.100     1.075 r  <hidden>
                         net (fo=1, routed)           0.055     1.130    <hidden>
    SLICE_X205Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.591     1.229    <hidden>
    SLICE_X205Y478       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.975    
    SLICE_X205Y478       FDRE (Hold_fdre_C_D)         0.047     1.022    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.440     0.978    <hidden>
    SLICE_X205Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y481       FDRE (Prop_fdre_C_Q)         0.100     1.078 r  <hidden>
                         net (fo=1, routed)           0.055     1.133    <hidden>
    SLICE_X205Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.594     1.232    <hidden>
    SLICE_X205Y481       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.978    
    SLICE_X205Y481       FDRE (Hold_fdre_C_D)         0.047     1.025    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.438     0.976    <hidden>
    SLICE_X203Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y479       FDRE (Prop_fdre_C_Q)         0.100     1.076 r  <hidden>
                         net (fo=1, routed)           0.055     1.131    <hidden>
    SLICE_X203Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.592     1.230    <hidden>
    SLICE_X203Y479       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.976    
    SLICE_X203Y479       FDRE (Hold_fdre_C_D)         0.047     1.023    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y109        sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y489       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y491       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y490       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y492       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y484       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y484       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y489       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y489       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y491       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y491       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y490       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y490       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y492       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y492       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X218Y484       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y484       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X221Y488       sfp_2_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y488       sfp_2_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y489       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y489       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y489       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y489       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y489       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y489       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X218Y483       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X218Y483       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.532ns (17.961%)  route 2.430ns (82.039%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 5.041 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.791     2.143    <hidden>
    SLICE_X213Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y470       FDRE (Prop_fdre_C_Q)         0.198     2.341 r  <hidden>
                         net (fo=4, routed)           0.371     2.712    <hidden>
    SLICE_X213Y472       LUT2 (Prop_lut2_I1_O)        0.119     2.831 r  <hidden>
                         net (fo=1, routed)           0.337     3.168    <hidden>
    SLICE_X213Y472       LUT6 (Prop_lut6_I0_O)        0.043     3.211 r  <hidden>
                         net (fo=3, routed)           0.513     3.724    <hidden>
    SLICE_X214Y473       LUT4 (Prop_lut4_I0_O)        0.043     3.767 f  <hidden>
                         net (fo=3, routed)           0.280     4.047    <hidden>
    SLICE_X215Y471       LUT6 (Prop_lut6_I0_O)        0.043     4.090 f  <hidden>
                         net (fo=1, routed)           0.603     4.693    <hidden>
    SLICE_X213Y473       LUT6 (Prop_lut6_I4_O)        0.043     4.736 r  <hidden>
                         net (fo=2, routed)           0.326     5.062    <hidden>
    SLICE_X208Y473       LUT5 (Prop_lut5_I2_O)        0.043     5.105 r  <hidden>
                         net (fo=1, routed)           0.000     5.105    <hidden>
    SLICE_X208Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.739     5.041    <hidden>
    SLICE_X208Y473       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.194    
                         clock uncertainty           -0.035     5.159    
    SLICE_X208Y473       FDRE (Setup_fdre_C_D)        0.065     5.224    <hidden>
  -------------------------------------------------------------------
                         required time                          5.224    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.532ns (17.979%)  route 2.427ns (82.021%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 5.041 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.791     2.143    <hidden>
    SLICE_X213Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y470       FDRE (Prop_fdre_C_Q)         0.198     2.341 r  <hidden>
                         net (fo=4, routed)           0.371     2.712    <hidden>
    SLICE_X213Y472       LUT2 (Prop_lut2_I1_O)        0.119     2.831 r  <hidden>
                         net (fo=1, routed)           0.337     3.168    <hidden>
    SLICE_X213Y472       LUT6 (Prop_lut6_I0_O)        0.043     3.211 f  <hidden>
                         net (fo=3, routed)           0.513     3.724    <hidden>
    SLICE_X214Y473       LUT4 (Prop_lut4_I0_O)        0.043     3.767 r  <hidden>
                         net (fo=3, routed)           0.280     4.047    <hidden>
    SLICE_X215Y471       LUT6 (Prop_lut6_I0_O)        0.043     4.090 r  <hidden>
                         net (fo=1, routed)           0.603     4.693    <hidden>
    SLICE_X213Y473       LUT6 (Prop_lut6_I4_O)        0.043     4.736 f  <hidden>
                         net (fo=2, routed)           0.323     5.059    <hidden>
    SLICE_X208Y473       LUT6 (Prop_lut6_I1_O)        0.043     5.102 r  <hidden>
                         net (fo=1, routed)           0.000     5.102    <hidden>
    SLICE_X208Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.739     5.041    <hidden>
    SLICE_X208Y473       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.194    
                         clock uncertainty           -0.035     5.159    
    SLICE_X208Y473       FDRE (Setup_fdre_C_D)        0.066     5.225    <hidden>
  -------------------------------------------------------------------
                         required time                          5.225    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.588ns (21.601%)  route 2.134ns (78.399%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 5.040 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    <hidden>
    SLICE_X214Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y469       FDRE (Prop_fdre_C_Q)         0.198     2.343 r  <hidden>
                         net (fo=11, routed)          0.521     2.864    <hidden>
    SLICE_X215Y474       LUT4 (Prop_lut4_I1_O)        0.130     2.994 f  <hidden>
                         net (fo=1, routed)           0.323     3.316    <hidden>
    SLICE_X214Y474       LUT5 (Prop_lut5_I0_O)        0.131     3.447 f  <hidden>
                         net (fo=1, routed)           0.297     3.745    <hidden>
    SLICE_X214Y473       LUT4 (Prop_lut4_I3_O)        0.043     3.788 r  <hidden>
                         net (fo=1, routed)           0.558     4.345    <hidden>
    SLICE_X212Y471       LUT6 (Prop_lut6_I1_O)        0.043     4.388 r  <hidden>
                         net (fo=2, routed)           0.436     4.824    <hidden>
    SLICE_X209Y475       LUT6 (Prop_lut6_I1_O)        0.043     4.867 r  <hidden>
                         net (fo=1, routed)           0.000     4.867    <hidden>
    SLICE_X209Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.738     5.040    <hidden>
    SLICE_X209Y475       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.193    
                         clock uncertainty           -0.035     5.158    
    SLICE_X209Y475       FDRE (Setup_fdre_C_D)        0.032     5.190    <hidden>
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.389ns (19.419%)  route 1.614ns (80.581%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 5.047 - 3.103 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X208Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y471       FDRE (Prop_fdre_C_Q)         0.254     2.394 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/Q
                         net (fo=2, routed)           0.437     2.831    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]
    SLICE_X208Y472       LUT4 (Prop_lut4_I2_O)        0.043     2.874 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.494     3.368    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X209Y469       LUT5 (Prop_lut5_I2_O)        0.043     3.411 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.404     3.814    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X208Y466       LUT5 (Prop_lut5_I1_O)        0.049     3.863 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.280     4.143    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X207Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     5.047    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X207Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/C
                         clock pessimism              0.153     5.200    
                         clock uncertainty           -0.035     5.165    
    SLICE_X207Y465       FDRE (Setup_fdre_C_R)       -0.380     4.785    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]
  -------------------------------------------------------------------
                         required time                          4.785    
                         arrival time                          -4.143    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.389ns (19.419%)  route 1.614ns (80.581%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 5.047 - 3.103 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X208Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y471       FDRE (Prop_fdre_C_Q)         0.254     2.394 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/Q
                         net (fo=2, routed)           0.437     2.831    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]
    SLICE_X208Y472       LUT4 (Prop_lut4_I2_O)        0.043     2.874 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.494     3.368    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X209Y469       LUT5 (Prop_lut5_I2_O)        0.043     3.411 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.404     3.814    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X208Y466       LUT5 (Prop_lut5_I1_O)        0.049     3.863 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.280     4.143    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X207Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     5.047    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X207Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/C
                         clock pessimism              0.153     5.200    
                         clock uncertainty           -0.035     5.165    
    SLICE_X207Y465       FDRE (Setup_fdre_C_R)       -0.380     4.785    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]
  -------------------------------------------------------------------
                         required time                          4.785    
                         arrival time                          -4.143    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.389ns (19.419%)  route 1.614ns (80.581%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 5.047 - 3.103 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X208Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y471       FDRE (Prop_fdre_C_Q)         0.254     2.394 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/Q
                         net (fo=2, routed)           0.437     2.831    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]
    SLICE_X208Y472       LUT4 (Prop_lut4_I2_O)        0.043     2.874 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.494     3.368    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X209Y469       LUT5 (Prop_lut5_I2_O)        0.043     3.411 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.404     3.814    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X208Y466       LUT5 (Prop_lut5_I1_O)        0.049     3.863 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.280     4.143    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X207Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     5.047    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X207Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
                         clock pessimism              0.153     5.200    
                         clock uncertainty           -0.035     5.165    
    SLICE_X207Y465       FDRE (Setup_fdre_C_R)       -0.380     4.785    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]
  -------------------------------------------------------------------
                         required time                          4.785    
                         arrival time                          -4.143    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.389ns (19.419%)  route 1.614ns (80.581%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 5.047 - 3.103 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X208Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y471       FDRE (Prop_fdre_C_Q)         0.254     2.394 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/Q
                         net (fo=2, routed)           0.437     2.831    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]
    SLICE_X208Y472       LUT4 (Prop_lut4_I2_O)        0.043     2.874 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.494     3.368    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X209Y469       LUT5 (Prop_lut5_I2_O)        0.043     3.411 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.404     3.814    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X208Y466       LUT5 (Prop_lut5_I1_O)        0.049     3.863 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.280     4.143    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X207Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     5.047    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X207Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[5]/C
                         clock pessimism              0.153     5.200    
                         clock uncertainty           -0.035     5.165    
    SLICE_X207Y465       FDRE (Setup_fdre_C_R)       -0.380     4.785    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[5]
  -------------------------------------------------------------------
                         required time                          4.785    
                         arrival time                          -4.143    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.389ns (20.225%)  route 1.534ns (79.775%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 5.046 - 3.103 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X208Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y471       FDRE (Prop_fdre_C_Q)         0.254     2.394 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/Q
                         net (fo=2, routed)           0.437     2.831    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]
    SLICE_X208Y472       LUT4 (Prop_lut4_I2_O)        0.043     2.874 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.494     3.368    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X209Y469       LUT5 (Prop_lut5_I2_O)        0.043     3.411 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.404     3.814    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X208Y466       LUT5 (Prop_lut5_I1_O)        0.049     3.863 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.200     4.063    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X207Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     5.046    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X207Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/C
                         clock pessimism              0.153     5.199    
                         clock uncertainty           -0.035     5.164    
    SLICE_X207Y466       FDRE (Setup_fdre_C_R)       -0.380     4.784    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]
  -------------------------------------------------------------------
                         required time                          4.784    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.389ns (20.225%)  route 1.534ns (79.775%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 5.046 - 3.103 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X208Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y471       FDRE (Prop_fdre_C_Q)         0.254     2.394 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/Q
                         net (fo=2, routed)           0.437     2.831    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]
    SLICE_X208Y472       LUT4 (Prop_lut4_I2_O)        0.043     2.874 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.494     3.368    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X209Y469       LUT5 (Prop_lut5_I2_O)        0.043     3.411 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.404     3.814    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X208Y466       LUT5 (Prop_lut5_I1_O)        0.049     3.863 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.200     4.063    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X207Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     5.046    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X207Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/C
                         clock pessimism              0.153     5.199    
                         clock uncertainty           -0.035     5.164    
    SLICE_X207Y466       FDRE (Setup_fdre_C_R)       -0.380     4.784    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]
  -------------------------------------------------------------------
                         required time                          4.784    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.389ns (20.300%)  route 1.527ns (79.700%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 5.049 - 3.103 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X208Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y471       FDRE (Prop_fdre_C_Q)         0.254     2.394 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/Q
                         net (fo=2, routed)           0.437     2.831    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]
    SLICE_X208Y472       LUT4 (Prop_lut4_I2_O)        0.043     2.874 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.494     3.368    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X209Y469       LUT5 (Prop_lut5_I2_O)        0.043     3.411 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.404     3.814    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X208Y466       LUT5 (Prop_lut5_I1_O)        0.049     3.863 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.193     4.056    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X209Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     5.049    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X209Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/C
                         clock pessimism              0.180     5.229    
                         clock uncertainty           -0.035     5.194    
    SLICE_X209Y465       FDRE (Setup_fdre_C_R)       -0.380     4.814    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]
  -------------------------------------------------------------------
                         required time                          4.814    
                         arrival time                          -4.056    
  -------------------------------------------------------------------
                         slack                                  0.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.127%)  route 0.075ns (36.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X209Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y465       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/Q
                         net (fo=5, routed)           0.075     1.160    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg_n_0_[6]
    SLICE_X208Y465       LUT6 (Prop_lut6_I1_O)        0.028     1.188 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_3/O
                         net (fo=1, routed)           0.000     1.188    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/p_0_in[10]
    SLICE_X208Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.602     1.240    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X208Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/C
                         clock pessimism             -0.244     0.996    
    SLICE_X208Y465       FDRE (Hold_fdre_C_D)         0.087     1.083    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.449     0.987    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y466       FDRE (Prop_fdre_C_Q)         0.100     1.087 r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[7]/Q
                         net (fo=1, routed)           0.055     1.142    <hidden>
    SLICE_X215Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X215Y466       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.987    
    SLICE_X215Y466       FDRE (Hold_fdre_C_D)         0.049     1.036    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.435     0.973    <hidden>
    SLICE_X195Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y471       FDRE (Prop_fdre_C_Q)         0.100     1.073 r  <hidden>
                         net (fo=1, routed)           0.055     1.128    <hidden>
    SLICE_X195Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.589     1.227    <hidden>
    SLICE_X195Y471       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.973    
    SLICE_X195Y471       FDRE (Hold_fdre_C_D)         0.047     1.020    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.433     0.971    <hidden>
    SLICE_X195Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y473       FDRE (Prop_fdre_C_Q)         0.100     1.071 r  <hidden>
                         net (fo=1, routed)           0.055     1.126    <hidden>
    SLICE_X195Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.586     1.224    <hidden>
    SLICE_X195Y473       FDRE                                         r  <hidden>
                         clock pessimism             -0.253     0.971    
    SLICE_X195Y473       FDRE (Hold_fdre_C_D)         0.047     1.018    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.435     0.973    <hidden>
    SLICE_X197Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y471       FDRE (Prop_fdre_C_Q)         0.100     1.073 r  <hidden>
                         net (fo=1, routed)           0.055     1.128    <hidden>
    SLICE_X197Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.589     1.227    <hidden>
    SLICE_X197Y471       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.973    
    SLICE_X197Y471       FDRE (Hold_fdre_C_D)         0.047     1.020    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X203Y467       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y467       FDPE (Prop_fdpe_C_Q)         0.100     1.079 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.134    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X203Y467       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.595     1.233    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X203Y467       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.254     0.979    
    SLICE_X203Y467       FDPE (Hold_fdpe_C_D)         0.047     1.026    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.444     0.982    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y462       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y462       FDCE (Prop_fdce_C_Q)         0.100     1.082 r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.137    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X203Y462       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.599     1.237    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y462       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.255     0.982    
    SLICE_X203Y462       FDCE (Hold_fdce_C_D)         0.047     1.029    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/CLK
    SLICE_X205Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y467       FDRE (Prop_fdre_C_Q)         0.100     1.079 r  sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.134    sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X205Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.595     1.233    sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/CLK
    SLICE_X205Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.254     0.979    
    SLICE_X205Y467       FDRE (Hold_fdre_C_D)         0.047     1.026    sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.442     0.980    <hidden>
    SLICE_X203Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y466       FDRE (Prop_fdre_C_Q)         0.100     1.080 r  <hidden>
                         net (fo=1, routed)           0.055     1.135    <hidden>
    SLICE_X203Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    <hidden>
    SLICE_X203Y466       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.980    
    SLICE_X203Y466       FDRE (Hold_fdre_C_D)         0.047     1.027    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.437     0.975    <hidden>
    SLICE_X203Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y471       FDRE (Prop_fdre_C_Q)         0.100     1.075 r  <hidden>
                         net (fo=1, routed)           0.055     1.130    <hidden>
    SLICE_X203Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.591     1.229    <hidden>
    SLICE_X203Y471       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.975    
    SLICE_X203Y471       FDRE (Hold_fdre_C_D)         0.047     1.022    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y110        sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X202Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y466       sfp_3_pcs_pma_inst/inst/gt_rxc_d1_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X211Y466       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[6]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X209Y466       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X207Y465       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X208Y465       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X202Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X202Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y466       sfp_3_pcs_pma_inst/inst/gt_rxc_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X221Y466       sfp_3_pcs_pma_inst/inst/gt_rxc_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X211Y466       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[6]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X211Y466       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[6]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X209Y466       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X209Y466       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X207Y465       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X207Y465       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X221Y466       sfp_3_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y466       sfp_3_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X202Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X202Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X202Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X202Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X202Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X202Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X214Y467       sfp_3_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X214Y467       sfp_3_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.775ns (25.442%)  route 2.271ns (74.558%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 5.056 - 3.103 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.800     2.152    <hidden>
    SLICE_X210Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y461       FDRE (Prop_fdre_C_Q)         0.254     2.406 r  <hidden>
                         net (fo=3, routed)           0.601     3.007    <hidden>
    SLICE_X214Y464       LUT5 (Prop_lut5_I1_O)        0.048     3.055 r  <hidden>
                         net (fo=1, routed)           0.095     3.149    <hidden>
    SLICE_X214Y464       LUT6 (Prop_lut6_I1_O)        0.129     3.278 f  <hidden>
                         net (fo=1, routed)           0.602     3.880    <hidden>
    SLICE_X220Y462       LUT4 (Prop_lut4_I3_O)        0.043     3.923 r  <hidden>
                         net (fo=3, routed)           0.320     4.243    <hidden>
    SLICE_X219Y462       LUT4 (Prop_lut4_I3_O)        0.127     4.370 f  <hidden>
                         net (fo=2, routed)           0.349     4.719    <hidden>
    SLICE_X215Y456       LUT3 (Prop_lut3_I2_O)        0.048     4.767 f  <hidden>
                         net (fo=2, routed)           0.305     5.072    <hidden>
    SLICE_X219Y457       LUT5 (Prop_lut5_I1_O)        0.126     5.198 r  <hidden>
                         net (fo=1, routed)           0.000     5.198    <hidden>
    SLICE_X219Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     5.056    <hidden>
    SLICE_X219Y457       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.209    
                         clock uncertainty           -0.035     5.174    
    SLICE_X219Y457       FDRE (Setup_fdre_C_D)        0.032     5.206    <hidden>
  -------------------------------------------------------------------
                         required time                          5.206    
                         arrival time                          -5.198    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 0.775ns (26.075%)  route 2.197ns (73.925%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 5.056 - 3.103 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.800     2.152    <hidden>
    SLICE_X210Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y461       FDRE (Prop_fdre_C_Q)         0.254     2.406 r  <hidden>
                         net (fo=3, routed)           0.601     3.007    <hidden>
    SLICE_X214Y464       LUT5 (Prop_lut5_I1_O)        0.048     3.055 r  <hidden>
                         net (fo=1, routed)           0.095     3.149    <hidden>
    SLICE_X214Y464       LUT6 (Prop_lut6_I1_O)        0.129     3.278 f  <hidden>
                         net (fo=1, routed)           0.602     3.880    <hidden>
    SLICE_X220Y462       LUT4 (Prop_lut4_I3_O)        0.043     3.923 r  <hidden>
                         net (fo=3, routed)           0.320     4.243    <hidden>
    SLICE_X219Y462       LUT4 (Prop_lut4_I3_O)        0.127     4.370 f  <hidden>
                         net (fo=2, routed)           0.349     4.719    <hidden>
    SLICE_X215Y456       LUT3 (Prop_lut3_I2_O)        0.048     4.767 f  <hidden>
                         net (fo=2, routed)           0.231     4.998    <hidden>
    SLICE_X218Y456       LUT6 (Prop_lut6_I2_O)        0.126     5.124 r  <hidden>
                         net (fo=1, routed)           0.000     5.124    <hidden>
    SLICE_X218Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     5.056    <hidden>
    SLICE_X218Y456       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.209    
                         clock uncertainty           -0.035     5.174    
    SLICE_X218Y456       FDRE (Setup_fdre_C_D)        0.032     5.206    <hidden>
  -------------------------------------------------------------------
                         required time                          5.206    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.663ns (22.696%)  route 2.258ns (77.304%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 5.056 - 3.103 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.800     2.152    <hidden>
    SLICE_X213Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y462       FDRE (Prop_fdre_C_Q)         0.216     2.368 r  <hidden>
                         net (fo=3, routed)           0.593     2.961    <hidden>
    SLICE_X220Y461       LUT5 (Prop_lut5_I2_O)        0.048     3.009 r  <hidden>
                         net (fo=1, routed)           0.152     3.161    <hidden>
    SLICE_X220Y461       LUT6 (Prop_lut6_I1_O)        0.132     3.293 f  <hidden>
                         net (fo=3, routed)           0.516     3.809    <hidden>
    SLICE_X218Y463       LUT4 (Prop_lut4_I0_O)        0.052     3.861 f  <hidden>
                         net (fo=2, routed)           0.445     4.306    <hidden>
    SLICE_X218Y462       LUT6 (Prop_lut6_I2_O)        0.129     4.435 f  <hidden>
                         net (fo=2, routed)           0.173     4.607    <hidden>
    SLICE_X218Y461       LUT6 (Prop_lut6_I5_O)        0.043     4.650 f  <hidden>
                         net (fo=2, routed)           0.380     5.030    <hidden>
    SLICE_X216Y456       LUT6 (Prop_lut6_I1_O)        0.043     5.073 r  <hidden>
                         net (fo=1, routed)           0.000     5.073    <hidden>
    SLICE_X216Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     5.056    <hidden>
    SLICE_X216Y456       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.209    
                         clock uncertainty           -0.035     5.174    
    SLICE_X216Y456       FDRE (Setup_fdre_C_D)        0.064     5.238    <hidden>
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -5.073    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.351ns (19.028%)  route 1.494ns (80.972%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/Q
                         net (fo=2, routed)           0.533     2.907    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y450       LUT4 (Prop_lut4_I1_O)        0.043     2.950 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.416     3.366    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X218Y451       LUT5 (Prop_lut5_I0_O)        0.043     3.409 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.247     3.656    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y451       LUT5 (Prop_lut5_I1_O)        0.049     3.705 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.298     4.003    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X221Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/C
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X221Y450       FDRE (Setup_fdre_C_R)       -0.381     4.794    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]
  -------------------------------------------------------------------
                         required time                          4.794    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.351ns (19.028%)  route 1.494ns (80.972%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/Q
                         net (fo=2, routed)           0.533     2.907    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y450       LUT4 (Prop_lut4_I1_O)        0.043     2.950 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.416     3.366    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X218Y451       LUT5 (Prop_lut5_I0_O)        0.043     3.409 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.247     3.656    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y451       LUT5 (Prop_lut5_I1_O)        0.049     3.705 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.298     4.003    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X221Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/C
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X221Y450       FDRE (Setup_fdre_C_R)       -0.381     4.794    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]
  -------------------------------------------------------------------
                         required time                          4.794    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.351ns (19.171%)  route 1.480ns (80.829%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/Q
                         net (fo=2, routed)           0.533     2.907    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y450       LUT4 (Prop_lut4_I1_O)        0.043     2.950 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.416     3.366    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X218Y451       LUT5 (Prop_lut5_I0_O)        0.043     3.409 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.247     3.656    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y451       LUT5 (Prop_lut5_I1_O)        0.049     3.705 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.284     3.989    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X220Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/C
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X220Y451       FDRE (Setup_fdre_C_R)       -0.357     4.818    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]
  -------------------------------------------------------------------
                         required time                          4.818    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.351ns (19.171%)  route 1.480ns (80.829%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/Q
                         net (fo=2, routed)           0.533     2.907    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y450       LUT4 (Prop_lut4_I1_O)        0.043     2.950 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.416     3.366    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X218Y451       LUT5 (Prop_lut5_I0_O)        0.043     3.409 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.247     3.656    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y451       LUT5 (Prop_lut5_I1_O)        0.049     3.705 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.284     3.989    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X220Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/C
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X220Y451       FDRE (Setup_fdre_C_R)       -0.357     4.818    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]
  -------------------------------------------------------------------
                         required time                          4.818    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.351ns (19.171%)  route 1.480ns (80.829%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/Q
                         net (fo=2, routed)           0.533     2.907    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y450       LUT4 (Prop_lut4_I1_O)        0.043     2.950 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.416     3.366    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X218Y451       LUT5 (Prop_lut5_I0_O)        0.043     3.409 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.247     3.656    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y451       LUT5 (Prop_lut5_I1_O)        0.049     3.705 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.284     3.989    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X220Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/C
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X220Y451       FDRE (Setup_fdre_C_R)       -0.357     4.818    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]
  -------------------------------------------------------------------
                         required time                          4.818    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.351ns (19.171%)  route 1.480ns (80.829%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/Q
                         net (fo=2, routed)           0.533     2.907    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y450       LUT4 (Prop_lut4_I1_O)        0.043     2.950 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.416     3.366    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X218Y451       LUT5 (Prop_lut5_I0_O)        0.043     3.409 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.247     3.656    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y451       LUT5 (Prop_lut5_I1_O)        0.049     3.705 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.284     3.989    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X220Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/C
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X220Y451       FDRE (Setup_fdre_C_R)       -0.357     4.818    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]
  -------------------------------------------------------------------
                         required time                          4.818    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.351ns (19.171%)  route 1.480ns (80.829%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/Q
                         net (fo=2, routed)           0.533     2.907    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y450       LUT4 (Prop_lut4_I1_O)        0.043     2.950 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.416     3.366    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X218Y451       LUT5 (Prop_lut5_I0_O)        0.043     3.409 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.247     3.656    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y451       LUT5 (Prop_lut5_I1_O)        0.049     3.705 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.284     3.989    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X220Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X220Y451       FDRE (Setup_fdre_C_R)       -0.357     4.818    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]
  -------------------------------------------------------------------
                         required time                          4.818    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  0.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.850%)  route 0.097ns (43.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    <hidden>
    SLICE_X215Y455       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y455       FDSE (Prop_fdse_C_Q)         0.100     1.092 f  <hidden>
                         net (fo=7, routed)           0.097     1.189    <hidden>
    SLICE_X216Y455       LUT6 (Prop_lut6_I0_O)        0.028     1.217 r  <hidden>
                         net (fo=1, routed)           0.000     1.217    <hidden>
    SLICE_X216Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    <hidden>
    SLICE_X216Y455       FDRE                                         r  <hidden>
                         clock pessimism             -0.220     1.029    
    SLICE_X216Y455       FDRE (Hold_fdre_C_D)         0.087     1.116    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.411%)  route 0.103ns (44.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    <hidden>
    SLICE_X214Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y456       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  <hidden>
                         net (fo=7, routed)           0.103     1.195    <hidden>
    SLICE_X216Y456       LUT6 (Prop_lut6_I4_O)        0.028     1.223 r  <hidden>
                         net (fo=1, routed)           0.000     1.223    <hidden>
    SLICE_X216Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    <hidden>
    SLICE_X216Y456       FDRE                                         r  <hidden>
                         clock pessimism             -0.220     1.029    
    SLICE_X216Y456       FDRE (Hold_fdre_C_D)         0.087     1.116    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    <hidden>
    SLICE_X211Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y455       FDRE (Prop_fdre_C_Q)         0.100     1.091 r  <hidden>
                         net (fo=1, routed)           0.055     1.146    <hidden>
    SLICE_X211Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    <hidden>
    SLICE_X211Y455       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.991    
    SLICE_X211Y455       FDRE (Hold_fdre_C_D)         0.047     1.038    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    <hidden>
    SLICE_X207Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y458       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  <hidden>
                         net (fo=1, routed)           0.055     1.143    <hidden>
    SLICE_X207Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    <hidden>
    SLICE_X207Y458       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.988    
    SLICE_X207Y458       FDRE (Hold_fdre_C_D)         0.047     1.035    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X213Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y450       FDPE (Prop_fdpe_C_Q)         0.100     1.092 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.147    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X213Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X213Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.256     0.992    
    SLICE_X213Y450       FDPE (Hold_fdpe_C_D)         0.047     1.039    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    <hidden>
    SLICE_X215Y450       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y450       FDRE (Prop_fdre_C_Q)         0.100     1.093 r  <hidden>
                         net (fo=1, routed)           0.055     1.148    <hidden>
    SLICE_X215Y450       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    <hidden>
    SLICE_X215Y450       FDRE                                         r  <hidden>
                         clock pessimism             -0.257     0.993    
    SLICE_X215Y450       FDRE (Hold_fdre_C_D)         0.047     1.040    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    <hidden>
    SLICE_X205Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y456       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  <hidden>
                         net (fo=1, routed)           0.055     1.140    <hidden>
    SLICE_X205Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X205Y456       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.985    
    SLICE_X205Y456       FDRE (Hold_fdre_C_D)         0.047     1.032    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    <hidden>
    SLICE_X205Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y457       FDRE (Prop_fdre_C_Q)         0.100     1.084 r  <hidden>
                         net (fo=1, routed)           0.055     1.139    <hidden>
    SLICE_X205Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.602     1.240    <hidden>
    SLICE_X205Y457       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.984    
    SLICE_X205Y457       FDRE (Hold_fdre_C_D)         0.047     1.031    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    <hidden>
    SLICE_X207Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y452       FDRE (Prop_fdre_C_Q)         0.100     1.090 r  <hidden>
                         net (fo=1, routed)           0.055     1.145    <hidden>
    SLICE_X207Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.608     1.246    <hidden>
    SLICE_X207Y452       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.990    
    SLICE_X207Y452       FDRE (Hold_fdre_C_D)         0.047     1.037    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    <hidden>
    SLICE_X205Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y454       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  <hidden>
                         net (fo=1, routed)           0.055     1.140    <hidden>
    SLICE_X205Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X205Y454       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.985    
    SLICE_X205Y454       FDRE (Hold_fdre_C_D)         0.047     1.032    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y111        sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X215Y450       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y456       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y455       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X216Y456       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y457       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[15]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X216Y454       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X215Y450       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X215Y450       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y456       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X218Y456       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y455       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X221Y455       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X216Y456       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[11]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X216Y456       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[11]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y457       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[15]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y457       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[15]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X221Y455       sfp_4_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y455       sfp_4_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X215Y450       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X215Y450       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X218Y453       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X218Y453       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X215Y450       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X215Y450       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X218Y456       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X218Y456       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_mgt_refclk_p

Setup :          641  Failing Endpoints,  Worst Slack      -38.769ns,  Total Violation    -2971.693ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.769ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.949ns  (logic 26.181ns (58.246%)  route 18.768ns (41.754%))
  Logic Levels:           320  (CARRY4=289 LUT2=1 LUT3=24 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 11.287 - 6.400 ) 
    Source Clock Delay      (SCD):    5.971ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.501     5.971    core_inst/coreclk_out
    SLICE_X159Y364       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y364       FDRE (Prop_fdre_C_Q)         0.216     6.187 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.357    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X158Y363       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[3]
                         net (fo=1, routed)           0.000     6.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_0
    SLICE_X158Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.696 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_483/CO[3]
                         net (fo=1, routed)           0.000     6.696    core_inst/tx_fifo_axis_tdata_reg[63]_i_483_n_0
    SLICE_X158Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.746 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_574/CO[3]
                         net (fo=1, routed)           0.000     6.746    core_inst/tx_fifo_axis_tdata_reg[63]_i_574_n_0
    SLICE_X158Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.796 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_743/CO[3]
                         net (fo=1, routed)           0.000     6.796    core_inst/tx_fifo_axis_tdata_reg[63]_i_743_n_0
    SLICE_X158Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.846 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_912/CO[3]
                         net (fo=1, routed)           0.000     6.846    core_inst/tx_fifo_axis_tdata_reg[63]_i_912_n_0
    SLICE_X158Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.896 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1081/CO[3]
                         net (fo=1, routed)           0.000     6.896    core_inst/tx_fifo_axis_tdata_reg[63]_i_1081_n_0
    SLICE_X158Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.946 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1250/CO[3]
                         net (fo=1, routed)           0.000     6.946    core_inst/tx_fifo_axis_tdata_reg[63]_i_1250_n_0
    SLICE_X158Y370       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.054 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1419/O[2]
                         net (fo=2, routed)           0.314     7.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1419_n_5
    SLICE_X159Y370       LUT2 (Prop_lut2_I1_O)        0.126     7.494 r  core_inst/tx_fifo_axis_tdata[63]_i_1527/O
                         net (fo=1, routed)           0.000     7.494    core_inst/tx_fifo_axis_tdata[63]_i_1527_n_0
    SLICE_X159Y370       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1457/CO[3]
                         net (fo=1, routed)           0.000     7.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_1457_n_0
    SLICE_X159Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.794 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1452/CO[3]
                         net (fo=1, routed)           0.000     7.794    core_inst/tx_fifo_axis_tdata_reg[63]_i_1452_n_0
    SLICE_X159Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1447/CO[3]
                         net (fo=1, routed)           0.000     7.843    core_inst/tx_fifo_axis_tdata_reg[63]_i_1447_n_0
    SLICE_X159Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.892 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1442/CO[3]
                         net (fo=1, routed)           0.000     7.892    core_inst/tx_fifo_axis_tdata_reg[63]_i_1442_n_0
    SLICE_X159Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.941 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1437/CO[3]
                         net (fo=1, routed)           0.007     7.948    core_inst/tx_fifo_axis_tdata_reg[63]_i_1437_n_0
    SLICE_X159Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.997 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     7.997    core_inst/tx_fifo_axis_tdata_reg[63]_i_1432_n_0
    SLICE_X159Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.046 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1427/CO[3]
                         net (fo=1, routed)           0.000     8.046    core_inst/tx_fifo_axis_tdata_reg[63]_i_1427_n_0
    SLICE_X159Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.095 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.095    core_inst/tx_fifo_axis_tdata_reg[63]_i_1424_n_0
    SLICE_X159Y378       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.222 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1423/CO[0]
                         net (fo=35, routed)          0.472     8.695    core_inst/tx_fifo_axis_tdata_reg[63]_i_1423_n_3
    SLICE_X158Y371       LUT3 (Prop_lut3_I0_O)        0.130     8.825 r  core_inst/tx_fifo_axis_tdata[63]_i_1464/O
                         net (fo=1, routed)           0.000     8.825    core_inst/tx_fifo_axis_tdata[63]_i_1464_n_0
    SLICE_X158Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1414/CO[3]
                         net (fo=1, routed)           0.000     9.071    core_inst/tx_fifo_axis_tdata_reg[63]_i_1414_n_0
    SLICE_X158Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.121 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1409/CO[3]
                         net (fo=1, routed)           0.000     9.121    core_inst/tx_fifo_axis_tdata_reg[63]_i_1409_n_0
    SLICE_X158Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1404/CO[3]
                         net (fo=1, routed)           0.000     9.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_1404_n_0
    SLICE_X158Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1399/CO[3]
                         net (fo=1, routed)           0.007     9.227    core_inst/tx_fifo_axis_tdata_reg[63]_i_1399_n_0
    SLICE_X158Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.277 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.277    core_inst/tx_fifo_axis_tdata_reg[63]_i_1394_n_0
    SLICE_X158Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.327 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     9.327    core_inst/tx_fifo_axis_tdata_reg[63]_i_1389_n_0
    SLICE_X158Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.377 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1384/CO[3]
                         net (fo=1, routed)           0.000     9.377    core_inst/tx_fifo_axis_tdata_reg[63]_i_1384_n_0
    SLICE_X158Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.427 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1381/CO[3]
                         net (fo=1, routed)           0.000     9.427    core_inst/tx_fifo_axis_tdata_reg[63]_i_1381_n_0
    SLICE_X158Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.501 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1380/CO[1]
                         net (fo=35, routed)          0.521    10.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_1380_n_2
    SLICE_X157Y371       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    10.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000    10.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.427 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1367/CO[3]
                         net (fo=1, routed)           0.000    10.427    core_inst/tx_fifo_axis_tdata_reg[63]_i_1367_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.476 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[3]
                         net (fo=1, routed)           0.000    10.476    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.525 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.007    10.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.581 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1352/CO[3]
                         net (fo=1, routed)           0.000    10.581    core_inst/tx_fifo_axis_tdata_reg[63]_i_1352_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.630 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1347/CO[3]
                         net (fo=1, routed)           0.000    10.630    core_inst/tx_fifo_axis_tdata_reg[63]_i_1347_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.679 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1342/CO[3]
                         net (fo=1, routed)           0.000    10.679    core_inst/tx_fifo_axis_tdata_reg[63]_i_1342_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.728 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    10.728    core_inst/tx_fifo_axis_tdata_reg[63]_i_1339_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.803 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1338/CO[1]
                         net (fo=35, routed)          0.461    11.264    core_inst/tx_fifo_axis_tdata_reg[63]_i_1338_n_2
    SLICE_X156Y371       LUT3 (Prop_lut3_I0_O)        0.118    11.382 r  core_inst/tx_fifo_axis_tdata[63]_i_1379/O
                         net (fo=1, routed)           0.000    11.382    core_inst/tx_fifo_axis_tdata[63]_i_1379_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.628 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    11.628    core_inst/tx_fifo_axis_tdata_reg[63]_i_1330_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.678 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1325/CO[3]
                         net (fo=1, routed)           0.000    11.678    core_inst/tx_fifo_axis_tdata_reg[63]_i_1325_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.728 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1320/CO[3]
                         net (fo=1, routed)           0.000    11.728    core_inst/tx_fifo_axis_tdata_reg[63]_i_1320_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.778 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1315/CO[3]
                         net (fo=1, routed)           0.007    11.785    core_inst/tx_fifo_axis_tdata_reg[63]_i_1315_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.835 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    11.835    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.885 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    11.885    core_inst/tx_fifo_axis_tdata_reg[63]_i_1305_n_0
    SLICE_X156Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.935 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    11.935    core_inst/tx_fifo_axis_tdata_reg[63]_i_1300_n_0
    SLICE_X156Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.985 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    11.985    core_inst/tx_fifo_axis_tdata_reg[63]_i_1297_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    12.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1296/CO[1]
                         net (fo=35, routed)          0.632    12.690    core_inst/tx_fifo_axis_tdata_reg[63]_i_1296_n_2
    SLICE_X161Y371       LUT3 (Prop_lut3_I0_O)        0.120    12.810 r  core_inst/tx_fifo_axis_tdata[63]_i_1337/O
                         net (fo=1, routed)           0.000    12.810    core_inst/tx_fifo_axis_tdata[63]_i_1337_n_0
    SLICE_X161Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.067 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    13.067    core_inst/tx_fifo_axis_tdata_reg[63]_i_1288_n_0
    SLICE_X161Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.116 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    13.116    core_inst/tx_fifo_axis_tdata_reg[63]_i_1283_n_0
    SLICE_X161Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.165 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    13.165    core_inst/tx_fifo_axis_tdata_reg[63]_i_1278_n_0
    SLICE_X161Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.214 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1273/CO[3]
                         net (fo=1, routed)           0.007    13.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1273_n_0
    SLICE_X161Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.270 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    13.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_0
    SLICE_X161Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1263/CO[3]
                         net (fo=1, routed)           0.000    13.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_1263_n_0
    SLICE_X161Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.368 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    13.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1258_n_0
    SLICE_X161Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.417 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    13.417    core_inst/tx_fifo_axis_tdata_reg[63]_i_1255_n_0
    SLICE_X161Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.492 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1254/CO[1]
                         net (fo=35, routed)          0.375    13.868    core_inst/tx_fifo_axis_tdata_reg[63]_i_1254_n_2
    SLICE_X160Y376       LUT3 (Prop_lut3_I0_O)        0.118    13.986 r  core_inst/tx_fifo_axis_tdata[63]_i_1295/O
                         net (fo=1, routed)           0.000    13.986    core_inst/tx_fifo_axis_tdata[63]_i_1295_n_0
    SLICE_X160Y376       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    14.232    core_inst/tx_fifo_axis_tdata_reg[63]_i_1245_n_0
    SLICE_X160Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.282 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    14.282    core_inst/tx_fifo_axis_tdata_reg[63]_i_1240_n_0
    SLICE_X160Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    14.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_0
    SLICE_X160Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    14.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X160Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.432 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    14.432    core_inst/tx_fifo_axis_tdata_reg[63]_i_1225_n_0
    SLICE_X160Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.482 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1220/CO[3]
                         net (fo=1, routed)           0.000    14.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1220_n_0
    SLICE_X160Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1215/CO[3]
                         net (fo=1, routed)           0.000    14.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1215_n_0
    SLICE_X160Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    14.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_1212_n_0
    SLICE_X160Y384       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.656 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1211/CO[1]
                         net (fo=35, routed)          0.453    15.109    core_inst/tx_fifo_axis_tdata_reg[63]_i_1211_n_2
    SLICE_X159Y379       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    15.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    15.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X159Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    15.514    core_inst/tx_fifo_axis_tdata_reg[63]_i_1198_n_0
    SLICE_X159Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.563 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    15.563    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_0
    SLICE_X159Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.612 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    15.612    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X159Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.661 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    15.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_1183_n_0
    SLICE_X159Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    15.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_1178_n_0
    SLICE_X159Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    15.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_1173_n_0
    SLICE_X159Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    15.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_1170_n_0
    SLICE_X159Y387       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    15.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1169/CO[1]
                         net (fo=35, routed)          0.531    16.414    core_inst/tx_fifo_axis_tdata_reg[63]_i_1169_n_2
    SLICE_X158Y381       LUT3 (Prop_lut3_I0_O)        0.118    16.532 r  core_inst/tx_fifo_axis_tdata[63]_i_1207/O
                         net (fo=1, routed)           0.000    16.532    core_inst/tx_fifo_axis_tdata[63]_i_1207_n_0
    SLICE_X158Y381       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    16.770 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    16.770    core_inst/tx_fifo_axis_tdata_reg[63]_i_1156_n_0
    SLICE_X158Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.820 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    16.820    core_inst/tx_fifo_axis_tdata_reg[63]_i_1151_n_0
    SLICE_X158Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.870 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    16.870    core_inst/tx_fifo_axis_tdata_reg[63]_i_1146_n_0
    SLICE_X158Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.920 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    16.920    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_0
    SLICE_X158Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.970 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1136/CO[3]
                         net (fo=1, routed)           0.000    16.970    core_inst/tx_fifo_axis_tdata_reg[63]_i_1136_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.020 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    17.020    core_inst/tx_fifo_axis_tdata_reg[63]_i_1131_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    17.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_1128_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    17.144 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1127/CO[1]
                         net (fo=35, routed)          0.507    17.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_1127_n_2
    SLICE_X161Y380       LUT3 (Prop_lut3_I0_O)        0.120    17.771 r  core_inst/tx_fifo_axis_tdata[63]_i_1168/O
                         net (fo=1, routed)           0.000    17.771    core_inst/tx_fifo_axis_tdata[63]_i_1168_n_0
    SLICE_X161Y380       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.028 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    18.028    core_inst/tx_fifo_axis_tdata_reg[63]_i_1119_n_0
    SLICE_X161Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.077 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    18.077    core_inst/tx_fifo_axis_tdata_reg[63]_i_1114_n_0
    SLICE_X161Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.126 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    18.126    core_inst/tx_fifo_axis_tdata_reg[63]_i_1109_n_0
    SLICE_X161Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.175 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    18.175    core_inst/tx_fifo_axis_tdata_reg[63]_i_1104_n_0
    SLICE_X161Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    18.224    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_0
    SLICE_X161Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.273 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    18.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_1094_n_0
    SLICE_X161Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.322 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    18.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_1089_n_0
    SLICE_X161Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    18.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_1086_n_0
    SLICE_X161Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.446 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1085/CO[1]
                         net (fo=35, routed)          0.395    18.840    core_inst/tx_fifo_axis_tdata_reg[63]_i_1085_n_2
    SLICE_X160Y385       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    19.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    19.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_1076_n_0
    SLICE_X160Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.254 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    19.254    core_inst/tx_fifo_axis_tdata_reg[63]_i_1071_n_0
    SLICE_X160Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[3]
                         net (fo=1, routed)           0.000    19.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_0
    SLICE_X160Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.354 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    19.354    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X160Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.404 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    19.404    core_inst/tx_fifo_axis_tdata_reg[63]_i_1056_n_0
    SLICE_X160Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.454 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    19.454    core_inst/tx_fifo_axis_tdata_reg[63]_i_1051_n_0
    SLICE_X160Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    19.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_1046_n_0
    SLICE_X160Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.554 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1043/CO[3]
                         net (fo=1, routed)           0.000    19.554    core_inst/tx_fifo_axis_tdata_reg[63]_i_1043_n_0
    SLICE_X160Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    19.628 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1042/CO[1]
                         net (fo=35, routed)          0.474    20.102    core_inst/tx_fifo_axis_tdata_reg[63]_i_1042_n_2
    SLICE_X159Y388       LUT3 (Prop_lut3_I0_O)        0.120    20.222 r  core_inst/tx_fifo_axis_tdata[63]_i_1084/O
                         net (fo=1, routed)           0.000    20.222    core_inst/tx_fifo_axis_tdata[63]_i_1084_n_0
    SLICE_X159Y388       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    20.479 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    20.479    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X159Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    20.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_1029_n_0
    SLICE_X159Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.577 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    20.577    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_0
    SLICE_X159Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.626 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    20.626    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X159Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    20.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1014_n_0
    SLICE_X159Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.724 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    20.724    core_inst/tx_fifo_axis_tdata_reg[63]_i_1009_n_0
    SLICE_X159Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.773 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    20.773    core_inst/tx_fifo_axis_tdata_reg[63]_i_1004_n_0
    SLICE_X159Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    20.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_1001_n_0
    SLICE_X159Y396       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    20.897 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1000/CO[1]
                         net (fo=35, routed)          0.511    21.408    core_inst/tx_fifo_axis_tdata_reg[63]_i_1000_n_2
    SLICE_X158Y390       LUT3 (Prop_lut3_I0_O)        0.118    21.526 r  core_inst/tx_fifo_axis_tdata[63]_i_1037/O
                         net (fo=1, routed)           0.000    21.526    core_inst/tx_fifo_axis_tdata[63]_i_1037_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.772 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_987/CO[3]
                         net (fo=1, routed)           0.000    21.772    core_inst/tx_fifo_axis_tdata_reg[63]_i_987_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_982/CO[3]
                         net (fo=1, routed)           0.000    21.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_982_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_977/CO[3]
                         net (fo=1, routed)           0.000    21.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_977_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.922 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[3]
                         net (fo=1, routed)           0.000    21.922    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_0
    SLICE_X158Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_967/CO[3]
                         net (fo=1, routed)           0.000    21.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_967_n_0
    SLICE_X158Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_962/CO[3]
                         net (fo=1, routed)           0.000    22.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_962_n_0
    SLICE_X158Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.072 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_959/CO[3]
                         net (fo=1, routed)           0.000    22.072    core_inst/tx_fifo_axis_tdata_reg[63]_i_959_n_0
    SLICE_X158Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.146 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_958/CO[1]
                         net (fo=35, routed)          0.503    22.649    core_inst/tx_fifo_axis_tdata_reg[63]_i_958_n_2
    SLICE_X161Y389       LUT3 (Prop_lut3_I0_O)        0.120    22.769 r  core_inst/tx_fifo_axis_tdata[63]_i_999/O
                         net (fo=1, routed)           0.000    22.769    core_inst/tx_fifo_axis_tdata[63]_i_999_n_0
    SLICE_X161Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    23.026 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_950/CO[3]
                         net (fo=1, routed)           0.000    23.026    core_inst/tx_fifo_axis_tdata_reg[63]_i_950_n_0
    SLICE_X161Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.075 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_945/CO[3]
                         net (fo=1, routed)           0.000    23.075    core_inst/tx_fifo_axis_tdata_reg[63]_i_945_n_0
    SLICE_X161Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.124 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_940/CO[3]
                         net (fo=1, routed)           0.000    23.124    core_inst/tx_fifo_axis_tdata_reg[63]_i_940_n_0
    SLICE_X161Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.173 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_935/CO[3]
                         net (fo=1, routed)           0.000    23.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_935_n_0
    SLICE_X161Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.222 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[3]
                         net (fo=1, routed)           0.000    23.222    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_0
    SLICE_X161Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_925/CO[3]
                         net (fo=1, routed)           0.000    23.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_925_n_0
    SLICE_X161Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.320 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_920/CO[3]
                         net (fo=1, routed)           0.000    23.320    core_inst/tx_fifo_axis_tdata_reg[63]_i_920_n_0
    SLICE_X161Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.369 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_917/CO[3]
                         net (fo=1, routed)           0.000    23.369    core_inst/tx_fifo_axis_tdata_reg[63]_i_917_n_0
    SLICE_X161Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.444 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_916/CO[1]
                         net (fo=35, routed)          0.535    23.979    core_inst/tx_fifo_axis_tdata_reg[63]_i_916_n_2
    SLICE_X162Y392       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_907/CO[3]
                         net (fo=1, routed)           0.000    24.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_907_n_0
    SLICE_X162Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.393 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_902/CO[3]
                         net (fo=1, routed)           0.000    24.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_902_n_0
    SLICE_X162Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[3]
                         net (fo=1, routed)           0.000    24.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_0
    SLICE_X162Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    24.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X162Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.543 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_887/CO[3]
                         net (fo=1, routed)           0.000    24.543    core_inst/tx_fifo_axis_tdata_reg[63]_i_887_n_0
    SLICE_X162Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.593 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_882/CO[3]
                         net (fo=1, routed)           0.000    24.593    core_inst/tx_fifo_axis_tdata_reg[63]_i_882_n_0
    SLICE_X162Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.643 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_877/CO[3]
                         net (fo=1, routed)           0.000    24.643    core_inst/tx_fifo_axis_tdata_reg[63]_i_877_n_0
    SLICE_X162Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.693 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_874/CO[3]
                         net (fo=1, routed)           0.001    24.694    core_inst/tx_fifo_axis_tdata_reg[63]_i_874_n_0
    SLICE_X162Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_873/CO[1]
                         net (fo=35, routed)          0.405    25.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_873_n_2
    SLICE_X163Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.529 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    25.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X163Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_860/CO[3]
                         net (fo=1, routed)           0.000    25.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_860_n_0
    SLICE_X163Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.627 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[3]
                         net (fo=1, routed)           0.000    25.627    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_0
    SLICE_X163Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.676 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    25.676    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X163Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_845/CO[3]
                         net (fo=1, routed)           0.000    25.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_845_n_0
    SLICE_X163Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.774 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_840/CO[3]
                         net (fo=1, routed)           0.001    25.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_840_n_0
    SLICE_X163Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.824 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_835/CO[3]
                         net (fo=1, routed)           0.000    25.824    core_inst/tx_fifo_axis_tdata_reg[63]_i_835_n_0
    SLICE_X163Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.873 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_832/CO[3]
                         net (fo=1, routed)           0.000    25.873    core_inst/tx_fifo_axis_tdata_reg[63]_i_832_n_0
    SLICE_X163Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.948 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_831/CO[1]
                         net (fo=35, routed)          0.474    26.422    core_inst/tx_fifo_axis_tdata_reg[63]_i_831_n_2
    SLICE_X161Y400       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    26.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_823/CO[3]
                         net (fo=1, routed)           0.000    26.776    core_inst/tx_fifo_axis_tdata_reg[63]_i_823_n_0
    SLICE_X161Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_818/CO[3]
                         net (fo=1, routed)           0.000    26.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_818_n_0
    SLICE_X161Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.874 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_813/CO[3]
                         net (fo=1, routed)           0.000    26.874    core_inst/tx_fifo_axis_tdata_reg[63]_i_813_n_0
    SLICE_X161Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.923 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_808_n_0
    SLICE_X161Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[3]
                         net (fo=1, routed)           0.000    26.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_0
    SLICE_X161Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.021 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_798/CO[3]
                         net (fo=1, routed)           0.000    27.021    core_inst/tx_fifo_axis_tdata_reg[63]_i_798_n_0
    SLICE_X161Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_793/CO[3]
                         net (fo=1, routed)           0.000    27.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_793_n_0
    SLICE_X161Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_790/CO[3]
                         net (fo=1, routed)           0.000    27.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_790_n_0
    SLICE_X161Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.194 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_789/CO[1]
                         net (fo=35, routed)          0.556    27.750    core_inst/tx_fifo_axis_tdata_reg[63]_i_789_n_2
    SLICE_X160Y398       LUT3 (Prop_lut3_I0_O)        0.118    27.868 r  core_inst/tx_fifo_axis_tdata[63]_i_830/O
                         net (fo=1, routed)           0.000    27.868    core_inst/tx_fifo_axis_tdata[63]_i_830_n_0
    SLICE_X160Y398       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_781/CO[3]
                         net (fo=1, routed)           0.000    28.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_781_n_0
    SLICE_X160Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.164 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_776/CO[3]
                         net (fo=1, routed)           0.001    28.165    core_inst/tx_fifo_axis_tdata_reg[63]_i_776_n_0
    SLICE_X160Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.215 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_771/CO[3]
                         net (fo=1, routed)           0.000    28.215    core_inst/tx_fifo_axis_tdata_reg[63]_i_771_n_0
    SLICE_X160Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.265 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_766/CO[3]
                         net (fo=1, routed)           0.000    28.265    core_inst/tx_fifo_axis_tdata_reg[63]_i_766_n_0
    SLICE_X160Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.315 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[3]
                         net (fo=1, routed)           0.000    28.315    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_0
    SLICE_X160Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.365 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_756/CO[3]
                         net (fo=1, routed)           0.000    28.365    core_inst/tx_fifo_axis_tdata_reg[63]_i_756_n_0
    SLICE_X160Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.415 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_751/CO[3]
                         net (fo=1, routed)           0.000    28.415    core_inst/tx_fifo_axis_tdata_reg[63]_i_751_n_0
    SLICE_X160Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_748/CO[3]
                         net (fo=1, routed)           0.000    28.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_748_n_0
    SLICE_X160Y406       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_747/CO[1]
                         net (fo=35, routed)          0.540    29.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_747_n_2
    SLICE_X158Y401       LUT3 (Prop_lut3_I0_O)        0.120    29.198 r  core_inst/tx_fifo_axis_tdata[63]_i_785/O
                         net (fo=1, routed)           0.000    29.198    core_inst/tx_fifo_axis_tdata[63]_i_785_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    29.436 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_733/CO[3]
                         net (fo=1, routed)           0.000    29.436    core_inst/tx_fifo_axis_tdata_reg[63]_i_733_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.486 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[3]
                         net (fo=1, routed)           0.000    29.486    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_0
    SLICE_X158Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.536 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    29.536    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X158Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.586 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_718/CO[3]
                         net (fo=1, routed)           0.000    29.586    core_inst/tx_fifo_axis_tdata_reg[63]_i_718_n_0
    SLICE_X158Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.636 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_713/CO[3]
                         net (fo=1, routed)           0.000    29.636    core_inst/tx_fifo_axis_tdata_reg[63]_i_713_n_0
    SLICE_X158Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.686 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_708/CO[3]
                         net (fo=1, routed)           0.000    29.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_708_n_0
    SLICE_X158Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.736 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_705/CO[3]
                         net (fo=1, routed)           0.000    29.736    core_inst/tx_fifo_axis_tdata_reg[63]_i_705_n_0
    SLICE_X158Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_704/CO[1]
                         net (fo=35, routed)          0.497    30.307    core_inst/tx_fifo_axis_tdata_reg[63]_i_704_n_2
    SLICE_X159Y403       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    30.663 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    30.663    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X159Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.712 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_691/CO[3]
                         net (fo=1, routed)           0.000    30.712    core_inst/tx_fifo_axis_tdata_reg[63]_i_691_n_0
    SLICE_X159Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[3]
                         net (fo=1, routed)           0.000    30.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_0
    SLICE_X159Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    30.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X159Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_676/CO[3]
                         net (fo=1, routed)           0.000    30.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_676_n_0
    SLICE_X159Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_671/CO[3]
                         net (fo=1, routed)           0.000    30.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_671_n_0
    SLICE_X159Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.957 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_666/CO[3]
                         net (fo=1, routed)           0.000    30.957    core_inst/tx_fifo_axis_tdata_reg[63]_i_666_n_0
    SLICE_X159Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.006 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_663/CO[3]
                         net (fo=1, routed)           0.000    31.006    core_inst/tx_fifo_axis_tdata_reg[63]_i_663_n_0
    SLICE_X159Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_662/CO[1]
                         net (fo=35, routed)          0.468    31.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_662_n_2
    SLICE_X157Y405       LUT3 (Prop_lut3_I0_O)        0.118    31.667 r  core_inst/tx_fifo_axis_tdata[63]_i_703/O
                         net (fo=1, routed)           0.000    31.667    core_inst/tx_fifo_axis_tdata[63]_i_703_n_0
    SLICE_X157Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.924 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_654/CO[3]
                         net (fo=1, routed)           0.000    31.924    core_inst/tx_fifo_axis_tdata_reg[63]_i_654_n_0
    SLICE_X157Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.973 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_649/CO[3]
                         net (fo=1, routed)           0.000    31.973    core_inst/tx_fifo_axis_tdata_reg[63]_i_649_n_0
    SLICE_X157Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_644/CO[3]
                         net (fo=1, routed)           0.000    32.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_644_n_0
    SLICE_X157Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_639/CO[3]
                         net (fo=1, routed)           0.000    32.071    core_inst/tx_fifo_axis_tdata_reg[63]_i_639_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.120 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[3]
                         net (fo=1, routed)           0.000    32.120    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_629_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.218 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_624/CO[3]
                         net (fo=1, routed)           0.000    32.218    core_inst/tx_fifo_axis_tdata_reg[63]_i_624_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.267 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_621/CO[3]
                         net (fo=1, routed)           0.000    32.267    core_inst/tx_fifo_axis_tdata_reg[63]_i_621_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.342 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_620/CO[1]
                         net (fo=35, routed)          0.483    32.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_620_n_2
    SLICE_X158Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    33.189 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_612/CO[3]
                         net (fo=1, routed)           0.000    33.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_612_n_0
    SLICE_X158Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.239 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_607/CO[3]
                         net (fo=1, routed)           0.000    33.239    core_inst/tx_fifo_axis_tdata_reg[63]_i_607_n_0
    SLICE_X158Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_602/CO[3]
                         net (fo=1, routed)           0.000    33.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_602_n_0
    SLICE_X158Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_597/CO[3]
                         net (fo=1, routed)           0.000    33.339    core_inst/tx_fifo_axis_tdata_reg[63]_i_597_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.389 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[3]
                         net (fo=1, routed)           0.000    33.389    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.439 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_587/CO[3]
                         net (fo=1, routed)           0.000    33.439    core_inst/tx_fifo_axis_tdata_reg[63]_i_587_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.489 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_582/CO[3]
                         net (fo=1, routed)           0.000    33.489    core_inst/tx_fifo_axis_tdata_reg[63]_i_582_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_579/CO[3]
                         net (fo=1, routed)           0.000    33.539    core_inst/tx_fifo_axis_tdata_reg[63]_i_579_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    33.613 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_578/CO[1]
                         net (fo=35, routed)          0.506    34.120    core_inst/tx_fifo_axis_tdata_reg[63]_i_578_n_2
    SLICE_X159Y412       LUT3 (Prop_lut3_I0_O)        0.120    34.240 r  core_inst/tx_fifo_axis_tdata[63]_i_619/O
                         net (fo=1, routed)           0.000    34.240    core_inst/tx_fifo_axis_tdata[63]_i_619_n_0
    SLICE_X159Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    34.497 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_569/CO[3]
                         net (fo=1, routed)           0.000    34.497    core_inst/tx_fifo_axis_tdata_reg[63]_i_569_n_0
    SLICE_X159Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.546 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_564/CO[3]
                         net (fo=1, routed)           0.000    34.546    core_inst/tx_fifo_axis_tdata_reg[63]_i_564_n_0
    SLICE_X159Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.595 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[3]
                         net (fo=1, routed)           0.000    34.595    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_0
    SLICE_X159Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.644 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_554/CO[3]
                         net (fo=1, routed)           0.000    34.644    core_inst/tx_fifo_axis_tdata_reg[63]_i_554_n_0
    SLICE_X159Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.693 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_549/CO[3]
                         net (fo=1, routed)           0.000    34.693    core_inst/tx_fifo_axis_tdata_reg[63]_i_549_n_0
    SLICE_X159Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.742 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_544/CO[3]
                         net (fo=1, routed)           0.000    34.742    core_inst/tx_fifo_axis_tdata_reg[63]_i_544_n_0
    SLICE_X159Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.791 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_539/CO[3]
                         net (fo=1, routed)           0.000    34.791    core_inst/tx_fifo_axis_tdata_reg[63]_i_539_n_0
    SLICE_X159Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.840 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_536/CO[3]
                         net (fo=1, routed)           0.000    34.840    core_inst/tx_fifo_axis_tdata_reg[63]_i_536_n_0
    SLICE_X159Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.915 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_535/CO[1]
                         net (fo=35, routed)          0.538    35.453    core_inst/tx_fifo_axis_tdata_reg[63]_i_535_n_2
    SLICE_X160Y412       LUT3 (Prop_lut3_I0_O)        0.118    35.571 r  core_inst/tx_fifo_axis_tdata[63]_i_577/O
                         net (fo=1, routed)           0.000    35.571    core_inst/tx_fifo_axis_tdata[63]_i_577_n_0
    SLICE_X160Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    35.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.000    35.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X160Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.867 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_522/CO[3]
                         net (fo=1, routed)           0.000    35.867    core_inst/tx_fifo_axis_tdata_reg[63]_i_522_n_0
    SLICE_X160Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.917 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[3]
                         net (fo=1, routed)           0.000    35.917    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_0
    SLICE_X160Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.967 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    35.967    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X160Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.017 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_507/CO[3]
                         net (fo=1, routed)           0.000    36.017    core_inst/tx_fifo_axis_tdata_reg[63]_i_507_n_0
    SLICE_X160Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.067 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.067    core_inst/tx_fifo_axis_tdata_reg[63]_i_502_n_0
    SLICE_X160Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.117 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_497/CO[3]
                         net (fo=1, routed)           0.000    36.117    core_inst/tx_fifo_axis_tdata_reg[63]_i_497_n_0
    SLICE_X160Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.167 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_494/CO[3]
                         net (fo=1, routed)           0.000    36.167    core_inst/tx_fifo_axis_tdata_reg[63]_i_494_n_0
    SLICE_X160Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.241 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_493/CO[1]
                         net (fo=35, routed)          0.384    36.624    core_inst/tx_fifo_axis_tdata_reg[63]_i_493_n_2
    SLICE_X161Y416       LUT3 (Prop_lut3_I0_O)        0.120    36.744 r  core_inst/tx_fifo_axis_tdata[63]_i_534/O
                         net (fo=1, routed)           0.000    36.744    core_inst/tx_fifo_axis_tdata[63]_i_534_n_0
    SLICE_X161Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.001 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_478/CO[3]
                         net (fo=1, routed)           0.000    37.001    core_inst/tx_fifo_axis_tdata_reg[63]_i_478_n_0
    SLICE_X161Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.050 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_473/CO[3]
                         net (fo=1, routed)           0.000    37.050    core_inst/tx_fifo_axis_tdata_reg[63]_i_473_n_0
    SLICE_X161Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.099 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.099    core_inst/tx_fifo_axis_tdata_reg[63]_i_468_n_0
    SLICE_X161Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.148 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_463/CO[3]
                         net (fo=1, routed)           0.000    37.148    core_inst/tx_fifo_axis_tdata_reg[63]_i_463_n_0
    SLICE_X161Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.197 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_458/CO[3]
                         net (fo=1, routed)           0.000    37.197    core_inst/tx_fifo_axis_tdata_reg[63]_i_458_n_0
    SLICE_X161Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.246 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_453/CO[3]
                         net (fo=1, routed)           0.000    37.246    core_inst/tx_fifo_axis_tdata_reg[63]_i_453_n_0
    SLICE_X161Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_448/CO[3]
                         net (fo=1, routed)           0.000    37.295    core_inst/tx_fifo_axis_tdata_reg[63]_i_448_n_0
    SLICE_X161Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.344 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_445/CO[3]
                         net (fo=1, routed)           0.000    37.344    core_inst/tx_fifo_axis_tdata_reg[63]_i_445_n_0
    SLICE_X161Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.419 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_444/CO[1]
                         net (fo=35, routed)          0.437    37.857    core_inst/tx_fifo_axis_tdata_reg[63]_i_444_n_2
    SLICE_X160Y421       LUT3 (Prop_lut3_I0_O)        0.118    37.975 r  core_inst/tx_fifo_axis_tdata[63]_i_492/O
                         net (fo=1, routed)           0.000    37.975    core_inst/tx_fifo_axis_tdata[63]_i_492_n_0
    SLICE_X160Y421       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    38.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[3]
                         net (fo=1, routed)           0.000    38.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_0
    SLICE_X160Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_421/CO[3]
                         net (fo=1, routed)           0.000    38.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_421_n_0
    SLICE_X160Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.321 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_416/CO[3]
                         net (fo=1, routed)           0.000    38.321    core_inst/tx_fifo_axis_tdata_reg[63]_i_416_n_0
    SLICE_X160Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_411/CO[3]
                         net (fo=1, routed)           0.007    38.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_411_n_0
    SLICE_X160Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_406/CO[3]
                         net (fo=1, routed)           0.000    38.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_406_n_0
    SLICE_X160Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.478 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_401/CO[3]
                         net (fo=1, routed)           0.000    38.478    core_inst/tx_fifo_axis_tdata_reg[63]_i_401_n_0
    SLICE_X160Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_396/CO[3]
                         net (fo=1, routed)           0.000    38.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_396_n_0
    SLICE_X160Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_393/CO[3]
                         net (fo=1, routed)           0.000    38.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_393_n_0
    SLICE_X160Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_392/CO[1]
                         net (fo=35, routed)          0.439    39.090    core_inst/tx_fifo_axis_tdata_reg[63]_i_392_n_2
    SLICE_X159Y422       LUT3 (Prop_lut3_I0_O)        0.120    39.210 r  core_inst/tx_fifo_axis_tdata[63]_i_489/O
                         net (fo=1, routed)           0.000    39.210    core_inst/tx_fifo_axis_tdata[63]_i_489_n_0
    SLICE_X159Y422       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.467 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_434/CO[3]
                         net (fo=1, routed)           0.000    39.467    core_inst/tx_fifo_axis_tdata_reg[63]_i_434_n_0
    SLICE_X159Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.516 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_387/CO[3]
                         net (fo=1, routed)           0.000    39.516    core_inst/tx_fifo_axis_tdata_reg[63]_i_387_n_0
    SLICE_X159Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.565 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_364/CO[3]
                         net (fo=1, routed)           0.007    39.572    core_inst/tx_fifo_axis_tdata_reg[63]_i_364_n_0
    SLICE_X159Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_359/CO[3]
                         net (fo=1, routed)           0.000    39.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_359_n_0
    SLICE_X159Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.670 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.670    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X159Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.719 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_349_n_0
    SLICE_X159Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_344_n_0
    SLICE_X159Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_341/CO[3]
                         net (fo=1, routed)           0.000    39.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_341_n_0
    SLICE_X159Y430       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.892 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_340/CO[1]
                         net (fo=35, routed)          0.501    40.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_340_n_2
    SLICE_X158Y422       LUT3 (Prop_lut3_I0_O)        0.118    40.511 r  core_inst/tx_fifo_axis_tdata[63]_i_486/O
                         net (fo=1, routed)           0.000    40.511    core_inst/tx_fifo_axis_tdata[63]_i_486_n_0
    SLICE_X158Y422       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    40.757 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_426/CO[3]
                         net (fo=1, routed)           0.000    40.757    core_inst/tx_fifo_axis_tdata_reg[63]_i_426_n_0
    SLICE_X158Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.807 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_382/CO[3]
                         net (fo=1, routed)           0.000    40.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_382_n_0
    SLICE_X158Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.857 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_335/CO[3]
                         net (fo=1, routed)           0.007    40.864    core_inst/tx_fifo_axis_tdata_reg[63]_i_335_n_0
    SLICE_X158Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.914 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.914    core_inst/tx_fifo_axis_tdata_reg[63]_i_303_n_0
    SLICE_X158Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.964 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_298/CO[3]
                         net (fo=1, routed)           0.000    40.964    core_inst/tx_fifo_axis_tdata_reg[63]_i_298_n_0
    SLICE_X158Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.014 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_293/CO[3]
                         net (fo=1, routed)           0.000    41.014    core_inst/tx_fifo_axis_tdata_reg[63]_i_293_n_0
    SLICE_X158Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.064 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_288/CO[3]
                         net (fo=1, routed)           0.000    41.064    core_inst/tx_fifo_axis_tdata_reg[63]_i_288_n_0
    SLICE_X158Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_285/CO[3]
                         net (fo=1, routed)           0.000    41.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_285_n_0
    SLICE_X158Y430       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    41.188 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_284/CO[1]
                         net (fo=35, routed)          0.532    41.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_284_n_2
    SLICE_X156Y426       LUT3 (Prop_lut3_I0_O)        0.120    41.839 r  core_inst/tx_fifo_axis_tdata[63]_i_433/O
                         net (fo=1, routed)           0.000    41.839    core_inst/tx_fifo_axis_tdata[63]_i_433_n_0
    SLICE_X156Y426       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    42.085 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_374/CO[3]
                         net (fo=1, routed)           0.000    42.085    core_inst/tx_fifo_axis_tdata_reg[63]_i_374_n_0
    SLICE_X156Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.135 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_369/CO[3]
                         net (fo=1, routed)           0.000    42.135    core_inst/tx_fifo_axis_tdata_reg[63]_i_369_n_0
    SLICE_X156Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_327/CO[3]
                         net (fo=1, routed)           0.000    42.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_327_n_0
    SLICE_X156Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_279/CO[3]
                         net (fo=1, routed)           0.000    42.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_279_n_0
    SLICE_X156Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.285 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.285    core_inst/tx_fifo_axis_tdata_reg[63]_i_220_n_0
    SLICE_X156Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.335 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_215/CO[3]
                         net (fo=1, routed)           0.000    42.335    core_inst/tx_fifo_axis_tdata_reg[63]_i_215_n_0
    SLICE_X156Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.385 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_210/CO[3]
                         net (fo=1, routed)           0.000    42.385    core_inst/tx_fifo_axis_tdata_reg[63]_i_210_n_0
    SLICE_X156Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.435 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_207/CO[3]
                         net (fo=1, routed)           0.000    42.435    core_inst/tx_fifo_axis_tdata_reg[63]_i_207_n_0
    SLICE_X156Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    42.509 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_206/CO[1]
                         net (fo=35, routed)          0.457    42.966    core_inst/tx_fifo_axis_tdata_reg[63]_i_206_n_2
    SLICE_X157Y429       LUT3 (Prop_lut3_I0_O)        0.120    43.086 r  core_inst/tx_fifo_axis_tdata[63]_i_381/O
                         net (fo=1, routed)           0.000    43.086    core_inst/tx_fifo_axis_tdata[63]_i_381_n_0
    SLICE_X157Y429       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_322/CO[3]
                         net (fo=1, routed)           0.000    43.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_322_n_0
    SLICE_X157Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.392 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_313/CO[3]
                         net (fo=1, routed)           0.000    43.392    core_inst/tx_fifo_axis_tdata_reg[63]_i_313_n_0
    SLICE_X157Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.441 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_308/CO[3]
                         net (fo=1, routed)           0.000    43.441    core_inst/tx_fifo_axis_tdata_reg[63]_i_308_n_0
    SLICE_X157Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.490 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    43.490    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X157Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_201/CO[3]
                         net (fo=1, routed)           0.000    43.539    core_inst/tx_fifo_axis_tdata_reg[63]_i_201_n_0
    SLICE_X157Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.588 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_134/CO[3]
                         net (fo=1, routed)           0.000    43.588    core_inst/tx_fifo_axis_tdata_reg[63]_i_134_n_0
    SLICE_X157Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_129/CO[3]
                         net (fo=1, routed)           0.000    43.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_129_n_0
    SLICE_X157Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.686 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_126/CO[3]
                         net (fo=1, routed)           0.000    43.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_126_n_0
    SLICE_X157Y437       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_125/CO[1]
                         net (fo=35, routed)          0.513    44.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_125_n_2
    SLICE_X158Y433       LUT3 (Prop_lut3_I0_O)        0.118    44.391 r  core_inst/tx_fifo_axis_tdata[63]_i_334/O
                         net (fo=1, routed)           0.000    44.391    core_inst/tx_fifo_axis_tdata[63]_i_334_n_0
    SLICE_X158Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    44.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_272_n_0
    SLICE_X158Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.687 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_242/CO[3]
                         net (fo=1, routed)           0.000    44.687    core_inst/tx_fifo_axis_tdata_reg[63]_i_242_n_0
    SLICE_X158Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    44.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X158Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.787 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X158Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.837 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.000    44.837    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X158Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.887 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_120/CO[3]
                         net (fo=1, routed)           0.000    44.887    core_inst/tx_fifo_axis_tdata_reg[63]_i_120_n_0
    SLICE_X158Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.937 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_68/CO[3]
                         net (fo=1, routed)           0.000    44.937    core_inst/tx_fifo_axis_tdata_reg[63]_i_68_n_0
    SLICE_X158Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.987 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_65/CO[3]
                         net (fo=1, routed)           0.000    44.987    core_inst/tx_fifo_axis_tdata_reg[63]_i_65_n_0
    SLICE_X158Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.061 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_64/CO[1]
                         net (fo=35, routed)          0.443    45.505    core_inst/tx_fifo_axis_tdata_reg[63]_i_64_n_2
    SLICE_X159Y434       LUT3 (Prop_lut3_I0_O)        0.120    45.625 r  core_inst/tx_fifo_axis_tdata[63]_i_276/O
                         net (fo=1, routed)           0.000    45.625    core_inst/tx_fifo_axis_tdata[63]_i_276_n_0
    SLICE_X159Y434       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.882 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_191/CO[3]
                         net (fo=1, routed)           0.000    45.882    core_inst/tx_fifo_axis_tdata_reg[63]_i_191_n_0
    SLICE_X159Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.931 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_237/CO[3]
                         net (fo=1, routed)           0.000    45.931    core_inst/tx_fifo_axis_tdata_reg[63]_i_237_n_0
    SLICE_X159Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.980 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_152/CO[3]
                         net (fo=1, routed)           0.000    45.980    core_inst/tx_fifo_axis_tdata_reg[63]_i_152_n_0
    SLICE_X159Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.029 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    46.029    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X159Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.078 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    46.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X159Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.127 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_94/CO[3]
                         net (fo=1, routed)           0.000    46.127    core_inst/tx_fifo_axis_tdata_reg[63]_i_94_n_0
    SLICE_X159Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.176 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_59/CO[3]
                         net (fo=1, routed)           0.000    46.176    core_inst/tx_fifo_axis_tdata_reg[63]_i_59_n_0
    SLICE_X159Y441       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.225 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_26/CO[3]
                         net (fo=1, routed)           0.000    46.225    core_inst/tx_fifo_axis_tdata_reg[63]_i_26_n_0
    SLICE_X159Y442       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    46.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_25/CO[1]
                         net (fo=35, routed)          0.509    46.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_25_n_2
    SLICE_X161Y436       LUT3 (Prop_lut3_I0_O)        0.118    46.926 r  core_inst/tx_fifo_axis_tdata[63]_i_194/O
                         net (fo=1, routed)           0.000    46.926    core_inst/tx_fifo_axis_tdata[63]_i_194_n_0
    SLICE_X161Y436       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188    47.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    47.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X161Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.163 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    47.163    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X161Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.212 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_151/CO[3]
                         net (fo=1, routed)           0.000    47.212    core_inst/tx_fifo_axis_tdata_reg[63]_i_151_n_0
    SLICE_X161Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.261 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_79/CO[3]
                         net (fo=1, routed)           0.000    47.261    core_inst/tx_fifo_axis_tdata_reg[63]_i_79_n_0
    SLICE_X161Y440       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    47.365 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_76/O[0]
                         net (fo=5, routed)           0.374    47.739    core_inst/tx_fifo_axis_tdata_reg[63]_i_76_n_7
    SLICE_X160Y441       LUT6 (Prop_lut6_I4_O)        0.120    47.859 r  core_inst/tx_fifo_axis_tdata[63]_i_255/O
                         net (fo=2, routed)           0.227    48.086    core_inst/tx_fifo_axis_tdata[63]_i_255_n_0
    SLICE_X160Y441       LUT3 (Prop_lut3_I2_O)        0.043    48.129 r  core_inst/tx_fifo_axis_tdata[63]_i_163/O
                         net (fo=1, routed)           0.459    48.588    core_inst/tx_fifo_axis_tdata[63]_i_163_n_0
    SLICE_X162Y440       LUT6 (Prop_lut6_I4_O)        0.043    48.631 r  core_inst/tx_fifo_axis_tdata[63]_i_82/O
                         net (fo=11, routed)          0.458    49.089    core_inst/tx_fifo_axis_tdata[63]_i_82_n_0
    SLICE_X164Y446       LUT6 (Prop_lut6_I0_O)        0.043    49.132 f  core_inst/tx_fifo_axis_tdata[63]_i_107/O
                         net (fo=1, routed)           0.515    49.647    core_inst/tx_fifo_axis_tdata[63]_i_107_n_0
    SLICE_X164Y447       LUT6 (Prop_lut6_I5_O)        0.043    49.690 f  core_inst/tx_fifo_axis_tdata[63]_i_44/O
                         net (fo=1, routed)           0.427    50.117    core_inst/tx_fifo_axis_tdata[63]_i_44_n_0
    SLICE_X164Y448       LUT6 (Prop_lut6_I2_O)        0.043    50.160 r  core_inst/tx_fifo_axis_tdata[63]_i_16/O
                         net (fo=3, routed)           0.349    50.509    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_16_n_0_alias
    SLICE_X162Y448       LUT6 (Prop_lut6_I4_O)        0.043    50.552 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1_comp/O
                         net (fo=39, routed)          0.368    50.920    core_inst/udp_complete_inst_n_38
    SLICE_X163Y450       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.451    11.287    core_inst/coreclk_out
    SLICE_X163Y450       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[25]/C
                         clock pessimism              1.194    12.481    
                         clock uncertainty           -0.035    12.445    
    SLICE_X163Y450       FDRE (Setup_fdre_C_R)       -0.295    12.150    core_inst/tx_fifo_axis_tdata_reg[25]
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                         -50.920    
  -------------------------------------------------------------------
                         slack                                -38.769    

Slack (VIOLATED) :        -38.769ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.949ns  (logic 26.181ns (58.246%)  route 18.768ns (41.754%))
  Logic Levels:           320  (CARRY4=289 LUT2=1 LUT3=24 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 11.287 - 6.400 ) 
    Source Clock Delay      (SCD):    5.971ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.501     5.971    core_inst/coreclk_out
    SLICE_X159Y364       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y364       FDRE (Prop_fdre_C_Q)         0.216     6.187 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.357    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X158Y363       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[3]
                         net (fo=1, routed)           0.000     6.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_0
    SLICE_X158Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.696 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_483/CO[3]
                         net (fo=1, routed)           0.000     6.696    core_inst/tx_fifo_axis_tdata_reg[63]_i_483_n_0
    SLICE_X158Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.746 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_574/CO[3]
                         net (fo=1, routed)           0.000     6.746    core_inst/tx_fifo_axis_tdata_reg[63]_i_574_n_0
    SLICE_X158Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.796 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_743/CO[3]
                         net (fo=1, routed)           0.000     6.796    core_inst/tx_fifo_axis_tdata_reg[63]_i_743_n_0
    SLICE_X158Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.846 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_912/CO[3]
                         net (fo=1, routed)           0.000     6.846    core_inst/tx_fifo_axis_tdata_reg[63]_i_912_n_0
    SLICE_X158Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.896 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1081/CO[3]
                         net (fo=1, routed)           0.000     6.896    core_inst/tx_fifo_axis_tdata_reg[63]_i_1081_n_0
    SLICE_X158Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.946 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1250/CO[3]
                         net (fo=1, routed)           0.000     6.946    core_inst/tx_fifo_axis_tdata_reg[63]_i_1250_n_0
    SLICE_X158Y370       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.054 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1419/O[2]
                         net (fo=2, routed)           0.314     7.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1419_n_5
    SLICE_X159Y370       LUT2 (Prop_lut2_I1_O)        0.126     7.494 r  core_inst/tx_fifo_axis_tdata[63]_i_1527/O
                         net (fo=1, routed)           0.000     7.494    core_inst/tx_fifo_axis_tdata[63]_i_1527_n_0
    SLICE_X159Y370       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1457/CO[3]
                         net (fo=1, routed)           0.000     7.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_1457_n_0
    SLICE_X159Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.794 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1452/CO[3]
                         net (fo=1, routed)           0.000     7.794    core_inst/tx_fifo_axis_tdata_reg[63]_i_1452_n_0
    SLICE_X159Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1447/CO[3]
                         net (fo=1, routed)           0.000     7.843    core_inst/tx_fifo_axis_tdata_reg[63]_i_1447_n_0
    SLICE_X159Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.892 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1442/CO[3]
                         net (fo=1, routed)           0.000     7.892    core_inst/tx_fifo_axis_tdata_reg[63]_i_1442_n_0
    SLICE_X159Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.941 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1437/CO[3]
                         net (fo=1, routed)           0.007     7.948    core_inst/tx_fifo_axis_tdata_reg[63]_i_1437_n_0
    SLICE_X159Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.997 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     7.997    core_inst/tx_fifo_axis_tdata_reg[63]_i_1432_n_0
    SLICE_X159Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.046 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1427/CO[3]
                         net (fo=1, routed)           0.000     8.046    core_inst/tx_fifo_axis_tdata_reg[63]_i_1427_n_0
    SLICE_X159Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.095 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.095    core_inst/tx_fifo_axis_tdata_reg[63]_i_1424_n_0
    SLICE_X159Y378       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.222 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1423/CO[0]
                         net (fo=35, routed)          0.472     8.695    core_inst/tx_fifo_axis_tdata_reg[63]_i_1423_n_3
    SLICE_X158Y371       LUT3 (Prop_lut3_I0_O)        0.130     8.825 r  core_inst/tx_fifo_axis_tdata[63]_i_1464/O
                         net (fo=1, routed)           0.000     8.825    core_inst/tx_fifo_axis_tdata[63]_i_1464_n_0
    SLICE_X158Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1414/CO[3]
                         net (fo=1, routed)           0.000     9.071    core_inst/tx_fifo_axis_tdata_reg[63]_i_1414_n_0
    SLICE_X158Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.121 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1409/CO[3]
                         net (fo=1, routed)           0.000     9.121    core_inst/tx_fifo_axis_tdata_reg[63]_i_1409_n_0
    SLICE_X158Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1404/CO[3]
                         net (fo=1, routed)           0.000     9.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_1404_n_0
    SLICE_X158Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1399/CO[3]
                         net (fo=1, routed)           0.007     9.227    core_inst/tx_fifo_axis_tdata_reg[63]_i_1399_n_0
    SLICE_X158Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.277 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.277    core_inst/tx_fifo_axis_tdata_reg[63]_i_1394_n_0
    SLICE_X158Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.327 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     9.327    core_inst/tx_fifo_axis_tdata_reg[63]_i_1389_n_0
    SLICE_X158Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.377 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1384/CO[3]
                         net (fo=1, routed)           0.000     9.377    core_inst/tx_fifo_axis_tdata_reg[63]_i_1384_n_0
    SLICE_X158Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.427 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1381/CO[3]
                         net (fo=1, routed)           0.000     9.427    core_inst/tx_fifo_axis_tdata_reg[63]_i_1381_n_0
    SLICE_X158Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.501 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1380/CO[1]
                         net (fo=35, routed)          0.521    10.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_1380_n_2
    SLICE_X157Y371       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    10.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000    10.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.427 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1367/CO[3]
                         net (fo=1, routed)           0.000    10.427    core_inst/tx_fifo_axis_tdata_reg[63]_i_1367_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.476 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[3]
                         net (fo=1, routed)           0.000    10.476    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.525 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.007    10.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.581 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1352/CO[3]
                         net (fo=1, routed)           0.000    10.581    core_inst/tx_fifo_axis_tdata_reg[63]_i_1352_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.630 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1347/CO[3]
                         net (fo=1, routed)           0.000    10.630    core_inst/tx_fifo_axis_tdata_reg[63]_i_1347_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.679 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1342/CO[3]
                         net (fo=1, routed)           0.000    10.679    core_inst/tx_fifo_axis_tdata_reg[63]_i_1342_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.728 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    10.728    core_inst/tx_fifo_axis_tdata_reg[63]_i_1339_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.803 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1338/CO[1]
                         net (fo=35, routed)          0.461    11.264    core_inst/tx_fifo_axis_tdata_reg[63]_i_1338_n_2
    SLICE_X156Y371       LUT3 (Prop_lut3_I0_O)        0.118    11.382 r  core_inst/tx_fifo_axis_tdata[63]_i_1379/O
                         net (fo=1, routed)           0.000    11.382    core_inst/tx_fifo_axis_tdata[63]_i_1379_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.628 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    11.628    core_inst/tx_fifo_axis_tdata_reg[63]_i_1330_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.678 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1325/CO[3]
                         net (fo=1, routed)           0.000    11.678    core_inst/tx_fifo_axis_tdata_reg[63]_i_1325_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.728 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1320/CO[3]
                         net (fo=1, routed)           0.000    11.728    core_inst/tx_fifo_axis_tdata_reg[63]_i_1320_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.778 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1315/CO[3]
                         net (fo=1, routed)           0.007    11.785    core_inst/tx_fifo_axis_tdata_reg[63]_i_1315_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.835 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    11.835    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.885 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    11.885    core_inst/tx_fifo_axis_tdata_reg[63]_i_1305_n_0
    SLICE_X156Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.935 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    11.935    core_inst/tx_fifo_axis_tdata_reg[63]_i_1300_n_0
    SLICE_X156Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.985 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    11.985    core_inst/tx_fifo_axis_tdata_reg[63]_i_1297_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    12.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1296/CO[1]
                         net (fo=35, routed)          0.632    12.690    core_inst/tx_fifo_axis_tdata_reg[63]_i_1296_n_2
    SLICE_X161Y371       LUT3 (Prop_lut3_I0_O)        0.120    12.810 r  core_inst/tx_fifo_axis_tdata[63]_i_1337/O
                         net (fo=1, routed)           0.000    12.810    core_inst/tx_fifo_axis_tdata[63]_i_1337_n_0
    SLICE_X161Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.067 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    13.067    core_inst/tx_fifo_axis_tdata_reg[63]_i_1288_n_0
    SLICE_X161Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.116 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    13.116    core_inst/tx_fifo_axis_tdata_reg[63]_i_1283_n_0
    SLICE_X161Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.165 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    13.165    core_inst/tx_fifo_axis_tdata_reg[63]_i_1278_n_0
    SLICE_X161Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.214 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1273/CO[3]
                         net (fo=1, routed)           0.007    13.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1273_n_0
    SLICE_X161Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.270 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    13.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_0
    SLICE_X161Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1263/CO[3]
                         net (fo=1, routed)           0.000    13.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_1263_n_0
    SLICE_X161Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.368 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    13.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1258_n_0
    SLICE_X161Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.417 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    13.417    core_inst/tx_fifo_axis_tdata_reg[63]_i_1255_n_0
    SLICE_X161Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.492 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1254/CO[1]
                         net (fo=35, routed)          0.375    13.868    core_inst/tx_fifo_axis_tdata_reg[63]_i_1254_n_2
    SLICE_X160Y376       LUT3 (Prop_lut3_I0_O)        0.118    13.986 r  core_inst/tx_fifo_axis_tdata[63]_i_1295/O
                         net (fo=1, routed)           0.000    13.986    core_inst/tx_fifo_axis_tdata[63]_i_1295_n_0
    SLICE_X160Y376       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    14.232    core_inst/tx_fifo_axis_tdata_reg[63]_i_1245_n_0
    SLICE_X160Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.282 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    14.282    core_inst/tx_fifo_axis_tdata_reg[63]_i_1240_n_0
    SLICE_X160Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    14.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_0
    SLICE_X160Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    14.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X160Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.432 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    14.432    core_inst/tx_fifo_axis_tdata_reg[63]_i_1225_n_0
    SLICE_X160Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.482 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1220/CO[3]
                         net (fo=1, routed)           0.000    14.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1220_n_0
    SLICE_X160Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1215/CO[3]
                         net (fo=1, routed)           0.000    14.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1215_n_0
    SLICE_X160Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    14.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_1212_n_0
    SLICE_X160Y384       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.656 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1211/CO[1]
                         net (fo=35, routed)          0.453    15.109    core_inst/tx_fifo_axis_tdata_reg[63]_i_1211_n_2
    SLICE_X159Y379       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    15.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    15.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X159Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    15.514    core_inst/tx_fifo_axis_tdata_reg[63]_i_1198_n_0
    SLICE_X159Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.563 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    15.563    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_0
    SLICE_X159Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.612 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    15.612    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X159Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.661 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    15.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_1183_n_0
    SLICE_X159Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    15.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_1178_n_0
    SLICE_X159Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    15.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_1173_n_0
    SLICE_X159Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    15.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_1170_n_0
    SLICE_X159Y387       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    15.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1169/CO[1]
                         net (fo=35, routed)          0.531    16.414    core_inst/tx_fifo_axis_tdata_reg[63]_i_1169_n_2
    SLICE_X158Y381       LUT3 (Prop_lut3_I0_O)        0.118    16.532 r  core_inst/tx_fifo_axis_tdata[63]_i_1207/O
                         net (fo=1, routed)           0.000    16.532    core_inst/tx_fifo_axis_tdata[63]_i_1207_n_0
    SLICE_X158Y381       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    16.770 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    16.770    core_inst/tx_fifo_axis_tdata_reg[63]_i_1156_n_0
    SLICE_X158Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.820 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    16.820    core_inst/tx_fifo_axis_tdata_reg[63]_i_1151_n_0
    SLICE_X158Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.870 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    16.870    core_inst/tx_fifo_axis_tdata_reg[63]_i_1146_n_0
    SLICE_X158Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.920 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    16.920    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_0
    SLICE_X158Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.970 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1136/CO[3]
                         net (fo=1, routed)           0.000    16.970    core_inst/tx_fifo_axis_tdata_reg[63]_i_1136_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.020 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    17.020    core_inst/tx_fifo_axis_tdata_reg[63]_i_1131_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    17.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_1128_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    17.144 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1127/CO[1]
                         net (fo=35, routed)          0.507    17.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_1127_n_2
    SLICE_X161Y380       LUT3 (Prop_lut3_I0_O)        0.120    17.771 r  core_inst/tx_fifo_axis_tdata[63]_i_1168/O
                         net (fo=1, routed)           0.000    17.771    core_inst/tx_fifo_axis_tdata[63]_i_1168_n_0
    SLICE_X161Y380       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.028 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    18.028    core_inst/tx_fifo_axis_tdata_reg[63]_i_1119_n_0
    SLICE_X161Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.077 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    18.077    core_inst/tx_fifo_axis_tdata_reg[63]_i_1114_n_0
    SLICE_X161Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.126 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    18.126    core_inst/tx_fifo_axis_tdata_reg[63]_i_1109_n_0
    SLICE_X161Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.175 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    18.175    core_inst/tx_fifo_axis_tdata_reg[63]_i_1104_n_0
    SLICE_X161Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    18.224    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_0
    SLICE_X161Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.273 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    18.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_1094_n_0
    SLICE_X161Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.322 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    18.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_1089_n_0
    SLICE_X161Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    18.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_1086_n_0
    SLICE_X161Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.446 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1085/CO[1]
                         net (fo=35, routed)          0.395    18.840    core_inst/tx_fifo_axis_tdata_reg[63]_i_1085_n_2
    SLICE_X160Y385       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    19.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    19.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_1076_n_0
    SLICE_X160Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.254 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    19.254    core_inst/tx_fifo_axis_tdata_reg[63]_i_1071_n_0
    SLICE_X160Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[3]
                         net (fo=1, routed)           0.000    19.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_0
    SLICE_X160Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.354 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    19.354    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X160Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.404 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    19.404    core_inst/tx_fifo_axis_tdata_reg[63]_i_1056_n_0
    SLICE_X160Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.454 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    19.454    core_inst/tx_fifo_axis_tdata_reg[63]_i_1051_n_0
    SLICE_X160Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    19.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_1046_n_0
    SLICE_X160Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.554 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1043/CO[3]
                         net (fo=1, routed)           0.000    19.554    core_inst/tx_fifo_axis_tdata_reg[63]_i_1043_n_0
    SLICE_X160Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    19.628 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1042/CO[1]
                         net (fo=35, routed)          0.474    20.102    core_inst/tx_fifo_axis_tdata_reg[63]_i_1042_n_2
    SLICE_X159Y388       LUT3 (Prop_lut3_I0_O)        0.120    20.222 r  core_inst/tx_fifo_axis_tdata[63]_i_1084/O
                         net (fo=1, routed)           0.000    20.222    core_inst/tx_fifo_axis_tdata[63]_i_1084_n_0
    SLICE_X159Y388       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    20.479 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    20.479    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X159Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    20.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_1029_n_0
    SLICE_X159Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.577 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    20.577    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_0
    SLICE_X159Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.626 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    20.626    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X159Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    20.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1014_n_0
    SLICE_X159Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.724 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    20.724    core_inst/tx_fifo_axis_tdata_reg[63]_i_1009_n_0
    SLICE_X159Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.773 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    20.773    core_inst/tx_fifo_axis_tdata_reg[63]_i_1004_n_0
    SLICE_X159Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    20.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_1001_n_0
    SLICE_X159Y396       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    20.897 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1000/CO[1]
                         net (fo=35, routed)          0.511    21.408    core_inst/tx_fifo_axis_tdata_reg[63]_i_1000_n_2
    SLICE_X158Y390       LUT3 (Prop_lut3_I0_O)        0.118    21.526 r  core_inst/tx_fifo_axis_tdata[63]_i_1037/O
                         net (fo=1, routed)           0.000    21.526    core_inst/tx_fifo_axis_tdata[63]_i_1037_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.772 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_987/CO[3]
                         net (fo=1, routed)           0.000    21.772    core_inst/tx_fifo_axis_tdata_reg[63]_i_987_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_982/CO[3]
                         net (fo=1, routed)           0.000    21.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_982_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_977/CO[3]
                         net (fo=1, routed)           0.000    21.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_977_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.922 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[3]
                         net (fo=1, routed)           0.000    21.922    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_0
    SLICE_X158Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_967/CO[3]
                         net (fo=1, routed)           0.000    21.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_967_n_0
    SLICE_X158Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_962/CO[3]
                         net (fo=1, routed)           0.000    22.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_962_n_0
    SLICE_X158Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.072 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_959/CO[3]
                         net (fo=1, routed)           0.000    22.072    core_inst/tx_fifo_axis_tdata_reg[63]_i_959_n_0
    SLICE_X158Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.146 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_958/CO[1]
                         net (fo=35, routed)          0.503    22.649    core_inst/tx_fifo_axis_tdata_reg[63]_i_958_n_2
    SLICE_X161Y389       LUT3 (Prop_lut3_I0_O)        0.120    22.769 r  core_inst/tx_fifo_axis_tdata[63]_i_999/O
                         net (fo=1, routed)           0.000    22.769    core_inst/tx_fifo_axis_tdata[63]_i_999_n_0
    SLICE_X161Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    23.026 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_950/CO[3]
                         net (fo=1, routed)           0.000    23.026    core_inst/tx_fifo_axis_tdata_reg[63]_i_950_n_0
    SLICE_X161Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.075 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_945/CO[3]
                         net (fo=1, routed)           0.000    23.075    core_inst/tx_fifo_axis_tdata_reg[63]_i_945_n_0
    SLICE_X161Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.124 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_940/CO[3]
                         net (fo=1, routed)           0.000    23.124    core_inst/tx_fifo_axis_tdata_reg[63]_i_940_n_0
    SLICE_X161Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.173 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_935/CO[3]
                         net (fo=1, routed)           0.000    23.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_935_n_0
    SLICE_X161Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.222 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[3]
                         net (fo=1, routed)           0.000    23.222    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_0
    SLICE_X161Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_925/CO[3]
                         net (fo=1, routed)           0.000    23.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_925_n_0
    SLICE_X161Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.320 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_920/CO[3]
                         net (fo=1, routed)           0.000    23.320    core_inst/tx_fifo_axis_tdata_reg[63]_i_920_n_0
    SLICE_X161Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.369 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_917/CO[3]
                         net (fo=1, routed)           0.000    23.369    core_inst/tx_fifo_axis_tdata_reg[63]_i_917_n_0
    SLICE_X161Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.444 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_916/CO[1]
                         net (fo=35, routed)          0.535    23.979    core_inst/tx_fifo_axis_tdata_reg[63]_i_916_n_2
    SLICE_X162Y392       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_907/CO[3]
                         net (fo=1, routed)           0.000    24.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_907_n_0
    SLICE_X162Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.393 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_902/CO[3]
                         net (fo=1, routed)           0.000    24.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_902_n_0
    SLICE_X162Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[3]
                         net (fo=1, routed)           0.000    24.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_0
    SLICE_X162Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    24.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X162Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.543 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_887/CO[3]
                         net (fo=1, routed)           0.000    24.543    core_inst/tx_fifo_axis_tdata_reg[63]_i_887_n_0
    SLICE_X162Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.593 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_882/CO[3]
                         net (fo=1, routed)           0.000    24.593    core_inst/tx_fifo_axis_tdata_reg[63]_i_882_n_0
    SLICE_X162Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.643 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_877/CO[3]
                         net (fo=1, routed)           0.000    24.643    core_inst/tx_fifo_axis_tdata_reg[63]_i_877_n_0
    SLICE_X162Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.693 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_874/CO[3]
                         net (fo=1, routed)           0.001    24.694    core_inst/tx_fifo_axis_tdata_reg[63]_i_874_n_0
    SLICE_X162Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_873/CO[1]
                         net (fo=35, routed)          0.405    25.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_873_n_2
    SLICE_X163Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.529 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    25.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X163Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_860/CO[3]
                         net (fo=1, routed)           0.000    25.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_860_n_0
    SLICE_X163Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.627 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[3]
                         net (fo=1, routed)           0.000    25.627    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_0
    SLICE_X163Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.676 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    25.676    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X163Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_845/CO[3]
                         net (fo=1, routed)           0.000    25.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_845_n_0
    SLICE_X163Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.774 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_840/CO[3]
                         net (fo=1, routed)           0.001    25.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_840_n_0
    SLICE_X163Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.824 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_835/CO[3]
                         net (fo=1, routed)           0.000    25.824    core_inst/tx_fifo_axis_tdata_reg[63]_i_835_n_0
    SLICE_X163Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.873 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_832/CO[3]
                         net (fo=1, routed)           0.000    25.873    core_inst/tx_fifo_axis_tdata_reg[63]_i_832_n_0
    SLICE_X163Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.948 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_831/CO[1]
                         net (fo=35, routed)          0.474    26.422    core_inst/tx_fifo_axis_tdata_reg[63]_i_831_n_2
    SLICE_X161Y400       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    26.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_823/CO[3]
                         net (fo=1, routed)           0.000    26.776    core_inst/tx_fifo_axis_tdata_reg[63]_i_823_n_0
    SLICE_X161Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_818/CO[3]
                         net (fo=1, routed)           0.000    26.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_818_n_0
    SLICE_X161Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.874 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_813/CO[3]
                         net (fo=1, routed)           0.000    26.874    core_inst/tx_fifo_axis_tdata_reg[63]_i_813_n_0
    SLICE_X161Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.923 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_808_n_0
    SLICE_X161Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[3]
                         net (fo=1, routed)           0.000    26.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_0
    SLICE_X161Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.021 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_798/CO[3]
                         net (fo=1, routed)           0.000    27.021    core_inst/tx_fifo_axis_tdata_reg[63]_i_798_n_0
    SLICE_X161Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_793/CO[3]
                         net (fo=1, routed)           0.000    27.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_793_n_0
    SLICE_X161Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_790/CO[3]
                         net (fo=1, routed)           0.000    27.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_790_n_0
    SLICE_X161Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.194 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_789/CO[1]
                         net (fo=35, routed)          0.556    27.750    core_inst/tx_fifo_axis_tdata_reg[63]_i_789_n_2
    SLICE_X160Y398       LUT3 (Prop_lut3_I0_O)        0.118    27.868 r  core_inst/tx_fifo_axis_tdata[63]_i_830/O
                         net (fo=1, routed)           0.000    27.868    core_inst/tx_fifo_axis_tdata[63]_i_830_n_0
    SLICE_X160Y398       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_781/CO[3]
                         net (fo=1, routed)           0.000    28.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_781_n_0
    SLICE_X160Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.164 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_776/CO[3]
                         net (fo=1, routed)           0.001    28.165    core_inst/tx_fifo_axis_tdata_reg[63]_i_776_n_0
    SLICE_X160Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.215 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_771/CO[3]
                         net (fo=1, routed)           0.000    28.215    core_inst/tx_fifo_axis_tdata_reg[63]_i_771_n_0
    SLICE_X160Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.265 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_766/CO[3]
                         net (fo=1, routed)           0.000    28.265    core_inst/tx_fifo_axis_tdata_reg[63]_i_766_n_0
    SLICE_X160Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.315 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[3]
                         net (fo=1, routed)           0.000    28.315    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_0
    SLICE_X160Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.365 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_756/CO[3]
                         net (fo=1, routed)           0.000    28.365    core_inst/tx_fifo_axis_tdata_reg[63]_i_756_n_0
    SLICE_X160Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.415 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_751/CO[3]
                         net (fo=1, routed)           0.000    28.415    core_inst/tx_fifo_axis_tdata_reg[63]_i_751_n_0
    SLICE_X160Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_748/CO[3]
                         net (fo=1, routed)           0.000    28.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_748_n_0
    SLICE_X160Y406       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_747/CO[1]
                         net (fo=35, routed)          0.540    29.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_747_n_2
    SLICE_X158Y401       LUT3 (Prop_lut3_I0_O)        0.120    29.198 r  core_inst/tx_fifo_axis_tdata[63]_i_785/O
                         net (fo=1, routed)           0.000    29.198    core_inst/tx_fifo_axis_tdata[63]_i_785_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    29.436 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_733/CO[3]
                         net (fo=1, routed)           0.000    29.436    core_inst/tx_fifo_axis_tdata_reg[63]_i_733_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.486 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[3]
                         net (fo=1, routed)           0.000    29.486    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_0
    SLICE_X158Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.536 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    29.536    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X158Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.586 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_718/CO[3]
                         net (fo=1, routed)           0.000    29.586    core_inst/tx_fifo_axis_tdata_reg[63]_i_718_n_0
    SLICE_X158Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.636 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_713/CO[3]
                         net (fo=1, routed)           0.000    29.636    core_inst/tx_fifo_axis_tdata_reg[63]_i_713_n_0
    SLICE_X158Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.686 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_708/CO[3]
                         net (fo=1, routed)           0.000    29.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_708_n_0
    SLICE_X158Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.736 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_705/CO[3]
                         net (fo=1, routed)           0.000    29.736    core_inst/tx_fifo_axis_tdata_reg[63]_i_705_n_0
    SLICE_X158Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_704/CO[1]
                         net (fo=35, routed)          0.497    30.307    core_inst/tx_fifo_axis_tdata_reg[63]_i_704_n_2
    SLICE_X159Y403       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    30.663 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    30.663    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X159Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.712 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_691/CO[3]
                         net (fo=1, routed)           0.000    30.712    core_inst/tx_fifo_axis_tdata_reg[63]_i_691_n_0
    SLICE_X159Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[3]
                         net (fo=1, routed)           0.000    30.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_0
    SLICE_X159Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    30.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X159Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_676/CO[3]
                         net (fo=1, routed)           0.000    30.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_676_n_0
    SLICE_X159Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_671/CO[3]
                         net (fo=1, routed)           0.000    30.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_671_n_0
    SLICE_X159Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.957 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_666/CO[3]
                         net (fo=1, routed)           0.000    30.957    core_inst/tx_fifo_axis_tdata_reg[63]_i_666_n_0
    SLICE_X159Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.006 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_663/CO[3]
                         net (fo=1, routed)           0.000    31.006    core_inst/tx_fifo_axis_tdata_reg[63]_i_663_n_0
    SLICE_X159Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_662/CO[1]
                         net (fo=35, routed)          0.468    31.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_662_n_2
    SLICE_X157Y405       LUT3 (Prop_lut3_I0_O)        0.118    31.667 r  core_inst/tx_fifo_axis_tdata[63]_i_703/O
                         net (fo=1, routed)           0.000    31.667    core_inst/tx_fifo_axis_tdata[63]_i_703_n_0
    SLICE_X157Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.924 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_654/CO[3]
                         net (fo=1, routed)           0.000    31.924    core_inst/tx_fifo_axis_tdata_reg[63]_i_654_n_0
    SLICE_X157Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.973 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_649/CO[3]
                         net (fo=1, routed)           0.000    31.973    core_inst/tx_fifo_axis_tdata_reg[63]_i_649_n_0
    SLICE_X157Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_644/CO[3]
                         net (fo=1, routed)           0.000    32.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_644_n_0
    SLICE_X157Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_639/CO[3]
                         net (fo=1, routed)           0.000    32.071    core_inst/tx_fifo_axis_tdata_reg[63]_i_639_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.120 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[3]
                         net (fo=1, routed)           0.000    32.120    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_629_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.218 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_624/CO[3]
                         net (fo=1, routed)           0.000    32.218    core_inst/tx_fifo_axis_tdata_reg[63]_i_624_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.267 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_621/CO[3]
                         net (fo=1, routed)           0.000    32.267    core_inst/tx_fifo_axis_tdata_reg[63]_i_621_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.342 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_620/CO[1]
                         net (fo=35, routed)          0.483    32.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_620_n_2
    SLICE_X158Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    33.189 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_612/CO[3]
                         net (fo=1, routed)           0.000    33.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_612_n_0
    SLICE_X158Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.239 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_607/CO[3]
                         net (fo=1, routed)           0.000    33.239    core_inst/tx_fifo_axis_tdata_reg[63]_i_607_n_0
    SLICE_X158Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_602/CO[3]
                         net (fo=1, routed)           0.000    33.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_602_n_0
    SLICE_X158Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_597/CO[3]
                         net (fo=1, routed)           0.000    33.339    core_inst/tx_fifo_axis_tdata_reg[63]_i_597_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.389 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[3]
                         net (fo=1, routed)           0.000    33.389    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.439 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_587/CO[3]
                         net (fo=1, routed)           0.000    33.439    core_inst/tx_fifo_axis_tdata_reg[63]_i_587_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.489 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_582/CO[3]
                         net (fo=1, routed)           0.000    33.489    core_inst/tx_fifo_axis_tdata_reg[63]_i_582_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_579/CO[3]
                         net (fo=1, routed)           0.000    33.539    core_inst/tx_fifo_axis_tdata_reg[63]_i_579_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    33.613 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_578/CO[1]
                         net (fo=35, routed)          0.506    34.120    core_inst/tx_fifo_axis_tdata_reg[63]_i_578_n_2
    SLICE_X159Y412       LUT3 (Prop_lut3_I0_O)        0.120    34.240 r  core_inst/tx_fifo_axis_tdata[63]_i_619/O
                         net (fo=1, routed)           0.000    34.240    core_inst/tx_fifo_axis_tdata[63]_i_619_n_0
    SLICE_X159Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    34.497 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_569/CO[3]
                         net (fo=1, routed)           0.000    34.497    core_inst/tx_fifo_axis_tdata_reg[63]_i_569_n_0
    SLICE_X159Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.546 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_564/CO[3]
                         net (fo=1, routed)           0.000    34.546    core_inst/tx_fifo_axis_tdata_reg[63]_i_564_n_0
    SLICE_X159Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.595 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[3]
                         net (fo=1, routed)           0.000    34.595    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_0
    SLICE_X159Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.644 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_554/CO[3]
                         net (fo=1, routed)           0.000    34.644    core_inst/tx_fifo_axis_tdata_reg[63]_i_554_n_0
    SLICE_X159Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.693 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_549/CO[3]
                         net (fo=1, routed)           0.000    34.693    core_inst/tx_fifo_axis_tdata_reg[63]_i_549_n_0
    SLICE_X159Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.742 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_544/CO[3]
                         net (fo=1, routed)           0.000    34.742    core_inst/tx_fifo_axis_tdata_reg[63]_i_544_n_0
    SLICE_X159Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.791 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_539/CO[3]
                         net (fo=1, routed)           0.000    34.791    core_inst/tx_fifo_axis_tdata_reg[63]_i_539_n_0
    SLICE_X159Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.840 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_536/CO[3]
                         net (fo=1, routed)           0.000    34.840    core_inst/tx_fifo_axis_tdata_reg[63]_i_536_n_0
    SLICE_X159Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.915 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_535/CO[1]
                         net (fo=35, routed)          0.538    35.453    core_inst/tx_fifo_axis_tdata_reg[63]_i_535_n_2
    SLICE_X160Y412       LUT3 (Prop_lut3_I0_O)        0.118    35.571 r  core_inst/tx_fifo_axis_tdata[63]_i_577/O
                         net (fo=1, routed)           0.000    35.571    core_inst/tx_fifo_axis_tdata[63]_i_577_n_0
    SLICE_X160Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    35.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.000    35.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X160Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.867 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_522/CO[3]
                         net (fo=1, routed)           0.000    35.867    core_inst/tx_fifo_axis_tdata_reg[63]_i_522_n_0
    SLICE_X160Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.917 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[3]
                         net (fo=1, routed)           0.000    35.917    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_0
    SLICE_X160Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.967 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    35.967    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X160Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.017 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_507/CO[3]
                         net (fo=1, routed)           0.000    36.017    core_inst/tx_fifo_axis_tdata_reg[63]_i_507_n_0
    SLICE_X160Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.067 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.067    core_inst/tx_fifo_axis_tdata_reg[63]_i_502_n_0
    SLICE_X160Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.117 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_497/CO[3]
                         net (fo=1, routed)           0.000    36.117    core_inst/tx_fifo_axis_tdata_reg[63]_i_497_n_0
    SLICE_X160Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.167 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_494/CO[3]
                         net (fo=1, routed)           0.000    36.167    core_inst/tx_fifo_axis_tdata_reg[63]_i_494_n_0
    SLICE_X160Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.241 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_493/CO[1]
                         net (fo=35, routed)          0.384    36.624    core_inst/tx_fifo_axis_tdata_reg[63]_i_493_n_2
    SLICE_X161Y416       LUT3 (Prop_lut3_I0_O)        0.120    36.744 r  core_inst/tx_fifo_axis_tdata[63]_i_534/O
                         net (fo=1, routed)           0.000    36.744    core_inst/tx_fifo_axis_tdata[63]_i_534_n_0
    SLICE_X161Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.001 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_478/CO[3]
                         net (fo=1, routed)           0.000    37.001    core_inst/tx_fifo_axis_tdata_reg[63]_i_478_n_0
    SLICE_X161Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.050 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_473/CO[3]
                         net (fo=1, routed)           0.000    37.050    core_inst/tx_fifo_axis_tdata_reg[63]_i_473_n_0
    SLICE_X161Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.099 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.099    core_inst/tx_fifo_axis_tdata_reg[63]_i_468_n_0
    SLICE_X161Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.148 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_463/CO[3]
                         net (fo=1, routed)           0.000    37.148    core_inst/tx_fifo_axis_tdata_reg[63]_i_463_n_0
    SLICE_X161Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.197 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_458/CO[3]
                         net (fo=1, routed)           0.000    37.197    core_inst/tx_fifo_axis_tdata_reg[63]_i_458_n_0
    SLICE_X161Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.246 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_453/CO[3]
                         net (fo=1, routed)           0.000    37.246    core_inst/tx_fifo_axis_tdata_reg[63]_i_453_n_0
    SLICE_X161Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_448/CO[3]
                         net (fo=1, routed)           0.000    37.295    core_inst/tx_fifo_axis_tdata_reg[63]_i_448_n_0
    SLICE_X161Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.344 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_445/CO[3]
                         net (fo=1, routed)           0.000    37.344    core_inst/tx_fifo_axis_tdata_reg[63]_i_445_n_0
    SLICE_X161Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.419 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_444/CO[1]
                         net (fo=35, routed)          0.437    37.857    core_inst/tx_fifo_axis_tdata_reg[63]_i_444_n_2
    SLICE_X160Y421       LUT3 (Prop_lut3_I0_O)        0.118    37.975 r  core_inst/tx_fifo_axis_tdata[63]_i_492/O
                         net (fo=1, routed)           0.000    37.975    core_inst/tx_fifo_axis_tdata[63]_i_492_n_0
    SLICE_X160Y421       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    38.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[3]
                         net (fo=1, routed)           0.000    38.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_0
    SLICE_X160Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_421/CO[3]
                         net (fo=1, routed)           0.000    38.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_421_n_0
    SLICE_X160Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.321 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_416/CO[3]
                         net (fo=1, routed)           0.000    38.321    core_inst/tx_fifo_axis_tdata_reg[63]_i_416_n_0
    SLICE_X160Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_411/CO[3]
                         net (fo=1, routed)           0.007    38.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_411_n_0
    SLICE_X160Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_406/CO[3]
                         net (fo=1, routed)           0.000    38.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_406_n_0
    SLICE_X160Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.478 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_401/CO[3]
                         net (fo=1, routed)           0.000    38.478    core_inst/tx_fifo_axis_tdata_reg[63]_i_401_n_0
    SLICE_X160Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_396/CO[3]
                         net (fo=1, routed)           0.000    38.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_396_n_0
    SLICE_X160Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_393/CO[3]
                         net (fo=1, routed)           0.000    38.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_393_n_0
    SLICE_X160Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_392/CO[1]
                         net (fo=35, routed)          0.439    39.090    core_inst/tx_fifo_axis_tdata_reg[63]_i_392_n_2
    SLICE_X159Y422       LUT3 (Prop_lut3_I0_O)        0.120    39.210 r  core_inst/tx_fifo_axis_tdata[63]_i_489/O
                         net (fo=1, routed)           0.000    39.210    core_inst/tx_fifo_axis_tdata[63]_i_489_n_0
    SLICE_X159Y422       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.467 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_434/CO[3]
                         net (fo=1, routed)           0.000    39.467    core_inst/tx_fifo_axis_tdata_reg[63]_i_434_n_0
    SLICE_X159Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.516 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_387/CO[3]
                         net (fo=1, routed)           0.000    39.516    core_inst/tx_fifo_axis_tdata_reg[63]_i_387_n_0
    SLICE_X159Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.565 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_364/CO[3]
                         net (fo=1, routed)           0.007    39.572    core_inst/tx_fifo_axis_tdata_reg[63]_i_364_n_0
    SLICE_X159Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_359/CO[3]
                         net (fo=1, routed)           0.000    39.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_359_n_0
    SLICE_X159Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.670 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.670    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X159Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.719 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_349_n_0
    SLICE_X159Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_344_n_0
    SLICE_X159Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_341/CO[3]
                         net (fo=1, routed)           0.000    39.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_341_n_0
    SLICE_X159Y430       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.892 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_340/CO[1]
                         net (fo=35, routed)          0.501    40.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_340_n_2
    SLICE_X158Y422       LUT3 (Prop_lut3_I0_O)        0.118    40.511 r  core_inst/tx_fifo_axis_tdata[63]_i_486/O
                         net (fo=1, routed)           0.000    40.511    core_inst/tx_fifo_axis_tdata[63]_i_486_n_0
    SLICE_X158Y422       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    40.757 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_426/CO[3]
                         net (fo=1, routed)           0.000    40.757    core_inst/tx_fifo_axis_tdata_reg[63]_i_426_n_0
    SLICE_X158Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.807 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_382/CO[3]
                         net (fo=1, routed)           0.000    40.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_382_n_0
    SLICE_X158Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.857 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_335/CO[3]
                         net (fo=1, routed)           0.007    40.864    core_inst/tx_fifo_axis_tdata_reg[63]_i_335_n_0
    SLICE_X158Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.914 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.914    core_inst/tx_fifo_axis_tdata_reg[63]_i_303_n_0
    SLICE_X158Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.964 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_298/CO[3]
                         net (fo=1, routed)           0.000    40.964    core_inst/tx_fifo_axis_tdata_reg[63]_i_298_n_0
    SLICE_X158Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.014 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_293/CO[3]
                         net (fo=1, routed)           0.000    41.014    core_inst/tx_fifo_axis_tdata_reg[63]_i_293_n_0
    SLICE_X158Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.064 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_288/CO[3]
                         net (fo=1, routed)           0.000    41.064    core_inst/tx_fifo_axis_tdata_reg[63]_i_288_n_0
    SLICE_X158Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_285/CO[3]
                         net (fo=1, routed)           0.000    41.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_285_n_0
    SLICE_X158Y430       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    41.188 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_284/CO[1]
                         net (fo=35, routed)          0.532    41.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_284_n_2
    SLICE_X156Y426       LUT3 (Prop_lut3_I0_O)        0.120    41.839 r  core_inst/tx_fifo_axis_tdata[63]_i_433/O
                         net (fo=1, routed)           0.000    41.839    core_inst/tx_fifo_axis_tdata[63]_i_433_n_0
    SLICE_X156Y426       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    42.085 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_374/CO[3]
                         net (fo=1, routed)           0.000    42.085    core_inst/tx_fifo_axis_tdata_reg[63]_i_374_n_0
    SLICE_X156Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.135 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_369/CO[3]
                         net (fo=1, routed)           0.000    42.135    core_inst/tx_fifo_axis_tdata_reg[63]_i_369_n_0
    SLICE_X156Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_327/CO[3]
                         net (fo=1, routed)           0.000    42.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_327_n_0
    SLICE_X156Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_279/CO[3]
                         net (fo=1, routed)           0.000    42.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_279_n_0
    SLICE_X156Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.285 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.285    core_inst/tx_fifo_axis_tdata_reg[63]_i_220_n_0
    SLICE_X156Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.335 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_215/CO[3]
                         net (fo=1, routed)           0.000    42.335    core_inst/tx_fifo_axis_tdata_reg[63]_i_215_n_0
    SLICE_X156Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.385 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_210/CO[3]
                         net (fo=1, routed)           0.000    42.385    core_inst/tx_fifo_axis_tdata_reg[63]_i_210_n_0
    SLICE_X156Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.435 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_207/CO[3]
                         net (fo=1, routed)           0.000    42.435    core_inst/tx_fifo_axis_tdata_reg[63]_i_207_n_0
    SLICE_X156Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    42.509 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_206/CO[1]
                         net (fo=35, routed)          0.457    42.966    core_inst/tx_fifo_axis_tdata_reg[63]_i_206_n_2
    SLICE_X157Y429       LUT3 (Prop_lut3_I0_O)        0.120    43.086 r  core_inst/tx_fifo_axis_tdata[63]_i_381/O
                         net (fo=1, routed)           0.000    43.086    core_inst/tx_fifo_axis_tdata[63]_i_381_n_0
    SLICE_X157Y429       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_322/CO[3]
                         net (fo=1, routed)           0.000    43.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_322_n_0
    SLICE_X157Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.392 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_313/CO[3]
                         net (fo=1, routed)           0.000    43.392    core_inst/tx_fifo_axis_tdata_reg[63]_i_313_n_0
    SLICE_X157Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.441 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_308/CO[3]
                         net (fo=1, routed)           0.000    43.441    core_inst/tx_fifo_axis_tdata_reg[63]_i_308_n_0
    SLICE_X157Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.490 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    43.490    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X157Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_201/CO[3]
                         net (fo=1, routed)           0.000    43.539    core_inst/tx_fifo_axis_tdata_reg[63]_i_201_n_0
    SLICE_X157Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.588 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_134/CO[3]
                         net (fo=1, routed)           0.000    43.588    core_inst/tx_fifo_axis_tdata_reg[63]_i_134_n_0
    SLICE_X157Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_129/CO[3]
                         net (fo=1, routed)           0.000    43.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_129_n_0
    SLICE_X157Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.686 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_126/CO[3]
                         net (fo=1, routed)           0.000    43.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_126_n_0
    SLICE_X157Y437       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_125/CO[1]
                         net (fo=35, routed)          0.513    44.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_125_n_2
    SLICE_X158Y433       LUT3 (Prop_lut3_I0_O)        0.118    44.391 r  core_inst/tx_fifo_axis_tdata[63]_i_334/O
                         net (fo=1, routed)           0.000    44.391    core_inst/tx_fifo_axis_tdata[63]_i_334_n_0
    SLICE_X158Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    44.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_272_n_0
    SLICE_X158Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.687 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_242/CO[3]
                         net (fo=1, routed)           0.000    44.687    core_inst/tx_fifo_axis_tdata_reg[63]_i_242_n_0
    SLICE_X158Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    44.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X158Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.787 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X158Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.837 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.000    44.837    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X158Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.887 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_120/CO[3]
                         net (fo=1, routed)           0.000    44.887    core_inst/tx_fifo_axis_tdata_reg[63]_i_120_n_0
    SLICE_X158Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.937 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_68/CO[3]
                         net (fo=1, routed)           0.000    44.937    core_inst/tx_fifo_axis_tdata_reg[63]_i_68_n_0
    SLICE_X158Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.987 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_65/CO[3]
                         net (fo=1, routed)           0.000    44.987    core_inst/tx_fifo_axis_tdata_reg[63]_i_65_n_0
    SLICE_X158Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.061 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_64/CO[1]
                         net (fo=35, routed)          0.443    45.505    core_inst/tx_fifo_axis_tdata_reg[63]_i_64_n_2
    SLICE_X159Y434       LUT3 (Prop_lut3_I0_O)        0.120    45.625 r  core_inst/tx_fifo_axis_tdata[63]_i_276/O
                         net (fo=1, routed)           0.000    45.625    core_inst/tx_fifo_axis_tdata[63]_i_276_n_0
    SLICE_X159Y434       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.882 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_191/CO[3]
                         net (fo=1, routed)           0.000    45.882    core_inst/tx_fifo_axis_tdata_reg[63]_i_191_n_0
    SLICE_X159Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.931 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_237/CO[3]
                         net (fo=1, routed)           0.000    45.931    core_inst/tx_fifo_axis_tdata_reg[63]_i_237_n_0
    SLICE_X159Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.980 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_152/CO[3]
                         net (fo=1, routed)           0.000    45.980    core_inst/tx_fifo_axis_tdata_reg[63]_i_152_n_0
    SLICE_X159Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.029 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    46.029    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X159Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.078 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    46.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X159Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.127 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_94/CO[3]
                         net (fo=1, routed)           0.000    46.127    core_inst/tx_fifo_axis_tdata_reg[63]_i_94_n_0
    SLICE_X159Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.176 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_59/CO[3]
                         net (fo=1, routed)           0.000    46.176    core_inst/tx_fifo_axis_tdata_reg[63]_i_59_n_0
    SLICE_X159Y441       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.225 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_26/CO[3]
                         net (fo=1, routed)           0.000    46.225    core_inst/tx_fifo_axis_tdata_reg[63]_i_26_n_0
    SLICE_X159Y442       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    46.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_25/CO[1]
                         net (fo=35, routed)          0.509    46.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_25_n_2
    SLICE_X161Y436       LUT3 (Prop_lut3_I0_O)        0.118    46.926 r  core_inst/tx_fifo_axis_tdata[63]_i_194/O
                         net (fo=1, routed)           0.000    46.926    core_inst/tx_fifo_axis_tdata[63]_i_194_n_0
    SLICE_X161Y436       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188    47.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    47.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X161Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.163 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    47.163    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X161Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.212 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_151/CO[3]
                         net (fo=1, routed)           0.000    47.212    core_inst/tx_fifo_axis_tdata_reg[63]_i_151_n_0
    SLICE_X161Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.261 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_79/CO[3]
                         net (fo=1, routed)           0.000    47.261    core_inst/tx_fifo_axis_tdata_reg[63]_i_79_n_0
    SLICE_X161Y440       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    47.365 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_76/O[0]
                         net (fo=5, routed)           0.374    47.739    core_inst/tx_fifo_axis_tdata_reg[63]_i_76_n_7
    SLICE_X160Y441       LUT6 (Prop_lut6_I4_O)        0.120    47.859 r  core_inst/tx_fifo_axis_tdata[63]_i_255/O
                         net (fo=2, routed)           0.227    48.086    core_inst/tx_fifo_axis_tdata[63]_i_255_n_0
    SLICE_X160Y441       LUT3 (Prop_lut3_I2_O)        0.043    48.129 r  core_inst/tx_fifo_axis_tdata[63]_i_163/O
                         net (fo=1, routed)           0.459    48.588    core_inst/tx_fifo_axis_tdata[63]_i_163_n_0
    SLICE_X162Y440       LUT6 (Prop_lut6_I4_O)        0.043    48.631 r  core_inst/tx_fifo_axis_tdata[63]_i_82/O
                         net (fo=11, routed)          0.458    49.089    core_inst/tx_fifo_axis_tdata[63]_i_82_n_0
    SLICE_X164Y446       LUT6 (Prop_lut6_I0_O)        0.043    49.132 f  core_inst/tx_fifo_axis_tdata[63]_i_107/O
                         net (fo=1, routed)           0.515    49.647    core_inst/tx_fifo_axis_tdata[63]_i_107_n_0
    SLICE_X164Y447       LUT6 (Prop_lut6_I5_O)        0.043    49.690 f  core_inst/tx_fifo_axis_tdata[63]_i_44/O
                         net (fo=1, routed)           0.427    50.117    core_inst/tx_fifo_axis_tdata[63]_i_44_n_0
    SLICE_X164Y448       LUT6 (Prop_lut6_I2_O)        0.043    50.160 r  core_inst/tx_fifo_axis_tdata[63]_i_16/O
                         net (fo=3, routed)           0.349    50.509    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_16_n_0_alias
    SLICE_X162Y448       LUT6 (Prop_lut6_I4_O)        0.043    50.552 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1_comp/O
                         net (fo=39, routed)          0.368    50.920    core_inst/udp_complete_inst_n_38
    SLICE_X163Y450       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.451    11.287    core_inst/coreclk_out
    SLICE_X163Y450       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[28]/C
                         clock pessimism              1.194    12.481    
                         clock uncertainty           -0.035    12.445    
    SLICE_X163Y450       FDRE (Setup_fdre_C_R)       -0.295    12.150    core_inst/tx_fifo_axis_tdata_reg[28]
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                         -50.920    
  -------------------------------------------------------------------
                         slack                                -38.769    

Slack (VIOLATED) :        -38.769ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.949ns  (logic 26.181ns (58.246%)  route 18.768ns (41.754%))
  Logic Levels:           320  (CARRY4=289 LUT2=1 LUT3=24 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 11.287 - 6.400 ) 
    Source Clock Delay      (SCD):    5.971ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.501     5.971    core_inst/coreclk_out
    SLICE_X159Y364       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y364       FDRE (Prop_fdre_C_Q)         0.216     6.187 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.357    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X158Y363       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[3]
                         net (fo=1, routed)           0.000     6.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_0
    SLICE_X158Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.696 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_483/CO[3]
                         net (fo=1, routed)           0.000     6.696    core_inst/tx_fifo_axis_tdata_reg[63]_i_483_n_0
    SLICE_X158Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.746 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_574/CO[3]
                         net (fo=1, routed)           0.000     6.746    core_inst/tx_fifo_axis_tdata_reg[63]_i_574_n_0
    SLICE_X158Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.796 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_743/CO[3]
                         net (fo=1, routed)           0.000     6.796    core_inst/tx_fifo_axis_tdata_reg[63]_i_743_n_0
    SLICE_X158Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.846 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_912/CO[3]
                         net (fo=1, routed)           0.000     6.846    core_inst/tx_fifo_axis_tdata_reg[63]_i_912_n_0
    SLICE_X158Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.896 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1081/CO[3]
                         net (fo=1, routed)           0.000     6.896    core_inst/tx_fifo_axis_tdata_reg[63]_i_1081_n_0
    SLICE_X158Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.946 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1250/CO[3]
                         net (fo=1, routed)           0.000     6.946    core_inst/tx_fifo_axis_tdata_reg[63]_i_1250_n_0
    SLICE_X158Y370       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.054 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1419/O[2]
                         net (fo=2, routed)           0.314     7.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1419_n_5
    SLICE_X159Y370       LUT2 (Prop_lut2_I1_O)        0.126     7.494 r  core_inst/tx_fifo_axis_tdata[63]_i_1527/O
                         net (fo=1, routed)           0.000     7.494    core_inst/tx_fifo_axis_tdata[63]_i_1527_n_0
    SLICE_X159Y370       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1457/CO[3]
                         net (fo=1, routed)           0.000     7.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_1457_n_0
    SLICE_X159Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.794 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1452/CO[3]
                         net (fo=1, routed)           0.000     7.794    core_inst/tx_fifo_axis_tdata_reg[63]_i_1452_n_0
    SLICE_X159Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1447/CO[3]
                         net (fo=1, routed)           0.000     7.843    core_inst/tx_fifo_axis_tdata_reg[63]_i_1447_n_0
    SLICE_X159Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.892 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1442/CO[3]
                         net (fo=1, routed)           0.000     7.892    core_inst/tx_fifo_axis_tdata_reg[63]_i_1442_n_0
    SLICE_X159Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.941 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1437/CO[3]
                         net (fo=1, routed)           0.007     7.948    core_inst/tx_fifo_axis_tdata_reg[63]_i_1437_n_0
    SLICE_X159Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.997 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     7.997    core_inst/tx_fifo_axis_tdata_reg[63]_i_1432_n_0
    SLICE_X159Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.046 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1427/CO[3]
                         net (fo=1, routed)           0.000     8.046    core_inst/tx_fifo_axis_tdata_reg[63]_i_1427_n_0
    SLICE_X159Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.095 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.095    core_inst/tx_fifo_axis_tdata_reg[63]_i_1424_n_0
    SLICE_X159Y378       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.222 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1423/CO[0]
                         net (fo=35, routed)          0.472     8.695    core_inst/tx_fifo_axis_tdata_reg[63]_i_1423_n_3
    SLICE_X158Y371       LUT3 (Prop_lut3_I0_O)        0.130     8.825 r  core_inst/tx_fifo_axis_tdata[63]_i_1464/O
                         net (fo=1, routed)           0.000     8.825    core_inst/tx_fifo_axis_tdata[63]_i_1464_n_0
    SLICE_X158Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1414/CO[3]
                         net (fo=1, routed)           0.000     9.071    core_inst/tx_fifo_axis_tdata_reg[63]_i_1414_n_0
    SLICE_X158Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.121 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1409/CO[3]
                         net (fo=1, routed)           0.000     9.121    core_inst/tx_fifo_axis_tdata_reg[63]_i_1409_n_0
    SLICE_X158Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1404/CO[3]
                         net (fo=1, routed)           0.000     9.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_1404_n_0
    SLICE_X158Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1399/CO[3]
                         net (fo=1, routed)           0.007     9.227    core_inst/tx_fifo_axis_tdata_reg[63]_i_1399_n_0
    SLICE_X158Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.277 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.277    core_inst/tx_fifo_axis_tdata_reg[63]_i_1394_n_0
    SLICE_X158Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.327 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     9.327    core_inst/tx_fifo_axis_tdata_reg[63]_i_1389_n_0
    SLICE_X158Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.377 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1384/CO[3]
                         net (fo=1, routed)           0.000     9.377    core_inst/tx_fifo_axis_tdata_reg[63]_i_1384_n_0
    SLICE_X158Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.427 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1381/CO[3]
                         net (fo=1, routed)           0.000     9.427    core_inst/tx_fifo_axis_tdata_reg[63]_i_1381_n_0
    SLICE_X158Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.501 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1380/CO[1]
                         net (fo=35, routed)          0.521    10.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_1380_n_2
    SLICE_X157Y371       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    10.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000    10.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.427 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1367/CO[3]
                         net (fo=1, routed)           0.000    10.427    core_inst/tx_fifo_axis_tdata_reg[63]_i_1367_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.476 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[3]
                         net (fo=1, routed)           0.000    10.476    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.525 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.007    10.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.581 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1352/CO[3]
                         net (fo=1, routed)           0.000    10.581    core_inst/tx_fifo_axis_tdata_reg[63]_i_1352_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.630 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1347/CO[3]
                         net (fo=1, routed)           0.000    10.630    core_inst/tx_fifo_axis_tdata_reg[63]_i_1347_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.679 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1342/CO[3]
                         net (fo=1, routed)           0.000    10.679    core_inst/tx_fifo_axis_tdata_reg[63]_i_1342_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.728 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    10.728    core_inst/tx_fifo_axis_tdata_reg[63]_i_1339_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.803 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1338/CO[1]
                         net (fo=35, routed)          0.461    11.264    core_inst/tx_fifo_axis_tdata_reg[63]_i_1338_n_2
    SLICE_X156Y371       LUT3 (Prop_lut3_I0_O)        0.118    11.382 r  core_inst/tx_fifo_axis_tdata[63]_i_1379/O
                         net (fo=1, routed)           0.000    11.382    core_inst/tx_fifo_axis_tdata[63]_i_1379_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.628 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    11.628    core_inst/tx_fifo_axis_tdata_reg[63]_i_1330_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.678 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1325/CO[3]
                         net (fo=1, routed)           0.000    11.678    core_inst/tx_fifo_axis_tdata_reg[63]_i_1325_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.728 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1320/CO[3]
                         net (fo=1, routed)           0.000    11.728    core_inst/tx_fifo_axis_tdata_reg[63]_i_1320_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.778 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1315/CO[3]
                         net (fo=1, routed)           0.007    11.785    core_inst/tx_fifo_axis_tdata_reg[63]_i_1315_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.835 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    11.835    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.885 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    11.885    core_inst/tx_fifo_axis_tdata_reg[63]_i_1305_n_0
    SLICE_X156Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.935 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    11.935    core_inst/tx_fifo_axis_tdata_reg[63]_i_1300_n_0
    SLICE_X156Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.985 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    11.985    core_inst/tx_fifo_axis_tdata_reg[63]_i_1297_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    12.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1296/CO[1]
                         net (fo=35, routed)          0.632    12.690    core_inst/tx_fifo_axis_tdata_reg[63]_i_1296_n_2
    SLICE_X161Y371       LUT3 (Prop_lut3_I0_O)        0.120    12.810 r  core_inst/tx_fifo_axis_tdata[63]_i_1337/O
                         net (fo=1, routed)           0.000    12.810    core_inst/tx_fifo_axis_tdata[63]_i_1337_n_0
    SLICE_X161Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.067 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    13.067    core_inst/tx_fifo_axis_tdata_reg[63]_i_1288_n_0
    SLICE_X161Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.116 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    13.116    core_inst/tx_fifo_axis_tdata_reg[63]_i_1283_n_0
    SLICE_X161Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.165 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    13.165    core_inst/tx_fifo_axis_tdata_reg[63]_i_1278_n_0
    SLICE_X161Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.214 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1273/CO[3]
                         net (fo=1, routed)           0.007    13.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1273_n_0
    SLICE_X161Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.270 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    13.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_0
    SLICE_X161Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1263/CO[3]
                         net (fo=1, routed)           0.000    13.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_1263_n_0
    SLICE_X161Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.368 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    13.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1258_n_0
    SLICE_X161Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.417 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    13.417    core_inst/tx_fifo_axis_tdata_reg[63]_i_1255_n_0
    SLICE_X161Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.492 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1254/CO[1]
                         net (fo=35, routed)          0.375    13.868    core_inst/tx_fifo_axis_tdata_reg[63]_i_1254_n_2
    SLICE_X160Y376       LUT3 (Prop_lut3_I0_O)        0.118    13.986 r  core_inst/tx_fifo_axis_tdata[63]_i_1295/O
                         net (fo=1, routed)           0.000    13.986    core_inst/tx_fifo_axis_tdata[63]_i_1295_n_0
    SLICE_X160Y376       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    14.232    core_inst/tx_fifo_axis_tdata_reg[63]_i_1245_n_0
    SLICE_X160Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.282 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    14.282    core_inst/tx_fifo_axis_tdata_reg[63]_i_1240_n_0
    SLICE_X160Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    14.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_0
    SLICE_X160Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    14.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X160Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.432 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    14.432    core_inst/tx_fifo_axis_tdata_reg[63]_i_1225_n_0
    SLICE_X160Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.482 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1220/CO[3]
                         net (fo=1, routed)           0.000    14.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1220_n_0
    SLICE_X160Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1215/CO[3]
                         net (fo=1, routed)           0.000    14.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1215_n_0
    SLICE_X160Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    14.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_1212_n_0
    SLICE_X160Y384       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.656 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1211/CO[1]
                         net (fo=35, routed)          0.453    15.109    core_inst/tx_fifo_axis_tdata_reg[63]_i_1211_n_2
    SLICE_X159Y379       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    15.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    15.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X159Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    15.514    core_inst/tx_fifo_axis_tdata_reg[63]_i_1198_n_0
    SLICE_X159Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.563 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    15.563    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_0
    SLICE_X159Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.612 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    15.612    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X159Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.661 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    15.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_1183_n_0
    SLICE_X159Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    15.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_1178_n_0
    SLICE_X159Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    15.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_1173_n_0
    SLICE_X159Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    15.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_1170_n_0
    SLICE_X159Y387       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    15.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1169/CO[1]
                         net (fo=35, routed)          0.531    16.414    core_inst/tx_fifo_axis_tdata_reg[63]_i_1169_n_2
    SLICE_X158Y381       LUT3 (Prop_lut3_I0_O)        0.118    16.532 r  core_inst/tx_fifo_axis_tdata[63]_i_1207/O
                         net (fo=1, routed)           0.000    16.532    core_inst/tx_fifo_axis_tdata[63]_i_1207_n_0
    SLICE_X158Y381       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    16.770 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    16.770    core_inst/tx_fifo_axis_tdata_reg[63]_i_1156_n_0
    SLICE_X158Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.820 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    16.820    core_inst/tx_fifo_axis_tdata_reg[63]_i_1151_n_0
    SLICE_X158Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.870 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    16.870    core_inst/tx_fifo_axis_tdata_reg[63]_i_1146_n_0
    SLICE_X158Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.920 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    16.920    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_0
    SLICE_X158Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.970 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1136/CO[3]
                         net (fo=1, routed)           0.000    16.970    core_inst/tx_fifo_axis_tdata_reg[63]_i_1136_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.020 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    17.020    core_inst/tx_fifo_axis_tdata_reg[63]_i_1131_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    17.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_1128_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    17.144 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1127/CO[1]
                         net (fo=35, routed)          0.507    17.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_1127_n_2
    SLICE_X161Y380       LUT3 (Prop_lut3_I0_O)        0.120    17.771 r  core_inst/tx_fifo_axis_tdata[63]_i_1168/O
                         net (fo=1, routed)           0.000    17.771    core_inst/tx_fifo_axis_tdata[63]_i_1168_n_0
    SLICE_X161Y380       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.028 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    18.028    core_inst/tx_fifo_axis_tdata_reg[63]_i_1119_n_0
    SLICE_X161Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.077 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    18.077    core_inst/tx_fifo_axis_tdata_reg[63]_i_1114_n_0
    SLICE_X161Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.126 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    18.126    core_inst/tx_fifo_axis_tdata_reg[63]_i_1109_n_0
    SLICE_X161Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.175 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    18.175    core_inst/tx_fifo_axis_tdata_reg[63]_i_1104_n_0
    SLICE_X161Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    18.224    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_0
    SLICE_X161Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.273 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    18.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_1094_n_0
    SLICE_X161Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.322 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    18.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_1089_n_0
    SLICE_X161Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    18.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_1086_n_0
    SLICE_X161Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.446 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1085/CO[1]
                         net (fo=35, routed)          0.395    18.840    core_inst/tx_fifo_axis_tdata_reg[63]_i_1085_n_2
    SLICE_X160Y385       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    19.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    19.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_1076_n_0
    SLICE_X160Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.254 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    19.254    core_inst/tx_fifo_axis_tdata_reg[63]_i_1071_n_0
    SLICE_X160Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[3]
                         net (fo=1, routed)           0.000    19.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_0
    SLICE_X160Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.354 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    19.354    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X160Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.404 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    19.404    core_inst/tx_fifo_axis_tdata_reg[63]_i_1056_n_0
    SLICE_X160Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.454 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    19.454    core_inst/tx_fifo_axis_tdata_reg[63]_i_1051_n_0
    SLICE_X160Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    19.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_1046_n_0
    SLICE_X160Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.554 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1043/CO[3]
                         net (fo=1, routed)           0.000    19.554    core_inst/tx_fifo_axis_tdata_reg[63]_i_1043_n_0
    SLICE_X160Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    19.628 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1042/CO[1]
                         net (fo=35, routed)          0.474    20.102    core_inst/tx_fifo_axis_tdata_reg[63]_i_1042_n_2
    SLICE_X159Y388       LUT3 (Prop_lut3_I0_O)        0.120    20.222 r  core_inst/tx_fifo_axis_tdata[63]_i_1084/O
                         net (fo=1, routed)           0.000    20.222    core_inst/tx_fifo_axis_tdata[63]_i_1084_n_0
    SLICE_X159Y388       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    20.479 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    20.479    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X159Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    20.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_1029_n_0
    SLICE_X159Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.577 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    20.577    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_0
    SLICE_X159Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.626 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    20.626    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X159Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    20.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1014_n_0
    SLICE_X159Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.724 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    20.724    core_inst/tx_fifo_axis_tdata_reg[63]_i_1009_n_0
    SLICE_X159Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.773 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    20.773    core_inst/tx_fifo_axis_tdata_reg[63]_i_1004_n_0
    SLICE_X159Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    20.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_1001_n_0
    SLICE_X159Y396       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    20.897 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1000/CO[1]
                         net (fo=35, routed)          0.511    21.408    core_inst/tx_fifo_axis_tdata_reg[63]_i_1000_n_2
    SLICE_X158Y390       LUT3 (Prop_lut3_I0_O)        0.118    21.526 r  core_inst/tx_fifo_axis_tdata[63]_i_1037/O
                         net (fo=1, routed)           0.000    21.526    core_inst/tx_fifo_axis_tdata[63]_i_1037_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.772 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_987/CO[3]
                         net (fo=1, routed)           0.000    21.772    core_inst/tx_fifo_axis_tdata_reg[63]_i_987_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_982/CO[3]
                         net (fo=1, routed)           0.000    21.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_982_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_977/CO[3]
                         net (fo=1, routed)           0.000    21.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_977_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.922 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[3]
                         net (fo=1, routed)           0.000    21.922    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_0
    SLICE_X158Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_967/CO[3]
                         net (fo=1, routed)           0.000    21.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_967_n_0
    SLICE_X158Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_962/CO[3]
                         net (fo=1, routed)           0.000    22.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_962_n_0
    SLICE_X158Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.072 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_959/CO[3]
                         net (fo=1, routed)           0.000    22.072    core_inst/tx_fifo_axis_tdata_reg[63]_i_959_n_0
    SLICE_X158Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.146 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_958/CO[1]
                         net (fo=35, routed)          0.503    22.649    core_inst/tx_fifo_axis_tdata_reg[63]_i_958_n_2
    SLICE_X161Y389       LUT3 (Prop_lut3_I0_O)        0.120    22.769 r  core_inst/tx_fifo_axis_tdata[63]_i_999/O
                         net (fo=1, routed)           0.000    22.769    core_inst/tx_fifo_axis_tdata[63]_i_999_n_0
    SLICE_X161Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    23.026 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_950/CO[3]
                         net (fo=1, routed)           0.000    23.026    core_inst/tx_fifo_axis_tdata_reg[63]_i_950_n_0
    SLICE_X161Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.075 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_945/CO[3]
                         net (fo=1, routed)           0.000    23.075    core_inst/tx_fifo_axis_tdata_reg[63]_i_945_n_0
    SLICE_X161Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.124 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_940/CO[3]
                         net (fo=1, routed)           0.000    23.124    core_inst/tx_fifo_axis_tdata_reg[63]_i_940_n_0
    SLICE_X161Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.173 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_935/CO[3]
                         net (fo=1, routed)           0.000    23.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_935_n_0
    SLICE_X161Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.222 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[3]
                         net (fo=1, routed)           0.000    23.222    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_0
    SLICE_X161Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_925/CO[3]
                         net (fo=1, routed)           0.000    23.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_925_n_0
    SLICE_X161Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.320 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_920/CO[3]
                         net (fo=1, routed)           0.000    23.320    core_inst/tx_fifo_axis_tdata_reg[63]_i_920_n_0
    SLICE_X161Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.369 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_917/CO[3]
                         net (fo=1, routed)           0.000    23.369    core_inst/tx_fifo_axis_tdata_reg[63]_i_917_n_0
    SLICE_X161Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.444 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_916/CO[1]
                         net (fo=35, routed)          0.535    23.979    core_inst/tx_fifo_axis_tdata_reg[63]_i_916_n_2
    SLICE_X162Y392       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_907/CO[3]
                         net (fo=1, routed)           0.000    24.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_907_n_0
    SLICE_X162Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.393 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_902/CO[3]
                         net (fo=1, routed)           0.000    24.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_902_n_0
    SLICE_X162Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[3]
                         net (fo=1, routed)           0.000    24.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_0
    SLICE_X162Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    24.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X162Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.543 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_887/CO[3]
                         net (fo=1, routed)           0.000    24.543    core_inst/tx_fifo_axis_tdata_reg[63]_i_887_n_0
    SLICE_X162Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.593 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_882/CO[3]
                         net (fo=1, routed)           0.000    24.593    core_inst/tx_fifo_axis_tdata_reg[63]_i_882_n_0
    SLICE_X162Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.643 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_877/CO[3]
                         net (fo=1, routed)           0.000    24.643    core_inst/tx_fifo_axis_tdata_reg[63]_i_877_n_0
    SLICE_X162Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.693 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_874/CO[3]
                         net (fo=1, routed)           0.001    24.694    core_inst/tx_fifo_axis_tdata_reg[63]_i_874_n_0
    SLICE_X162Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_873/CO[1]
                         net (fo=35, routed)          0.405    25.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_873_n_2
    SLICE_X163Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.529 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    25.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X163Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_860/CO[3]
                         net (fo=1, routed)           0.000    25.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_860_n_0
    SLICE_X163Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.627 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[3]
                         net (fo=1, routed)           0.000    25.627    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_0
    SLICE_X163Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.676 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    25.676    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X163Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_845/CO[3]
                         net (fo=1, routed)           0.000    25.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_845_n_0
    SLICE_X163Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.774 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_840/CO[3]
                         net (fo=1, routed)           0.001    25.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_840_n_0
    SLICE_X163Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.824 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_835/CO[3]
                         net (fo=1, routed)           0.000    25.824    core_inst/tx_fifo_axis_tdata_reg[63]_i_835_n_0
    SLICE_X163Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.873 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_832/CO[3]
                         net (fo=1, routed)           0.000    25.873    core_inst/tx_fifo_axis_tdata_reg[63]_i_832_n_0
    SLICE_X163Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.948 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_831/CO[1]
                         net (fo=35, routed)          0.474    26.422    core_inst/tx_fifo_axis_tdata_reg[63]_i_831_n_2
    SLICE_X161Y400       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    26.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_823/CO[3]
                         net (fo=1, routed)           0.000    26.776    core_inst/tx_fifo_axis_tdata_reg[63]_i_823_n_0
    SLICE_X161Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_818/CO[3]
                         net (fo=1, routed)           0.000    26.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_818_n_0
    SLICE_X161Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.874 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_813/CO[3]
                         net (fo=1, routed)           0.000    26.874    core_inst/tx_fifo_axis_tdata_reg[63]_i_813_n_0
    SLICE_X161Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.923 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_808_n_0
    SLICE_X161Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[3]
                         net (fo=1, routed)           0.000    26.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_0
    SLICE_X161Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.021 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_798/CO[3]
                         net (fo=1, routed)           0.000    27.021    core_inst/tx_fifo_axis_tdata_reg[63]_i_798_n_0
    SLICE_X161Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_793/CO[3]
                         net (fo=1, routed)           0.000    27.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_793_n_0
    SLICE_X161Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_790/CO[3]
                         net (fo=1, routed)           0.000    27.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_790_n_0
    SLICE_X161Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.194 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_789/CO[1]
                         net (fo=35, routed)          0.556    27.750    core_inst/tx_fifo_axis_tdata_reg[63]_i_789_n_2
    SLICE_X160Y398       LUT3 (Prop_lut3_I0_O)        0.118    27.868 r  core_inst/tx_fifo_axis_tdata[63]_i_830/O
                         net (fo=1, routed)           0.000    27.868    core_inst/tx_fifo_axis_tdata[63]_i_830_n_0
    SLICE_X160Y398       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_781/CO[3]
                         net (fo=1, routed)           0.000    28.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_781_n_0
    SLICE_X160Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.164 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_776/CO[3]
                         net (fo=1, routed)           0.001    28.165    core_inst/tx_fifo_axis_tdata_reg[63]_i_776_n_0
    SLICE_X160Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.215 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_771/CO[3]
                         net (fo=1, routed)           0.000    28.215    core_inst/tx_fifo_axis_tdata_reg[63]_i_771_n_0
    SLICE_X160Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.265 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_766/CO[3]
                         net (fo=1, routed)           0.000    28.265    core_inst/tx_fifo_axis_tdata_reg[63]_i_766_n_0
    SLICE_X160Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.315 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[3]
                         net (fo=1, routed)           0.000    28.315    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_0
    SLICE_X160Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.365 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_756/CO[3]
                         net (fo=1, routed)           0.000    28.365    core_inst/tx_fifo_axis_tdata_reg[63]_i_756_n_0
    SLICE_X160Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.415 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_751/CO[3]
                         net (fo=1, routed)           0.000    28.415    core_inst/tx_fifo_axis_tdata_reg[63]_i_751_n_0
    SLICE_X160Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_748/CO[3]
                         net (fo=1, routed)           0.000    28.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_748_n_0
    SLICE_X160Y406       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_747/CO[1]
                         net (fo=35, routed)          0.540    29.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_747_n_2
    SLICE_X158Y401       LUT3 (Prop_lut3_I0_O)        0.120    29.198 r  core_inst/tx_fifo_axis_tdata[63]_i_785/O
                         net (fo=1, routed)           0.000    29.198    core_inst/tx_fifo_axis_tdata[63]_i_785_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    29.436 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_733/CO[3]
                         net (fo=1, routed)           0.000    29.436    core_inst/tx_fifo_axis_tdata_reg[63]_i_733_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.486 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[3]
                         net (fo=1, routed)           0.000    29.486    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_0
    SLICE_X158Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.536 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    29.536    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X158Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.586 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_718/CO[3]
                         net (fo=1, routed)           0.000    29.586    core_inst/tx_fifo_axis_tdata_reg[63]_i_718_n_0
    SLICE_X158Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.636 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_713/CO[3]
                         net (fo=1, routed)           0.000    29.636    core_inst/tx_fifo_axis_tdata_reg[63]_i_713_n_0
    SLICE_X158Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.686 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_708/CO[3]
                         net (fo=1, routed)           0.000    29.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_708_n_0
    SLICE_X158Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.736 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_705/CO[3]
                         net (fo=1, routed)           0.000    29.736    core_inst/tx_fifo_axis_tdata_reg[63]_i_705_n_0
    SLICE_X158Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_704/CO[1]
                         net (fo=35, routed)          0.497    30.307    core_inst/tx_fifo_axis_tdata_reg[63]_i_704_n_2
    SLICE_X159Y403       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    30.663 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    30.663    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X159Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.712 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_691/CO[3]
                         net (fo=1, routed)           0.000    30.712    core_inst/tx_fifo_axis_tdata_reg[63]_i_691_n_0
    SLICE_X159Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[3]
                         net (fo=1, routed)           0.000    30.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_0
    SLICE_X159Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    30.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X159Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_676/CO[3]
                         net (fo=1, routed)           0.000    30.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_676_n_0
    SLICE_X159Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_671/CO[3]
                         net (fo=1, routed)           0.000    30.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_671_n_0
    SLICE_X159Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.957 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_666/CO[3]
                         net (fo=1, routed)           0.000    30.957    core_inst/tx_fifo_axis_tdata_reg[63]_i_666_n_0
    SLICE_X159Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.006 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_663/CO[3]
                         net (fo=1, routed)           0.000    31.006    core_inst/tx_fifo_axis_tdata_reg[63]_i_663_n_0
    SLICE_X159Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_662/CO[1]
                         net (fo=35, routed)          0.468    31.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_662_n_2
    SLICE_X157Y405       LUT3 (Prop_lut3_I0_O)        0.118    31.667 r  core_inst/tx_fifo_axis_tdata[63]_i_703/O
                         net (fo=1, routed)           0.000    31.667    core_inst/tx_fifo_axis_tdata[63]_i_703_n_0
    SLICE_X157Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.924 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_654/CO[3]
                         net (fo=1, routed)           0.000    31.924    core_inst/tx_fifo_axis_tdata_reg[63]_i_654_n_0
    SLICE_X157Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.973 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_649/CO[3]
                         net (fo=1, routed)           0.000    31.973    core_inst/tx_fifo_axis_tdata_reg[63]_i_649_n_0
    SLICE_X157Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_644/CO[3]
                         net (fo=1, routed)           0.000    32.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_644_n_0
    SLICE_X157Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_639/CO[3]
                         net (fo=1, routed)           0.000    32.071    core_inst/tx_fifo_axis_tdata_reg[63]_i_639_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.120 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[3]
                         net (fo=1, routed)           0.000    32.120    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_629_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.218 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_624/CO[3]
                         net (fo=1, routed)           0.000    32.218    core_inst/tx_fifo_axis_tdata_reg[63]_i_624_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.267 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_621/CO[3]
                         net (fo=1, routed)           0.000    32.267    core_inst/tx_fifo_axis_tdata_reg[63]_i_621_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.342 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_620/CO[1]
                         net (fo=35, routed)          0.483    32.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_620_n_2
    SLICE_X158Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    33.189 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_612/CO[3]
                         net (fo=1, routed)           0.000    33.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_612_n_0
    SLICE_X158Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.239 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_607/CO[3]
                         net (fo=1, routed)           0.000    33.239    core_inst/tx_fifo_axis_tdata_reg[63]_i_607_n_0
    SLICE_X158Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_602/CO[3]
                         net (fo=1, routed)           0.000    33.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_602_n_0
    SLICE_X158Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_597/CO[3]
                         net (fo=1, routed)           0.000    33.339    core_inst/tx_fifo_axis_tdata_reg[63]_i_597_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.389 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[3]
                         net (fo=1, routed)           0.000    33.389    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.439 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_587/CO[3]
                         net (fo=1, routed)           0.000    33.439    core_inst/tx_fifo_axis_tdata_reg[63]_i_587_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.489 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_582/CO[3]
                         net (fo=1, routed)           0.000    33.489    core_inst/tx_fifo_axis_tdata_reg[63]_i_582_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_579/CO[3]
                         net (fo=1, routed)           0.000    33.539    core_inst/tx_fifo_axis_tdata_reg[63]_i_579_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    33.613 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_578/CO[1]
                         net (fo=35, routed)          0.506    34.120    core_inst/tx_fifo_axis_tdata_reg[63]_i_578_n_2
    SLICE_X159Y412       LUT3 (Prop_lut3_I0_O)        0.120    34.240 r  core_inst/tx_fifo_axis_tdata[63]_i_619/O
                         net (fo=1, routed)           0.000    34.240    core_inst/tx_fifo_axis_tdata[63]_i_619_n_0
    SLICE_X159Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    34.497 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_569/CO[3]
                         net (fo=1, routed)           0.000    34.497    core_inst/tx_fifo_axis_tdata_reg[63]_i_569_n_0
    SLICE_X159Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.546 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_564/CO[3]
                         net (fo=1, routed)           0.000    34.546    core_inst/tx_fifo_axis_tdata_reg[63]_i_564_n_0
    SLICE_X159Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.595 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[3]
                         net (fo=1, routed)           0.000    34.595    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_0
    SLICE_X159Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.644 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_554/CO[3]
                         net (fo=1, routed)           0.000    34.644    core_inst/tx_fifo_axis_tdata_reg[63]_i_554_n_0
    SLICE_X159Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.693 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_549/CO[3]
                         net (fo=1, routed)           0.000    34.693    core_inst/tx_fifo_axis_tdata_reg[63]_i_549_n_0
    SLICE_X159Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.742 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_544/CO[3]
                         net (fo=1, routed)           0.000    34.742    core_inst/tx_fifo_axis_tdata_reg[63]_i_544_n_0
    SLICE_X159Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.791 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_539/CO[3]
                         net (fo=1, routed)           0.000    34.791    core_inst/tx_fifo_axis_tdata_reg[63]_i_539_n_0
    SLICE_X159Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.840 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_536/CO[3]
                         net (fo=1, routed)           0.000    34.840    core_inst/tx_fifo_axis_tdata_reg[63]_i_536_n_0
    SLICE_X159Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.915 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_535/CO[1]
                         net (fo=35, routed)          0.538    35.453    core_inst/tx_fifo_axis_tdata_reg[63]_i_535_n_2
    SLICE_X160Y412       LUT3 (Prop_lut3_I0_O)        0.118    35.571 r  core_inst/tx_fifo_axis_tdata[63]_i_577/O
                         net (fo=1, routed)           0.000    35.571    core_inst/tx_fifo_axis_tdata[63]_i_577_n_0
    SLICE_X160Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    35.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.000    35.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X160Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.867 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_522/CO[3]
                         net (fo=1, routed)           0.000    35.867    core_inst/tx_fifo_axis_tdata_reg[63]_i_522_n_0
    SLICE_X160Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.917 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[3]
                         net (fo=1, routed)           0.000    35.917    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_0
    SLICE_X160Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.967 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    35.967    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X160Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.017 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_507/CO[3]
                         net (fo=1, routed)           0.000    36.017    core_inst/tx_fifo_axis_tdata_reg[63]_i_507_n_0
    SLICE_X160Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.067 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.067    core_inst/tx_fifo_axis_tdata_reg[63]_i_502_n_0
    SLICE_X160Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.117 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_497/CO[3]
                         net (fo=1, routed)           0.000    36.117    core_inst/tx_fifo_axis_tdata_reg[63]_i_497_n_0
    SLICE_X160Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.167 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_494/CO[3]
                         net (fo=1, routed)           0.000    36.167    core_inst/tx_fifo_axis_tdata_reg[63]_i_494_n_0
    SLICE_X160Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.241 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_493/CO[1]
                         net (fo=35, routed)          0.384    36.624    core_inst/tx_fifo_axis_tdata_reg[63]_i_493_n_2
    SLICE_X161Y416       LUT3 (Prop_lut3_I0_O)        0.120    36.744 r  core_inst/tx_fifo_axis_tdata[63]_i_534/O
                         net (fo=1, routed)           0.000    36.744    core_inst/tx_fifo_axis_tdata[63]_i_534_n_0
    SLICE_X161Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.001 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_478/CO[3]
                         net (fo=1, routed)           0.000    37.001    core_inst/tx_fifo_axis_tdata_reg[63]_i_478_n_0
    SLICE_X161Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.050 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_473/CO[3]
                         net (fo=1, routed)           0.000    37.050    core_inst/tx_fifo_axis_tdata_reg[63]_i_473_n_0
    SLICE_X161Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.099 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.099    core_inst/tx_fifo_axis_tdata_reg[63]_i_468_n_0
    SLICE_X161Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.148 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_463/CO[3]
                         net (fo=1, routed)           0.000    37.148    core_inst/tx_fifo_axis_tdata_reg[63]_i_463_n_0
    SLICE_X161Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.197 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_458/CO[3]
                         net (fo=1, routed)           0.000    37.197    core_inst/tx_fifo_axis_tdata_reg[63]_i_458_n_0
    SLICE_X161Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.246 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_453/CO[3]
                         net (fo=1, routed)           0.000    37.246    core_inst/tx_fifo_axis_tdata_reg[63]_i_453_n_0
    SLICE_X161Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_448/CO[3]
                         net (fo=1, routed)           0.000    37.295    core_inst/tx_fifo_axis_tdata_reg[63]_i_448_n_0
    SLICE_X161Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.344 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_445/CO[3]
                         net (fo=1, routed)           0.000    37.344    core_inst/tx_fifo_axis_tdata_reg[63]_i_445_n_0
    SLICE_X161Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.419 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_444/CO[1]
                         net (fo=35, routed)          0.437    37.857    core_inst/tx_fifo_axis_tdata_reg[63]_i_444_n_2
    SLICE_X160Y421       LUT3 (Prop_lut3_I0_O)        0.118    37.975 r  core_inst/tx_fifo_axis_tdata[63]_i_492/O
                         net (fo=1, routed)           0.000    37.975    core_inst/tx_fifo_axis_tdata[63]_i_492_n_0
    SLICE_X160Y421       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    38.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[3]
                         net (fo=1, routed)           0.000    38.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_0
    SLICE_X160Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_421/CO[3]
                         net (fo=1, routed)           0.000    38.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_421_n_0
    SLICE_X160Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.321 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_416/CO[3]
                         net (fo=1, routed)           0.000    38.321    core_inst/tx_fifo_axis_tdata_reg[63]_i_416_n_0
    SLICE_X160Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_411/CO[3]
                         net (fo=1, routed)           0.007    38.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_411_n_0
    SLICE_X160Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_406/CO[3]
                         net (fo=1, routed)           0.000    38.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_406_n_0
    SLICE_X160Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.478 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_401/CO[3]
                         net (fo=1, routed)           0.000    38.478    core_inst/tx_fifo_axis_tdata_reg[63]_i_401_n_0
    SLICE_X160Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_396/CO[3]
                         net (fo=1, routed)           0.000    38.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_396_n_0
    SLICE_X160Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_393/CO[3]
                         net (fo=1, routed)           0.000    38.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_393_n_0
    SLICE_X160Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_392/CO[1]
                         net (fo=35, routed)          0.439    39.090    core_inst/tx_fifo_axis_tdata_reg[63]_i_392_n_2
    SLICE_X159Y422       LUT3 (Prop_lut3_I0_O)        0.120    39.210 r  core_inst/tx_fifo_axis_tdata[63]_i_489/O
                         net (fo=1, routed)           0.000    39.210    core_inst/tx_fifo_axis_tdata[63]_i_489_n_0
    SLICE_X159Y422       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.467 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_434/CO[3]
                         net (fo=1, routed)           0.000    39.467    core_inst/tx_fifo_axis_tdata_reg[63]_i_434_n_0
    SLICE_X159Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.516 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_387/CO[3]
                         net (fo=1, routed)           0.000    39.516    core_inst/tx_fifo_axis_tdata_reg[63]_i_387_n_0
    SLICE_X159Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.565 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_364/CO[3]
                         net (fo=1, routed)           0.007    39.572    core_inst/tx_fifo_axis_tdata_reg[63]_i_364_n_0
    SLICE_X159Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_359/CO[3]
                         net (fo=1, routed)           0.000    39.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_359_n_0
    SLICE_X159Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.670 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.670    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X159Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.719 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_349_n_0
    SLICE_X159Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_344_n_0
    SLICE_X159Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_341/CO[3]
                         net (fo=1, routed)           0.000    39.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_341_n_0
    SLICE_X159Y430       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.892 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_340/CO[1]
                         net (fo=35, routed)          0.501    40.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_340_n_2
    SLICE_X158Y422       LUT3 (Prop_lut3_I0_O)        0.118    40.511 r  core_inst/tx_fifo_axis_tdata[63]_i_486/O
                         net (fo=1, routed)           0.000    40.511    core_inst/tx_fifo_axis_tdata[63]_i_486_n_0
    SLICE_X158Y422       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    40.757 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_426/CO[3]
                         net (fo=1, routed)           0.000    40.757    core_inst/tx_fifo_axis_tdata_reg[63]_i_426_n_0
    SLICE_X158Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.807 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_382/CO[3]
                         net (fo=1, routed)           0.000    40.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_382_n_0
    SLICE_X158Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.857 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_335/CO[3]
                         net (fo=1, routed)           0.007    40.864    core_inst/tx_fifo_axis_tdata_reg[63]_i_335_n_0
    SLICE_X158Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.914 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.914    core_inst/tx_fifo_axis_tdata_reg[63]_i_303_n_0
    SLICE_X158Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.964 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_298/CO[3]
                         net (fo=1, routed)           0.000    40.964    core_inst/tx_fifo_axis_tdata_reg[63]_i_298_n_0
    SLICE_X158Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.014 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_293/CO[3]
                         net (fo=1, routed)           0.000    41.014    core_inst/tx_fifo_axis_tdata_reg[63]_i_293_n_0
    SLICE_X158Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.064 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_288/CO[3]
                         net (fo=1, routed)           0.000    41.064    core_inst/tx_fifo_axis_tdata_reg[63]_i_288_n_0
    SLICE_X158Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_285/CO[3]
                         net (fo=1, routed)           0.000    41.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_285_n_0
    SLICE_X158Y430       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    41.188 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_284/CO[1]
                         net (fo=35, routed)          0.532    41.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_284_n_2
    SLICE_X156Y426       LUT3 (Prop_lut3_I0_O)        0.120    41.839 r  core_inst/tx_fifo_axis_tdata[63]_i_433/O
                         net (fo=1, routed)           0.000    41.839    core_inst/tx_fifo_axis_tdata[63]_i_433_n_0
    SLICE_X156Y426       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    42.085 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_374/CO[3]
                         net (fo=1, routed)           0.000    42.085    core_inst/tx_fifo_axis_tdata_reg[63]_i_374_n_0
    SLICE_X156Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.135 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_369/CO[3]
                         net (fo=1, routed)           0.000    42.135    core_inst/tx_fifo_axis_tdata_reg[63]_i_369_n_0
    SLICE_X156Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_327/CO[3]
                         net (fo=1, routed)           0.000    42.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_327_n_0
    SLICE_X156Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_279/CO[3]
                         net (fo=1, routed)           0.000    42.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_279_n_0
    SLICE_X156Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.285 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.285    core_inst/tx_fifo_axis_tdata_reg[63]_i_220_n_0
    SLICE_X156Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.335 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_215/CO[3]
                         net (fo=1, routed)           0.000    42.335    core_inst/tx_fifo_axis_tdata_reg[63]_i_215_n_0
    SLICE_X156Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.385 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_210/CO[3]
                         net (fo=1, routed)           0.000    42.385    core_inst/tx_fifo_axis_tdata_reg[63]_i_210_n_0
    SLICE_X156Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.435 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_207/CO[3]
                         net (fo=1, routed)           0.000    42.435    core_inst/tx_fifo_axis_tdata_reg[63]_i_207_n_0
    SLICE_X156Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    42.509 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_206/CO[1]
                         net (fo=35, routed)          0.457    42.966    core_inst/tx_fifo_axis_tdata_reg[63]_i_206_n_2
    SLICE_X157Y429       LUT3 (Prop_lut3_I0_O)        0.120    43.086 r  core_inst/tx_fifo_axis_tdata[63]_i_381/O
                         net (fo=1, routed)           0.000    43.086    core_inst/tx_fifo_axis_tdata[63]_i_381_n_0
    SLICE_X157Y429       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_322/CO[3]
                         net (fo=1, routed)           0.000    43.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_322_n_0
    SLICE_X157Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.392 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_313/CO[3]
                         net (fo=1, routed)           0.000    43.392    core_inst/tx_fifo_axis_tdata_reg[63]_i_313_n_0
    SLICE_X157Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.441 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_308/CO[3]
                         net (fo=1, routed)           0.000    43.441    core_inst/tx_fifo_axis_tdata_reg[63]_i_308_n_0
    SLICE_X157Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.490 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    43.490    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X157Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_201/CO[3]
                         net (fo=1, routed)           0.000    43.539    core_inst/tx_fifo_axis_tdata_reg[63]_i_201_n_0
    SLICE_X157Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.588 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_134/CO[3]
                         net (fo=1, routed)           0.000    43.588    core_inst/tx_fifo_axis_tdata_reg[63]_i_134_n_0
    SLICE_X157Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_129/CO[3]
                         net (fo=1, routed)           0.000    43.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_129_n_0
    SLICE_X157Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.686 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_126/CO[3]
                         net (fo=1, routed)           0.000    43.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_126_n_0
    SLICE_X157Y437       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_125/CO[1]
                         net (fo=35, routed)          0.513    44.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_125_n_2
    SLICE_X158Y433       LUT3 (Prop_lut3_I0_O)        0.118    44.391 r  core_inst/tx_fifo_axis_tdata[63]_i_334/O
                         net (fo=1, routed)           0.000    44.391    core_inst/tx_fifo_axis_tdata[63]_i_334_n_0
    SLICE_X158Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    44.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_272_n_0
    SLICE_X158Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.687 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_242/CO[3]
                         net (fo=1, routed)           0.000    44.687    core_inst/tx_fifo_axis_tdata_reg[63]_i_242_n_0
    SLICE_X158Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    44.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X158Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.787 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X158Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.837 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.000    44.837    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X158Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.887 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_120/CO[3]
                         net (fo=1, routed)           0.000    44.887    core_inst/tx_fifo_axis_tdata_reg[63]_i_120_n_0
    SLICE_X158Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.937 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_68/CO[3]
                         net (fo=1, routed)           0.000    44.937    core_inst/tx_fifo_axis_tdata_reg[63]_i_68_n_0
    SLICE_X158Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.987 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_65/CO[3]
                         net (fo=1, routed)           0.000    44.987    core_inst/tx_fifo_axis_tdata_reg[63]_i_65_n_0
    SLICE_X158Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.061 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_64/CO[1]
                         net (fo=35, routed)          0.443    45.505    core_inst/tx_fifo_axis_tdata_reg[63]_i_64_n_2
    SLICE_X159Y434       LUT3 (Prop_lut3_I0_O)        0.120    45.625 r  core_inst/tx_fifo_axis_tdata[63]_i_276/O
                         net (fo=1, routed)           0.000    45.625    core_inst/tx_fifo_axis_tdata[63]_i_276_n_0
    SLICE_X159Y434       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.882 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_191/CO[3]
                         net (fo=1, routed)           0.000    45.882    core_inst/tx_fifo_axis_tdata_reg[63]_i_191_n_0
    SLICE_X159Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.931 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_237/CO[3]
                         net (fo=1, routed)           0.000    45.931    core_inst/tx_fifo_axis_tdata_reg[63]_i_237_n_0
    SLICE_X159Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.980 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_152/CO[3]
                         net (fo=1, routed)           0.000    45.980    core_inst/tx_fifo_axis_tdata_reg[63]_i_152_n_0
    SLICE_X159Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.029 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    46.029    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X159Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.078 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    46.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X159Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.127 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_94/CO[3]
                         net (fo=1, routed)           0.000    46.127    core_inst/tx_fifo_axis_tdata_reg[63]_i_94_n_0
    SLICE_X159Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.176 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_59/CO[3]
                         net (fo=1, routed)           0.000    46.176    core_inst/tx_fifo_axis_tdata_reg[63]_i_59_n_0
    SLICE_X159Y441       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.225 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_26/CO[3]
                         net (fo=1, routed)           0.000    46.225    core_inst/tx_fifo_axis_tdata_reg[63]_i_26_n_0
    SLICE_X159Y442       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    46.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_25/CO[1]
                         net (fo=35, routed)          0.509    46.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_25_n_2
    SLICE_X161Y436       LUT3 (Prop_lut3_I0_O)        0.118    46.926 r  core_inst/tx_fifo_axis_tdata[63]_i_194/O
                         net (fo=1, routed)           0.000    46.926    core_inst/tx_fifo_axis_tdata[63]_i_194_n_0
    SLICE_X161Y436       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188    47.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    47.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X161Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.163 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    47.163    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X161Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.212 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_151/CO[3]
                         net (fo=1, routed)           0.000    47.212    core_inst/tx_fifo_axis_tdata_reg[63]_i_151_n_0
    SLICE_X161Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.261 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_79/CO[3]
                         net (fo=1, routed)           0.000    47.261    core_inst/tx_fifo_axis_tdata_reg[63]_i_79_n_0
    SLICE_X161Y440       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    47.365 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_76/O[0]
                         net (fo=5, routed)           0.374    47.739    core_inst/tx_fifo_axis_tdata_reg[63]_i_76_n_7
    SLICE_X160Y441       LUT6 (Prop_lut6_I4_O)        0.120    47.859 r  core_inst/tx_fifo_axis_tdata[63]_i_255/O
                         net (fo=2, routed)           0.227    48.086    core_inst/tx_fifo_axis_tdata[63]_i_255_n_0
    SLICE_X160Y441       LUT3 (Prop_lut3_I2_O)        0.043    48.129 r  core_inst/tx_fifo_axis_tdata[63]_i_163/O
                         net (fo=1, routed)           0.459    48.588    core_inst/tx_fifo_axis_tdata[63]_i_163_n_0
    SLICE_X162Y440       LUT6 (Prop_lut6_I4_O)        0.043    48.631 r  core_inst/tx_fifo_axis_tdata[63]_i_82/O
                         net (fo=11, routed)          0.458    49.089    core_inst/tx_fifo_axis_tdata[63]_i_82_n_0
    SLICE_X164Y446       LUT6 (Prop_lut6_I0_O)        0.043    49.132 f  core_inst/tx_fifo_axis_tdata[63]_i_107/O
                         net (fo=1, routed)           0.515    49.647    core_inst/tx_fifo_axis_tdata[63]_i_107_n_0
    SLICE_X164Y447       LUT6 (Prop_lut6_I5_O)        0.043    49.690 f  core_inst/tx_fifo_axis_tdata[63]_i_44/O
                         net (fo=1, routed)           0.427    50.117    core_inst/tx_fifo_axis_tdata[63]_i_44_n_0
    SLICE_X164Y448       LUT6 (Prop_lut6_I2_O)        0.043    50.160 r  core_inst/tx_fifo_axis_tdata[63]_i_16/O
                         net (fo=3, routed)           0.349    50.509    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_16_n_0_alias
    SLICE_X162Y448       LUT6 (Prop_lut6_I4_O)        0.043    50.552 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1_comp/O
                         net (fo=39, routed)          0.368    50.920    core_inst/udp_complete_inst_n_38
    SLICE_X163Y450       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.451    11.287    core_inst/coreclk_out
    SLICE_X163Y450       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[29]/C
                         clock pessimism              1.194    12.481    
                         clock uncertainty           -0.035    12.445    
    SLICE_X163Y450       FDRE (Setup_fdre_C_R)       -0.295    12.150    core_inst/tx_fifo_axis_tdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                         -50.920    
  -------------------------------------------------------------------
                         slack                                -38.769    

Slack (VIOLATED) :        -38.769ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.949ns  (logic 26.181ns (58.246%)  route 18.768ns (41.754%))
  Logic Levels:           320  (CARRY4=289 LUT2=1 LUT3=24 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 11.287 - 6.400 ) 
    Source Clock Delay      (SCD):    5.971ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.501     5.971    core_inst/coreclk_out
    SLICE_X159Y364       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y364       FDRE (Prop_fdre_C_Q)         0.216     6.187 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.357    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X158Y363       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[3]
                         net (fo=1, routed)           0.000     6.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_0
    SLICE_X158Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.696 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_483/CO[3]
                         net (fo=1, routed)           0.000     6.696    core_inst/tx_fifo_axis_tdata_reg[63]_i_483_n_0
    SLICE_X158Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.746 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_574/CO[3]
                         net (fo=1, routed)           0.000     6.746    core_inst/tx_fifo_axis_tdata_reg[63]_i_574_n_0
    SLICE_X158Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.796 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_743/CO[3]
                         net (fo=1, routed)           0.000     6.796    core_inst/tx_fifo_axis_tdata_reg[63]_i_743_n_0
    SLICE_X158Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.846 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_912/CO[3]
                         net (fo=1, routed)           0.000     6.846    core_inst/tx_fifo_axis_tdata_reg[63]_i_912_n_0
    SLICE_X158Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.896 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1081/CO[3]
                         net (fo=1, routed)           0.000     6.896    core_inst/tx_fifo_axis_tdata_reg[63]_i_1081_n_0
    SLICE_X158Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.946 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1250/CO[3]
                         net (fo=1, routed)           0.000     6.946    core_inst/tx_fifo_axis_tdata_reg[63]_i_1250_n_0
    SLICE_X158Y370       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.054 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1419/O[2]
                         net (fo=2, routed)           0.314     7.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1419_n_5
    SLICE_X159Y370       LUT2 (Prop_lut2_I1_O)        0.126     7.494 r  core_inst/tx_fifo_axis_tdata[63]_i_1527/O
                         net (fo=1, routed)           0.000     7.494    core_inst/tx_fifo_axis_tdata[63]_i_1527_n_0
    SLICE_X159Y370       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1457/CO[3]
                         net (fo=1, routed)           0.000     7.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_1457_n_0
    SLICE_X159Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.794 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1452/CO[3]
                         net (fo=1, routed)           0.000     7.794    core_inst/tx_fifo_axis_tdata_reg[63]_i_1452_n_0
    SLICE_X159Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1447/CO[3]
                         net (fo=1, routed)           0.000     7.843    core_inst/tx_fifo_axis_tdata_reg[63]_i_1447_n_0
    SLICE_X159Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.892 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1442/CO[3]
                         net (fo=1, routed)           0.000     7.892    core_inst/tx_fifo_axis_tdata_reg[63]_i_1442_n_0
    SLICE_X159Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.941 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1437/CO[3]
                         net (fo=1, routed)           0.007     7.948    core_inst/tx_fifo_axis_tdata_reg[63]_i_1437_n_0
    SLICE_X159Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.997 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     7.997    core_inst/tx_fifo_axis_tdata_reg[63]_i_1432_n_0
    SLICE_X159Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.046 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1427/CO[3]
                         net (fo=1, routed)           0.000     8.046    core_inst/tx_fifo_axis_tdata_reg[63]_i_1427_n_0
    SLICE_X159Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.095 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.095    core_inst/tx_fifo_axis_tdata_reg[63]_i_1424_n_0
    SLICE_X159Y378       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.222 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1423/CO[0]
                         net (fo=35, routed)          0.472     8.695    core_inst/tx_fifo_axis_tdata_reg[63]_i_1423_n_3
    SLICE_X158Y371       LUT3 (Prop_lut3_I0_O)        0.130     8.825 r  core_inst/tx_fifo_axis_tdata[63]_i_1464/O
                         net (fo=1, routed)           0.000     8.825    core_inst/tx_fifo_axis_tdata[63]_i_1464_n_0
    SLICE_X158Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1414/CO[3]
                         net (fo=1, routed)           0.000     9.071    core_inst/tx_fifo_axis_tdata_reg[63]_i_1414_n_0
    SLICE_X158Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.121 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1409/CO[3]
                         net (fo=1, routed)           0.000     9.121    core_inst/tx_fifo_axis_tdata_reg[63]_i_1409_n_0
    SLICE_X158Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1404/CO[3]
                         net (fo=1, routed)           0.000     9.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_1404_n_0
    SLICE_X158Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1399/CO[3]
                         net (fo=1, routed)           0.007     9.227    core_inst/tx_fifo_axis_tdata_reg[63]_i_1399_n_0
    SLICE_X158Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.277 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.277    core_inst/tx_fifo_axis_tdata_reg[63]_i_1394_n_0
    SLICE_X158Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.327 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     9.327    core_inst/tx_fifo_axis_tdata_reg[63]_i_1389_n_0
    SLICE_X158Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.377 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1384/CO[3]
                         net (fo=1, routed)           0.000     9.377    core_inst/tx_fifo_axis_tdata_reg[63]_i_1384_n_0
    SLICE_X158Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.427 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1381/CO[3]
                         net (fo=1, routed)           0.000     9.427    core_inst/tx_fifo_axis_tdata_reg[63]_i_1381_n_0
    SLICE_X158Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.501 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1380/CO[1]
                         net (fo=35, routed)          0.521    10.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_1380_n_2
    SLICE_X157Y371       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    10.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000    10.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.427 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1367/CO[3]
                         net (fo=1, routed)           0.000    10.427    core_inst/tx_fifo_axis_tdata_reg[63]_i_1367_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.476 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[3]
                         net (fo=1, routed)           0.000    10.476    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.525 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.007    10.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.581 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1352/CO[3]
                         net (fo=1, routed)           0.000    10.581    core_inst/tx_fifo_axis_tdata_reg[63]_i_1352_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.630 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1347/CO[3]
                         net (fo=1, routed)           0.000    10.630    core_inst/tx_fifo_axis_tdata_reg[63]_i_1347_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.679 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1342/CO[3]
                         net (fo=1, routed)           0.000    10.679    core_inst/tx_fifo_axis_tdata_reg[63]_i_1342_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.728 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    10.728    core_inst/tx_fifo_axis_tdata_reg[63]_i_1339_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.803 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1338/CO[1]
                         net (fo=35, routed)          0.461    11.264    core_inst/tx_fifo_axis_tdata_reg[63]_i_1338_n_2
    SLICE_X156Y371       LUT3 (Prop_lut3_I0_O)        0.118    11.382 r  core_inst/tx_fifo_axis_tdata[63]_i_1379/O
                         net (fo=1, routed)           0.000    11.382    core_inst/tx_fifo_axis_tdata[63]_i_1379_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.628 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    11.628    core_inst/tx_fifo_axis_tdata_reg[63]_i_1330_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.678 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1325/CO[3]
                         net (fo=1, routed)           0.000    11.678    core_inst/tx_fifo_axis_tdata_reg[63]_i_1325_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.728 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1320/CO[3]
                         net (fo=1, routed)           0.000    11.728    core_inst/tx_fifo_axis_tdata_reg[63]_i_1320_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.778 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1315/CO[3]
                         net (fo=1, routed)           0.007    11.785    core_inst/tx_fifo_axis_tdata_reg[63]_i_1315_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.835 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    11.835    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.885 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    11.885    core_inst/tx_fifo_axis_tdata_reg[63]_i_1305_n_0
    SLICE_X156Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.935 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    11.935    core_inst/tx_fifo_axis_tdata_reg[63]_i_1300_n_0
    SLICE_X156Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.985 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    11.985    core_inst/tx_fifo_axis_tdata_reg[63]_i_1297_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    12.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1296/CO[1]
                         net (fo=35, routed)          0.632    12.690    core_inst/tx_fifo_axis_tdata_reg[63]_i_1296_n_2
    SLICE_X161Y371       LUT3 (Prop_lut3_I0_O)        0.120    12.810 r  core_inst/tx_fifo_axis_tdata[63]_i_1337/O
                         net (fo=1, routed)           0.000    12.810    core_inst/tx_fifo_axis_tdata[63]_i_1337_n_0
    SLICE_X161Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.067 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    13.067    core_inst/tx_fifo_axis_tdata_reg[63]_i_1288_n_0
    SLICE_X161Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.116 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    13.116    core_inst/tx_fifo_axis_tdata_reg[63]_i_1283_n_0
    SLICE_X161Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.165 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    13.165    core_inst/tx_fifo_axis_tdata_reg[63]_i_1278_n_0
    SLICE_X161Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.214 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1273/CO[3]
                         net (fo=1, routed)           0.007    13.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1273_n_0
    SLICE_X161Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.270 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    13.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_0
    SLICE_X161Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1263/CO[3]
                         net (fo=1, routed)           0.000    13.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_1263_n_0
    SLICE_X161Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.368 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    13.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1258_n_0
    SLICE_X161Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.417 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    13.417    core_inst/tx_fifo_axis_tdata_reg[63]_i_1255_n_0
    SLICE_X161Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.492 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1254/CO[1]
                         net (fo=35, routed)          0.375    13.868    core_inst/tx_fifo_axis_tdata_reg[63]_i_1254_n_2
    SLICE_X160Y376       LUT3 (Prop_lut3_I0_O)        0.118    13.986 r  core_inst/tx_fifo_axis_tdata[63]_i_1295/O
                         net (fo=1, routed)           0.000    13.986    core_inst/tx_fifo_axis_tdata[63]_i_1295_n_0
    SLICE_X160Y376       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    14.232    core_inst/tx_fifo_axis_tdata_reg[63]_i_1245_n_0
    SLICE_X160Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.282 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    14.282    core_inst/tx_fifo_axis_tdata_reg[63]_i_1240_n_0
    SLICE_X160Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    14.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_0
    SLICE_X160Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    14.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X160Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.432 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    14.432    core_inst/tx_fifo_axis_tdata_reg[63]_i_1225_n_0
    SLICE_X160Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.482 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1220/CO[3]
                         net (fo=1, routed)           0.000    14.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1220_n_0
    SLICE_X160Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1215/CO[3]
                         net (fo=1, routed)           0.000    14.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1215_n_0
    SLICE_X160Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    14.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_1212_n_0
    SLICE_X160Y384       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.656 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1211/CO[1]
                         net (fo=35, routed)          0.453    15.109    core_inst/tx_fifo_axis_tdata_reg[63]_i_1211_n_2
    SLICE_X159Y379       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    15.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    15.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X159Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    15.514    core_inst/tx_fifo_axis_tdata_reg[63]_i_1198_n_0
    SLICE_X159Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.563 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    15.563    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_0
    SLICE_X159Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.612 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    15.612    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X159Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.661 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    15.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_1183_n_0
    SLICE_X159Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    15.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_1178_n_0
    SLICE_X159Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    15.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_1173_n_0
    SLICE_X159Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    15.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_1170_n_0
    SLICE_X159Y387       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    15.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1169/CO[1]
                         net (fo=35, routed)          0.531    16.414    core_inst/tx_fifo_axis_tdata_reg[63]_i_1169_n_2
    SLICE_X158Y381       LUT3 (Prop_lut3_I0_O)        0.118    16.532 r  core_inst/tx_fifo_axis_tdata[63]_i_1207/O
                         net (fo=1, routed)           0.000    16.532    core_inst/tx_fifo_axis_tdata[63]_i_1207_n_0
    SLICE_X158Y381       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    16.770 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    16.770    core_inst/tx_fifo_axis_tdata_reg[63]_i_1156_n_0
    SLICE_X158Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.820 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    16.820    core_inst/tx_fifo_axis_tdata_reg[63]_i_1151_n_0
    SLICE_X158Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.870 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    16.870    core_inst/tx_fifo_axis_tdata_reg[63]_i_1146_n_0
    SLICE_X158Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.920 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    16.920    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_0
    SLICE_X158Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.970 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1136/CO[3]
                         net (fo=1, routed)           0.000    16.970    core_inst/tx_fifo_axis_tdata_reg[63]_i_1136_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.020 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    17.020    core_inst/tx_fifo_axis_tdata_reg[63]_i_1131_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    17.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_1128_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    17.144 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1127/CO[1]
                         net (fo=35, routed)          0.507    17.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_1127_n_2
    SLICE_X161Y380       LUT3 (Prop_lut3_I0_O)        0.120    17.771 r  core_inst/tx_fifo_axis_tdata[63]_i_1168/O
                         net (fo=1, routed)           0.000    17.771    core_inst/tx_fifo_axis_tdata[63]_i_1168_n_0
    SLICE_X161Y380       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.028 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    18.028    core_inst/tx_fifo_axis_tdata_reg[63]_i_1119_n_0
    SLICE_X161Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.077 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    18.077    core_inst/tx_fifo_axis_tdata_reg[63]_i_1114_n_0
    SLICE_X161Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.126 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    18.126    core_inst/tx_fifo_axis_tdata_reg[63]_i_1109_n_0
    SLICE_X161Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.175 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    18.175    core_inst/tx_fifo_axis_tdata_reg[63]_i_1104_n_0
    SLICE_X161Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    18.224    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_0
    SLICE_X161Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.273 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    18.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_1094_n_0
    SLICE_X161Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.322 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    18.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_1089_n_0
    SLICE_X161Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    18.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_1086_n_0
    SLICE_X161Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.446 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1085/CO[1]
                         net (fo=35, routed)          0.395    18.840    core_inst/tx_fifo_axis_tdata_reg[63]_i_1085_n_2
    SLICE_X160Y385       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    19.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    19.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_1076_n_0
    SLICE_X160Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.254 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    19.254    core_inst/tx_fifo_axis_tdata_reg[63]_i_1071_n_0
    SLICE_X160Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[3]
                         net (fo=1, routed)           0.000    19.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_0
    SLICE_X160Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.354 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    19.354    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X160Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.404 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    19.404    core_inst/tx_fifo_axis_tdata_reg[63]_i_1056_n_0
    SLICE_X160Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.454 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    19.454    core_inst/tx_fifo_axis_tdata_reg[63]_i_1051_n_0
    SLICE_X160Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    19.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_1046_n_0
    SLICE_X160Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.554 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1043/CO[3]
                         net (fo=1, routed)           0.000    19.554    core_inst/tx_fifo_axis_tdata_reg[63]_i_1043_n_0
    SLICE_X160Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    19.628 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1042/CO[1]
                         net (fo=35, routed)          0.474    20.102    core_inst/tx_fifo_axis_tdata_reg[63]_i_1042_n_2
    SLICE_X159Y388       LUT3 (Prop_lut3_I0_O)        0.120    20.222 r  core_inst/tx_fifo_axis_tdata[63]_i_1084/O
                         net (fo=1, routed)           0.000    20.222    core_inst/tx_fifo_axis_tdata[63]_i_1084_n_0
    SLICE_X159Y388       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    20.479 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    20.479    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X159Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    20.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_1029_n_0
    SLICE_X159Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.577 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    20.577    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_0
    SLICE_X159Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.626 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    20.626    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X159Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    20.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1014_n_0
    SLICE_X159Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.724 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    20.724    core_inst/tx_fifo_axis_tdata_reg[63]_i_1009_n_0
    SLICE_X159Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.773 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    20.773    core_inst/tx_fifo_axis_tdata_reg[63]_i_1004_n_0
    SLICE_X159Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    20.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_1001_n_0
    SLICE_X159Y396       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    20.897 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1000/CO[1]
                         net (fo=35, routed)          0.511    21.408    core_inst/tx_fifo_axis_tdata_reg[63]_i_1000_n_2
    SLICE_X158Y390       LUT3 (Prop_lut3_I0_O)        0.118    21.526 r  core_inst/tx_fifo_axis_tdata[63]_i_1037/O
                         net (fo=1, routed)           0.000    21.526    core_inst/tx_fifo_axis_tdata[63]_i_1037_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.772 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_987/CO[3]
                         net (fo=1, routed)           0.000    21.772    core_inst/tx_fifo_axis_tdata_reg[63]_i_987_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_982/CO[3]
                         net (fo=1, routed)           0.000    21.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_982_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_977/CO[3]
                         net (fo=1, routed)           0.000    21.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_977_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.922 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[3]
                         net (fo=1, routed)           0.000    21.922    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_0
    SLICE_X158Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_967/CO[3]
                         net (fo=1, routed)           0.000    21.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_967_n_0
    SLICE_X158Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_962/CO[3]
                         net (fo=1, routed)           0.000    22.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_962_n_0
    SLICE_X158Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.072 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_959/CO[3]
                         net (fo=1, routed)           0.000    22.072    core_inst/tx_fifo_axis_tdata_reg[63]_i_959_n_0
    SLICE_X158Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.146 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_958/CO[1]
                         net (fo=35, routed)          0.503    22.649    core_inst/tx_fifo_axis_tdata_reg[63]_i_958_n_2
    SLICE_X161Y389       LUT3 (Prop_lut3_I0_O)        0.120    22.769 r  core_inst/tx_fifo_axis_tdata[63]_i_999/O
                         net (fo=1, routed)           0.000    22.769    core_inst/tx_fifo_axis_tdata[63]_i_999_n_0
    SLICE_X161Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    23.026 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_950/CO[3]
                         net (fo=1, routed)           0.000    23.026    core_inst/tx_fifo_axis_tdata_reg[63]_i_950_n_0
    SLICE_X161Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.075 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_945/CO[3]
                         net (fo=1, routed)           0.000    23.075    core_inst/tx_fifo_axis_tdata_reg[63]_i_945_n_0
    SLICE_X161Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.124 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_940/CO[3]
                         net (fo=1, routed)           0.000    23.124    core_inst/tx_fifo_axis_tdata_reg[63]_i_940_n_0
    SLICE_X161Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.173 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_935/CO[3]
                         net (fo=1, routed)           0.000    23.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_935_n_0
    SLICE_X161Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.222 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[3]
                         net (fo=1, routed)           0.000    23.222    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_0
    SLICE_X161Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_925/CO[3]
                         net (fo=1, routed)           0.000    23.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_925_n_0
    SLICE_X161Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.320 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_920/CO[3]
                         net (fo=1, routed)           0.000    23.320    core_inst/tx_fifo_axis_tdata_reg[63]_i_920_n_0
    SLICE_X161Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.369 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_917/CO[3]
                         net (fo=1, routed)           0.000    23.369    core_inst/tx_fifo_axis_tdata_reg[63]_i_917_n_0
    SLICE_X161Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.444 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_916/CO[1]
                         net (fo=35, routed)          0.535    23.979    core_inst/tx_fifo_axis_tdata_reg[63]_i_916_n_2
    SLICE_X162Y392       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_907/CO[3]
                         net (fo=1, routed)           0.000    24.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_907_n_0
    SLICE_X162Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.393 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_902/CO[3]
                         net (fo=1, routed)           0.000    24.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_902_n_0
    SLICE_X162Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[3]
                         net (fo=1, routed)           0.000    24.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_0
    SLICE_X162Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    24.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X162Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.543 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_887/CO[3]
                         net (fo=1, routed)           0.000    24.543    core_inst/tx_fifo_axis_tdata_reg[63]_i_887_n_0
    SLICE_X162Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.593 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_882/CO[3]
                         net (fo=1, routed)           0.000    24.593    core_inst/tx_fifo_axis_tdata_reg[63]_i_882_n_0
    SLICE_X162Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.643 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_877/CO[3]
                         net (fo=1, routed)           0.000    24.643    core_inst/tx_fifo_axis_tdata_reg[63]_i_877_n_0
    SLICE_X162Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.693 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_874/CO[3]
                         net (fo=1, routed)           0.001    24.694    core_inst/tx_fifo_axis_tdata_reg[63]_i_874_n_0
    SLICE_X162Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_873/CO[1]
                         net (fo=35, routed)          0.405    25.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_873_n_2
    SLICE_X163Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.529 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    25.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X163Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_860/CO[3]
                         net (fo=1, routed)           0.000    25.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_860_n_0
    SLICE_X163Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.627 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[3]
                         net (fo=1, routed)           0.000    25.627    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_0
    SLICE_X163Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.676 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    25.676    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X163Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_845/CO[3]
                         net (fo=1, routed)           0.000    25.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_845_n_0
    SLICE_X163Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.774 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_840/CO[3]
                         net (fo=1, routed)           0.001    25.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_840_n_0
    SLICE_X163Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.824 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_835/CO[3]
                         net (fo=1, routed)           0.000    25.824    core_inst/tx_fifo_axis_tdata_reg[63]_i_835_n_0
    SLICE_X163Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.873 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_832/CO[3]
                         net (fo=1, routed)           0.000    25.873    core_inst/tx_fifo_axis_tdata_reg[63]_i_832_n_0
    SLICE_X163Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.948 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_831/CO[1]
                         net (fo=35, routed)          0.474    26.422    core_inst/tx_fifo_axis_tdata_reg[63]_i_831_n_2
    SLICE_X161Y400       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    26.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_823/CO[3]
                         net (fo=1, routed)           0.000    26.776    core_inst/tx_fifo_axis_tdata_reg[63]_i_823_n_0
    SLICE_X161Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_818/CO[3]
                         net (fo=1, routed)           0.000    26.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_818_n_0
    SLICE_X161Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.874 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_813/CO[3]
                         net (fo=1, routed)           0.000    26.874    core_inst/tx_fifo_axis_tdata_reg[63]_i_813_n_0
    SLICE_X161Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.923 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_808_n_0
    SLICE_X161Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[3]
                         net (fo=1, routed)           0.000    26.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_0
    SLICE_X161Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.021 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_798/CO[3]
                         net (fo=1, routed)           0.000    27.021    core_inst/tx_fifo_axis_tdata_reg[63]_i_798_n_0
    SLICE_X161Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_793/CO[3]
                         net (fo=1, routed)           0.000    27.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_793_n_0
    SLICE_X161Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_790/CO[3]
                         net (fo=1, routed)           0.000    27.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_790_n_0
    SLICE_X161Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.194 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_789/CO[1]
                         net (fo=35, routed)          0.556    27.750    core_inst/tx_fifo_axis_tdata_reg[63]_i_789_n_2
    SLICE_X160Y398       LUT3 (Prop_lut3_I0_O)        0.118    27.868 r  core_inst/tx_fifo_axis_tdata[63]_i_830/O
                         net (fo=1, routed)           0.000    27.868    core_inst/tx_fifo_axis_tdata[63]_i_830_n_0
    SLICE_X160Y398       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_781/CO[3]
                         net (fo=1, routed)           0.000    28.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_781_n_0
    SLICE_X160Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.164 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_776/CO[3]
                         net (fo=1, routed)           0.001    28.165    core_inst/tx_fifo_axis_tdata_reg[63]_i_776_n_0
    SLICE_X160Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.215 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_771/CO[3]
                         net (fo=1, routed)           0.000    28.215    core_inst/tx_fifo_axis_tdata_reg[63]_i_771_n_0
    SLICE_X160Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.265 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_766/CO[3]
                         net (fo=1, routed)           0.000    28.265    core_inst/tx_fifo_axis_tdata_reg[63]_i_766_n_0
    SLICE_X160Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.315 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[3]
                         net (fo=1, routed)           0.000    28.315    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_0
    SLICE_X160Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.365 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_756/CO[3]
                         net (fo=1, routed)           0.000    28.365    core_inst/tx_fifo_axis_tdata_reg[63]_i_756_n_0
    SLICE_X160Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.415 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_751/CO[3]
                         net (fo=1, routed)           0.000    28.415    core_inst/tx_fifo_axis_tdata_reg[63]_i_751_n_0
    SLICE_X160Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_748/CO[3]
                         net (fo=1, routed)           0.000    28.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_748_n_0
    SLICE_X160Y406       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_747/CO[1]
                         net (fo=35, routed)          0.540    29.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_747_n_2
    SLICE_X158Y401       LUT3 (Prop_lut3_I0_O)        0.120    29.198 r  core_inst/tx_fifo_axis_tdata[63]_i_785/O
                         net (fo=1, routed)           0.000    29.198    core_inst/tx_fifo_axis_tdata[63]_i_785_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    29.436 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_733/CO[3]
                         net (fo=1, routed)           0.000    29.436    core_inst/tx_fifo_axis_tdata_reg[63]_i_733_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.486 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[3]
                         net (fo=1, routed)           0.000    29.486    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_0
    SLICE_X158Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.536 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    29.536    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X158Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.586 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_718/CO[3]
                         net (fo=1, routed)           0.000    29.586    core_inst/tx_fifo_axis_tdata_reg[63]_i_718_n_0
    SLICE_X158Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.636 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_713/CO[3]
                         net (fo=1, routed)           0.000    29.636    core_inst/tx_fifo_axis_tdata_reg[63]_i_713_n_0
    SLICE_X158Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.686 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_708/CO[3]
                         net (fo=1, routed)           0.000    29.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_708_n_0
    SLICE_X158Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.736 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_705/CO[3]
                         net (fo=1, routed)           0.000    29.736    core_inst/tx_fifo_axis_tdata_reg[63]_i_705_n_0
    SLICE_X158Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_704/CO[1]
                         net (fo=35, routed)          0.497    30.307    core_inst/tx_fifo_axis_tdata_reg[63]_i_704_n_2
    SLICE_X159Y403       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    30.663 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    30.663    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X159Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.712 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_691/CO[3]
                         net (fo=1, routed)           0.000    30.712    core_inst/tx_fifo_axis_tdata_reg[63]_i_691_n_0
    SLICE_X159Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[3]
                         net (fo=1, routed)           0.000    30.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_0
    SLICE_X159Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    30.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X159Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_676/CO[3]
                         net (fo=1, routed)           0.000    30.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_676_n_0
    SLICE_X159Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_671/CO[3]
                         net (fo=1, routed)           0.000    30.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_671_n_0
    SLICE_X159Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.957 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_666/CO[3]
                         net (fo=1, routed)           0.000    30.957    core_inst/tx_fifo_axis_tdata_reg[63]_i_666_n_0
    SLICE_X159Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.006 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_663/CO[3]
                         net (fo=1, routed)           0.000    31.006    core_inst/tx_fifo_axis_tdata_reg[63]_i_663_n_0
    SLICE_X159Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_662/CO[1]
                         net (fo=35, routed)          0.468    31.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_662_n_2
    SLICE_X157Y405       LUT3 (Prop_lut3_I0_O)        0.118    31.667 r  core_inst/tx_fifo_axis_tdata[63]_i_703/O
                         net (fo=1, routed)           0.000    31.667    core_inst/tx_fifo_axis_tdata[63]_i_703_n_0
    SLICE_X157Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.924 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_654/CO[3]
                         net (fo=1, routed)           0.000    31.924    core_inst/tx_fifo_axis_tdata_reg[63]_i_654_n_0
    SLICE_X157Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.973 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_649/CO[3]
                         net (fo=1, routed)           0.000    31.973    core_inst/tx_fifo_axis_tdata_reg[63]_i_649_n_0
    SLICE_X157Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_644/CO[3]
                         net (fo=1, routed)           0.000    32.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_644_n_0
    SLICE_X157Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_639/CO[3]
                         net (fo=1, routed)           0.000    32.071    core_inst/tx_fifo_axis_tdata_reg[63]_i_639_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.120 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[3]
                         net (fo=1, routed)           0.000    32.120    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_629_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.218 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_624/CO[3]
                         net (fo=1, routed)           0.000    32.218    core_inst/tx_fifo_axis_tdata_reg[63]_i_624_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.267 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_621/CO[3]
                         net (fo=1, routed)           0.000    32.267    core_inst/tx_fifo_axis_tdata_reg[63]_i_621_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.342 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_620/CO[1]
                         net (fo=35, routed)          0.483    32.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_620_n_2
    SLICE_X158Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    33.189 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_612/CO[3]
                         net (fo=1, routed)           0.000    33.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_612_n_0
    SLICE_X158Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.239 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_607/CO[3]
                         net (fo=1, routed)           0.000    33.239    core_inst/tx_fifo_axis_tdata_reg[63]_i_607_n_0
    SLICE_X158Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_602/CO[3]
                         net (fo=1, routed)           0.000    33.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_602_n_0
    SLICE_X158Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_597/CO[3]
                         net (fo=1, routed)           0.000    33.339    core_inst/tx_fifo_axis_tdata_reg[63]_i_597_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.389 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[3]
                         net (fo=1, routed)           0.000    33.389    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.439 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_587/CO[3]
                         net (fo=1, routed)           0.000    33.439    core_inst/tx_fifo_axis_tdata_reg[63]_i_587_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.489 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_582/CO[3]
                         net (fo=1, routed)           0.000    33.489    core_inst/tx_fifo_axis_tdata_reg[63]_i_582_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_579/CO[3]
                         net (fo=1, routed)           0.000    33.539    core_inst/tx_fifo_axis_tdata_reg[63]_i_579_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    33.613 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_578/CO[1]
                         net (fo=35, routed)          0.506    34.120    core_inst/tx_fifo_axis_tdata_reg[63]_i_578_n_2
    SLICE_X159Y412       LUT3 (Prop_lut3_I0_O)        0.120    34.240 r  core_inst/tx_fifo_axis_tdata[63]_i_619/O
                         net (fo=1, routed)           0.000    34.240    core_inst/tx_fifo_axis_tdata[63]_i_619_n_0
    SLICE_X159Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    34.497 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_569/CO[3]
                         net (fo=1, routed)           0.000    34.497    core_inst/tx_fifo_axis_tdata_reg[63]_i_569_n_0
    SLICE_X159Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.546 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_564/CO[3]
                         net (fo=1, routed)           0.000    34.546    core_inst/tx_fifo_axis_tdata_reg[63]_i_564_n_0
    SLICE_X159Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.595 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[3]
                         net (fo=1, routed)           0.000    34.595    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_0
    SLICE_X159Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.644 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_554/CO[3]
                         net (fo=1, routed)           0.000    34.644    core_inst/tx_fifo_axis_tdata_reg[63]_i_554_n_0
    SLICE_X159Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.693 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_549/CO[3]
                         net (fo=1, routed)           0.000    34.693    core_inst/tx_fifo_axis_tdata_reg[63]_i_549_n_0
    SLICE_X159Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.742 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_544/CO[3]
                         net (fo=1, routed)           0.000    34.742    core_inst/tx_fifo_axis_tdata_reg[63]_i_544_n_0
    SLICE_X159Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.791 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_539/CO[3]
                         net (fo=1, routed)           0.000    34.791    core_inst/tx_fifo_axis_tdata_reg[63]_i_539_n_0
    SLICE_X159Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.840 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_536/CO[3]
                         net (fo=1, routed)           0.000    34.840    core_inst/tx_fifo_axis_tdata_reg[63]_i_536_n_0
    SLICE_X159Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.915 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_535/CO[1]
                         net (fo=35, routed)          0.538    35.453    core_inst/tx_fifo_axis_tdata_reg[63]_i_535_n_2
    SLICE_X160Y412       LUT3 (Prop_lut3_I0_O)        0.118    35.571 r  core_inst/tx_fifo_axis_tdata[63]_i_577/O
                         net (fo=1, routed)           0.000    35.571    core_inst/tx_fifo_axis_tdata[63]_i_577_n_0
    SLICE_X160Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    35.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.000    35.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X160Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.867 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_522/CO[3]
                         net (fo=1, routed)           0.000    35.867    core_inst/tx_fifo_axis_tdata_reg[63]_i_522_n_0
    SLICE_X160Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.917 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[3]
                         net (fo=1, routed)           0.000    35.917    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_0
    SLICE_X160Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.967 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    35.967    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X160Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.017 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_507/CO[3]
                         net (fo=1, routed)           0.000    36.017    core_inst/tx_fifo_axis_tdata_reg[63]_i_507_n_0
    SLICE_X160Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.067 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.067    core_inst/tx_fifo_axis_tdata_reg[63]_i_502_n_0
    SLICE_X160Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.117 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_497/CO[3]
                         net (fo=1, routed)           0.000    36.117    core_inst/tx_fifo_axis_tdata_reg[63]_i_497_n_0
    SLICE_X160Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.167 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_494/CO[3]
                         net (fo=1, routed)           0.000    36.167    core_inst/tx_fifo_axis_tdata_reg[63]_i_494_n_0
    SLICE_X160Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.241 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_493/CO[1]
                         net (fo=35, routed)          0.384    36.624    core_inst/tx_fifo_axis_tdata_reg[63]_i_493_n_2
    SLICE_X161Y416       LUT3 (Prop_lut3_I0_O)        0.120    36.744 r  core_inst/tx_fifo_axis_tdata[63]_i_534/O
                         net (fo=1, routed)           0.000    36.744    core_inst/tx_fifo_axis_tdata[63]_i_534_n_0
    SLICE_X161Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.001 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_478/CO[3]
                         net (fo=1, routed)           0.000    37.001    core_inst/tx_fifo_axis_tdata_reg[63]_i_478_n_0
    SLICE_X161Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.050 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_473/CO[3]
                         net (fo=1, routed)           0.000    37.050    core_inst/tx_fifo_axis_tdata_reg[63]_i_473_n_0
    SLICE_X161Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.099 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.099    core_inst/tx_fifo_axis_tdata_reg[63]_i_468_n_0
    SLICE_X161Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.148 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_463/CO[3]
                         net (fo=1, routed)           0.000    37.148    core_inst/tx_fifo_axis_tdata_reg[63]_i_463_n_0
    SLICE_X161Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.197 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_458/CO[3]
                         net (fo=1, routed)           0.000    37.197    core_inst/tx_fifo_axis_tdata_reg[63]_i_458_n_0
    SLICE_X161Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.246 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_453/CO[3]
                         net (fo=1, routed)           0.000    37.246    core_inst/tx_fifo_axis_tdata_reg[63]_i_453_n_0
    SLICE_X161Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_448/CO[3]
                         net (fo=1, routed)           0.000    37.295    core_inst/tx_fifo_axis_tdata_reg[63]_i_448_n_0
    SLICE_X161Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.344 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_445/CO[3]
                         net (fo=1, routed)           0.000    37.344    core_inst/tx_fifo_axis_tdata_reg[63]_i_445_n_0
    SLICE_X161Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.419 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_444/CO[1]
                         net (fo=35, routed)          0.437    37.857    core_inst/tx_fifo_axis_tdata_reg[63]_i_444_n_2
    SLICE_X160Y421       LUT3 (Prop_lut3_I0_O)        0.118    37.975 r  core_inst/tx_fifo_axis_tdata[63]_i_492/O
                         net (fo=1, routed)           0.000    37.975    core_inst/tx_fifo_axis_tdata[63]_i_492_n_0
    SLICE_X160Y421       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    38.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[3]
                         net (fo=1, routed)           0.000    38.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_0
    SLICE_X160Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_421/CO[3]
                         net (fo=1, routed)           0.000    38.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_421_n_0
    SLICE_X160Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.321 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_416/CO[3]
                         net (fo=1, routed)           0.000    38.321    core_inst/tx_fifo_axis_tdata_reg[63]_i_416_n_0
    SLICE_X160Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_411/CO[3]
                         net (fo=1, routed)           0.007    38.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_411_n_0
    SLICE_X160Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_406/CO[3]
                         net (fo=1, routed)           0.000    38.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_406_n_0
    SLICE_X160Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.478 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_401/CO[3]
                         net (fo=1, routed)           0.000    38.478    core_inst/tx_fifo_axis_tdata_reg[63]_i_401_n_0
    SLICE_X160Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_396/CO[3]
                         net (fo=1, routed)           0.000    38.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_396_n_0
    SLICE_X160Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_393/CO[3]
                         net (fo=1, routed)           0.000    38.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_393_n_0
    SLICE_X160Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_392/CO[1]
                         net (fo=35, routed)          0.439    39.090    core_inst/tx_fifo_axis_tdata_reg[63]_i_392_n_2
    SLICE_X159Y422       LUT3 (Prop_lut3_I0_O)        0.120    39.210 r  core_inst/tx_fifo_axis_tdata[63]_i_489/O
                         net (fo=1, routed)           0.000    39.210    core_inst/tx_fifo_axis_tdata[63]_i_489_n_0
    SLICE_X159Y422       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.467 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_434/CO[3]
                         net (fo=1, routed)           0.000    39.467    core_inst/tx_fifo_axis_tdata_reg[63]_i_434_n_0
    SLICE_X159Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.516 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_387/CO[3]
                         net (fo=1, routed)           0.000    39.516    core_inst/tx_fifo_axis_tdata_reg[63]_i_387_n_0
    SLICE_X159Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.565 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_364/CO[3]
                         net (fo=1, routed)           0.007    39.572    core_inst/tx_fifo_axis_tdata_reg[63]_i_364_n_0
    SLICE_X159Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_359/CO[3]
                         net (fo=1, routed)           0.000    39.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_359_n_0
    SLICE_X159Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.670 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.670    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X159Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.719 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_349_n_0
    SLICE_X159Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_344_n_0
    SLICE_X159Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_341/CO[3]
                         net (fo=1, routed)           0.000    39.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_341_n_0
    SLICE_X159Y430       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.892 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_340/CO[1]
                         net (fo=35, routed)          0.501    40.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_340_n_2
    SLICE_X158Y422       LUT3 (Prop_lut3_I0_O)        0.118    40.511 r  core_inst/tx_fifo_axis_tdata[63]_i_486/O
                         net (fo=1, routed)           0.000    40.511    core_inst/tx_fifo_axis_tdata[63]_i_486_n_0
    SLICE_X158Y422       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    40.757 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_426/CO[3]
                         net (fo=1, routed)           0.000    40.757    core_inst/tx_fifo_axis_tdata_reg[63]_i_426_n_0
    SLICE_X158Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.807 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_382/CO[3]
                         net (fo=1, routed)           0.000    40.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_382_n_0
    SLICE_X158Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.857 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_335/CO[3]
                         net (fo=1, routed)           0.007    40.864    core_inst/tx_fifo_axis_tdata_reg[63]_i_335_n_0
    SLICE_X158Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.914 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.914    core_inst/tx_fifo_axis_tdata_reg[63]_i_303_n_0
    SLICE_X158Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.964 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_298/CO[3]
                         net (fo=1, routed)           0.000    40.964    core_inst/tx_fifo_axis_tdata_reg[63]_i_298_n_0
    SLICE_X158Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.014 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_293/CO[3]
                         net (fo=1, routed)           0.000    41.014    core_inst/tx_fifo_axis_tdata_reg[63]_i_293_n_0
    SLICE_X158Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.064 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_288/CO[3]
                         net (fo=1, routed)           0.000    41.064    core_inst/tx_fifo_axis_tdata_reg[63]_i_288_n_0
    SLICE_X158Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_285/CO[3]
                         net (fo=1, routed)           0.000    41.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_285_n_0
    SLICE_X158Y430       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    41.188 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_284/CO[1]
                         net (fo=35, routed)          0.532    41.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_284_n_2
    SLICE_X156Y426       LUT3 (Prop_lut3_I0_O)        0.120    41.839 r  core_inst/tx_fifo_axis_tdata[63]_i_433/O
                         net (fo=1, routed)           0.000    41.839    core_inst/tx_fifo_axis_tdata[63]_i_433_n_0
    SLICE_X156Y426       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    42.085 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_374/CO[3]
                         net (fo=1, routed)           0.000    42.085    core_inst/tx_fifo_axis_tdata_reg[63]_i_374_n_0
    SLICE_X156Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.135 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_369/CO[3]
                         net (fo=1, routed)           0.000    42.135    core_inst/tx_fifo_axis_tdata_reg[63]_i_369_n_0
    SLICE_X156Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_327/CO[3]
                         net (fo=1, routed)           0.000    42.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_327_n_0
    SLICE_X156Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_279/CO[3]
                         net (fo=1, routed)           0.000    42.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_279_n_0
    SLICE_X156Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.285 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.285    core_inst/tx_fifo_axis_tdata_reg[63]_i_220_n_0
    SLICE_X156Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.335 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_215/CO[3]
                         net (fo=1, routed)           0.000    42.335    core_inst/tx_fifo_axis_tdata_reg[63]_i_215_n_0
    SLICE_X156Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.385 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_210/CO[3]
                         net (fo=1, routed)           0.000    42.385    core_inst/tx_fifo_axis_tdata_reg[63]_i_210_n_0
    SLICE_X156Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.435 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_207/CO[3]
                         net (fo=1, routed)           0.000    42.435    core_inst/tx_fifo_axis_tdata_reg[63]_i_207_n_0
    SLICE_X156Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    42.509 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_206/CO[1]
                         net (fo=35, routed)          0.457    42.966    core_inst/tx_fifo_axis_tdata_reg[63]_i_206_n_2
    SLICE_X157Y429       LUT3 (Prop_lut3_I0_O)        0.120    43.086 r  core_inst/tx_fifo_axis_tdata[63]_i_381/O
                         net (fo=1, routed)           0.000    43.086    core_inst/tx_fifo_axis_tdata[63]_i_381_n_0
    SLICE_X157Y429       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_322/CO[3]
                         net (fo=1, routed)           0.000    43.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_322_n_0
    SLICE_X157Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.392 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_313/CO[3]
                         net (fo=1, routed)           0.000    43.392    core_inst/tx_fifo_axis_tdata_reg[63]_i_313_n_0
    SLICE_X157Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.441 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_308/CO[3]
                         net (fo=1, routed)           0.000    43.441    core_inst/tx_fifo_axis_tdata_reg[63]_i_308_n_0
    SLICE_X157Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.490 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    43.490    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X157Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_201/CO[3]
                         net (fo=1, routed)           0.000    43.539    core_inst/tx_fifo_axis_tdata_reg[63]_i_201_n_0
    SLICE_X157Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.588 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_134/CO[3]
                         net (fo=1, routed)           0.000    43.588    core_inst/tx_fifo_axis_tdata_reg[63]_i_134_n_0
    SLICE_X157Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_129/CO[3]
                         net (fo=1, routed)           0.000    43.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_129_n_0
    SLICE_X157Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.686 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_126/CO[3]
                         net (fo=1, routed)           0.000    43.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_126_n_0
    SLICE_X157Y437       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_125/CO[1]
                         net (fo=35, routed)          0.513    44.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_125_n_2
    SLICE_X158Y433       LUT3 (Prop_lut3_I0_O)        0.118    44.391 r  core_inst/tx_fifo_axis_tdata[63]_i_334/O
                         net (fo=1, routed)           0.000    44.391    core_inst/tx_fifo_axis_tdata[63]_i_334_n_0
    SLICE_X158Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    44.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_272_n_0
    SLICE_X158Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.687 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_242/CO[3]
                         net (fo=1, routed)           0.000    44.687    core_inst/tx_fifo_axis_tdata_reg[63]_i_242_n_0
    SLICE_X158Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    44.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X158Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.787 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X158Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.837 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.000    44.837    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X158Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.887 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_120/CO[3]
                         net (fo=1, routed)           0.000    44.887    core_inst/tx_fifo_axis_tdata_reg[63]_i_120_n_0
    SLICE_X158Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.937 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_68/CO[3]
                         net (fo=1, routed)           0.000    44.937    core_inst/tx_fifo_axis_tdata_reg[63]_i_68_n_0
    SLICE_X158Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.987 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_65/CO[3]
                         net (fo=1, routed)           0.000    44.987    core_inst/tx_fifo_axis_tdata_reg[63]_i_65_n_0
    SLICE_X158Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.061 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_64/CO[1]
                         net (fo=35, routed)          0.443    45.505    core_inst/tx_fifo_axis_tdata_reg[63]_i_64_n_2
    SLICE_X159Y434       LUT3 (Prop_lut3_I0_O)        0.120    45.625 r  core_inst/tx_fifo_axis_tdata[63]_i_276/O
                         net (fo=1, routed)           0.000    45.625    core_inst/tx_fifo_axis_tdata[63]_i_276_n_0
    SLICE_X159Y434       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.882 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_191/CO[3]
                         net (fo=1, routed)           0.000    45.882    core_inst/tx_fifo_axis_tdata_reg[63]_i_191_n_0
    SLICE_X159Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.931 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_237/CO[3]
                         net (fo=1, routed)           0.000    45.931    core_inst/tx_fifo_axis_tdata_reg[63]_i_237_n_0
    SLICE_X159Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.980 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_152/CO[3]
                         net (fo=1, routed)           0.000    45.980    core_inst/tx_fifo_axis_tdata_reg[63]_i_152_n_0
    SLICE_X159Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.029 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    46.029    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X159Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.078 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    46.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X159Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.127 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_94/CO[3]
                         net (fo=1, routed)           0.000    46.127    core_inst/tx_fifo_axis_tdata_reg[63]_i_94_n_0
    SLICE_X159Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.176 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_59/CO[3]
                         net (fo=1, routed)           0.000    46.176    core_inst/tx_fifo_axis_tdata_reg[63]_i_59_n_0
    SLICE_X159Y441       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.225 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_26/CO[3]
                         net (fo=1, routed)           0.000    46.225    core_inst/tx_fifo_axis_tdata_reg[63]_i_26_n_0
    SLICE_X159Y442       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    46.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_25/CO[1]
                         net (fo=35, routed)          0.509    46.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_25_n_2
    SLICE_X161Y436       LUT3 (Prop_lut3_I0_O)        0.118    46.926 r  core_inst/tx_fifo_axis_tdata[63]_i_194/O
                         net (fo=1, routed)           0.000    46.926    core_inst/tx_fifo_axis_tdata[63]_i_194_n_0
    SLICE_X161Y436       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188    47.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    47.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X161Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.163 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    47.163    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X161Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.212 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_151/CO[3]
                         net (fo=1, routed)           0.000    47.212    core_inst/tx_fifo_axis_tdata_reg[63]_i_151_n_0
    SLICE_X161Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.261 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_79/CO[3]
                         net (fo=1, routed)           0.000    47.261    core_inst/tx_fifo_axis_tdata_reg[63]_i_79_n_0
    SLICE_X161Y440       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    47.365 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_76/O[0]
                         net (fo=5, routed)           0.374    47.739    core_inst/tx_fifo_axis_tdata_reg[63]_i_76_n_7
    SLICE_X160Y441       LUT6 (Prop_lut6_I4_O)        0.120    47.859 r  core_inst/tx_fifo_axis_tdata[63]_i_255/O
                         net (fo=2, routed)           0.227    48.086    core_inst/tx_fifo_axis_tdata[63]_i_255_n_0
    SLICE_X160Y441       LUT3 (Prop_lut3_I2_O)        0.043    48.129 r  core_inst/tx_fifo_axis_tdata[63]_i_163/O
                         net (fo=1, routed)           0.459    48.588    core_inst/tx_fifo_axis_tdata[63]_i_163_n_0
    SLICE_X162Y440       LUT6 (Prop_lut6_I4_O)        0.043    48.631 r  core_inst/tx_fifo_axis_tdata[63]_i_82/O
                         net (fo=11, routed)          0.458    49.089    core_inst/tx_fifo_axis_tdata[63]_i_82_n_0
    SLICE_X164Y446       LUT6 (Prop_lut6_I0_O)        0.043    49.132 f  core_inst/tx_fifo_axis_tdata[63]_i_107/O
                         net (fo=1, routed)           0.515    49.647    core_inst/tx_fifo_axis_tdata[63]_i_107_n_0
    SLICE_X164Y447       LUT6 (Prop_lut6_I5_O)        0.043    49.690 f  core_inst/tx_fifo_axis_tdata[63]_i_44/O
                         net (fo=1, routed)           0.427    50.117    core_inst/tx_fifo_axis_tdata[63]_i_44_n_0
    SLICE_X164Y448       LUT6 (Prop_lut6_I2_O)        0.043    50.160 r  core_inst/tx_fifo_axis_tdata[63]_i_16/O
                         net (fo=3, routed)           0.349    50.509    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_16_n_0_alias
    SLICE_X162Y448       LUT6 (Prop_lut6_I4_O)        0.043    50.552 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1_comp/O
                         net (fo=39, routed)          0.368    50.920    core_inst/udp_complete_inst_n_38
    SLICE_X163Y450       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.451    11.287    core_inst/coreclk_out
    SLICE_X163Y450       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[34]/C
                         clock pessimism              1.194    12.481    
                         clock uncertainty           -0.035    12.445    
    SLICE_X163Y450       FDRE (Setup_fdre_C_R)       -0.295    12.150    core_inst/tx_fifo_axis_tdata_reg[34]
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                         -50.920    
  -------------------------------------------------------------------
                         slack                                -38.769    

Slack (VIOLATED) :        -38.769ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.949ns  (logic 26.181ns (58.246%)  route 18.768ns (41.754%))
  Logic Levels:           320  (CARRY4=289 LUT2=1 LUT3=24 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 11.287 - 6.400 ) 
    Source Clock Delay      (SCD):    5.971ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.501     5.971    core_inst/coreclk_out
    SLICE_X159Y364       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y364       FDRE (Prop_fdre_C_Q)         0.216     6.187 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.357    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X158Y363       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[3]
                         net (fo=1, routed)           0.000     6.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_0
    SLICE_X158Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.696 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_483/CO[3]
                         net (fo=1, routed)           0.000     6.696    core_inst/tx_fifo_axis_tdata_reg[63]_i_483_n_0
    SLICE_X158Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.746 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_574/CO[3]
                         net (fo=1, routed)           0.000     6.746    core_inst/tx_fifo_axis_tdata_reg[63]_i_574_n_0
    SLICE_X158Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.796 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_743/CO[3]
                         net (fo=1, routed)           0.000     6.796    core_inst/tx_fifo_axis_tdata_reg[63]_i_743_n_0
    SLICE_X158Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.846 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_912/CO[3]
                         net (fo=1, routed)           0.000     6.846    core_inst/tx_fifo_axis_tdata_reg[63]_i_912_n_0
    SLICE_X158Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.896 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1081/CO[3]
                         net (fo=1, routed)           0.000     6.896    core_inst/tx_fifo_axis_tdata_reg[63]_i_1081_n_0
    SLICE_X158Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.946 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1250/CO[3]
                         net (fo=1, routed)           0.000     6.946    core_inst/tx_fifo_axis_tdata_reg[63]_i_1250_n_0
    SLICE_X158Y370       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.054 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1419/O[2]
                         net (fo=2, routed)           0.314     7.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1419_n_5
    SLICE_X159Y370       LUT2 (Prop_lut2_I1_O)        0.126     7.494 r  core_inst/tx_fifo_axis_tdata[63]_i_1527/O
                         net (fo=1, routed)           0.000     7.494    core_inst/tx_fifo_axis_tdata[63]_i_1527_n_0
    SLICE_X159Y370       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1457/CO[3]
                         net (fo=1, routed)           0.000     7.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_1457_n_0
    SLICE_X159Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.794 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1452/CO[3]
                         net (fo=1, routed)           0.000     7.794    core_inst/tx_fifo_axis_tdata_reg[63]_i_1452_n_0
    SLICE_X159Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1447/CO[3]
                         net (fo=1, routed)           0.000     7.843    core_inst/tx_fifo_axis_tdata_reg[63]_i_1447_n_0
    SLICE_X159Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.892 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1442/CO[3]
                         net (fo=1, routed)           0.000     7.892    core_inst/tx_fifo_axis_tdata_reg[63]_i_1442_n_0
    SLICE_X159Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.941 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1437/CO[3]
                         net (fo=1, routed)           0.007     7.948    core_inst/tx_fifo_axis_tdata_reg[63]_i_1437_n_0
    SLICE_X159Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.997 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     7.997    core_inst/tx_fifo_axis_tdata_reg[63]_i_1432_n_0
    SLICE_X159Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.046 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1427/CO[3]
                         net (fo=1, routed)           0.000     8.046    core_inst/tx_fifo_axis_tdata_reg[63]_i_1427_n_0
    SLICE_X159Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.095 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.095    core_inst/tx_fifo_axis_tdata_reg[63]_i_1424_n_0
    SLICE_X159Y378       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.222 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1423/CO[0]
                         net (fo=35, routed)          0.472     8.695    core_inst/tx_fifo_axis_tdata_reg[63]_i_1423_n_3
    SLICE_X158Y371       LUT3 (Prop_lut3_I0_O)        0.130     8.825 r  core_inst/tx_fifo_axis_tdata[63]_i_1464/O
                         net (fo=1, routed)           0.000     8.825    core_inst/tx_fifo_axis_tdata[63]_i_1464_n_0
    SLICE_X158Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1414/CO[3]
                         net (fo=1, routed)           0.000     9.071    core_inst/tx_fifo_axis_tdata_reg[63]_i_1414_n_0
    SLICE_X158Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.121 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1409/CO[3]
                         net (fo=1, routed)           0.000     9.121    core_inst/tx_fifo_axis_tdata_reg[63]_i_1409_n_0
    SLICE_X158Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1404/CO[3]
                         net (fo=1, routed)           0.000     9.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_1404_n_0
    SLICE_X158Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1399/CO[3]
                         net (fo=1, routed)           0.007     9.227    core_inst/tx_fifo_axis_tdata_reg[63]_i_1399_n_0
    SLICE_X158Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.277 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.277    core_inst/tx_fifo_axis_tdata_reg[63]_i_1394_n_0
    SLICE_X158Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.327 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     9.327    core_inst/tx_fifo_axis_tdata_reg[63]_i_1389_n_0
    SLICE_X158Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.377 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1384/CO[3]
                         net (fo=1, routed)           0.000     9.377    core_inst/tx_fifo_axis_tdata_reg[63]_i_1384_n_0
    SLICE_X158Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.427 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1381/CO[3]
                         net (fo=1, routed)           0.000     9.427    core_inst/tx_fifo_axis_tdata_reg[63]_i_1381_n_0
    SLICE_X158Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.501 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1380/CO[1]
                         net (fo=35, routed)          0.521    10.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_1380_n_2
    SLICE_X157Y371       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    10.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000    10.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.427 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1367/CO[3]
                         net (fo=1, routed)           0.000    10.427    core_inst/tx_fifo_axis_tdata_reg[63]_i_1367_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.476 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[3]
                         net (fo=1, routed)           0.000    10.476    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.525 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.007    10.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.581 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1352/CO[3]
                         net (fo=1, routed)           0.000    10.581    core_inst/tx_fifo_axis_tdata_reg[63]_i_1352_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.630 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1347/CO[3]
                         net (fo=1, routed)           0.000    10.630    core_inst/tx_fifo_axis_tdata_reg[63]_i_1347_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.679 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1342/CO[3]
                         net (fo=1, routed)           0.000    10.679    core_inst/tx_fifo_axis_tdata_reg[63]_i_1342_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.728 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    10.728    core_inst/tx_fifo_axis_tdata_reg[63]_i_1339_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.803 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1338/CO[1]
                         net (fo=35, routed)          0.461    11.264    core_inst/tx_fifo_axis_tdata_reg[63]_i_1338_n_2
    SLICE_X156Y371       LUT3 (Prop_lut3_I0_O)        0.118    11.382 r  core_inst/tx_fifo_axis_tdata[63]_i_1379/O
                         net (fo=1, routed)           0.000    11.382    core_inst/tx_fifo_axis_tdata[63]_i_1379_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.628 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    11.628    core_inst/tx_fifo_axis_tdata_reg[63]_i_1330_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.678 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1325/CO[3]
                         net (fo=1, routed)           0.000    11.678    core_inst/tx_fifo_axis_tdata_reg[63]_i_1325_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.728 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1320/CO[3]
                         net (fo=1, routed)           0.000    11.728    core_inst/tx_fifo_axis_tdata_reg[63]_i_1320_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.778 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1315/CO[3]
                         net (fo=1, routed)           0.007    11.785    core_inst/tx_fifo_axis_tdata_reg[63]_i_1315_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.835 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    11.835    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.885 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    11.885    core_inst/tx_fifo_axis_tdata_reg[63]_i_1305_n_0
    SLICE_X156Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.935 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    11.935    core_inst/tx_fifo_axis_tdata_reg[63]_i_1300_n_0
    SLICE_X156Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.985 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    11.985    core_inst/tx_fifo_axis_tdata_reg[63]_i_1297_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    12.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1296/CO[1]
                         net (fo=35, routed)          0.632    12.690    core_inst/tx_fifo_axis_tdata_reg[63]_i_1296_n_2
    SLICE_X161Y371       LUT3 (Prop_lut3_I0_O)        0.120    12.810 r  core_inst/tx_fifo_axis_tdata[63]_i_1337/O
                         net (fo=1, routed)           0.000    12.810    core_inst/tx_fifo_axis_tdata[63]_i_1337_n_0
    SLICE_X161Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.067 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    13.067    core_inst/tx_fifo_axis_tdata_reg[63]_i_1288_n_0
    SLICE_X161Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.116 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    13.116    core_inst/tx_fifo_axis_tdata_reg[63]_i_1283_n_0
    SLICE_X161Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.165 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    13.165    core_inst/tx_fifo_axis_tdata_reg[63]_i_1278_n_0
    SLICE_X161Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.214 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1273/CO[3]
                         net (fo=1, routed)           0.007    13.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1273_n_0
    SLICE_X161Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.270 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    13.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_0
    SLICE_X161Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1263/CO[3]
                         net (fo=1, routed)           0.000    13.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_1263_n_0
    SLICE_X161Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.368 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    13.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1258_n_0
    SLICE_X161Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.417 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    13.417    core_inst/tx_fifo_axis_tdata_reg[63]_i_1255_n_0
    SLICE_X161Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.492 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1254/CO[1]
                         net (fo=35, routed)          0.375    13.868    core_inst/tx_fifo_axis_tdata_reg[63]_i_1254_n_2
    SLICE_X160Y376       LUT3 (Prop_lut3_I0_O)        0.118    13.986 r  core_inst/tx_fifo_axis_tdata[63]_i_1295/O
                         net (fo=1, routed)           0.000    13.986    core_inst/tx_fifo_axis_tdata[63]_i_1295_n_0
    SLICE_X160Y376       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    14.232    core_inst/tx_fifo_axis_tdata_reg[63]_i_1245_n_0
    SLICE_X160Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.282 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    14.282    core_inst/tx_fifo_axis_tdata_reg[63]_i_1240_n_0
    SLICE_X160Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    14.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_0
    SLICE_X160Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    14.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X160Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.432 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    14.432    core_inst/tx_fifo_axis_tdata_reg[63]_i_1225_n_0
    SLICE_X160Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.482 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1220/CO[3]
                         net (fo=1, routed)           0.000    14.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1220_n_0
    SLICE_X160Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1215/CO[3]
                         net (fo=1, routed)           0.000    14.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1215_n_0
    SLICE_X160Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    14.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_1212_n_0
    SLICE_X160Y384       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.656 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1211/CO[1]
                         net (fo=35, routed)          0.453    15.109    core_inst/tx_fifo_axis_tdata_reg[63]_i_1211_n_2
    SLICE_X159Y379       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    15.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    15.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X159Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    15.514    core_inst/tx_fifo_axis_tdata_reg[63]_i_1198_n_0
    SLICE_X159Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.563 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    15.563    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_0
    SLICE_X159Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.612 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    15.612    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X159Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.661 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    15.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_1183_n_0
    SLICE_X159Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    15.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_1178_n_0
    SLICE_X159Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    15.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_1173_n_0
    SLICE_X159Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    15.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_1170_n_0
    SLICE_X159Y387       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    15.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1169/CO[1]
                         net (fo=35, routed)          0.531    16.414    core_inst/tx_fifo_axis_tdata_reg[63]_i_1169_n_2
    SLICE_X158Y381       LUT3 (Prop_lut3_I0_O)        0.118    16.532 r  core_inst/tx_fifo_axis_tdata[63]_i_1207/O
                         net (fo=1, routed)           0.000    16.532    core_inst/tx_fifo_axis_tdata[63]_i_1207_n_0
    SLICE_X158Y381       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    16.770 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    16.770    core_inst/tx_fifo_axis_tdata_reg[63]_i_1156_n_0
    SLICE_X158Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.820 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    16.820    core_inst/tx_fifo_axis_tdata_reg[63]_i_1151_n_0
    SLICE_X158Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.870 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    16.870    core_inst/tx_fifo_axis_tdata_reg[63]_i_1146_n_0
    SLICE_X158Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.920 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    16.920    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_0
    SLICE_X158Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.970 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1136/CO[3]
                         net (fo=1, routed)           0.000    16.970    core_inst/tx_fifo_axis_tdata_reg[63]_i_1136_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.020 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    17.020    core_inst/tx_fifo_axis_tdata_reg[63]_i_1131_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    17.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_1128_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    17.144 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1127/CO[1]
                         net (fo=35, routed)          0.507    17.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_1127_n_2
    SLICE_X161Y380       LUT3 (Prop_lut3_I0_O)        0.120    17.771 r  core_inst/tx_fifo_axis_tdata[63]_i_1168/O
                         net (fo=1, routed)           0.000    17.771    core_inst/tx_fifo_axis_tdata[63]_i_1168_n_0
    SLICE_X161Y380       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.028 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    18.028    core_inst/tx_fifo_axis_tdata_reg[63]_i_1119_n_0
    SLICE_X161Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.077 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    18.077    core_inst/tx_fifo_axis_tdata_reg[63]_i_1114_n_0
    SLICE_X161Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.126 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    18.126    core_inst/tx_fifo_axis_tdata_reg[63]_i_1109_n_0
    SLICE_X161Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.175 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    18.175    core_inst/tx_fifo_axis_tdata_reg[63]_i_1104_n_0
    SLICE_X161Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    18.224    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_0
    SLICE_X161Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.273 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    18.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_1094_n_0
    SLICE_X161Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.322 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    18.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_1089_n_0
    SLICE_X161Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    18.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_1086_n_0
    SLICE_X161Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.446 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1085/CO[1]
                         net (fo=35, routed)          0.395    18.840    core_inst/tx_fifo_axis_tdata_reg[63]_i_1085_n_2
    SLICE_X160Y385       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    19.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    19.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_1076_n_0
    SLICE_X160Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.254 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    19.254    core_inst/tx_fifo_axis_tdata_reg[63]_i_1071_n_0
    SLICE_X160Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[3]
                         net (fo=1, routed)           0.000    19.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_0
    SLICE_X160Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.354 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    19.354    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X160Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.404 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    19.404    core_inst/tx_fifo_axis_tdata_reg[63]_i_1056_n_0
    SLICE_X160Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.454 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    19.454    core_inst/tx_fifo_axis_tdata_reg[63]_i_1051_n_0
    SLICE_X160Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    19.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_1046_n_0
    SLICE_X160Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.554 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1043/CO[3]
                         net (fo=1, routed)           0.000    19.554    core_inst/tx_fifo_axis_tdata_reg[63]_i_1043_n_0
    SLICE_X160Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    19.628 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1042/CO[1]
                         net (fo=35, routed)          0.474    20.102    core_inst/tx_fifo_axis_tdata_reg[63]_i_1042_n_2
    SLICE_X159Y388       LUT3 (Prop_lut3_I0_O)        0.120    20.222 r  core_inst/tx_fifo_axis_tdata[63]_i_1084/O
                         net (fo=1, routed)           0.000    20.222    core_inst/tx_fifo_axis_tdata[63]_i_1084_n_0
    SLICE_X159Y388       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    20.479 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    20.479    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X159Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    20.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_1029_n_0
    SLICE_X159Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.577 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    20.577    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_0
    SLICE_X159Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.626 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    20.626    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X159Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    20.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1014_n_0
    SLICE_X159Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.724 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    20.724    core_inst/tx_fifo_axis_tdata_reg[63]_i_1009_n_0
    SLICE_X159Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.773 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    20.773    core_inst/tx_fifo_axis_tdata_reg[63]_i_1004_n_0
    SLICE_X159Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    20.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_1001_n_0
    SLICE_X159Y396       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    20.897 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1000/CO[1]
                         net (fo=35, routed)          0.511    21.408    core_inst/tx_fifo_axis_tdata_reg[63]_i_1000_n_2
    SLICE_X158Y390       LUT3 (Prop_lut3_I0_O)        0.118    21.526 r  core_inst/tx_fifo_axis_tdata[63]_i_1037/O
                         net (fo=1, routed)           0.000    21.526    core_inst/tx_fifo_axis_tdata[63]_i_1037_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.772 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_987/CO[3]
                         net (fo=1, routed)           0.000    21.772    core_inst/tx_fifo_axis_tdata_reg[63]_i_987_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_982/CO[3]
                         net (fo=1, routed)           0.000    21.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_982_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_977/CO[3]
                         net (fo=1, routed)           0.000    21.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_977_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.922 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[3]
                         net (fo=1, routed)           0.000    21.922    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_0
    SLICE_X158Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_967/CO[3]
                         net (fo=1, routed)           0.000    21.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_967_n_0
    SLICE_X158Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_962/CO[3]
                         net (fo=1, routed)           0.000    22.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_962_n_0
    SLICE_X158Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.072 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_959/CO[3]
                         net (fo=1, routed)           0.000    22.072    core_inst/tx_fifo_axis_tdata_reg[63]_i_959_n_0
    SLICE_X158Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.146 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_958/CO[1]
                         net (fo=35, routed)          0.503    22.649    core_inst/tx_fifo_axis_tdata_reg[63]_i_958_n_2
    SLICE_X161Y389       LUT3 (Prop_lut3_I0_O)        0.120    22.769 r  core_inst/tx_fifo_axis_tdata[63]_i_999/O
                         net (fo=1, routed)           0.000    22.769    core_inst/tx_fifo_axis_tdata[63]_i_999_n_0
    SLICE_X161Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    23.026 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_950/CO[3]
                         net (fo=1, routed)           0.000    23.026    core_inst/tx_fifo_axis_tdata_reg[63]_i_950_n_0
    SLICE_X161Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.075 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_945/CO[3]
                         net (fo=1, routed)           0.000    23.075    core_inst/tx_fifo_axis_tdata_reg[63]_i_945_n_0
    SLICE_X161Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.124 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_940/CO[3]
                         net (fo=1, routed)           0.000    23.124    core_inst/tx_fifo_axis_tdata_reg[63]_i_940_n_0
    SLICE_X161Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.173 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_935/CO[3]
                         net (fo=1, routed)           0.000    23.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_935_n_0
    SLICE_X161Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.222 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[3]
                         net (fo=1, routed)           0.000    23.222    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_0
    SLICE_X161Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_925/CO[3]
                         net (fo=1, routed)           0.000    23.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_925_n_0
    SLICE_X161Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.320 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_920/CO[3]
                         net (fo=1, routed)           0.000    23.320    core_inst/tx_fifo_axis_tdata_reg[63]_i_920_n_0
    SLICE_X161Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.369 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_917/CO[3]
                         net (fo=1, routed)           0.000    23.369    core_inst/tx_fifo_axis_tdata_reg[63]_i_917_n_0
    SLICE_X161Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.444 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_916/CO[1]
                         net (fo=35, routed)          0.535    23.979    core_inst/tx_fifo_axis_tdata_reg[63]_i_916_n_2
    SLICE_X162Y392       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_907/CO[3]
                         net (fo=1, routed)           0.000    24.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_907_n_0
    SLICE_X162Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.393 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_902/CO[3]
                         net (fo=1, routed)           0.000    24.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_902_n_0
    SLICE_X162Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[3]
                         net (fo=1, routed)           0.000    24.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_0
    SLICE_X162Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    24.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X162Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.543 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_887/CO[3]
                         net (fo=1, routed)           0.000    24.543    core_inst/tx_fifo_axis_tdata_reg[63]_i_887_n_0
    SLICE_X162Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.593 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_882/CO[3]
                         net (fo=1, routed)           0.000    24.593    core_inst/tx_fifo_axis_tdata_reg[63]_i_882_n_0
    SLICE_X162Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.643 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_877/CO[3]
                         net (fo=1, routed)           0.000    24.643    core_inst/tx_fifo_axis_tdata_reg[63]_i_877_n_0
    SLICE_X162Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.693 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_874/CO[3]
                         net (fo=1, routed)           0.001    24.694    core_inst/tx_fifo_axis_tdata_reg[63]_i_874_n_0
    SLICE_X162Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_873/CO[1]
                         net (fo=35, routed)          0.405    25.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_873_n_2
    SLICE_X163Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.529 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    25.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X163Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_860/CO[3]
                         net (fo=1, routed)           0.000    25.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_860_n_0
    SLICE_X163Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.627 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[3]
                         net (fo=1, routed)           0.000    25.627    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_0
    SLICE_X163Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.676 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    25.676    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X163Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_845/CO[3]
                         net (fo=1, routed)           0.000    25.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_845_n_0
    SLICE_X163Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.774 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_840/CO[3]
                         net (fo=1, routed)           0.001    25.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_840_n_0
    SLICE_X163Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.824 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_835/CO[3]
                         net (fo=1, routed)           0.000    25.824    core_inst/tx_fifo_axis_tdata_reg[63]_i_835_n_0
    SLICE_X163Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.873 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_832/CO[3]
                         net (fo=1, routed)           0.000    25.873    core_inst/tx_fifo_axis_tdata_reg[63]_i_832_n_0
    SLICE_X163Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.948 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_831/CO[1]
                         net (fo=35, routed)          0.474    26.422    core_inst/tx_fifo_axis_tdata_reg[63]_i_831_n_2
    SLICE_X161Y400       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    26.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_823/CO[3]
                         net (fo=1, routed)           0.000    26.776    core_inst/tx_fifo_axis_tdata_reg[63]_i_823_n_0
    SLICE_X161Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_818/CO[3]
                         net (fo=1, routed)           0.000    26.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_818_n_0
    SLICE_X161Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.874 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_813/CO[3]
                         net (fo=1, routed)           0.000    26.874    core_inst/tx_fifo_axis_tdata_reg[63]_i_813_n_0
    SLICE_X161Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.923 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_808_n_0
    SLICE_X161Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[3]
                         net (fo=1, routed)           0.000    26.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_0
    SLICE_X161Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.021 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_798/CO[3]
                         net (fo=1, routed)           0.000    27.021    core_inst/tx_fifo_axis_tdata_reg[63]_i_798_n_0
    SLICE_X161Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_793/CO[3]
                         net (fo=1, routed)           0.000    27.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_793_n_0
    SLICE_X161Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_790/CO[3]
                         net (fo=1, routed)           0.000    27.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_790_n_0
    SLICE_X161Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.194 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_789/CO[1]
                         net (fo=35, routed)          0.556    27.750    core_inst/tx_fifo_axis_tdata_reg[63]_i_789_n_2
    SLICE_X160Y398       LUT3 (Prop_lut3_I0_O)        0.118    27.868 r  core_inst/tx_fifo_axis_tdata[63]_i_830/O
                         net (fo=1, routed)           0.000    27.868    core_inst/tx_fifo_axis_tdata[63]_i_830_n_0
    SLICE_X160Y398       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_781/CO[3]
                         net (fo=1, routed)           0.000    28.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_781_n_0
    SLICE_X160Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.164 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_776/CO[3]
                         net (fo=1, routed)           0.001    28.165    core_inst/tx_fifo_axis_tdata_reg[63]_i_776_n_0
    SLICE_X160Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.215 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_771/CO[3]
                         net (fo=1, routed)           0.000    28.215    core_inst/tx_fifo_axis_tdata_reg[63]_i_771_n_0
    SLICE_X160Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.265 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_766/CO[3]
                         net (fo=1, routed)           0.000    28.265    core_inst/tx_fifo_axis_tdata_reg[63]_i_766_n_0
    SLICE_X160Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.315 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[3]
                         net (fo=1, routed)           0.000    28.315    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_0
    SLICE_X160Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.365 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_756/CO[3]
                         net (fo=1, routed)           0.000    28.365    core_inst/tx_fifo_axis_tdata_reg[63]_i_756_n_0
    SLICE_X160Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.415 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_751/CO[3]
                         net (fo=1, routed)           0.000    28.415    core_inst/tx_fifo_axis_tdata_reg[63]_i_751_n_0
    SLICE_X160Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_748/CO[3]
                         net (fo=1, routed)           0.000    28.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_748_n_0
    SLICE_X160Y406       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_747/CO[1]
                         net (fo=35, routed)          0.540    29.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_747_n_2
    SLICE_X158Y401       LUT3 (Prop_lut3_I0_O)        0.120    29.198 r  core_inst/tx_fifo_axis_tdata[63]_i_785/O
                         net (fo=1, routed)           0.000    29.198    core_inst/tx_fifo_axis_tdata[63]_i_785_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    29.436 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_733/CO[3]
                         net (fo=1, routed)           0.000    29.436    core_inst/tx_fifo_axis_tdata_reg[63]_i_733_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.486 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[3]
                         net (fo=1, routed)           0.000    29.486    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_0
    SLICE_X158Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.536 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    29.536    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X158Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.586 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_718/CO[3]
                         net (fo=1, routed)           0.000    29.586    core_inst/tx_fifo_axis_tdata_reg[63]_i_718_n_0
    SLICE_X158Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.636 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_713/CO[3]
                         net (fo=1, routed)           0.000    29.636    core_inst/tx_fifo_axis_tdata_reg[63]_i_713_n_0
    SLICE_X158Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.686 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_708/CO[3]
                         net (fo=1, routed)           0.000    29.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_708_n_0
    SLICE_X158Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.736 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_705/CO[3]
                         net (fo=1, routed)           0.000    29.736    core_inst/tx_fifo_axis_tdata_reg[63]_i_705_n_0
    SLICE_X158Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_704/CO[1]
                         net (fo=35, routed)          0.497    30.307    core_inst/tx_fifo_axis_tdata_reg[63]_i_704_n_2
    SLICE_X159Y403       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    30.663 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    30.663    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X159Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.712 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_691/CO[3]
                         net (fo=1, routed)           0.000    30.712    core_inst/tx_fifo_axis_tdata_reg[63]_i_691_n_0
    SLICE_X159Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[3]
                         net (fo=1, routed)           0.000    30.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_0
    SLICE_X159Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    30.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X159Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_676/CO[3]
                         net (fo=1, routed)           0.000    30.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_676_n_0
    SLICE_X159Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_671/CO[3]
                         net (fo=1, routed)           0.000    30.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_671_n_0
    SLICE_X159Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.957 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_666/CO[3]
                         net (fo=1, routed)           0.000    30.957    core_inst/tx_fifo_axis_tdata_reg[63]_i_666_n_0
    SLICE_X159Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.006 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_663/CO[3]
                         net (fo=1, routed)           0.000    31.006    core_inst/tx_fifo_axis_tdata_reg[63]_i_663_n_0
    SLICE_X159Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_662/CO[1]
                         net (fo=35, routed)          0.468    31.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_662_n_2
    SLICE_X157Y405       LUT3 (Prop_lut3_I0_O)        0.118    31.667 r  core_inst/tx_fifo_axis_tdata[63]_i_703/O
                         net (fo=1, routed)           0.000    31.667    core_inst/tx_fifo_axis_tdata[63]_i_703_n_0
    SLICE_X157Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.924 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_654/CO[3]
                         net (fo=1, routed)           0.000    31.924    core_inst/tx_fifo_axis_tdata_reg[63]_i_654_n_0
    SLICE_X157Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.973 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_649/CO[3]
                         net (fo=1, routed)           0.000    31.973    core_inst/tx_fifo_axis_tdata_reg[63]_i_649_n_0
    SLICE_X157Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_644/CO[3]
                         net (fo=1, routed)           0.000    32.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_644_n_0
    SLICE_X157Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_639/CO[3]
                         net (fo=1, routed)           0.000    32.071    core_inst/tx_fifo_axis_tdata_reg[63]_i_639_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.120 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[3]
                         net (fo=1, routed)           0.000    32.120    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_629_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.218 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_624/CO[3]
                         net (fo=1, routed)           0.000    32.218    core_inst/tx_fifo_axis_tdata_reg[63]_i_624_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.267 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_621/CO[3]
                         net (fo=1, routed)           0.000    32.267    core_inst/tx_fifo_axis_tdata_reg[63]_i_621_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.342 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_620/CO[1]
                         net (fo=35, routed)          0.483    32.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_620_n_2
    SLICE_X158Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    33.189 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_612/CO[3]
                         net (fo=1, routed)           0.000    33.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_612_n_0
    SLICE_X158Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.239 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_607/CO[3]
                         net (fo=1, routed)           0.000    33.239    core_inst/tx_fifo_axis_tdata_reg[63]_i_607_n_0
    SLICE_X158Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_602/CO[3]
                         net (fo=1, routed)           0.000    33.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_602_n_0
    SLICE_X158Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_597/CO[3]
                         net (fo=1, routed)           0.000    33.339    core_inst/tx_fifo_axis_tdata_reg[63]_i_597_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.389 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[3]
                         net (fo=1, routed)           0.000    33.389    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.439 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_587/CO[3]
                         net (fo=1, routed)           0.000    33.439    core_inst/tx_fifo_axis_tdata_reg[63]_i_587_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.489 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_582/CO[3]
                         net (fo=1, routed)           0.000    33.489    core_inst/tx_fifo_axis_tdata_reg[63]_i_582_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_579/CO[3]
                         net (fo=1, routed)           0.000    33.539    core_inst/tx_fifo_axis_tdata_reg[63]_i_579_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    33.613 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_578/CO[1]
                         net (fo=35, routed)          0.506    34.120    core_inst/tx_fifo_axis_tdata_reg[63]_i_578_n_2
    SLICE_X159Y412       LUT3 (Prop_lut3_I0_O)        0.120    34.240 r  core_inst/tx_fifo_axis_tdata[63]_i_619/O
                         net (fo=1, routed)           0.000    34.240    core_inst/tx_fifo_axis_tdata[63]_i_619_n_0
    SLICE_X159Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    34.497 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_569/CO[3]
                         net (fo=1, routed)           0.000    34.497    core_inst/tx_fifo_axis_tdata_reg[63]_i_569_n_0
    SLICE_X159Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.546 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_564/CO[3]
                         net (fo=1, routed)           0.000    34.546    core_inst/tx_fifo_axis_tdata_reg[63]_i_564_n_0
    SLICE_X159Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.595 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[3]
                         net (fo=1, routed)           0.000    34.595    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_0
    SLICE_X159Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.644 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_554/CO[3]
                         net (fo=1, routed)           0.000    34.644    core_inst/tx_fifo_axis_tdata_reg[63]_i_554_n_0
    SLICE_X159Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.693 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_549/CO[3]
                         net (fo=1, routed)           0.000    34.693    core_inst/tx_fifo_axis_tdata_reg[63]_i_549_n_0
    SLICE_X159Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.742 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_544/CO[3]
                         net (fo=1, routed)           0.000    34.742    core_inst/tx_fifo_axis_tdata_reg[63]_i_544_n_0
    SLICE_X159Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.791 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_539/CO[3]
                         net (fo=1, routed)           0.000    34.791    core_inst/tx_fifo_axis_tdata_reg[63]_i_539_n_0
    SLICE_X159Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.840 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_536/CO[3]
                         net (fo=1, routed)           0.000    34.840    core_inst/tx_fifo_axis_tdata_reg[63]_i_536_n_0
    SLICE_X159Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.915 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_535/CO[1]
                         net (fo=35, routed)          0.538    35.453    core_inst/tx_fifo_axis_tdata_reg[63]_i_535_n_2
    SLICE_X160Y412       LUT3 (Prop_lut3_I0_O)        0.118    35.571 r  core_inst/tx_fifo_axis_tdata[63]_i_577/O
                         net (fo=1, routed)           0.000    35.571    core_inst/tx_fifo_axis_tdata[63]_i_577_n_0
    SLICE_X160Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    35.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.000    35.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X160Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.867 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_522/CO[3]
                         net (fo=1, routed)           0.000    35.867    core_inst/tx_fifo_axis_tdata_reg[63]_i_522_n_0
    SLICE_X160Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.917 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[3]
                         net (fo=1, routed)           0.000    35.917    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_0
    SLICE_X160Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.967 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    35.967    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X160Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.017 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_507/CO[3]
                         net (fo=1, routed)           0.000    36.017    core_inst/tx_fifo_axis_tdata_reg[63]_i_507_n_0
    SLICE_X160Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.067 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.067    core_inst/tx_fifo_axis_tdata_reg[63]_i_502_n_0
    SLICE_X160Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.117 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_497/CO[3]
                         net (fo=1, routed)           0.000    36.117    core_inst/tx_fifo_axis_tdata_reg[63]_i_497_n_0
    SLICE_X160Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.167 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_494/CO[3]
                         net (fo=1, routed)           0.000    36.167    core_inst/tx_fifo_axis_tdata_reg[63]_i_494_n_0
    SLICE_X160Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.241 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_493/CO[1]
                         net (fo=35, routed)          0.384    36.624    core_inst/tx_fifo_axis_tdata_reg[63]_i_493_n_2
    SLICE_X161Y416       LUT3 (Prop_lut3_I0_O)        0.120    36.744 r  core_inst/tx_fifo_axis_tdata[63]_i_534/O
                         net (fo=1, routed)           0.000    36.744    core_inst/tx_fifo_axis_tdata[63]_i_534_n_0
    SLICE_X161Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.001 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_478/CO[3]
                         net (fo=1, routed)           0.000    37.001    core_inst/tx_fifo_axis_tdata_reg[63]_i_478_n_0
    SLICE_X161Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.050 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_473/CO[3]
                         net (fo=1, routed)           0.000    37.050    core_inst/tx_fifo_axis_tdata_reg[63]_i_473_n_0
    SLICE_X161Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.099 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.099    core_inst/tx_fifo_axis_tdata_reg[63]_i_468_n_0
    SLICE_X161Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.148 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_463/CO[3]
                         net (fo=1, routed)           0.000    37.148    core_inst/tx_fifo_axis_tdata_reg[63]_i_463_n_0
    SLICE_X161Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.197 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_458/CO[3]
                         net (fo=1, routed)           0.000    37.197    core_inst/tx_fifo_axis_tdata_reg[63]_i_458_n_0
    SLICE_X161Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.246 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_453/CO[3]
                         net (fo=1, routed)           0.000    37.246    core_inst/tx_fifo_axis_tdata_reg[63]_i_453_n_0
    SLICE_X161Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_448/CO[3]
                         net (fo=1, routed)           0.000    37.295    core_inst/tx_fifo_axis_tdata_reg[63]_i_448_n_0
    SLICE_X161Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.344 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_445/CO[3]
                         net (fo=1, routed)           0.000    37.344    core_inst/tx_fifo_axis_tdata_reg[63]_i_445_n_0
    SLICE_X161Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.419 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_444/CO[1]
                         net (fo=35, routed)          0.437    37.857    core_inst/tx_fifo_axis_tdata_reg[63]_i_444_n_2
    SLICE_X160Y421       LUT3 (Prop_lut3_I0_O)        0.118    37.975 r  core_inst/tx_fifo_axis_tdata[63]_i_492/O
                         net (fo=1, routed)           0.000    37.975    core_inst/tx_fifo_axis_tdata[63]_i_492_n_0
    SLICE_X160Y421       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    38.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[3]
                         net (fo=1, routed)           0.000    38.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_0
    SLICE_X160Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_421/CO[3]
                         net (fo=1, routed)           0.000    38.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_421_n_0
    SLICE_X160Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.321 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_416/CO[3]
                         net (fo=1, routed)           0.000    38.321    core_inst/tx_fifo_axis_tdata_reg[63]_i_416_n_0
    SLICE_X160Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_411/CO[3]
                         net (fo=1, routed)           0.007    38.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_411_n_0
    SLICE_X160Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_406/CO[3]
                         net (fo=1, routed)           0.000    38.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_406_n_0
    SLICE_X160Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.478 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_401/CO[3]
                         net (fo=1, routed)           0.000    38.478    core_inst/tx_fifo_axis_tdata_reg[63]_i_401_n_0
    SLICE_X160Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_396/CO[3]
                         net (fo=1, routed)           0.000    38.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_396_n_0
    SLICE_X160Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_393/CO[3]
                         net (fo=1, routed)           0.000    38.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_393_n_0
    SLICE_X160Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_392/CO[1]
                         net (fo=35, routed)          0.439    39.090    core_inst/tx_fifo_axis_tdata_reg[63]_i_392_n_2
    SLICE_X159Y422       LUT3 (Prop_lut3_I0_O)        0.120    39.210 r  core_inst/tx_fifo_axis_tdata[63]_i_489/O
                         net (fo=1, routed)           0.000    39.210    core_inst/tx_fifo_axis_tdata[63]_i_489_n_0
    SLICE_X159Y422       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.467 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_434/CO[3]
                         net (fo=1, routed)           0.000    39.467    core_inst/tx_fifo_axis_tdata_reg[63]_i_434_n_0
    SLICE_X159Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.516 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_387/CO[3]
                         net (fo=1, routed)           0.000    39.516    core_inst/tx_fifo_axis_tdata_reg[63]_i_387_n_0
    SLICE_X159Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.565 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_364/CO[3]
                         net (fo=1, routed)           0.007    39.572    core_inst/tx_fifo_axis_tdata_reg[63]_i_364_n_0
    SLICE_X159Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_359/CO[3]
                         net (fo=1, routed)           0.000    39.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_359_n_0
    SLICE_X159Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.670 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.670    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X159Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.719 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_349_n_0
    SLICE_X159Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_344_n_0
    SLICE_X159Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_341/CO[3]
                         net (fo=1, routed)           0.000    39.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_341_n_0
    SLICE_X159Y430       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.892 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_340/CO[1]
                         net (fo=35, routed)          0.501    40.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_340_n_2
    SLICE_X158Y422       LUT3 (Prop_lut3_I0_O)        0.118    40.511 r  core_inst/tx_fifo_axis_tdata[63]_i_486/O
                         net (fo=1, routed)           0.000    40.511    core_inst/tx_fifo_axis_tdata[63]_i_486_n_0
    SLICE_X158Y422       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    40.757 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_426/CO[3]
                         net (fo=1, routed)           0.000    40.757    core_inst/tx_fifo_axis_tdata_reg[63]_i_426_n_0
    SLICE_X158Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.807 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_382/CO[3]
                         net (fo=1, routed)           0.000    40.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_382_n_0
    SLICE_X158Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.857 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_335/CO[3]
                         net (fo=1, routed)           0.007    40.864    core_inst/tx_fifo_axis_tdata_reg[63]_i_335_n_0
    SLICE_X158Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.914 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.914    core_inst/tx_fifo_axis_tdata_reg[63]_i_303_n_0
    SLICE_X158Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.964 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_298/CO[3]
                         net (fo=1, routed)           0.000    40.964    core_inst/tx_fifo_axis_tdata_reg[63]_i_298_n_0
    SLICE_X158Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.014 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_293/CO[3]
                         net (fo=1, routed)           0.000    41.014    core_inst/tx_fifo_axis_tdata_reg[63]_i_293_n_0
    SLICE_X158Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.064 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_288/CO[3]
                         net (fo=1, routed)           0.000    41.064    core_inst/tx_fifo_axis_tdata_reg[63]_i_288_n_0
    SLICE_X158Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_285/CO[3]
                         net (fo=1, routed)           0.000    41.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_285_n_0
    SLICE_X158Y430       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    41.188 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_284/CO[1]
                         net (fo=35, routed)          0.532    41.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_284_n_2
    SLICE_X156Y426       LUT3 (Prop_lut3_I0_O)        0.120    41.839 r  core_inst/tx_fifo_axis_tdata[63]_i_433/O
                         net (fo=1, routed)           0.000    41.839    core_inst/tx_fifo_axis_tdata[63]_i_433_n_0
    SLICE_X156Y426       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    42.085 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_374/CO[3]
                         net (fo=1, routed)           0.000    42.085    core_inst/tx_fifo_axis_tdata_reg[63]_i_374_n_0
    SLICE_X156Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.135 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_369/CO[3]
                         net (fo=1, routed)           0.000    42.135    core_inst/tx_fifo_axis_tdata_reg[63]_i_369_n_0
    SLICE_X156Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_327/CO[3]
                         net (fo=1, routed)           0.000    42.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_327_n_0
    SLICE_X156Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_279/CO[3]
                         net (fo=1, routed)           0.000    42.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_279_n_0
    SLICE_X156Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.285 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.285    core_inst/tx_fifo_axis_tdata_reg[63]_i_220_n_0
    SLICE_X156Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.335 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_215/CO[3]
                         net (fo=1, routed)           0.000    42.335    core_inst/tx_fifo_axis_tdata_reg[63]_i_215_n_0
    SLICE_X156Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.385 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_210/CO[3]
                         net (fo=1, routed)           0.000    42.385    core_inst/tx_fifo_axis_tdata_reg[63]_i_210_n_0
    SLICE_X156Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.435 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_207/CO[3]
                         net (fo=1, routed)           0.000    42.435    core_inst/tx_fifo_axis_tdata_reg[63]_i_207_n_0
    SLICE_X156Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    42.509 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_206/CO[1]
                         net (fo=35, routed)          0.457    42.966    core_inst/tx_fifo_axis_tdata_reg[63]_i_206_n_2
    SLICE_X157Y429       LUT3 (Prop_lut3_I0_O)        0.120    43.086 r  core_inst/tx_fifo_axis_tdata[63]_i_381/O
                         net (fo=1, routed)           0.000    43.086    core_inst/tx_fifo_axis_tdata[63]_i_381_n_0
    SLICE_X157Y429       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_322/CO[3]
                         net (fo=1, routed)           0.000    43.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_322_n_0
    SLICE_X157Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.392 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_313/CO[3]
                         net (fo=1, routed)           0.000    43.392    core_inst/tx_fifo_axis_tdata_reg[63]_i_313_n_0
    SLICE_X157Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.441 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_308/CO[3]
                         net (fo=1, routed)           0.000    43.441    core_inst/tx_fifo_axis_tdata_reg[63]_i_308_n_0
    SLICE_X157Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.490 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    43.490    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X157Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_201/CO[3]
                         net (fo=1, routed)           0.000    43.539    core_inst/tx_fifo_axis_tdata_reg[63]_i_201_n_0
    SLICE_X157Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.588 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_134/CO[3]
                         net (fo=1, routed)           0.000    43.588    core_inst/tx_fifo_axis_tdata_reg[63]_i_134_n_0
    SLICE_X157Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_129/CO[3]
                         net (fo=1, routed)           0.000    43.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_129_n_0
    SLICE_X157Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.686 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_126/CO[3]
                         net (fo=1, routed)           0.000    43.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_126_n_0
    SLICE_X157Y437       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_125/CO[1]
                         net (fo=35, routed)          0.513    44.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_125_n_2
    SLICE_X158Y433       LUT3 (Prop_lut3_I0_O)        0.118    44.391 r  core_inst/tx_fifo_axis_tdata[63]_i_334/O
                         net (fo=1, routed)           0.000    44.391    core_inst/tx_fifo_axis_tdata[63]_i_334_n_0
    SLICE_X158Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    44.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_272_n_0
    SLICE_X158Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.687 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_242/CO[3]
                         net (fo=1, routed)           0.000    44.687    core_inst/tx_fifo_axis_tdata_reg[63]_i_242_n_0
    SLICE_X158Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    44.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X158Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.787 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X158Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.837 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.000    44.837    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X158Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.887 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_120/CO[3]
                         net (fo=1, routed)           0.000    44.887    core_inst/tx_fifo_axis_tdata_reg[63]_i_120_n_0
    SLICE_X158Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.937 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_68/CO[3]
                         net (fo=1, routed)           0.000    44.937    core_inst/tx_fifo_axis_tdata_reg[63]_i_68_n_0
    SLICE_X158Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.987 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_65/CO[3]
                         net (fo=1, routed)           0.000    44.987    core_inst/tx_fifo_axis_tdata_reg[63]_i_65_n_0
    SLICE_X158Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.061 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_64/CO[1]
                         net (fo=35, routed)          0.443    45.505    core_inst/tx_fifo_axis_tdata_reg[63]_i_64_n_2
    SLICE_X159Y434       LUT3 (Prop_lut3_I0_O)        0.120    45.625 r  core_inst/tx_fifo_axis_tdata[63]_i_276/O
                         net (fo=1, routed)           0.000    45.625    core_inst/tx_fifo_axis_tdata[63]_i_276_n_0
    SLICE_X159Y434       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.882 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_191/CO[3]
                         net (fo=1, routed)           0.000    45.882    core_inst/tx_fifo_axis_tdata_reg[63]_i_191_n_0
    SLICE_X159Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.931 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_237/CO[3]
                         net (fo=1, routed)           0.000    45.931    core_inst/tx_fifo_axis_tdata_reg[63]_i_237_n_0
    SLICE_X159Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.980 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_152/CO[3]
                         net (fo=1, routed)           0.000    45.980    core_inst/tx_fifo_axis_tdata_reg[63]_i_152_n_0
    SLICE_X159Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.029 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    46.029    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X159Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.078 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    46.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X159Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.127 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_94/CO[3]
                         net (fo=1, routed)           0.000    46.127    core_inst/tx_fifo_axis_tdata_reg[63]_i_94_n_0
    SLICE_X159Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.176 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_59/CO[3]
                         net (fo=1, routed)           0.000    46.176    core_inst/tx_fifo_axis_tdata_reg[63]_i_59_n_0
    SLICE_X159Y441       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.225 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_26/CO[3]
                         net (fo=1, routed)           0.000    46.225    core_inst/tx_fifo_axis_tdata_reg[63]_i_26_n_0
    SLICE_X159Y442       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    46.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_25/CO[1]
                         net (fo=35, routed)          0.509    46.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_25_n_2
    SLICE_X161Y436       LUT3 (Prop_lut3_I0_O)        0.118    46.926 r  core_inst/tx_fifo_axis_tdata[63]_i_194/O
                         net (fo=1, routed)           0.000    46.926    core_inst/tx_fifo_axis_tdata[63]_i_194_n_0
    SLICE_X161Y436       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188    47.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    47.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X161Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.163 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    47.163    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X161Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.212 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_151/CO[3]
                         net (fo=1, routed)           0.000    47.212    core_inst/tx_fifo_axis_tdata_reg[63]_i_151_n_0
    SLICE_X161Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.261 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_79/CO[3]
                         net (fo=1, routed)           0.000    47.261    core_inst/tx_fifo_axis_tdata_reg[63]_i_79_n_0
    SLICE_X161Y440       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    47.365 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_76/O[0]
                         net (fo=5, routed)           0.374    47.739    core_inst/tx_fifo_axis_tdata_reg[63]_i_76_n_7
    SLICE_X160Y441       LUT6 (Prop_lut6_I4_O)        0.120    47.859 r  core_inst/tx_fifo_axis_tdata[63]_i_255/O
                         net (fo=2, routed)           0.227    48.086    core_inst/tx_fifo_axis_tdata[63]_i_255_n_0
    SLICE_X160Y441       LUT3 (Prop_lut3_I2_O)        0.043    48.129 r  core_inst/tx_fifo_axis_tdata[63]_i_163/O
                         net (fo=1, routed)           0.459    48.588    core_inst/tx_fifo_axis_tdata[63]_i_163_n_0
    SLICE_X162Y440       LUT6 (Prop_lut6_I4_O)        0.043    48.631 r  core_inst/tx_fifo_axis_tdata[63]_i_82/O
                         net (fo=11, routed)          0.458    49.089    core_inst/tx_fifo_axis_tdata[63]_i_82_n_0
    SLICE_X164Y446       LUT6 (Prop_lut6_I0_O)        0.043    49.132 f  core_inst/tx_fifo_axis_tdata[63]_i_107/O
                         net (fo=1, routed)           0.515    49.647    core_inst/tx_fifo_axis_tdata[63]_i_107_n_0
    SLICE_X164Y447       LUT6 (Prop_lut6_I5_O)        0.043    49.690 f  core_inst/tx_fifo_axis_tdata[63]_i_44/O
                         net (fo=1, routed)           0.427    50.117    core_inst/tx_fifo_axis_tdata[63]_i_44_n_0
    SLICE_X164Y448       LUT6 (Prop_lut6_I2_O)        0.043    50.160 r  core_inst/tx_fifo_axis_tdata[63]_i_16/O
                         net (fo=3, routed)           0.349    50.509    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_16_n_0_alias
    SLICE_X162Y448       LUT6 (Prop_lut6_I4_O)        0.043    50.552 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1_comp/O
                         net (fo=39, routed)          0.368    50.920    core_inst/udp_complete_inst_n_38
    SLICE_X163Y450       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.451    11.287    core_inst/coreclk_out
    SLICE_X163Y450       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[4]/C
                         clock pessimism              1.194    12.481    
                         clock uncertainty           -0.035    12.445    
    SLICE_X163Y450       FDRE (Setup_fdre_C_R)       -0.295    12.150    core_inst/tx_fifo_axis_tdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                         -50.920    
  -------------------------------------------------------------------
                         slack                                -38.769    

Slack (VIOLATED) :        -38.769ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.949ns  (logic 26.181ns (58.246%)  route 18.768ns (41.754%))
  Logic Levels:           320  (CARRY4=289 LUT2=1 LUT3=24 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 11.287 - 6.400 ) 
    Source Clock Delay      (SCD):    5.971ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.501     5.971    core_inst/coreclk_out
    SLICE_X159Y364       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y364       FDRE (Prop_fdre_C_Q)         0.216     6.187 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.357    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X158Y363       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[3]
                         net (fo=1, routed)           0.000     6.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_0
    SLICE_X158Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.696 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_483/CO[3]
                         net (fo=1, routed)           0.000     6.696    core_inst/tx_fifo_axis_tdata_reg[63]_i_483_n_0
    SLICE_X158Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.746 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_574/CO[3]
                         net (fo=1, routed)           0.000     6.746    core_inst/tx_fifo_axis_tdata_reg[63]_i_574_n_0
    SLICE_X158Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.796 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_743/CO[3]
                         net (fo=1, routed)           0.000     6.796    core_inst/tx_fifo_axis_tdata_reg[63]_i_743_n_0
    SLICE_X158Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.846 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_912/CO[3]
                         net (fo=1, routed)           0.000     6.846    core_inst/tx_fifo_axis_tdata_reg[63]_i_912_n_0
    SLICE_X158Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.896 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1081/CO[3]
                         net (fo=1, routed)           0.000     6.896    core_inst/tx_fifo_axis_tdata_reg[63]_i_1081_n_0
    SLICE_X158Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.946 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1250/CO[3]
                         net (fo=1, routed)           0.000     6.946    core_inst/tx_fifo_axis_tdata_reg[63]_i_1250_n_0
    SLICE_X158Y370       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.054 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1419/O[2]
                         net (fo=2, routed)           0.314     7.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1419_n_5
    SLICE_X159Y370       LUT2 (Prop_lut2_I1_O)        0.126     7.494 r  core_inst/tx_fifo_axis_tdata[63]_i_1527/O
                         net (fo=1, routed)           0.000     7.494    core_inst/tx_fifo_axis_tdata[63]_i_1527_n_0
    SLICE_X159Y370       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1457/CO[3]
                         net (fo=1, routed)           0.000     7.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_1457_n_0
    SLICE_X159Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.794 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1452/CO[3]
                         net (fo=1, routed)           0.000     7.794    core_inst/tx_fifo_axis_tdata_reg[63]_i_1452_n_0
    SLICE_X159Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1447/CO[3]
                         net (fo=1, routed)           0.000     7.843    core_inst/tx_fifo_axis_tdata_reg[63]_i_1447_n_0
    SLICE_X159Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.892 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1442/CO[3]
                         net (fo=1, routed)           0.000     7.892    core_inst/tx_fifo_axis_tdata_reg[63]_i_1442_n_0
    SLICE_X159Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.941 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1437/CO[3]
                         net (fo=1, routed)           0.007     7.948    core_inst/tx_fifo_axis_tdata_reg[63]_i_1437_n_0
    SLICE_X159Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.997 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     7.997    core_inst/tx_fifo_axis_tdata_reg[63]_i_1432_n_0
    SLICE_X159Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.046 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1427/CO[3]
                         net (fo=1, routed)           0.000     8.046    core_inst/tx_fifo_axis_tdata_reg[63]_i_1427_n_0
    SLICE_X159Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.095 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.095    core_inst/tx_fifo_axis_tdata_reg[63]_i_1424_n_0
    SLICE_X159Y378       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.222 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1423/CO[0]
                         net (fo=35, routed)          0.472     8.695    core_inst/tx_fifo_axis_tdata_reg[63]_i_1423_n_3
    SLICE_X158Y371       LUT3 (Prop_lut3_I0_O)        0.130     8.825 r  core_inst/tx_fifo_axis_tdata[63]_i_1464/O
                         net (fo=1, routed)           0.000     8.825    core_inst/tx_fifo_axis_tdata[63]_i_1464_n_0
    SLICE_X158Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1414/CO[3]
                         net (fo=1, routed)           0.000     9.071    core_inst/tx_fifo_axis_tdata_reg[63]_i_1414_n_0
    SLICE_X158Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.121 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1409/CO[3]
                         net (fo=1, routed)           0.000     9.121    core_inst/tx_fifo_axis_tdata_reg[63]_i_1409_n_0
    SLICE_X158Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1404/CO[3]
                         net (fo=1, routed)           0.000     9.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_1404_n_0
    SLICE_X158Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1399/CO[3]
                         net (fo=1, routed)           0.007     9.227    core_inst/tx_fifo_axis_tdata_reg[63]_i_1399_n_0
    SLICE_X158Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.277 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.277    core_inst/tx_fifo_axis_tdata_reg[63]_i_1394_n_0
    SLICE_X158Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.327 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     9.327    core_inst/tx_fifo_axis_tdata_reg[63]_i_1389_n_0
    SLICE_X158Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.377 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1384/CO[3]
                         net (fo=1, routed)           0.000     9.377    core_inst/tx_fifo_axis_tdata_reg[63]_i_1384_n_0
    SLICE_X158Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.427 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1381/CO[3]
                         net (fo=1, routed)           0.000     9.427    core_inst/tx_fifo_axis_tdata_reg[63]_i_1381_n_0
    SLICE_X158Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.501 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1380/CO[1]
                         net (fo=35, routed)          0.521    10.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_1380_n_2
    SLICE_X157Y371       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    10.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000    10.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.427 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1367/CO[3]
                         net (fo=1, routed)           0.000    10.427    core_inst/tx_fifo_axis_tdata_reg[63]_i_1367_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.476 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[3]
                         net (fo=1, routed)           0.000    10.476    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.525 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.007    10.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.581 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1352/CO[3]
                         net (fo=1, routed)           0.000    10.581    core_inst/tx_fifo_axis_tdata_reg[63]_i_1352_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.630 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1347/CO[3]
                         net (fo=1, routed)           0.000    10.630    core_inst/tx_fifo_axis_tdata_reg[63]_i_1347_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.679 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1342/CO[3]
                         net (fo=1, routed)           0.000    10.679    core_inst/tx_fifo_axis_tdata_reg[63]_i_1342_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.728 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    10.728    core_inst/tx_fifo_axis_tdata_reg[63]_i_1339_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.803 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1338/CO[1]
                         net (fo=35, routed)          0.461    11.264    core_inst/tx_fifo_axis_tdata_reg[63]_i_1338_n_2
    SLICE_X156Y371       LUT3 (Prop_lut3_I0_O)        0.118    11.382 r  core_inst/tx_fifo_axis_tdata[63]_i_1379/O
                         net (fo=1, routed)           0.000    11.382    core_inst/tx_fifo_axis_tdata[63]_i_1379_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.628 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    11.628    core_inst/tx_fifo_axis_tdata_reg[63]_i_1330_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.678 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1325/CO[3]
                         net (fo=1, routed)           0.000    11.678    core_inst/tx_fifo_axis_tdata_reg[63]_i_1325_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.728 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1320/CO[3]
                         net (fo=1, routed)           0.000    11.728    core_inst/tx_fifo_axis_tdata_reg[63]_i_1320_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.778 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1315/CO[3]
                         net (fo=1, routed)           0.007    11.785    core_inst/tx_fifo_axis_tdata_reg[63]_i_1315_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.835 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    11.835    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.885 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    11.885    core_inst/tx_fifo_axis_tdata_reg[63]_i_1305_n_0
    SLICE_X156Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.935 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    11.935    core_inst/tx_fifo_axis_tdata_reg[63]_i_1300_n_0
    SLICE_X156Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.985 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    11.985    core_inst/tx_fifo_axis_tdata_reg[63]_i_1297_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    12.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1296/CO[1]
                         net (fo=35, routed)          0.632    12.690    core_inst/tx_fifo_axis_tdata_reg[63]_i_1296_n_2
    SLICE_X161Y371       LUT3 (Prop_lut3_I0_O)        0.120    12.810 r  core_inst/tx_fifo_axis_tdata[63]_i_1337/O
                         net (fo=1, routed)           0.000    12.810    core_inst/tx_fifo_axis_tdata[63]_i_1337_n_0
    SLICE_X161Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.067 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    13.067    core_inst/tx_fifo_axis_tdata_reg[63]_i_1288_n_0
    SLICE_X161Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.116 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    13.116    core_inst/tx_fifo_axis_tdata_reg[63]_i_1283_n_0
    SLICE_X161Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.165 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    13.165    core_inst/tx_fifo_axis_tdata_reg[63]_i_1278_n_0
    SLICE_X161Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.214 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1273/CO[3]
                         net (fo=1, routed)           0.007    13.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1273_n_0
    SLICE_X161Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.270 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    13.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_0
    SLICE_X161Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1263/CO[3]
                         net (fo=1, routed)           0.000    13.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_1263_n_0
    SLICE_X161Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.368 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    13.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1258_n_0
    SLICE_X161Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.417 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    13.417    core_inst/tx_fifo_axis_tdata_reg[63]_i_1255_n_0
    SLICE_X161Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.492 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1254/CO[1]
                         net (fo=35, routed)          0.375    13.868    core_inst/tx_fifo_axis_tdata_reg[63]_i_1254_n_2
    SLICE_X160Y376       LUT3 (Prop_lut3_I0_O)        0.118    13.986 r  core_inst/tx_fifo_axis_tdata[63]_i_1295/O
                         net (fo=1, routed)           0.000    13.986    core_inst/tx_fifo_axis_tdata[63]_i_1295_n_0
    SLICE_X160Y376       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    14.232    core_inst/tx_fifo_axis_tdata_reg[63]_i_1245_n_0
    SLICE_X160Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.282 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    14.282    core_inst/tx_fifo_axis_tdata_reg[63]_i_1240_n_0
    SLICE_X160Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    14.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_0
    SLICE_X160Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    14.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X160Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.432 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    14.432    core_inst/tx_fifo_axis_tdata_reg[63]_i_1225_n_0
    SLICE_X160Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.482 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1220/CO[3]
                         net (fo=1, routed)           0.000    14.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1220_n_0
    SLICE_X160Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1215/CO[3]
                         net (fo=1, routed)           0.000    14.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1215_n_0
    SLICE_X160Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    14.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_1212_n_0
    SLICE_X160Y384       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.656 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1211/CO[1]
                         net (fo=35, routed)          0.453    15.109    core_inst/tx_fifo_axis_tdata_reg[63]_i_1211_n_2
    SLICE_X159Y379       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    15.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    15.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X159Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    15.514    core_inst/tx_fifo_axis_tdata_reg[63]_i_1198_n_0
    SLICE_X159Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.563 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    15.563    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_0
    SLICE_X159Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.612 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    15.612    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X159Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.661 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    15.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_1183_n_0
    SLICE_X159Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    15.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_1178_n_0
    SLICE_X159Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    15.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_1173_n_0
    SLICE_X159Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    15.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_1170_n_0
    SLICE_X159Y387       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    15.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1169/CO[1]
                         net (fo=35, routed)          0.531    16.414    core_inst/tx_fifo_axis_tdata_reg[63]_i_1169_n_2
    SLICE_X158Y381       LUT3 (Prop_lut3_I0_O)        0.118    16.532 r  core_inst/tx_fifo_axis_tdata[63]_i_1207/O
                         net (fo=1, routed)           0.000    16.532    core_inst/tx_fifo_axis_tdata[63]_i_1207_n_0
    SLICE_X158Y381       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    16.770 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    16.770    core_inst/tx_fifo_axis_tdata_reg[63]_i_1156_n_0
    SLICE_X158Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.820 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    16.820    core_inst/tx_fifo_axis_tdata_reg[63]_i_1151_n_0
    SLICE_X158Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.870 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    16.870    core_inst/tx_fifo_axis_tdata_reg[63]_i_1146_n_0
    SLICE_X158Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.920 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    16.920    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_0
    SLICE_X158Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.970 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1136/CO[3]
                         net (fo=1, routed)           0.000    16.970    core_inst/tx_fifo_axis_tdata_reg[63]_i_1136_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.020 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    17.020    core_inst/tx_fifo_axis_tdata_reg[63]_i_1131_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    17.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_1128_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    17.144 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1127/CO[1]
                         net (fo=35, routed)          0.507    17.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_1127_n_2
    SLICE_X161Y380       LUT3 (Prop_lut3_I0_O)        0.120    17.771 r  core_inst/tx_fifo_axis_tdata[63]_i_1168/O
                         net (fo=1, routed)           0.000    17.771    core_inst/tx_fifo_axis_tdata[63]_i_1168_n_0
    SLICE_X161Y380       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.028 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    18.028    core_inst/tx_fifo_axis_tdata_reg[63]_i_1119_n_0
    SLICE_X161Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.077 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    18.077    core_inst/tx_fifo_axis_tdata_reg[63]_i_1114_n_0
    SLICE_X161Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.126 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    18.126    core_inst/tx_fifo_axis_tdata_reg[63]_i_1109_n_0
    SLICE_X161Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.175 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    18.175    core_inst/tx_fifo_axis_tdata_reg[63]_i_1104_n_0
    SLICE_X161Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    18.224    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_0
    SLICE_X161Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.273 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    18.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_1094_n_0
    SLICE_X161Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.322 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    18.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_1089_n_0
    SLICE_X161Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    18.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_1086_n_0
    SLICE_X161Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.446 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1085/CO[1]
                         net (fo=35, routed)          0.395    18.840    core_inst/tx_fifo_axis_tdata_reg[63]_i_1085_n_2
    SLICE_X160Y385       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    19.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    19.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_1076_n_0
    SLICE_X160Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.254 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    19.254    core_inst/tx_fifo_axis_tdata_reg[63]_i_1071_n_0
    SLICE_X160Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[3]
                         net (fo=1, routed)           0.000    19.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_0
    SLICE_X160Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.354 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    19.354    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X160Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.404 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    19.404    core_inst/tx_fifo_axis_tdata_reg[63]_i_1056_n_0
    SLICE_X160Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.454 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    19.454    core_inst/tx_fifo_axis_tdata_reg[63]_i_1051_n_0
    SLICE_X160Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    19.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_1046_n_0
    SLICE_X160Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.554 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1043/CO[3]
                         net (fo=1, routed)           0.000    19.554    core_inst/tx_fifo_axis_tdata_reg[63]_i_1043_n_0
    SLICE_X160Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    19.628 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1042/CO[1]
                         net (fo=35, routed)          0.474    20.102    core_inst/tx_fifo_axis_tdata_reg[63]_i_1042_n_2
    SLICE_X159Y388       LUT3 (Prop_lut3_I0_O)        0.120    20.222 r  core_inst/tx_fifo_axis_tdata[63]_i_1084/O
                         net (fo=1, routed)           0.000    20.222    core_inst/tx_fifo_axis_tdata[63]_i_1084_n_0
    SLICE_X159Y388       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    20.479 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    20.479    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X159Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    20.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_1029_n_0
    SLICE_X159Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.577 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    20.577    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_0
    SLICE_X159Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.626 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    20.626    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X159Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    20.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1014_n_0
    SLICE_X159Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.724 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    20.724    core_inst/tx_fifo_axis_tdata_reg[63]_i_1009_n_0
    SLICE_X159Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.773 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    20.773    core_inst/tx_fifo_axis_tdata_reg[63]_i_1004_n_0
    SLICE_X159Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    20.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_1001_n_0
    SLICE_X159Y396       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    20.897 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1000/CO[1]
                         net (fo=35, routed)          0.511    21.408    core_inst/tx_fifo_axis_tdata_reg[63]_i_1000_n_2
    SLICE_X158Y390       LUT3 (Prop_lut3_I0_O)        0.118    21.526 r  core_inst/tx_fifo_axis_tdata[63]_i_1037/O
                         net (fo=1, routed)           0.000    21.526    core_inst/tx_fifo_axis_tdata[63]_i_1037_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.772 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_987/CO[3]
                         net (fo=1, routed)           0.000    21.772    core_inst/tx_fifo_axis_tdata_reg[63]_i_987_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_982/CO[3]
                         net (fo=1, routed)           0.000    21.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_982_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_977/CO[3]
                         net (fo=1, routed)           0.000    21.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_977_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.922 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[3]
                         net (fo=1, routed)           0.000    21.922    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_0
    SLICE_X158Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_967/CO[3]
                         net (fo=1, routed)           0.000    21.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_967_n_0
    SLICE_X158Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_962/CO[3]
                         net (fo=1, routed)           0.000    22.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_962_n_0
    SLICE_X158Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.072 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_959/CO[3]
                         net (fo=1, routed)           0.000    22.072    core_inst/tx_fifo_axis_tdata_reg[63]_i_959_n_0
    SLICE_X158Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.146 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_958/CO[1]
                         net (fo=35, routed)          0.503    22.649    core_inst/tx_fifo_axis_tdata_reg[63]_i_958_n_2
    SLICE_X161Y389       LUT3 (Prop_lut3_I0_O)        0.120    22.769 r  core_inst/tx_fifo_axis_tdata[63]_i_999/O
                         net (fo=1, routed)           0.000    22.769    core_inst/tx_fifo_axis_tdata[63]_i_999_n_0
    SLICE_X161Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    23.026 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_950/CO[3]
                         net (fo=1, routed)           0.000    23.026    core_inst/tx_fifo_axis_tdata_reg[63]_i_950_n_0
    SLICE_X161Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.075 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_945/CO[3]
                         net (fo=1, routed)           0.000    23.075    core_inst/tx_fifo_axis_tdata_reg[63]_i_945_n_0
    SLICE_X161Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.124 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_940/CO[3]
                         net (fo=1, routed)           0.000    23.124    core_inst/tx_fifo_axis_tdata_reg[63]_i_940_n_0
    SLICE_X161Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.173 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_935/CO[3]
                         net (fo=1, routed)           0.000    23.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_935_n_0
    SLICE_X161Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.222 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[3]
                         net (fo=1, routed)           0.000    23.222    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_0
    SLICE_X161Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_925/CO[3]
                         net (fo=1, routed)           0.000    23.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_925_n_0
    SLICE_X161Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.320 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_920/CO[3]
                         net (fo=1, routed)           0.000    23.320    core_inst/tx_fifo_axis_tdata_reg[63]_i_920_n_0
    SLICE_X161Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.369 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_917/CO[3]
                         net (fo=1, routed)           0.000    23.369    core_inst/tx_fifo_axis_tdata_reg[63]_i_917_n_0
    SLICE_X161Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.444 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_916/CO[1]
                         net (fo=35, routed)          0.535    23.979    core_inst/tx_fifo_axis_tdata_reg[63]_i_916_n_2
    SLICE_X162Y392       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_907/CO[3]
                         net (fo=1, routed)           0.000    24.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_907_n_0
    SLICE_X162Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.393 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_902/CO[3]
                         net (fo=1, routed)           0.000    24.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_902_n_0
    SLICE_X162Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[3]
                         net (fo=1, routed)           0.000    24.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_0
    SLICE_X162Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    24.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X162Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.543 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_887/CO[3]
                         net (fo=1, routed)           0.000    24.543    core_inst/tx_fifo_axis_tdata_reg[63]_i_887_n_0
    SLICE_X162Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.593 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_882/CO[3]
                         net (fo=1, routed)           0.000    24.593    core_inst/tx_fifo_axis_tdata_reg[63]_i_882_n_0
    SLICE_X162Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.643 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_877/CO[3]
                         net (fo=1, routed)           0.000    24.643    core_inst/tx_fifo_axis_tdata_reg[63]_i_877_n_0
    SLICE_X162Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.693 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_874/CO[3]
                         net (fo=1, routed)           0.001    24.694    core_inst/tx_fifo_axis_tdata_reg[63]_i_874_n_0
    SLICE_X162Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_873/CO[1]
                         net (fo=35, routed)          0.405    25.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_873_n_2
    SLICE_X163Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.529 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    25.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X163Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_860/CO[3]
                         net (fo=1, routed)           0.000    25.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_860_n_0
    SLICE_X163Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.627 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[3]
                         net (fo=1, routed)           0.000    25.627    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_0
    SLICE_X163Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.676 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    25.676    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X163Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_845/CO[3]
                         net (fo=1, routed)           0.000    25.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_845_n_0
    SLICE_X163Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.774 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_840/CO[3]
                         net (fo=1, routed)           0.001    25.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_840_n_0
    SLICE_X163Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.824 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_835/CO[3]
                         net (fo=1, routed)           0.000    25.824    core_inst/tx_fifo_axis_tdata_reg[63]_i_835_n_0
    SLICE_X163Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.873 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_832/CO[3]
                         net (fo=1, routed)           0.000    25.873    core_inst/tx_fifo_axis_tdata_reg[63]_i_832_n_0
    SLICE_X163Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.948 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_831/CO[1]
                         net (fo=35, routed)          0.474    26.422    core_inst/tx_fifo_axis_tdata_reg[63]_i_831_n_2
    SLICE_X161Y400       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    26.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_823/CO[3]
                         net (fo=1, routed)           0.000    26.776    core_inst/tx_fifo_axis_tdata_reg[63]_i_823_n_0
    SLICE_X161Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_818/CO[3]
                         net (fo=1, routed)           0.000    26.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_818_n_0
    SLICE_X161Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.874 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_813/CO[3]
                         net (fo=1, routed)           0.000    26.874    core_inst/tx_fifo_axis_tdata_reg[63]_i_813_n_0
    SLICE_X161Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.923 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_808_n_0
    SLICE_X161Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[3]
                         net (fo=1, routed)           0.000    26.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_0
    SLICE_X161Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.021 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_798/CO[3]
                         net (fo=1, routed)           0.000    27.021    core_inst/tx_fifo_axis_tdata_reg[63]_i_798_n_0
    SLICE_X161Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_793/CO[3]
                         net (fo=1, routed)           0.000    27.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_793_n_0
    SLICE_X161Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_790/CO[3]
                         net (fo=1, routed)           0.000    27.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_790_n_0
    SLICE_X161Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.194 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_789/CO[1]
                         net (fo=35, routed)          0.556    27.750    core_inst/tx_fifo_axis_tdata_reg[63]_i_789_n_2
    SLICE_X160Y398       LUT3 (Prop_lut3_I0_O)        0.118    27.868 r  core_inst/tx_fifo_axis_tdata[63]_i_830/O
                         net (fo=1, routed)           0.000    27.868    core_inst/tx_fifo_axis_tdata[63]_i_830_n_0
    SLICE_X160Y398       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_781/CO[3]
                         net (fo=1, routed)           0.000    28.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_781_n_0
    SLICE_X160Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.164 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_776/CO[3]
                         net (fo=1, routed)           0.001    28.165    core_inst/tx_fifo_axis_tdata_reg[63]_i_776_n_0
    SLICE_X160Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.215 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_771/CO[3]
                         net (fo=1, routed)           0.000    28.215    core_inst/tx_fifo_axis_tdata_reg[63]_i_771_n_0
    SLICE_X160Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.265 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_766/CO[3]
                         net (fo=1, routed)           0.000    28.265    core_inst/tx_fifo_axis_tdata_reg[63]_i_766_n_0
    SLICE_X160Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.315 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[3]
                         net (fo=1, routed)           0.000    28.315    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_0
    SLICE_X160Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.365 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_756/CO[3]
                         net (fo=1, routed)           0.000    28.365    core_inst/tx_fifo_axis_tdata_reg[63]_i_756_n_0
    SLICE_X160Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.415 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_751/CO[3]
                         net (fo=1, routed)           0.000    28.415    core_inst/tx_fifo_axis_tdata_reg[63]_i_751_n_0
    SLICE_X160Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_748/CO[3]
                         net (fo=1, routed)           0.000    28.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_748_n_0
    SLICE_X160Y406       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_747/CO[1]
                         net (fo=35, routed)          0.540    29.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_747_n_2
    SLICE_X158Y401       LUT3 (Prop_lut3_I0_O)        0.120    29.198 r  core_inst/tx_fifo_axis_tdata[63]_i_785/O
                         net (fo=1, routed)           0.000    29.198    core_inst/tx_fifo_axis_tdata[63]_i_785_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    29.436 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_733/CO[3]
                         net (fo=1, routed)           0.000    29.436    core_inst/tx_fifo_axis_tdata_reg[63]_i_733_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.486 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[3]
                         net (fo=1, routed)           0.000    29.486    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_0
    SLICE_X158Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.536 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    29.536    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X158Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.586 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_718/CO[3]
                         net (fo=1, routed)           0.000    29.586    core_inst/tx_fifo_axis_tdata_reg[63]_i_718_n_0
    SLICE_X158Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.636 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_713/CO[3]
                         net (fo=1, routed)           0.000    29.636    core_inst/tx_fifo_axis_tdata_reg[63]_i_713_n_0
    SLICE_X158Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.686 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_708/CO[3]
                         net (fo=1, routed)           0.000    29.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_708_n_0
    SLICE_X158Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.736 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_705/CO[3]
                         net (fo=1, routed)           0.000    29.736    core_inst/tx_fifo_axis_tdata_reg[63]_i_705_n_0
    SLICE_X158Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_704/CO[1]
                         net (fo=35, routed)          0.497    30.307    core_inst/tx_fifo_axis_tdata_reg[63]_i_704_n_2
    SLICE_X159Y403       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    30.663 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    30.663    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X159Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.712 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_691/CO[3]
                         net (fo=1, routed)           0.000    30.712    core_inst/tx_fifo_axis_tdata_reg[63]_i_691_n_0
    SLICE_X159Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[3]
                         net (fo=1, routed)           0.000    30.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_0
    SLICE_X159Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    30.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X159Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_676/CO[3]
                         net (fo=1, routed)           0.000    30.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_676_n_0
    SLICE_X159Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_671/CO[3]
                         net (fo=1, routed)           0.000    30.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_671_n_0
    SLICE_X159Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.957 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_666/CO[3]
                         net (fo=1, routed)           0.000    30.957    core_inst/tx_fifo_axis_tdata_reg[63]_i_666_n_0
    SLICE_X159Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.006 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_663/CO[3]
                         net (fo=1, routed)           0.000    31.006    core_inst/tx_fifo_axis_tdata_reg[63]_i_663_n_0
    SLICE_X159Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_662/CO[1]
                         net (fo=35, routed)          0.468    31.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_662_n_2
    SLICE_X157Y405       LUT3 (Prop_lut3_I0_O)        0.118    31.667 r  core_inst/tx_fifo_axis_tdata[63]_i_703/O
                         net (fo=1, routed)           0.000    31.667    core_inst/tx_fifo_axis_tdata[63]_i_703_n_0
    SLICE_X157Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.924 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_654/CO[3]
                         net (fo=1, routed)           0.000    31.924    core_inst/tx_fifo_axis_tdata_reg[63]_i_654_n_0
    SLICE_X157Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.973 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_649/CO[3]
                         net (fo=1, routed)           0.000    31.973    core_inst/tx_fifo_axis_tdata_reg[63]_i_649_n_0
    SLICE_X157Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_644/CO[3]
                         net (fo=1, routed)           0.000    32.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_644_n_0
    SLICE_X157Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_639/CO[3]
                         net (fo=1, routed)           0.000    32.071    core_inst/tx_fifo_axis_tdata_reg[63]_i_639_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.120 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[3]
                         net (fo=1, routed)           0.000    32.120    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_629_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.218 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_624/CO[3]
                         net (fo=1, routed)           0.000    32.218    core_inst/tx_fifo_axis_tdata_reg[63]_i_624_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.267 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_621/CO[3]
                         net (fo=1, routed)           0.000    32.267    core_inst/tx_fifo_axis_tdata_reg[63]_i_621_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.342 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_620/CO[1]
                         net (fo=35, routed)          0.483    32.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_620_n_2
    SLICE_X158Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    33.189 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_612/CO[3]
                         net (fo=1, routed)           0.000    33.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_612_n_0
    SLICE_X158Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.239 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_607/CO[3]
                         net (fo=1, routed)           0.000    33.239    core_inst/tx_fifo_axis_tdata_reg[63]_i_607_n_0
    SLICE_X158Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_602/CO[3]
                         net (fo=1, routed)           0.000    33.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_602_n_0
    SLICE_X158Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_597/CO[3]
                         net (fo=1, routed)           0.000    33.339    core_inst/tx_fifo_axis_tdata_reg[63]_i_597_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.389 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[3]
                         net (fo=1, routed)           0.000    33.389    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.439 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_587/CO[3]
                         net (fo=1, routed)           0.000    33.439    core_inst/tx_fifo_axis_tdata_reg[63]_i_587_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.489 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_582/CO[3]
                         net (fo=1, routed)           0.000    33.489    core_inst/tx_fifo_axis_tdata_reg[63]_i_582_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_579/CO[3]
                         net (fo=1, routed)           0.000    33.539    core_inst/tx_fifo_axis_tdata_reg[63]_i_579_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    33.613 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_578/CO[1]
                         net (fo=35, routed)          0.506    34.120    core_inst/tx_fifo_axis_tdata_reg[63]_i_578_n_2
    SLICE_X159Y412       LUT3 (Prop_lut3_I0_O)        0.120    34.240 r  core_inst/tx_fifo_axis_tdata[63]_i_619/O
                         net (fo=1, routed)           0.000    34.240    core_inst/tx_fifo_axis_tdata[63]_i_619_n_0
    SLICE_X159Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    34.497 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_569/CO[3]
                         net (fo=1, routed)           0.000    34.497    core_inst/tx_fifo_axis_tdata_reg[63]_i_569_n_0
    SLICE_X159Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.546 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_564/CO[3]
                         net (fo=1, routed)           0.000    34.546    core_inst/tx_fifo_axis_tdata_reg[63]_i_564_n_0
    SLICE_X159Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.595 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[3]
                         net (fo=1, routed)           0.000    34.595    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_0
    SLICE_X159Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.644 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_554/CO[3]
                         net (fo=1, routed)           0.000    34.644    core_inst/tx_fifo_axis_tdata_reg[63]_i_554_n_0
    SLICE_X159Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.693 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_549/CO[3]
                         net (fo=1, routed)           0.000    34.693    core_inst/tx_fifo_axis_tdata_reg[63]_i_549_n_0
    SLICE_X159Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.742 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_544/CO[3]
                         net (fo=1, routed)           0.000    34.742    core_inst/tx_fifo_axis_tdata_reg[63]_i_544_n_0
    SLICE_X159Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.791 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_539/CO[3]
                         net (fo=1, routed)           0.000    34.791    core_inst/tx_fifo_axis_tdata_reg[63]_i_539_n_0
    SLICE_X159Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.840 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_536/CO[3]
                         net (fo=1, routed)           0.000    34.840    core_inst/tx_fifo_axis_tdata_reg[63]_i_536_n_0
    SLICE_X159Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.915 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_535/CO[1]
                         net (fo=35, routed)          0.538    35.453    core_inst/tx_fifo_axis_tdata_reg[63]_i_535_n_2
    SLICE_X160Y412       LUT3 (Prop_lut3_I0_O)        0.118    35.571 r  core_inst/tx_fifo_axis_tdata[63]_i_577/O
                         net (fo=1, routed)           0.000    35.571    core_inst/tx_fifo_axis_tdata[63]_i_577_n_0
    SLICE_X160Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    35.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.000    35.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X160Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.867 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_522/CO[3]
                         net (fo=1, routed)           0.000    35.867    core_inst/tx_fifo_axis_tdata_reg[63]_i_522_n_0
    SLICE_X160Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.917 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[3]
                         net (fo=1, routed)           0.000    35.917    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_0
    SLICE_X160Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.967 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    35.967    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X160Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.017 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_507/CO[3]
                         net (fo=1, routed)           0.000    36.017    core_inst/tx_fifo_axis_tdata_reg[63]_i_507_n_0
    SLICE_X160Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.067 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.067    core_inst/tx_fifo_axis_tdata_reg[63]_i_502_n_0
    SLICE_X160Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.117 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_497/CO[3]
                         net (fo=1, routed)           0.000    36.117    core_inst/tx_fifo_axis_tdata_reg[63]_i_497_n_0
    SLICE_X160Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.167 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_494/CO[3]
                         net (fo=1, routed)           0.000    36.167    core_inst/tx_fifo_axis_tdata_reg[63]_i_494_n_0
    SLICE_X160Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.241 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_493/CO[1]
                         net (fo=35, routed)          0.384    36.624    core_inst/tx_fifo_axis_tdata_reg[63]_i_493_n_2
    SLICE_X161Y416       LUT3 (Prop_lut3_I0_O)        0.120    36.744 r  core_inst/tx_fifo_axis_tdata[63]_i_534/O
                         net (fo=1, routed)           0.000    36.744    core_inst/tx_fifo_axis_tdata[63]_i_534_n_0
    SLICE_X161Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.001 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_478/CO[3]
                         net (fo=1, routed)           0.000    37.001    core_inst/tx_fifo_axis_tdata_reg[63]_i_478_n_0
    SLICE_X161Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.050 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_473/CO[3]
                         net (fo=1, routed)           0.000    37.050    core_inst/tx_fifo_axis_tdata_reg[63]_i_473_n_0
    SLICE_X161Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.099 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.099    core_inst/tx_fifo_axis_tdata_reg[63]_i_468_n_0
    SLICE_X161Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.148 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_463/CO[3]
                         net (fo=1, routed)           0.000    37.148    core_inst/tx_fifo_axis_tdata_reg[63]_i_463_n_0
    SLICE_X161Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.197 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_458/CO[3]
                         net (fo=1, routed)           0.000    37.197    core_inst/tx_fifo_axis_tdata_reg[63]_i_458_n_0
    SLICE_X161Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.246 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_453/CO[3]
                         net (fo=1, routed)           0.000    37.246    core_inst/tx_fifo_axis_tdata_reg[63]_i_453_n_0
    SLICE_X161Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_448/CO[3]
                         net (fo=1, routed)           0.000    37.295    core_inst/tx_fifo_axis_tdata_reg[63]_i_448_n_0
    SLICE_X161Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.344 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_445/CO[3]
                         net (fo=1, routed)           0.000    37.344    core_inst/tx_fifo_axis_tdata_reg[63]_i_445_n_0
    SLICE_X161Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.419 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_444/CO[1]
                         net (fo=35, routed)          0.437    37.857    core_inst/tx_fifo_axis_tdata_reg[63]_i_444_n_2
    SLICE_X160Y421       LUT3 (Prop_lut3_I0_O)        0.118    37.975 r  core_inst/tx_fifo_axis_tdata[63]_i_492/O
                         net (fo=1, routed)           0.000    37.975    core_inst/tx_fifo_axis_tdata[63]_i_492_n_0
    SLICE_X160Y421       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    38.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[3]
                         net (fo=1, routed)           0.000    38.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_0
    SLICE_X160Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_421/CO[3]
                         net (fo=1, routed)           0.000    38.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_421_n_0
    SLICE_X160Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.321 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_416/CO[3]
                         net (fo=1, routed)           0.000    38.321    core_inst/tx_fifo_axis_tdata_reg[63]_i_416_n_0
    SLICE_X160Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_411/CO[3]
                         net (fo=1, routed)           0.007    38.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_411_n_0
    SLICE_X160Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_406/CO[3]
                         net (fo=1, routed)           0.000    38.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_406_n_0
    SLICE_X160Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.478 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_401/CO[3]
                         net (fo=1, routed)           0.000    38.478    core_inst/tx_fifo_axis_tdata_reg[63]_i_401_n_0
    SLICE_X160Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_396/CO[3]
                         net (fo=1, routed)           0.000    38.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_396_n_0
    SLICE_X160Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_393/CO[3]
                         net (fo=1, routed)           0.000    38.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_393_n_0
    SLICE_X160Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_392/CO[1]
                         net (fo=35, routed)          0.439    39.090    core_inst/tx_fifo_axis_tdata_reg[63]_i_392_n_2
    SLICE_X159Y422       LUT3 (Prop_lut3_I0_O)        0.120    39.210 r  core_inst/tx_fifo_axis_tdata[63]_i_489/O
                         net (fo=1, routed)           0.000    39.210    core_inst/tx_fifo_axis_tdata[63]_i_489_n_0
    SLICE_X159Y422       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.467 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_434/CO[3]
                         net (fo=1, routed)           0.000    39.467    core_inst/tx_fifo_axis_tdata_reg[63]_i_434_n_0
    SLICE_X159Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.516 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_387/CO[3]
                         net (fo=1, routed)           0.000    39.516    core_inst/tx_fifo_axis_tdata_reg[63]_i_387_n_0
    SLICE_X159Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.565 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_364/CO[3]
                         net (fo=1, routed)           0.007    39.572    core_inst/tx_fifo_axis_tdata_reg[63]_i_364_n_0
    SLICE_X159Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_359/CO[3]
                         net (fo=1, routed)           0.000    39.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_359_n_0
    SLICE_X159Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.670 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.670    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X159Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.719 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_349_n_0
    SLICE_X159Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_344_n_0
    SLICE_X159Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_341/CO[3]
                         net (fo=1, routed)           0.000    39.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_341_n_0
    SLICE_X159Y430       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.892 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_340/CO[1]
                         net (fo=35, routed)          0.501    40.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_340_n_2
    SLICE_X158Y422       LUT3 (Prop_lut3_I0_O)        0.118    40.511 r  core_inst/tx_fifo_axis_tdata[63]_i_486/O
                         net (fo=1, routed)           0.000    40.511    core_inst/tx_fifo_axis_tdata[63]_i_486_n_0
    SLICE_X158Y422       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    40.757 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_426/CO[3]
                         net (fo=1, routed)           0.000    40.757    core_inst/tx_fifo_axis_tdata_reg[63]_i_426_n_0
    SLICE_X158Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.807 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_382/CO[3]
                         net (fo=1, routed)           0.000    40.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_382_n_0
    SLICE_X158Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.857 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_335/CO[3]
                         net (fo=1, routed)           0.007    40.864    core_inst/tx_fifo_axis_tdata_reg[63]_i_335_n_0
    SLICE_X158Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.914 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.914    core_inst/tx_fifo_axis_tdata_reg[63]_i_303_n_0
    SLICE_X158Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.964 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_298/CO[3]
                         net (fo=1, routed)           0.000    40.964    core_inst/tx_fifo_axis_tdata_reg[63]_i_298_n_0
    SLICE_X158Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.014 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_293/CO[3]
                         net (fo=1, routed)           0.000    41.014    core_inst/tx_fifo_axis_tdata_reg[63]_i_293_n_0
    SLICE_X158Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.064 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_288/CO[3]
                         net (fo=1, routed)           0.000    41.064    core_inst/tx_fifo_axis_tdata_reg[63]_i_288_n_0
    SLICE_X158Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_285/CO[3]
                         net (fo=1, routed)           0.000    41.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_285_n_0
    SLICE_X158Y430       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    41.188 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_284/CO[1]
                         net (fo=35, routed)          0.532    41.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_284_n_2
    SLICE_X156Y426       LUT3 (Prop_lut3_I0_O)        0.120    41.839 r  core_inst/tx_fifo_axis_tdata[63]_i_433/O
                         net (fo=1, routed)           0.000    41.839    core_inst/tx_fifo_axis_tdata[63]_i_433_n_0
    SLICE_X156Y426       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    42.085 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_374/CO[3]
                         net (fo=1, routed)           0.000    42.085    core_inst/tx_fifo_axis_tdata_reg[63]_i_374_n_0
    SLICE_X156Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.135 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_369/CO[3]
                         net (fo=1, routed)           0.000    42.135    core_inst/tx_fifo_axis_tdata_reg[63]_i_369_n_0
    SLICE_X156Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_327/CO[3]
                         net (fo=1, routed)           0.000    42.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_327_n_0
    SLICE_X156Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_279/CO[3]
                         net (fo=1, routed)           0.000    42.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_279_n_0
    SLICE_X156Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.285 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.285    core_inst/tx_fifo_axis_tdata_reg[63]_i_220_n_0
    SLICE_X156Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.335 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_215/CO[3]
                         net (fo=1, routed)           0.000    42.335    core_inst/tx_fifo_axis_tdata_reg[63]_i_215_n_0
    SLICE_X156Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.385 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_210/CO[3]
                         net (fo=1, routed)           0.000    42.385    core_inst/tx_fifo_axis_tdata_reg[63]_i_210_n_0
    SLICE_X156Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.435 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_207/CO[3]
                         net (fo=1, routed)           0.000    42.435    core_inst/tx_fifo_axis_tdata_reg[63]_i_207_n_0
    SLICE_X156Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    42.509 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_206/CO[1]
                         net (fo=35, routed)          0.457    42.966    core_inst/tx_fifo_axis_tdata_reg[63]_i_206_n_2
    SLICE_X157Y429       LUT3 (Prop_lut3_I0_O)        0.120    43.086 r  core_inst/tx_fifo_axis_tdata[63]_i_381/O
                         net (fo=1, routed)           0.000    43.086    core_inst/tx_fifo_axis_tdata[63]_i_381_n_0
    SLICE_X157Y429       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_322/CO[3]
                         net (fo=1, routed)           0.000    43.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_322_n_0
    SLICE_X157Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.392 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_313/CO[3]
                         net (fo=1, routed)           0.000    43.392    core_inst/tx_fifo_axis_tdata_reg[63]_i_313_n_0
    SLICE_X157Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.441 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_308/CO[3]
                         net (fo=1, routed)           0.000    43.441    core_inst/tx_fifo_axis_tdata_reg[63]_i_308_n_0
    SLICE_X157Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.490 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    43.490    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X157Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_201/CO[3]
                         net (fo=1, routed)           0.000    43.539    core_inst/tx_fifo_axis_tdata_reg[63]_i_201_n_0
    SLICE_X157Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.588 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_134/CO[3]
                         net (fo=1, routed)           0.000    43.588    core_inst/tx_fifo_axis_tdata_reg[63]_i_134_n_0
    SLICE_X157Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_129/CO[3]
                         net (fo=1, routed)           0.000    43.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_129_n_0
    SLICE_X157Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.686 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_126/CO[3]
                         net (fo=1, routed)           0.000    43.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_126_n_0
    SLICE_X157Y437       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_125/CO[1]
                         net (fo=35, routed)          0.513    44.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_125_n_2
    SLICE_X158Y433       LUT3 (Prop_lut3_I0_O)        0.118    44.391 r  core_inst/tx_fifo_axis_tdata[63]_i_334/O
                         net (fo=1, routed)           0.000    44.391    core_inst/tx_fifo_axis_tdata[63]_i_334_n_0
    SLICE_X158Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    44.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_272_n_0
    SLICE_X158Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.687 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_242/CO[3]
                         net (fo=1, routed)           0.000    44.687    core_inst/tx_fifo_axis_tdata_reg[63]_i_242_n_0
    SLICE_X158Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    44.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X158Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.787 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X158Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.837 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.000    44.837    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X158Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.887 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_120/CO[3]
                         net (fo=1, routed)           0.000    44.887    core_inst/tx_fifo_axis_tdata_reg[63]_i_120_n_0
    SLICE_X158Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.937 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_68/CO[3]
                         net (fo=1, routed)           0.000    44.937    core_inst/tx_fifo_axis_tdata_reg[63]_i_68_n_0
    SLICE_X158Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.987 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_65/CO[3]
                         net (fo=1, routed)           0.000    44.987    core_inst/tx_fifo_axis_tdata_reg[63]_i_65_n_0
    SLICE_X158Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.061 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_64/CO[1]
                         net (fo=35, routed)          0.443    45.505    core_inst/tx_fifo_axis_tdata_reg[63]_i_64_n_2
    SLICE_X159Y434       LUT3 (Prop_lut3_I0_O)        0.120    45.625 r  core_inst/tx_fifo_axis_tdata[63]_i_276/O
                         net (fo=1, routed)           0.000    45.625    core_inst/tx_fifo_axis_tdata[63]_i_276_n_0
    SLICE_X159Y434       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.882 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_191/CO[3]
                         net (fo=1, routed)           0.000    45.882    core_inst/tx_fifo_axis_tdata_reg[63]_i_191_n_0
    SLICE_X159Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.931 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_237/CO[3]
                         net (fo=1, routed)           0.000    45.931    core_inst/tx_fifo_axis_tdata_reg[63]_i_237_n_0
    SLICE_X159Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.980 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_152/CO[3]
                         net (fo=1, routed)           0.000    45.980    core_inst/tx_fifo_axis_tdata_reg[63]_i_152_n_0
    SLICE_X159Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.029 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    46.029    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X159Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.078 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    46.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X159Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.127 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_94/CO[3]
                         net (fo=1, routed)           0.000    46.127    core_inst/tx_fifo_axis_tdata_reg[63]_i_94_n_0
    SLICE_X159Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.176 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_59/CO[3]
                         net (fo=1, routed)           0.000    46.176    core_inst/tx_fifo_axis_tdata_reg[63]_i_59_n_0
    SLICE_X159Y441       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.225 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_26/CO[3]
                         net (fo=1, routed)           0.000    46.225    core_inst/tx_fifo_axis_tdata_reg[63]_i_26_n_0
    SLICE_X159Y442       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    46.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_25/CO[1]
                         net (fo=35, routed)          0.509    46.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_25_n_2
    SLICE_X161Y436       LUT3 (Prop_lut3_I0_O)        0.118    46.926 r  core_inst/tx_fifo_axis_tdata[63]_i_194/O
                         net (fo=1, routed)           0.000    46.926    core_inst/tx_fifo_axis_tdata[63]_i_194_n_0
    SLICE_X161Y436       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188    47.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    47.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X161Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.163 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    47.163    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X161Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.212 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_151/CO[3]
                         net (fo=1, routed)           0.000    47.212    core_inst/tx_fifo_axis_tdata_reg[63]_i_151_n_0
    SLICE_X161Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.261 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_79/CO[3]
                         net (fo=1, routed)           0.000    47.261    core_inst/tx_fifo_axis_tdata_reg[63]_i_79_n_0
    SLICE_X161Y440       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    47.365 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_76/O[0]
                         net (fo=5, routed)           0.374    47.739    core_inst/tx_fifo_axis_tdata_reg[63]_i_76_n_7
    SLICE_X160Y441       LUT6 (Prop_lut6_I4_O)        0.120    47.859 r  core_inst/tx_fifo_axis_tdata[63]_i_255/O
                         net (fo=2, routed)           0.227    48.086    core_inst/tx_fifo_axis_tdata[63]_i_255_n_0
    SLICE_X160Y441       LUT3 (Prop_lut3_I2_O)        0.043    48.129 r  core_inst/tx_fifo_axis_tdata[63]_i_163/O
                         net (fo=1, routed)           0.459    48.588    core_inst/tx_fifo_axis_tdata[63]_i_163_n_0
    SLICE_X162Y440       LUT6 (Prop_lut6_I4_O)        0.043    48.631 r  core_inst/tx_fifo_axis_tdata[63]_i_82/O
                         net (fo=11, routed)          0.458    49.089    core_inst/tx_fifo_axis_tdata[63]_i_82_n_0
    SLICE_X164Y446       LUT6 (Prop_lut6_I0_O)        0.043    49.132 f  core_inst/tx_fifo_axis_tdata[63]_i_107/O
                         net (fo=1, routed)           0.515    49.647    core_inst/tx_fifo_axis_tdata[63]_i_107_n_0
    SLICE_X164Y447       LUT6 (Prop_lut6_I5_O)        0.043    49.690 f  core_inst/tx_fifo_axis_tdata[63]_i_44/O
                         net (fo=1, routed)           0.427    50.117    core_inst/tx_fifo_axis_tdata[63]_i_44_n_0
    SLICE_X164Y448       LUT6 (Prop_lut6_I2_O)        0.043    50.160 r  core_inst/tx_fifo_axis_tdata[63]_i_16/O
                         net (fo=3, routed)           0.349    50.509    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_16_n_0_alias
    SLICE_X162Y448       LUT6 (Prop_lut6_I4_O)        0.043    50.552 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1_comp/O
                         net (fo=39, routed)          0.368    50.920    core_inst/udp_complete_inst_n_38
    SLICE_X163Y450       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.451    11.287    core_inst/coreclk_out
    SLICE_X163Y450       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[52]/C
                         clock pessimism              1.194    12.481    
                         clock uncertainty           -0.035    12.445    
    SLICE_X163Y450       FDRE (Setup_fdre_C_R)       -0.295    12.150    core_inst/tx_fifo_axis_tdata_reg[52]
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                         -50.920    
  -------------------------------------------------------------------
                         slack                                -38.769    

Slack (VIOLATED) :        -38.769ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.949ns  (logic 26.181ns (58.246%)  route 18.768ns (41.754%))
  Logic Levels:           320  (CARRY4=289 LUT2=1 LUT3=24 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 11.287 - 6.400 ) 
    Source Clock Delay      (SCD):    5.971ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.501     5.971    core_inst/coreclk_out
    SLICE_X159Y364       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y364       FDRE (Prop_fdre_C_Q)         0.216     6.187 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.357    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X158Y363       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[3]
                         net (fo=1, routed)           0.000     6.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_0
    SLICE_X158Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.696 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_483/CO[3]
                         net (fo=1, routed)           0.000     6.696    core_inst/tx_fifo_axis_tdata_reg[63]_i_483_n_0
    SLICE_X158Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.746 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_574/CO[3]
                         net (fo=1, routed)           0.000     6.746    core_inst/tx_fifo_axis_tdata_reg[63]_i_574_n_0
    SLICE_X158Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.796 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_743/CO[3]
                         net (fo=1, routed)           0.000     6.796    core_inst/tx_fifo_axis_tdata_reg[63]_i_743_n_0
    SLICE_X158Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.846 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_912/CO[3]
                         net (fo=1, routed)           0.000     6.846    core_inst/tx_fifo_axis_tdata_reg[63]_i_912_n_0
    SLICE_X158Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.896 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1081/CO[3]
                         net (fo=1, routed)           0.000     6.896    core_inst/tx_fifo_axis_tdata_reg[63]_i_1081_n_0
    SLICE_X158Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.946 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1250/CO[3]
                         net (fo=1, routed)           0.000     6.946    core_inst/tx_fifo_axis_tdata_reg[63]_i_1250_n_0
    SLICE_X158Y370       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.054 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1419/O[2]
                         net (fo=2, routed)           0.314     7.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1419_n_5
    SLICE_X159Y370       LUT2 (Prop_lut2_I1_O)        0.126     7.494 r  core_inst/tx_fifo_axis_tdata[63]_i_1527/O
                         net (fo=1, routed)           0.000     7.494    core_inst/tx_fifo_axis_tdata[63]_i_1527_n_0
    SLICE_X159Y370       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1457/CO[3]
                         net (fo=1, routed)           0.000     7.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_1457_n_0
    SLICE_X159Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.794 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1452/CO[3]
                         net (fo=1, routed)           0.000     7.794    core_inst/tx_fifo_axis_tdata_reg[63]_i_1452_n_0
    SLICE_X159Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1447/CO[3]
                         net (fo=1, routed)           0.000     7.843    core_inst/tx_fifo_axis_tdata_reg[63]_i_1447_n_0
    SLICE_X159Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.892 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1442/CO[3]
                         net (fo=1, routed)           0.000     7.892    core_inst/tx_fifo_axis_tdata_reg[63]_i_1442_n_0
    SLICE_X159Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.941 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1437/CO[3]
                         net (fo=1, routed)           0.007     7.948    core_inst/tx_fifo_axis_tdata_reg[63]_i_1437_n_0
    SLICE_X159Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.997 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     7.997    core_inst/tx_fifo_axis_tdata_reg[63]_i_1432_n_0
    SLICE_X159Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.046 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1427/CO[3]
                         net (fo=1, routed)           0.000     8.046    core_inst/tx_fifo_axis_tdata_reg[63]_i_1427_n_0
    SLICE_X159Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.095 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.095    core_inst/tx_fifo_axis_tdata_reg[63]_i_1424_n_0
    SLICE_X159Y378       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.222 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1423/CO[0]
                         net (fo=35, routed)          0.472     8.695    core_inst/tx_fifo_axis_tdata_reg[63]_i_1423_n_3
    SLICE_X158Y371       LUT3 (Prop_lut3_I0_O)        0.130     8.825 r  core_inst/tx_fifo_axis_tdata[63]_i_1464/O
                         net (fo=1, routed)           0.000     8.825    core_inst/tx_fifo_axis_tdata[63]_i_1464_n_0
    SLICE_X158Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1414/CO[3]
                         net (fo=1, routed)           0.000     9.071    core_inst/tx_fifo_axis_tdata_reg[63]_i_1414_n_0
    SLICE_X158Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.121 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1409/CO[3]
                         net (fo=1, routed)           0.000     9.121    core_inst/tx_fifo_axis_tdata_reg[63]_i_1409_n_0
    SLICE_X158Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1404/CO[3]
                         net (fo=1, routed)           0.000     9.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_1404_n_0
    SLICE_X158Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1399/CO[3]
                         net (fo=1, routed)           0.007     9.227    core_inst/tx_fifo_axis_tdata_reg[63]_i_1399_n_0
    SLICE_X158Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.277 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.277    core_inst/tx_fifo_axis_tdata_reg[63]_i_1394_n_0
    SLICE_X158Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.327 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     9.327    core_inst/tx_fifo_axis_tdata_reg[63]_i_1389_n_0
    SLICE_X158Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.377 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1384/CO[3]
                         net (fo=1, routed)           0.000     9.377    core_inst/tx_fifo_axis_tdata_reg[63]_i_1384_n_0
    SLICE_X158Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.427 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1381/CO[3]
                         net (fo=1, routed)           0.000     9.427    core_inst/tx_fifo_axis_tdata_reg[63]_i_1381_n_0
    SLICE_X158Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.501 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1380/CO[1]
                         net (fo=35, routed)          0.521    10.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_1380_n_2
    SLICE_X157Y371       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    10.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000    10.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.427 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1367/CO[3]
                         net (fo=1, routed)           0.000    10.427    core_inst/tx_fifo_axis_tdata_reg[63]_i_1367_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.476 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[3]
                         net (fo=1, routed)           0.000    10.476    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.525 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.007    10.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.581 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1352/CO[3]
                         net (fo=1, routed)           0.000    10.581    core_inst/tx_fifo_axis_tdata_reg[63]_i_1352_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.630 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1347/CO[3]
                         net (fo=1, routed)           0.000    10.630    core_inst/tx_fifo_axis_tdata_reg[63]_i_1347_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.679 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1342/CO[3]
                         net (fo=1, routed)           0.000    10.679    core_inst/tx_fifo_axis_tdata_reg[63]_i_1342_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.728 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    10.728    core_inst/tx_fifo_axis_tdata_reg[63]_i_1339_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.803 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1338/CO[1]
                         net (fo=35, routed)          0.461    11.264    core_inst/tx_fifo_axis_tdata_reg[63]_i_1338_n_2
    SLICE_X156Y371       LUT3 (Prop_lut3_I0_O)        0.118    11.382 r  core_inst/tx_fifo_axis_tdata[63]_i_1379/O
                         net (fo=1, routed)           0.000    11.382    core_inst/tx_fifo_axis_tdata[63]_i_1379_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.628 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    11.628    core_inst/tx_fifo_axis_tdata_reg[63]_i_1330_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.678 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1325/CO[3]
                         net (fo=1, routed)           0.000    11.678    core_inst/tx_fifo_axis_tdata_reg[63]_i_1325_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.728 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1320/CO[3]
                         net (fo=1, routed)           0.000    11.728    core_inst/tx_fifo_axis_tdata_reg[63]_i_1320_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.778 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1315/CO[3]
                         net (fo=1, routed)           0.007    11.785    core_inst/tx_fifo_axis_tdata_reg[63]_i_1315_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.835 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    11.835    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.885 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    11.885    core_inst/tx_fifo_axis_tdata_reg[63]_i_1305_n_0
    SLICE_X156Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.935 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    11.935    core_inst/tx_fifo_axis_tdata_reg[63]_i_1300_n_0
    SLICE_X156Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.985 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    11.985    core_inst/tx_fifo_axis_tdata_reg[63]_i_1297_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    12.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1296/CO[1]
                         net (fo=35, routed)          0.632    12.690    core_inst/tx_fifo_axis_tdata_reg[63]_i_1296_n_2
    SLICE_X161Y371       LUT3 (Prop_lut3_I0_O)        0.120    12.810 r  core_inst/tx_fifo_axis_tdata[63]_i_1337/O
                         net (fo=1, routed)           0.000    12.810    core_inst/tx_fifo_axis_tdata[63]_i_1337_n_0
    SLICE_X161Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.067 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    13.067    core_inst/tx_fifo_axis_tdata_reg[63]_i_1288_n_0
    SLICE_X161Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.116 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    13.116    core_inst/tx_fifo_axis_tdata_reg[63]_i_1283_n_0
    SLICE_X161Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.165 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    13.165    core_inst/tx_fifo_axis_tdata_reg[63]_i_1278_n_0
    SLICE_X161Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.214 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1273/CO[3]
                         net (fo=1, routed)           0.007    13.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1273_n_0
    SLICE_X161Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.270 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    13.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_0
    SLICE_X161Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1263/CO[3]
                         net (fo=1, routed)           0.000    13.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_1263_n_0
    SLICE_X161Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.368 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    13.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1258_n_0
    SLICE_X161Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.417 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    13.417    core_inst/tx_fifo_axis_tdata_reg[63]_i_1255_n_0
    SLICE_X161Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.492 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1254/CO[1]
                         net (fo=35, routed)          0.375    13.868    core_inst/tx_fifo_axis_tdata_reg[63]_i_1254_n_2
    SLICE_X160Y376       LUT3 (Prop_lut3_I0_O)        0.118    13.986 r  core_inst/tx_fifo_axis_tdata[63]_i_1295/O
                         net (fo=1, routed)           0.000    13.986    core_inst/tx_fifo_axis_tdata[63]_i_1295_n_0
    SLICE_X160Y376       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    14.232    core_inst/tx_fifo_axis_tdata_reg[63]_i_1245_n_0
    SLICE_X160Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.282 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    14.282    core_inst/tx_fifo_axis_tdata_reg[63]_i_1240_n_0
    SLICE_X160Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    14.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_0
    SLICE_X160Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    14.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X160Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.432 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    14.432    core_inst/tx_fifo_axis_tdata_reg[63]_i_1225_n_0
    SLICE_X160Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.482 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1220/CO[3]
                         net (fo=1, routed)           0.000    14.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1220_n_0
    SLICE_X160Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1215/CO[3]
                         net (fo=1, routed)           0.000    14.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1215_n_0
    SLICE_X160Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    14.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_1212_n_0
    SLICE_X160Y384       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.656 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1211/CO[1]
                         net (fo=35, routed)          0.453    15.109    core_inst/tx_fifo_axis_tdata_reg[63]_i_1211_n_2
    SLICE_X159Y379       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    15.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    15.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X159Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    15.514    core_inst/tx_fifo_axis_tdata_reg[63]_i_1198_n_0
    SLICE_X159Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.563 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    15.563    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_0
    SLICE_X159Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.612 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    15.612    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X159Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.661 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    15.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_1183_n_0
    SLICE_X159Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    15.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_1178_n_0
    SLICE_X159Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    15.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_1173_n_0
    SLICE_X159Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    15.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_1170_n_0
    SLICE_X159Y387       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    15.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1169/CO[1]
                         net (fo=35, routed)          0.531    16.414    core_inst/tx_fifo_axis_tdata_reg[63]_i_1169_n_2
    SLICE_X158Y381       LUT3 (Prop_lut3_I0_O)        0.118    16.532 r  core_inst/tx_fifo_axis_tdata[63]_i_1207/O
                         net (fo=1, routed)           0.000    16.532    core_inst/tx_fifo_axis_tdata[63]_i_1207_n_0
    SLICE_X158Y381       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    16.770 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    16.770    core_inst/tx_fifo_axis_tdata_reg[63]_i_1156_n_0
    SLICE_X158Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.820 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    16.820    core_inst/tx_fifo_axis_tdata_reg[63]_i_1151_n_0
    SLICE_X158Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.870 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    16.870    core_inst/tx_fifo_axis_tdata_reg[63]_i_1146_n_0
    SLICE_X158Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.920 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    16.920    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_0
    SLICE_X158Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.970 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1136/CO[3]
                         net (fo=1, routed)           0.000    16.970    core_inst/tx_fifo_axis_tdata_reg[63]_i_1136_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.020 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    17.020    core_inst/tx_fifo_axis_tdata_reg[63]_i_1131_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    17.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_1128_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    17.144 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1127/CO[1]
                         net (fo=35, routed)          0.507    17.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_1127_n_2
    SLICE_X161Y380       LUT3 (Prop_lut3_I0_O)        0.120    17.771 r  core_inst/tx_fifo_axis_tdata[63]_i_1168/O
                         net (fo=1, routed)           0.000    17.771    core_inst/tx_fifo_axis_tdata[63]_i_1168_n_0
    SLICE_X161Y380       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.028 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    18.028    core_inst/tx_fifo_axis_tdata_reg[63]_i_1119_n_0
    SLICE_X161Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.077 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    18.077    core_inst/tx_fifo_axis_tdata_reg[63]_i_1114_n_0
    SLICE_X161Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.126 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    18.126    core_inst/tx_fifo_axis_tdata_reg[63]_i_1109_n_0
    SLICE_X161Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.175 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    18.175    core_inst/tx_fifo_axis_tdata_reg[63]_i_1104_n_0
    SLICE_X161Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    18.224    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_0
    SLICE_X161Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.273 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    18.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_1094_n_0
    SLICE_X161Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.322 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    18.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_1089_n_0
    SLICE_X161Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    18.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_1086_n_0
    SLICE_X161Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.446 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1085/CO[1]
                         net (fo=35, routed)          0.395    18.840    core_inst/tx_fifo_axis_tdata_reg[63]_i_1085_n_2
    SLICE_X160Y385       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    19.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    19.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_1076_n_0
    SLICE_X160Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.254 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    19.254    core_inst/tx_fifo_axis_tdata_reg[63]_i_1071_n_0
    SLICE_X160Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[3]
                         net (fo=1, routed)           0.000    19.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_0
    SLICE_X160Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.354 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    19.354    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X160Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.404 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    19.404    core_inst/tx_fifo_axis_tdata_reg[63]_i_1056_n_0
    SLICE_X160Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.454 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    19.454    core_inst/tx_fifo_axis_tdata_reg[63]_i_1051_n_0
    SLICE_X160Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    19.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_1046_n_0
    SLICE_X160Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.554 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1043/CO[3]
                         net (fo=1, routed)           0.000    19.554    core_inst/tx_fifo_axis_tdata_reg[63]_i_1043_n_0
    SLICE_X160Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    19.628 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1042/CO[1]
                         net (fo=35, routed)          0.474    20.102    core_inst/tx_fifo_axis_tdata_reg[63]_i_1042_n_2
    SLICE_X159Y388       LUT3 (Prop_lut3_I0_O)        0.120    20.222 r  core_inst/tx_fifo_axis_tdata[63]_i_1084/O
                         net (fo=1, routed)           0.000    20.222    core_inst/tx_fifo_axis_tdata[63]_i_1084_n_0
    SLICE_X159Y388       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    20.479 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    20.479    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X159Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    20.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_1029_n_0
    SLICE_X159Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.577 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    20.577    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_0
    SLICE_X159Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.626 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    20.626    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X159Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    20.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1014_n_0
    SLICE_X159Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.724 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    20.724    core_inst/tx_fifo_axis_tdata_reg[63]_i_1009_n_0
    SLICE_X159Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.773 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    20.773    core_inst/tx_fifo_axis_tdata_reg[63]_i_1004_n_0
    SLICE_X159Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    20.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_1001_n_0
    SLICE_X159Y396       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    20.897 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1000/CO[1]
                         net (fo=35, routed)          0.511    21.408    core_inst/tx_fifo_axis_tdata_reg[63]_i_1000_n_2
    SLICE_X158Y390       LUT3 (Prop_lut3_I0_O)        0.118    21.526 r  core_inst/tx_fifo_axis_tdata[63]_i_1037/O
                         net (fo=1, routed)           0.000    21.526    core_inst/tx_fifo_axis_tdata[63]_i_1037_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.772 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_987/CO[3]
                         net (fo=1, routed)           0.000    21.772    core_inst/tx_fifo_axis_tdata_reg[63]_i_987_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_982/CO[3]
                         net (fo=1, routed)           0.000    21.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_982_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_977/CO[3]
                         net (fo=1, routed)           0.000    21.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_977_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.922 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[3]
                         net (fo=1, routed)           0.000    21.922    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_0
    SLICE_X158Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_967/CO[3]
                         net (fo=1, routed)           0.000    21.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_967_n_0
    SLICE_X158Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_962/CO[3]
                         net (fo=1, routed)           0.000    22.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_962_n_0
    SLICE_X158Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.072 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_959/CO[3]
                         net (fo=1, routed)           0.000    22.072    core_inst/tx_fifo_axis_tdata_reg[63]_i_959_n_0
    SLICE_X158Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.146 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_958/CO[1]
                         net (fo=35, routed)          0.503    22.649    core_inst/tx_fifo_axis_tdata_reg[63]_i_958_n_2
    SLICE_X161Y389       LUT3 (Prop_lut3_I0_O)        0.120    22.769 r  core_inst/tx_fifo_axis_tdata[63]_i_999/O
                         net (fo=1, routed)           0.000    22.769    core_inst/tx_fifo_axis_tdata[63]_i_999_n_0
    SLICE_X161Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    23.026 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_950/CO[3]
                         net (fo=1, routed)           0.000    23.026    core_inst/tx_fifo_axis_tdata_reg[63]_i_950_n_0
    SLICE_X161Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.075 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_945/CO[3]
                         net (fo=1, routed)           0.000    23.075    core_inst/tx_fifo_axis_tdata_reg[63]_i_945_n_0
    SLICE_X161Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.124 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_940/CO[3]
                         net (fo=1, routed)           0.000    23.124    core_inst/tx_fifo_axis_tdata_reg[63]_i_940_n_0
    SLICE_X161Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.173 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_935/CO[3]
                         net (fo=1, routed)           0.000    23.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_935_n_0
    SLICE_X161Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.222 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[3]
                         net (fo=1, routed)           0.000    23.222    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_0
    SLICE_X161Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_925/CO[3]
                         net (fo=1, routed)           0.000    23.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_925_n_0
    SLICE_X161Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.320 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_920/CO[3]
                         net (fo=1, routed)           0.000    23.320    core_inst/tx_fifo_axis_tdata_reg[63]_i_920_n_0
    SLICE_X161Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.369 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_917/CO[3]
                         net (fo=1, routed)           0.000    23.369    core_inst/tx_fifo_axis_tdata_reg[63]_i_917_n_0
    SLICE_X161Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.444 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_916/CO[1]
                         net (fo=35, routed)          0.535    23.979    core_inst/tx_fifo_axis_tdata_reg[63]_i_916_n_2
    SLICE_X162Y392       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_907/CO[3]
                         net (fo=1, routed)           0.000    24.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_907_n_0
    SLICE_X162Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.393 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_902/CO[3]
                         net (fo=1, routed)           0.000    24.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_902_n_0
    SLICE_X162Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[3]
                         net (fo=1, routed)           0.000    24.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_0
    SLICE_X162Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    24.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X162Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.543 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_887/CO[3]
                         net (fo=1, routed)           0.000    24.543    core_inst/tx_fifo_axis_tdata_reg[63]_i_887_n_0
    SLICE_X162Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.593 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_882/CO[3]
                         net (fo=1, routed)           0.000    24.593    core_inst/tx_fifo_axis_tdata_reg[63]_i_882_n_0
    SLICE_X162Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.643 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_877/CO[3]
                         net (fo=1, routed)           0.000    24.643    core_inst/tx_fifo_axis_tdata_reg[63]_i_877_n_0
    SLICE_X162Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.693 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_874/CO[3]
                         net (fo=1, routed)           0.001    24.694    core_inst/tx_fifo_axis_tdata_reg[63]_i_874_n_0
    SLICE_X162Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_873/CO[1]
                         net (fo=35, routed)          0.405    25.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_873_n_2
    SLICE_X163Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.529 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    25.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X163Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_860/CO[3]
                         net (fo=1, routed)           0.000    25.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_860_n_0
    SLICE_X163Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.627 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[3]
                         net (fo=1, routed)           0.000    25.627    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_0
    SLICE_X163Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.676 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    25.676    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X163Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_845/CO[3]
                         net (fo=1, routed)           0.000    25.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_845_n_0
    SLICE_X163Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.774 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_840/CO[3]
                         net (fo=1, routed)           0.001    25.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_840_n_0
    SLICE_X163Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.824 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_835/CO[3]
                         net (fo=1, routed)           0.000    25.824    core_inst/tx_fifo_axis_tdata_reg[63]_i_835_n_0
    SLICE_X163Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.873 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_832/CO[3]
                         net (fo=1, routed)           0.000    25.873    core_inst/tx_fifo_axis_tdata_reg[63]_i_832_n_0
    SLICE_X163Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.948 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_831/CO[1]
                         net (fo=35, routed)          0.474    26.422    core_inst/tx_fifo_axis_tdata_reg[63]_i_831_n_2
    SLICE_X161Y400       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    26.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_823/CO[3]
                         net (fo=1, routed)           0.000    26.776    core_inst/tx_fifo_axis_tdata_reg[63]_i_823_n_0
    SLICE_X161Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_818/CO[3]
                         net (fo=1, routed)           0.000    26.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_818_n_0
    SLICE_X161Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.874 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_813/CO[3]
                         net (fo=1, routed)           0.000    26.874    core_inst/tx_fifo_axis_tdata_reg[63]_i_813_n_0
    SLICE_X161Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.923 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_808_n_0
    SLICE_X161Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[3]
                         net (fo=1, routed)           0.000    26.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_0
    SLICE_X161Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.021 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_798/CO[3]
                         net (fo=1, routed)           0.000    27.021    core_inst/tx_fifo_axis_tdata_reg[63]_i_798_n_0
    SLICE_X161Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_793/CO[3]
                         net (fo=1, routed)           0.000    27.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_793_n_0
    SLICE_X161Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_790/CO[3]
                         net (fo=1, routed)           0.000    27.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_790_n_0
    SLICE_X161Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.194 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_789/CO[1]
                         net (fo=35, routed)          0.556    27.750    core_inst/tx_fifo_axis_tdata_reg[63]_i_789_n_2
    SLICE_X160Y398       LUT3 (Prop_lut3_I0_O)        0.118    27.868 r  core_inst/tx_fifo_axis_tdata[63]_i_830/O
                         net (fo=1, routed)           0.000    27.868    core_inst/tx_fifo_axis_tdata[63]_i_830_n_0
    SLICE_X160Y398       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_781/CO[3]
                         net (fo=1, routed)           0.000    28.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_781_n_0
    SLICE_X160Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.164 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_776/CO[3]
                         net (fo=1, routed)           0.001    28.165    core_inst/tx_fifo_axis_tdata_reg[63]_i_776_n_0
    SLICE_X160Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.215 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_771/CO[3]
                         net (fo=1, routed)           0.000    28.215    core_inst/tx_fifo_axis_tdata_reg[63]_i_771_n_0
    SLICE_X160Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.265 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_766/CO[3]
                         net (fo=1, routed)           0.000    28.265    core_inst/tx_fifo_axis_tdata_reg[63]_i_766_n_0
    SLICE_X160Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.315 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[3]
                         net (fo=1, routed)           0.000    28.315    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_0
    SLICE_X160Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.365 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_756/CO[3]
                         net (fo=1, routed)           0.000    28.365    core_inst/tx_fifo_axis_tdata_reg[63]_i_756_n_0
    SLICE_X160Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.415 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_751/CO[3]
                         net (fo=1, routed)           0.000    28.415    core_inst/tx_fifo_axis_tdata_reg[63]_i_751_n_0
    SLICE_X160Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_748/CO[3]
                         net (fo=1, routed)           0.000    28.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_748_n_0
    SLICE_X160Y406       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_747/CO[1]
                         net (fo=35, routed)          0.540    29.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_747_n_2
    SLICE_X158Y401       LUT3 (Prop_lut3_I0_O)        0.120    29.198 r  core_inst/tx_fifo_axis_tdata[63]_i_785/O
                         net (fo=1, routed)           0.000    29.198    core_inst/tx_fifo_axis_tdata[63]_i_785_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    29.436 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_733/CO[3]
                         net (fo=1, routed)           0.000    29.436    core_inst/tx_fifo_axis_tdata_reg[63]_i_733_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.486 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[3]
                         net (fo=1, routed)           0.000    29.486    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_0
    SLICE_X158Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.536 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    29.536    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X158Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.586 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_718/CO[3]
                         net (fo=1, routed)           0.000    29.586    core_inst/tx_fifo_axis_tdata_reg[63]_i_718_n_0
    SLICE_X158Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.636 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_713/CO[3]
                         net (fo=1, routed)           0.000    29.636    core_inst/tx_fifo_axis_tdata_reg[63]_i_713_n_0
    SLICE_X158Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.686 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_708/CO[3]
                         net (fo=1, routed)           0.000    29.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_708_n_0
    SLICE_X158Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.736 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_705/CO[3]
                         net (fo=1, routed)           0.000    29.736    core_inst/tx_fifo_axis_tdata_reg[63]_i_705_n_0
    SLICE_X158Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_704/CO[1]
                         net (fo=35, routed)          0.497    30.307    core_inst/tx_fifo_axis_tdata_reg[63]_i_704_n_2
    SLICE_X159Y403       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    30.663 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    30.663    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X159Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.712 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_691/CO[3]
                         net (fo=1, routed)           0.000    30.712    core_inst/tx_fifo_axis_tdata_reg[63]_i_691_n_0
    SLICE_X159Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[3]
                         net (fo=1, routed)           0.000    30.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_0
    SLICE_X159Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    30.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X159Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_676/CO[3]
                         net (fo=1, routed)           0.000    30.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_676_n_0
    SLICE_X159Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_671/CO[3]
                         net (fo=1, routed)           0.000    30.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_671_n_0
    SLICE_X159Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.957 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_666/CO[3]
                         net (fo=1, routed)           0.000    30.957    core_inst/tx_fifo_axis_tdata_reg[63]_i_666_n_0
    SLICE_X159Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.006 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_663/CO[3]
                         net (fo=1, routed)           0.000    31.006    core_inst/tx_fifo_axis_tdata_reg[63]_i_663_n_0
    SLICE_X159Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_662/CO[1]
                         net (fo=35, routed)          0.468    31.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_662_n_2
    SLICE_X157Y405       LUT3 (Prop_lut3_I0_O)        0.118    31.667 r  core_inst/tx_fifo_axis_tdata[63]_i_703/O
                         net (fo=1, routed)           0.000    31.667    core_inst/tx_fifo_axis_tdata[63]_i_703_n_0
    SLICE_X157Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.924 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_654/CO[3]
                         net (fo=1, routed)           0.000    31.924    core_inst/tx_fifo_axis_tdata_reg[63]_i_654_n_0
    SLICE_X157Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.973 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_649/CO[3]
                         net (fo=1, routed)           0.000    31.973    core_inst/tx_fifo_axis_tdata_reg[63]_i_649_n_0
    SLICE_X157Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_644/CO[3]
                         net (fo=1, routed)           0.000    32.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_644_n_0
    SLICE_X157Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_639/CO[3]
                         net (fo=1, routed)           0.000    32.071    core_inst/tx_fifo_axis_tdata_reg[63]_i_639_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.120 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[3]
                         net (fo=1, routed)           0.000    32.120    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_629_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.218 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_624/CO[3]
                         net (fo=1, routed)           0.000    32.218    core_inst/tx_fifo_axis_tdata_reg[63]_i_624_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.267 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_621/CO[3]
                         net (fo=1, routed)           0.000    32.267    core_inst/tx_fifo_axis_tdata_reg[63]_i_621_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.342 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_620/CO[1]
                         net (fo=35, routed)          0.483    32.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_620_n_2
    SLICE_X158Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    33.189 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_612/CO[3]
                         net (fo=1, routed)           0.000    33.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_612_n_0
    SLICE_X158Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.239 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_607/CO[3]
                         net (fo=1, routed)           0.000    33.239    core_inst/tx_fifo_axis_tdata_reg[63]_i_607_n_0
    SLICE_X158Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_602/CO[3]
                         net (fo=1, routed)           0.000    33.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_602_n_0
    SLICE_X158Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_597/CO[3]
                         net (fo=1, routed)           0.000    33.339    core_inst/tx_fifo_axis_tdata_reg[63]_i_597_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.389 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[3]
                         net (fo=1, routed)           0.000    33.389    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.439 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_587/CO[3]
                         net (fo=1, routed)           0.000    33.439    core_inst/tx_fifo_axis_tdata_reg[63]_i_587_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.489 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_582/CO[3]
                         net (fo=1, routed)           0.000    33.489    core_inst/tx_fifo_axis_tdata_reg[63]_i_582_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_579/CO[3]
                         net (fo=1, routed)           0.000    33.539    core_inst/tx_fifo_axis_tdata_reg[63]_i_579_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    33.613 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_578/CO[1]
                         net (fo=35, routed)          0.506    34.120    core_inst/tx_fifo_axis_tdata_reg[63]_i_578_n_2
    SLICE_X159Y412       LUT3 (Prop_lut3_I0_O)        0.120    34.240 r  core_inst/tx_fifo_axis_tdata[63]_i_619/O
                         net (fo=1, routed)           0.000    34.240    core_inst/tx_fifo_axis_tdata[63]_i_619_n_0
    SLICE_X159Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    34.497 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_569/CO[3]
                         net (fo=1, routed)           0.000    34.497    core_inst/tx_fifo_axis_tdata_reg[63]_i_569_n_0
    SLICE_X159Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.546 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_564/CO[3]
                         net (fo=1, routed)           0.000    34.546    core_inst/tx_fifo_axis_tdata_reg[63]_i_564_n_0
    SLICE_X159Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.595 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[3]
                         net (fo=1, routed)           0.000    34.595    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_0
    SLICE_X159Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.644 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_554/CO[3]
                         net (fo=1, routed)           0.000    34.644    core_inst/tx_fifo_axis_tdata_reg[63]_i_554_n_0
    SLICE_X159Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.693 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_549/CO[3]
                         net (fo=1, routed)           0.000    34.693    core_inst/tx_fifo_axis_tdata_reg[63]_i_549_n_0
    SLICE_X159Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.742 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_544/CO[3]
                         net (fo=1, routed)           0.000    34.742    core_inst/tx_fifo_axis_tdata_reg[63]_i_544_n_0
    SLICE_X159Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.791 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_539/CO[3]
                         net (fo=1, routed)           0.000    34.791    core_inst/tx_fifo_axis_tdata_reg[63]_i_539_n_0
    SLICE_X159Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.840 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_536/CO[3]
                         net (fo=1, routed)           0.000    34.840    core_inst/tx_fifo_axis_tdata_reg[63]_i_536_n_0
    SLICE_X159Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.915 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_535/CO[1]
                         net (fo=35, routed)          0.538    35.453    core_inst/tx_fifo_axis_tdata_reg[63]_i_535_n_2
    SLICE_X160Y412       LUT3 (Prop_lut3_I0_O)        0.118    35.571 r  core_inst/tx_fifo_axis_tdata[63]_i_577/O
                         net (fo=1, routed)           0.000    35.571    core_inst/tx_fifo_axis_tdata[63]_i_577_n_0
    SLICE_X160Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    35.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.000    35.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X160Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.867 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_522/CO[3]
                         net (fo=1, routed)           0.000    35.867    core_inst/tx_fifo_axis_tdata_reg[63]_i_522_n_0
    SLICE_X160Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.917 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[3]
                         net (fo=1, routed)           0.000    35.917    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_0
    SLICE_X160Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.967 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    35.967    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X160Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.017 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_507/CO[3]
                         net (fo=1, routed)           0.000    36.017    core_inst/tx_fifo_axis_tdata_reg[63]_i_507_n_0
    SLICE_X160Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.067 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.067    core_inst/tx_fifo_axis_tdata_reg[63]_i_502_n_0
    SLICE_X160Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.117 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_497/CO[3]
                         net (fo=1, routed)           0.000    36.117    core_inst/tx_fifo_axis_tdata_reg[63]_i_497_n_0
    SLICE_X160Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.167 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_494/CO[3]
                         net (fo=1, routed)           0.000    36.167    core_inst/tx_fifo_axis_tdata_reg[63]_i_494_n_0
    SLICE_X160Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.241 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_493/CO[1]
                         net (fo=35, routed)          0.384    36.624    core_inst/tx_fifo_axis_tdata_reg[63]_i_493_n_2
    SLICE_X161Y416       LUT3 (Prop_lut3_I0_O)        0.120    36.744 r  core_inst/tx_fifo_axis_tdata[63]_i_534/O
                         net (fo=1, routed)           0.000    36.744    core_inst/tx_fifo_axis_tdata[63]_i_534_n_0
    SLICE_X161Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.001 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_478/CO[3]
                         net (fo=1, routed)           0.000    37.001    core_inst/tx_fifo_axis_tdata_reg[63]_i_478_n_0
    SLICE_X161Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.050 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_473/CO[3]
                         net (fo=1, routed)           0.000    37.050    core_inst/tx_fifo_axis_tdata_reg[63]_i_473_n_0
    SLICE_X161Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.099 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.099    core_inst/tx_fifo_axis_tdata_reg[63]_i_468_n_0
    SLICE_X161Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.148 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_463/CO[3]
                         net (fo=1, routed)           0.000    37.148    core_inst/tx_fifo_axis_tdata_reg[63]_i_463_n_0
    SLICE_X161Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.197 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_458/CO[3]
                         net (fo=1, routed)           0.000    37.197    core_inst/tx_fifo_axis_tdata_reg[63]_i_458_n_0
    SLICE_X161Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.246 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_453/CO[3]
                         net (fo=1, routed)           0.000    37.246    core_inst/tx_fifo_axis_tdata_reg[63]_i_453_n_0
    SLICE_X161Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_448/CO[3]
                         net (fo=1, routed)           0.000    37.295    core_inst/tx_fifo_axis_tdata_reg[63]_i_448_n_0
    SLICE_X161Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.344 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_445/CO[3]
                         net (fo=1, routed)           0.000    37.344    core_inst/tx_fifo_axis_tdata_reg[63]_i_445_n_0
    SLICE_X161Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.419 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_444/CO[1]
                         net (fo=35, routed)          0.437    37.857    core_inst/tx_fifo_axis_tdata_reg[63]_i_444_n_2
    SLICE_X160Y421       LUT3 (Prop_lut3_I0_O)        0.118    37.975 r  core_inst/tx_fifo_axis_tdata[63]_i_492/O
                         net (fo=1, routed)           0.000    37.975    core_inst/tx_fifo_axis_tdata[63]_i_492_n_0
    SLICE_X160Y421       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    38.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[3]
                         net (fo=1, routed)           0.000    38.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_0
    SLICE_X160Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_421/CO[3]
                         net (fo=1, routed)           0.000    38.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_421_n_0
    SLICE_X160Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.321 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_416/CO[3]
                         net (fo=1, routed)           0.000    38.321    core_inst/tx_fifo_axis_tdata_reg[63]_i_416_n_0
    SLICE_X160Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_411/CO[3]
                         net (fo=1, routed)           0.007    38.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_411_n_0
    SLICE_X160Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_406/CO[3]
                         net (fo=1, routed)           0.000    38.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_406_n_0
    SLICE_X160Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.478 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_401/CO[3]
                         net (fo=1, routed)           0.000    38.478    core_inst/tx_fifo_axis_tdata_reg[63]_i_401_n_0
    SLICE_X160Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_396/CO[3]
                         net (fo=1, routed)           0.000    38.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_396_n_0
    SLICE_X160Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_393/CO[3]
                         net (fo=1, routed)           0.000    38.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_393_n_0
    SLICE_X160Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_392/CO[1]
                         net (fo=35, routed)          0.439    39.090    core_inst/tx_fifo_axis_tdata_reg[63]_i_392_n_2
    SLICE_X159Y422       LUT3 (Prop_lut3_I0_O)        0.120    39.210 r  core_inst/tx_fifo_axis_tdata[63]_i_489/O
                         net (fo=1, routed)           0.000    39.210    core_inst/tx_fifo_axis_tdata[63]_i_489_n_0
    SLICE_X159Y422       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.467 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_434/CO[3]
                         net (fo=1, routed)           0.000    39.467    core_inst/tx_fifo_axis_tdata_reg[63]_i_434_n_0
    SLICE_X159Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.516 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_387/CO[3]
                         net (fo=1, routed)           0.000    39.516    core_inst/tx_fifo_axis_tdata_reg[63]_i_387_n_0
    SLICE_X159Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.565 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_364/CO[3]
                         net (fo=1, routed)           0.007    39.572    core_inst/tx_fifo_axis_tdata_reg[63]_i_364_n_0
    SLICE_X159Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_359/CO[3]
                         net (fo=1, routed)           0.000    39.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_359_n_0
    SLICE_X159Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.670 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.670    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X159Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.719 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_349_n_0
    SLICE_X159Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_344_n_0
    SLICE_X159Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_341/CO[3]
                         net (fo=1, routed)           0.000    39.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_341_n_0
    SLICE_X159Y430       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.892 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_340/CO[1]
                         net (fo=35, routed)          0.501    40.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_340_n_2
    SLICE_X158Y422       LUT3 (Prop_lut3_I0_O)        0.118    40.511 r  core_inst/tx_fifo_axis_tdata[63]_i_486/O
                         net (fo=1, routed)           0.000    40.511    core_inst/tx_fifo_axis_tdata[63]_i_486_n_0
    SLICE_X158Y422       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    40.757 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_426/CO[3]
                         net (fo=1, routed)           0.000    40.757    core_inst/tx_fifo_axis_tdata_reg[63]_i_426_n_0
    SLICE_X158Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.807 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_382/CO[3]
                         net (fo=1, routed)           0.000    40.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_382_n_0
    SLICE_X158Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.857 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_335/CO[3]
                         net (fo=1, routed)           0.007    40.864    core_inst/tx_fifo_axis_tdata_reg[63]_i_335_n_0
    SLICE_X158Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.914 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.914    core_inst/tx_fifo_axis_tdata_reg[63]_i_303_n_0
    SLICE_X158Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.964 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_298/CO[3]
                         net (fo=1, routed)           0.000    40.964    core_inst/tx_fifo_axis_tdata_reg[63]_i_298_n_0
    SLICE_X158Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.014 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_293/CO[3]
                         net (fo=1, routed)           0.000    41.014    core_inst/tx_fifo_axis_tdata_reg[63]_i_293_n_0
    SLICE_X158Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.064 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_288/CO[3]
                         net (fo=1, routed)           0.000    41.064    core_inst/tx_fifo_axis_tdata_reg[63]_i_288_n_0
    SLICE_X158Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_285/CO[3]
                         net (fo=1, routed)           0.000    41.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_285_n_0
    SLICE_X158Y430       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    41.188 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_284/CO[1]
                         net (fo=35, routed)          0.532    41.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_284_n_2
    SLICE_X156Y426       LUT3 (Prop_lut3_I0_O)        0.120    41.839 r  core_inst/tx_fifo_axis_tdata[63]_i_433/O
                         net (fo=1, routed)           0.000    41.839    core_inst/tx_fifo_axis_tdata[63]_i_433_n_0
    SLICE_X156Y426       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    42.085 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_374/CO[3]
                         net (fo=1, routed)           0.000    42.085    core_inst/tx_fifo_axis_tdata_reg[63]_i_374_n_0
    SLICE_X156Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.135 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_369/CO[3]
                         net (fo=1, routed)           0.000    42.135    core_inst/tx_fifo_axis_tdata_reg[63]_i_369_n_0
    SLICE_X156Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_327/CO[3]
                         net (fo=1, routed)           0.000    42.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_327_n_0
    SLICE_X156Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_279/CO[3]
                         net (fo=1, routed)           0.000    42.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_279_n_0
    SLICE_X156Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.285 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.285    core_inst/tx_fifo_axis_tdata_reg[63]_i_220_n_0
    SLICE_X156Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.335 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_215/CO[3]
                         net (fo=1, routed)           0.000    42.335    core_inst/tx_fifo_axis_tdata_reg[63]_i_215_n_0
    SLICE_X156Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.385 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_210/CO[3]
                         net (fo=1, routed)           0.000    42.385    core_inst/tx_fifo_axis_tdata_reg[63]_i_210_n_0
    SLICE_X156Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.435 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_207/CO[3]
                         net (fo=1, routed)           0.000    42.435    core_inst/tx_fifo_axis_tdata_reg[63]_i_207_n_0
    SLICE_X156Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    42.509 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_206/CO[1]
                         net (fo=35, routed)          0.457    42.966    core_inst/tx_fifo_axis_tdata_reg[63]_i_206_n_2
    SLICE_X157Y429       LUT3 (Prop_lut3_I0_O)        0.120    43.086 r  core_inst/tx_fifo_axis_tdata[63]_i_381/O
                         net (fo=1, routed)           0.000    43.086    core_inst/tx_fifo_axis_tdata[63]_i_381_n_0
    SLICE_X157Y429       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_322/CO[3]
                         net (fo=1, routed)           0.000    43.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_322_n_0
    SLICE_X157Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.392 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_313/CO[3]
                         net (fo=1, routed)           0.000    43.392    core_inst/tx_fifo_axis_tdata_reg[63]_i_313_n_0
    SLICE_X157Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.441 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_308/CO[3]
                         net (fo=1, routed)           0.000    43.441    core_inst/tx_fifo_axis_tdata_reg[63]_i_308_n_0
    SLICE_X157Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.490 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    43.490    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X157Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_201/CO[3]
                         net (fo=1, routed)           0.000    43.539    core_inst/tx_fifo_axis_tdata_reg[63]_i_201_n_0
    SLICE_X157Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.588 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_134/CO[3]
                         net (fo=1, routed)           0.000    43.588    core_inst/tx_fifo_axis_tdata_reg[63]_i_134_n_0
    SLICE_X157Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_129/CO[3]
                         net (fo=1, routed)           0.000    43.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_129_n_0
    SLICE_X157Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.686 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_126/CO[3]
                         net (fo=1, routed)           0.000    43.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_126_n_0
    SLICE_X157Y437       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_125/CO[1]
                         net (fo=35, routed)          0.513    44.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_125_n_2
    SLICE_X158Y433       LUT3 (Prop_lut3_I0_O)        0.118    44.391 r  core_inst/tx_fifo_axis_tdata[63]_i_334/O
                         net (fo=1, routed)           0.000    44.391    core_inst/tx_fifo_axis_tdata[63]_i_334_n_0
    SLICE_X158Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    44.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_272_n_0
    SLICE_X158Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.687 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_242/CO[3]
                         net (fo=1, routed)           0.000    44.687    core_inst/tx_fifo_axis_tdata_reg[63]_i_242_n_0
    SLICE_X158Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    44.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X158Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.787 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X158Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.837 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.000    44.837    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X158Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.887 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_120/CO[3]
                         net (fo=1, routed)           0.000    44.887    core_inst/tx_fifo_axis_tdata_reg[63]_i_120_n_0
    SLICE_X158Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.937 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_68/CO[3]
                         net (fo=1, routed)           0.000    44.937    core_inst/tx_fifo_axis_tdata_reg[63]_i_68_n_0
    SLICE_X158Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.987 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_65/CO[3]
                         net (fo=1, routed)           0.000    44.987    core_inst/tx_fifo_axis_tdata_reg[63]_i_65_n_0
    SLICE_X158Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.061 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_64/CO[1]
                         net (fo=35, routed)          0.443    45.505    core_inst/tx_fifo_axis_tdata_reg[63]_i_64_n_2
    SLICE_X159Y434       LUT3 (Prop_lut3_I0_O)        0.120    45.625 r  core_inst/tx_fifo_axis_tdata[63]_i_276/O
                         net (fo=1, routed)           0.000    45.625    core_inst/tx_fifo_axis_tdata[63]_i_276_n_0
    SLICE_X159Y434       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.882 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_191/CO[3]
                         net (fo=1, routed)           0.000    45.882    core_inst/tx_fifo_axis_tdata_reg[63]_i_191_n_0
    SLICE_X159Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.931 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_237/CO[3]
                         net (fo=1, routed)           0.000    45.931    core_inst/tx_fifo_axis_tdata_reg[63]_i_237_n_0
    SLICE_X159Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.980 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_152/CO[3]
                         net (fo=1, routed)           0.000    45.980    core_inst/tx_fifo_axis_tdata_reg[63]_i_152_n_0
    SLICE_X159Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.029 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    46.029    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X159Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.078 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    46.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X159Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.127 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_94/CO[3]
                         net (fo=1, routed)           0.000    46.127    core_inst/tx_fifo_axis_tdata_reg[63]_i_94_n_0
    SLICE_X159Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.176 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_59/CO[3]
                         net (fo=1, routed)           0.000    46.176    core_inst/tx_fifo_axis_tdata_reg[63]_i_59_n_0
    SLICE_X159Y441       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.225 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_26/CO[3]
                         net (fo=1, routed)           0.000    46.225    core_inst/tx_fifo_axis_tdata_reg[63]_i_26_n_0
    SLICE_X159Y442       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    46.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_25/CO[1]
                         net (fo=35, routed)          0.509    46.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_25_n_2
    SLICE_X161Y436       LUT3 (Prop_lut3_I0_O)        0.118    46.926 r  core_inst/tx_fifo_axis_tdata[63]_i_194/O
                         net (fo=1, routed)           0.000    46.926    core_inst/tx_fifo_axis_tdata[63]_i_194_n_0
    SLICE_X161Y436       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188    47.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    47.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X161Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.163 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    47.163    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X161Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.212 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_151/CO[3]
                         net (fo=1, routed)           0.000    47.212    core_inst/tx_fifo_axis_tdata_reg[63]_i_151_n_0
    SLICE_X161Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.261 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_79/CO[3]
                         net (fo=1, routed)           0.000    47.261    core_inst/tx_fifo_axis_tdata_reg[63]_i_79_n_0
    SLICE_X161Y440       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    47.365 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_76/O[0]
                         net (fo=5, routed)           0.374    47.739    core_inst/tx_fifo_axis_tdata_reg[63]_i_76_n_7
    SLICE_X160Y441       LUT6 (Prop_lut6_I4_O)        0.120    47.859 r  core_inst/tx_fifo_axis_tdata[63]_i_255/O
                         net (fo=2, routed)           0.227    48.086    core_inst/tx_fifo_axis_tdata[63]_i_255_n_0
    SLICE_X160Y441       LUT3 (Prop_lut3_I2_O)        0.043    48.129 r  core_inst/tx_fifo_axis_tdata[63]_i_163/O
                         net (fo=1, routed)           0.459    48.588    core_inst/tx_fifo_axis_tdata[63]_i_163_n_0
    SLICE_X162Y440       LUT6 (Prop_lut6_I4_O)        0.043    48.631 r  core_inst/tx_fifo_axis_tdata[63]_i_82/O
                         net (fo=11, routed)          0.458    49.089    core_inst/tx_fifo_axis_tdata[63]_i_82_n_0
    SLICE_X164Y446       LUT6 (Prop_lut6_I0_O)        0.043    49.132 f  core_inst/tx_fifo_axis_tdata[63]_i_107/O
                         net (fo=1, routed)           0.515    49.647    core_inst/tx_fifo_axis_tdata[63]_i_107_n_0
    SLICE_X164Y447       LUT6 (Prop_lut6_I5_O)        0.043    49.690 f  core_inst/tx_fifo_axis_tdata[63]_i_44/O
                         net (fo=1, routed)           0.427    50.117    core_inst/tx_fifo_axis_tdata[63]_i_44_n_0
    SLICE_X164Y448       LUT6 (Prop_lut6_I2_O)        0.043    50.160 r  core_inst/tx_fifo_axis_tdata[63]_i_16/O
                         net (fo=3, routed)           0.349    50.509    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_16_n_0_alias
    SLICE_X162Y448       LUT6 (Prop_lut6_I4_O)        0.043    50.552 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1_comp/O
                         net (fo=39, routed)          0.368    50.920    core_inst/udp_complete_inst_n_38
    SLICE_X163Y450       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.451    11.287    core_inst/coreclk_out
    SLICE_X163Y450       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[62]/C
                         clock pessimism              1.194    12.481    
                         clock uncertainty           -0.035    12.445    
    SLICE_X163Y450       FDRE (Setup_fdre_C_R)       -0.295    12.150    core_inst/tx_fifo_axis_tdata_reg[62]
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                         -50.920    
  -------------------------------------------------------------------
                         slack                                -38.769    

Slack (VIOLATED) :        -38.769ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.949ns  (logic 26.181ns (58.246%)  route 18.768ns (41.754%))
  Logic Levels:           320  (CARRY4=289 LUT2=1 LUT3=24 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 11.287 - 6.400 ) 
    Source Clock Delay      (SCD):    5.971ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.501     5.971    core_inst/coreclk_out
    SLICE_X159Y364       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y364       FDRE (Prop_fdre_C_Q)         0.216     6.187 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.357    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X158Y363       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[3]
                         net (fo=1, routed)           0.000     6.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_0
    SLICE_X158Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.696 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_483/CO[3]
                         net (fo=1, routed)           0.000     6.696    core_inst/tx_fifo_axis_tdata_reg[63]_i_483_n_0
    SLICE_X158Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.746 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_574/CO[3]
                         net (fo=1, routed)           0.000     6.746    core_inst/tx_fifo_axis_tdata_reg[63]_i_574_n_0
    SLICE_X158Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.796 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_743/CO[3]
                         net (fo=1, routed)           0.000     6.796    core_inst/tx_fifo_axis_tdata_reg[63]_i_743_n_0
    SLICE_X158Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.846 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_912/CO[3]
                         net (fo=1, routed)           0.000     6.846    core_inst/tx_fifo_axis_tdata_reg[63]_i_912_n_0
    SLICE_X158Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.896 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1081/CO[3]
                         net (fo=1, routed)           0.000     6.896    core_inst/tx_fifo_axis_tdata_reg[63]_i_1081_n_0
    SLICE_X158Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.946 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1250/CO[3]
                         net (fo=1, routed)           0.000     6.946    core_inst/tx_fifo_axis_tdata_reg[63]_i_1250_n_0
    SLICE_X158Y370       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.054 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1419/O[2]
                         net (fo=2, routed)           0.314     7.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1419_n_5
    SLICE_X159Y370       LUT2 (Prop_lut2_I1_O)        0.126     7.494 r  core_inst/tx_fifo_axis_tdata[63]_i_1527/O
                         net (fo=1, routed)           0.000     7.494    core_inst/tx_fifo_axis_tdata[63]_i_1527_n_0
    SLICE_X159Y370       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1457/CO[3]
                         net (fo=1, routed)           0.000     7.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_1457_n_0
    SLICE_X159Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.794 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1452/CO[3]
                         net (fo=1, routed)           0.000     7.794    core_inst/tx_fifo_axis_tdata_reg[63]_i_1452_n_0
    SLICE_X159Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1447/CO[3]
                         net (fo=1, routed)           0.000     7.843    core_inst/tx_fifo_axis_tdata_reg[63]_i_1447_n_0
    SLICE_X159Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.892 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1442/CO[3]
                         net (fo=1, routed)           0.000     7.892    core_inst/tx_fifo_axis_tdata_reg[63]_i_1442_n_0
    SLICE_X159Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.941 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1437/CO[3]
                         net (fo=1, routed)           0.007     7.948    core_inst/tx_fifo_axis_tdata_reg[63]_i_1437_n_0
    SLICE_X159Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.997 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     7.997    core_inst/tx_fifo_axis_tdata_reg[63]_i_1432_n_0
    SLICE_X159Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.046 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1427/CO[3]
                         net (fo=1, routed)           0.000     8.046    core_inst/tx_fifo_axis_tdata_reg[63]_i_1427_n_0
    SLICE_X159Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.095 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.095    core_inst/tx_fifo_axis_tdata_reg[63]_i_1424_n_0
    SLICE_X159Y378       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.222 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1423/CO[0]
                         net (fo=35, routed)          0.472     8.695    core_inst/tx_fifo_axis_tdata_reg[63]_i_1423_n_3
    SLICE_X158Y371       LUT3 (Prop_lut3_I0_O)        0.130     8.825 r  core_inst/tx_fifo_axis_tdata[63]_i_1464/O
                         net (fo=1, routed)           0.000     8.825    core_inst/tx_fifo_axis_tdata[63]_i_1464_n_0
    SLICE_X158Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1414/CO[3]
                         net (fo=1, routed)           0.000     9.071    core_inst/tx_fifo_axis_tdata_reg[63]_i_1414_n_0
    SLICE_X158Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.121 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1409/CO[3]
                         net (fo=1, routed)           0.000     9.121    core_inst/tx_fifo_axis_tdata_reg[63]_i_1409_n_0
    SLICE_X158Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1404/CO[3]
                         net (fo=1, routed)           0.000     9.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_1404_n_0
    SLICE_X158Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1399/CO[3]
                         net (fo=1, routed)           0.007     9.227    core_inst/tx_fifo_axis_tdata_reg[63]_i_1399_n_0
    SLICE_X158Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.277 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.277    core_inst/tx_fifo_axis_tdata_reg[63]_i_1394_n_0
    SLICE_X158Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.327 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     9.327    core_inst/tx_fifo_axis_tdata_reg[63]_i_1389_n_0
    SLICE_X158Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.377 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1384/CO[3]
                         net (fo=1, routed)           0.000     9.377    core_inst/tx_fifo_axis_tdata_reg[63]_i_1384_n_0
    SLICE_X158Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.427 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1381/CO[3]
                         net (fo=1, routed)           0.000     9.427    core_inst/tx_fifo_axis_tdata_reg[63]_i_1381_n_0
    SLICE_X158Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.501 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1380/CO[1]
                         net (fo=35, routed)          0.521    10.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_1380_n_2
    SLICE_X157Y371       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    10.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000    10.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.427 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1367/CO[3]
                         net (fo=1, routed)           0.000    10.427    core_inst/tx_fifo_axis_tdata_reg[63]_i_1367_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.476 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[3]
                         net (fo=1, routed)           0.000    10.476    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.525 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.007    10.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.581 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1352/CO[3]
                         net (fo=1, routed)           0.000    10.581    core_inst/tx_fifo_axis_tdata_reg[63]_i_1352_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.630 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1347/CO[3]
                         net (fo=1, routed)           0.000    10.630    core_inst/tx_fifo_axis_tdata_reg[63]_i_1347_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.679 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1342/CO[3]
                         net (fo=1, routed)           0.000    10.679    core_inst/tx_fifo_axis_tdata_reg[63]_i_1342_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.728 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    10.728    core_inst/tx_fifo_axis_tdata_reg[63]_i_1339_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.803 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1338/CO[1]
                         net (fo=35, routed)          0.461    11.264    core_inst/tx_fifo_axis_tdata_reg[63]_i_1338_n_2
    SLICE_X156Y371       LUT3 (Prop_lut3_I0_O)        0.118    11.382 r  core_inst/tx_fifo_axis_tdata[63]_i_1379/O
                         net (fo=1, routed)           0.000    11.382    core_inst/tx_fifo_axis_tdata[63]_i_1379_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.628 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    11.628    core_inst/tx_fifo_axis_tdata_reg[63]_i_1330_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.678 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1325/CO[3]
                         net (fo=1, routed)           0.000    11.678    core_inst/tx_fifo_axis_tdata_reg[63]_i_1325_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.728 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1320/CO[3]
                         net (fo=1, routed)           0.000    11.728    core_inst/tx_fifo_axis_tdata_reg[63]_i_1320_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.778 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1315/CO[3]
                         net (fo=1, routed)           0.007    11.785    core_inst/tx_fifo_axis_tdata_reg[63]_i_1315_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.835 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    11.835    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.885 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    11.885    core_inst/tx_fifo_axis_tdata_reg[63]_i_1305_n_0
    SLICE_X156Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.935 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    11.935    core_inst/tx_fifo_axis_tdata_reg[63]_i_1300_n_0
    SLICE_X156Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.985 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    11.985    core_inst/tx_fifo_axis_tdata_reg[63]_i_1297_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    12.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1296/CO[1]
                         net (fo=35, routed)          0.632    12.690    core_inst/tx_fifo_axis_tdata_reg[63]_i_1296_n_2
    SLICE_X161Y371       LUT3 (Prop_lut3_I0_O)        0.120    12.810 r  core_inst/tx_fifo_axis_tdata[63]_i_1337/O
                         net (fo=1, routed)           0.000    12.810    core_inst/tx_fifo_axis_tdata[63]_i_1337_n_0
    SLICE_X161Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.067 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    13.067    core_inst/tx_fifo_axis_tdata_reg[63]_i_1288_n_0
    SLICE_X161Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.116 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    13.116    core_inst/tx_fifo_axis_tdata_reg[63]_i_1283_n_0
    SLICE_X161Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.165 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    13.165    core_inst/tx_fifo_axis_tdata_reg[63]_i_1278_n_0
    SLICE_X161Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.214 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1273/CO[3]
                         net (fo=1, routed)           0.007    13.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1273_n_0
    SLICE_X161Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.270 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    13.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_0
    SLICE_X161Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1263/CO[3]
                         net (fo=1, routed)           0.000    13.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_1263_n_0
    SLICE_X161Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.368 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    13.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1258_n_0
    SLICE_X161Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.417 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    13.417    core_inst/tx_fifo_axis_tdata_reg[63]_i_1255_n_0
    SLICE_X161Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.492 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1254/CO[1]
                         net (fo=35, routed)          0.375    13.868    core_inst/tx_fifo_axis_tdata_reg[63]_i_1254_n_2
    SLICE_X160Y376       LUT3 (Prop_lut3_I0_O)        0.118    13.986 r  core_inst/tx_fifo_axis_tdata[63]_i_1295/O
                         net (fo=1, routed)           0.000    13.986    core_inst/tx_fifo_axis_tdata[63]_i_1295_n_0
    SLICE_X160Y376       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    14.232    core_inst/tx_fifo_axis_tdata_reg[63]_i_1245_n_0
    SLICE_X160Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.282 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    14.282    core_inst/tx_fifo_axis_tdata_reg[63]_i_1240_n_0
    SLICE_X160Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    14.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_0
    SLICE_X160Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    14.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X160Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.432 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    14.432    core_inst/tx_fifo_axis_tdata_reg[63]_i_1225_n_0
    SLICE_X160Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.482 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1220/CO[3]
                         net (fo=1, routed)           0.000    14.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1220_n_0
    SLICE_X160Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1215/CO[3]
                         net (fo=1, routed)           0.000    14.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1215_n_0
    SLICE_X160Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    14.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_1212_n_0
    SLICE_X160Y384       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.656 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1211/CO[1]
                         net (fo=35, routed)          0.453    15.109    core_inst/tx_fifo_axis_tdata_reg[63]_i_1211_n_2
    SLICE_X159Y379       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    15.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    15.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X159Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    15.514    core_inst/tx_fifo_axis_tdata_reg[63]_i_1198_n_0
    SLICE_X159Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.563 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    15.563    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_0
    SLICE_X159Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.612 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    15.612    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X159Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.661 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    15.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_1183_n_0
    SLICE_X159Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    15.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_1178_n_0
    SLICE_X159Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    15.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_1173_n_0
    SLICE_X159Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    15.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_1170_n_0
    SLICE_X159Y387       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    15.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1169/CO[1]
                         net (fo=35, routed)          0.531    16.414    core_inst/tx_fifo_axis_tdata_reg[63]_i_1169_n_2
    SLICE_X158Y381       LUT3 (Prop_lut3_I0_O)        0.118    16.532 r  core_inst/tx_fifo_axis_tdata[63]_i_1207/O
                         net (fo=1, routed)           0.000    16.532    core_inst/tx_fifo_axis_tdata[63]_i_1207_n_0
    SLICE_X158Y381       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    16.770 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    16.770    core_inst/tx_fifo_axis_tdata_reg[63]_i_1156_n_0
    SLICE_X158Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.820 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    16.820    core_inst/tx_fifo_axis_tdata_reg[63]_i_1151_n_0
    SLICE_X158Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.870 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    16.870    core_inst/tx_fifo_axis_tdata_reg[63]_i_1146_n_0
    SLICE_X158Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.920 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    16.920    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_0
    SLICE_X158Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.970 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1136/CO[3]
                         net (fo=1, routed)           0.000    16.970    core_inst/tx_fifo_axis_tdata_reg[63]_i_1136_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.020 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    17.020    core_inst/tx_fifo_axis_tdata_reg[63]_i_1131_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    17.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_1128_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    17.144 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1127/CO[1]
                         net (fo=35, routed)          0.507    17.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_1127_n_2
    SLICE_X161Y380       LUT3 (Prop_lut3_I0_O)        0.120    17.771 r  core_inst/tx_fifo_axis_tdata[63]_i_1168/O
                         net (fo=1, routed)           0.000    17.771    core_inst/tx_fifo_axis_tdata[63]_i_1168_n_0
    SLICE_X161Y380       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.028 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    18.028    core_inst/tx_fifo_axis_tdata_reg[63]_i_1119_n_0
    SLICE_X161Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.077 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    18.077    core_inst/tx_fifo_axis_tdata_reg[63]_i_1114_n_0
    SLICE_X161Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.126 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    18.126    core_inst/tx_fifo_axis_tdata_reg[63]_i_1109_n_0
    SLICE_X161Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.175 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    18.175    core_inst/tx_fifo_axis_tdata_reg[63]_i_1104_n_0
    SLICE_X161Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    18.224    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_0
    SLICE_X161Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.273 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    18.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_1094_n_0
    SLICE_X161Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.322 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    18.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_1089_n_0
    SLICE_X161Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    18.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_1086_n_0
    SLICE_X161Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.446 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1085/CO[1]
                         net (fo=35, routed)          0.395    18.840    core_inst/tx_fifo_axis_tdata_reg[63]_i_1085_n_2
    SLICE_X160Y385       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    19.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    19.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_1076_n_0
    SLICE_X160Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.254 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    19.254    core_inst/tx_fifo_axis_tdata_reg[63]_i_1071_n_0
    SLICE_X160Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[3]
                         net (fo=1, routed)           0.000    19.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_0
    SLICE_X160Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.354 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    19.354    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X160Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.404 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    19.404    core_inst/tx_fifo_axis_tdata_reg[63]_i_1056_n_0
    SLICE_X160Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.454 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    19.454    core_inst/tx_fifo_axis_tdata_reg[63]_i_1051_n_0
    SLICE_X160Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    19.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_1046_n_0
    SLICE_X160Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.554 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1043/CO[3]
                         net (fo=1, routed)           0.000    19.554    core_inst/tx_fifo_axis_tdata_reg[63]_i_1043_n_0
    SLICE_X160Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    19.628 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1042/CO[1]
                         net (fo=35, routed)          0.474    20.102    core_inst/tx_fifo_axis_tdata_reg[63]_i_1042_n_2
    SLICE_X159Y388       LUT3 (Prop_lut3_I0_O)        0.120    20.222 r  core_inst/tx_fifo_axis_tdata[63]_i_1084/O
                         net (fo=1, routed)           0.000    20.222    core_inst/tx_fifo_axis_tdata[63]_i_1084_n_0
    SLICE_X159Y388       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    20.479 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    20.479    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X159Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    20.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_1029_n_0
    SLICE_X159Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.577 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    20.577    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_0
    SLICE_X159Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.626 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    20.626    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X159Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    20.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1014_n_0
    SLICE_X159Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.724 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    20.724    core_inst/tx_fifo_axis_tdata_reg[63]_i_1009_n_0
    SLICE_X159Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.773 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    20.773    core_inst/tx_fifo_axis_tdata_reg[63]_i_1004_n_0
    SLICE_X159Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    20.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_1001_n_0
    SLICE_X159Y396       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    20.897 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1000/CO[1]
                         net (fo=35, routed)          0.511    21.408    core_inst/tx_fifo_axis_tdata_reg[63]_i_1000_n_2
    SLICE_X158Y390       LUT3 (Prop_lut3_I0_O)        0.118    21.526 r  core_inst/tx_fifo_axis_tdata[63]_i_1037/O
                         net (fo=1, routed)           0.000    21.526    core_inst/tx_fifo_axis_tdata[63]_i_1037_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.772 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_987/CO[3]
                         net (fo=1, routed)           0.000    21.772    core_inst/tx_fifo_axis_tdata_reg[63]_i_987_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_982/CO[3]
                         net (fo=1, routed)           0.000    21.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_982_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_977/CO[3]
                         net (fo=1, routed)           0.000    21.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_977_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.922 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[3]
                         net (fo=1, routed)           0.000    21.922    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_0
    SLICE_X158Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_967/CO[3]
                         net (fo=1, routed)           0.000    21.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_967_n_0
    SLICE_X158Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_962/CO[3]
                         net (fo=1, routed)           0.000    22.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_962_n_0
    SLICE_X158Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.072 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_959/CO[3]
                         net (fo=1, routed)           0.000    22.072    core_inst/tx_fifo_axis_tdata_reg[63]_i_959_n_0
    SLICE_X158Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.146 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_958/CO[1]
                         net (fo=35, routed)          0.503    22.649    core_inst/tx_fifo_axis_tdata_reg[63]_i_958_n_2
    SLICE_X161Y389       LUT3 (Prop_lut3_I0_O)        0.120    22.769 r  core_inst/tx_fifo_axis_tdata[63]_i_999/O
                         net (fo=1, routed)           0.000    22.769    core_inst/tx_fifo_axis_tdata[63]_i_999_n_0
    SLICE_X161Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    23.026 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_950/CO[3]
                         net (fo=1, routed)           0.000    23.026    core_inst/tx_fifo_axis_tdata_reg[63]_i_950_n_0
    SLICE_X161Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.075 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_945/CO[3]
                         net (fo=1, routed)           0.000    23.075    core_inst/tx_fifo_axis_tdata_reg[63]_i_945_n_0
    SLICE_X161Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.124 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_940/CO[3]
                         net (fo=1, routed)           0.000    23.124    core_inst/tx_fifo_axis_tdata_reg[63]_i_940_n_0
    SLICE_X161Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.173 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_935/CO[3]
                         net (fo=1, routed)           0.000    23.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_935_n_0
    SLICE_X161Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.222 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[3]
                         net (fo=1, routed)           0.000    23.222    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_0
    SLICE_X161Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_925/CO[3]
                         net (fo=1, routed)           0.000    23.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_925_n_0
    SLICE_X161Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.320 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_920/CO[3]
                         net (fo=1, routed)           0.000    23.320    core_inst/tx_fifo_axis_tdata_reg[63]_i_920_n_0
    SLICE_X161Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.369 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_917/CO[3]
                         net (fo=1, routed)           0.000    23.369    core_inst/tx_fifo_axis_tdata_reg[63]_i_917_n_0
    SLICE_X161Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.444 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_916/CO[1]
                         net (fo=35, routed)          0.535    23.979    core_inst/tx_fifo_axis_tdata_reg[63]_i_916_n_2
    SLICE_X162Y392       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_907/CO[3]
                         net (fo=1, routed)           0.000    24.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_907_n_0
    SLICE_X162Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.393 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_902/CO[3]
                         net (fo=1, routed)           0.000    24.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_902_n_0
    SLICE_X162Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[3]
                         net (fo=1, routed)           0.000    24.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_0
    SLICE_X162Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    24.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X162Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.543 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_887/CO[3]
                         net (fo=1, routed)           0.000    24.543    core_inst/tx_fifo_axis_tdata_reg[63]_i_887_n_0
    SLICE_X162Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.593 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_882/CO[3]
                         net (fo=1, routed)           0.000    24.593    core_inst/tx_fifo_axis_tdata_reg[63]_i_882_n_0
    SLICE_X162Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.643 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_877/CO[3]
                         net (fo=1, routed)           0.000    24.643    core_inst/tx_fifo_axis_tdata_reg[63]_i_877_n_0
    SLICE_X162Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.693 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_874/CO[3]
                         net (fo=1, routed)           0.001    24.694    core_inst/tx_fifo_axis_tdata_reg[63]_i_874_n_0
    SLICE_X162Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_873/CO[1]
                         net (fo=35, routed)          0.405    25.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_873_n_2
    SLICE_X163Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.529 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    25.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X163Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_860/CO[3]
                         net (fo=1, routed)           0.000    25.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_860_n_0
    SLICE_X163Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.627 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[3]
                         net (fo=1, routed)           0.000    25.627    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_0
    SLICE_X163Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.676 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    25.676    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X163Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_845/CO[3]
                         net (fo=1, routed)           0.000    25.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_845_n_0
    SLICE_X163Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.774 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_840/CO[3]
                         net (fo=1, routed)           0.001    25.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_840_n_0
    SLICE_X163Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.824 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_835/CO[3]
                         net (fo=1, routed)           0.000    25.824    core_inst/tx_fifo_axis_tdata_reg[63]_i_835_n_0
    SLICE_X163Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.873 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_832/CO[3]
                         net (fo=1, routed)           0.000    25.873    core_inst/tx_fifo_axis_tdata_reg[63]_i_832_n_0
    SLICE_X163Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.948 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_831/CO[1]
                         net (fo=35, routed)          0.474    26.422    core_inst/tx_fifo_axis_tdata_reg[63]_i_831_n_2
    SLICE_X161Y400       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    26.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_823/CO[3]
                         net (fo=1, routed)           0.000    26.776    core_inst/tx_fifo_axis_tdata_reg[63]_i_823_n_0
    SLICE_X161Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_818/CO[3]
                         net (fo=1, routed)           0.000    26.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_818_n_0
    SLICE_X161Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.874 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_813/CO[3]
                         net (fo=1, routed)           0.000    26.874    core_inst/tx_fifo_axis_tdata_reg[63]_i_813_n_0
    SLICE_X161Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.923 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_808_n_0
    SLICE_X161Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[3]
                         net (fo=1, routed)           0.000    26.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_0
    SLICE_X161Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.021 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_798/CO[3]
                         net (fo=1, routed)           0.000    27.021    core_inst/tx_fifo_axis_tdata_reg[63]_i_798_n_0
    SLICE_X161Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_793/CO[3]
                         net (fo=1, routed)           0.000    27.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_793_n_0
    SLICE_X161Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_790/CO[3]
                         net (fo=1, routed)           0.000    27.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_790_n_0
    SLICE_X161Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.194 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_789/CO[1]
                         net (fo=35, routed)          0.556    27.750    core_inst/tx_fifo_axis_tdata_reg[63]_i_789_n_2
    SLICE_X160Y398       LUT3 (Prop_lut3_I0_O)        0.118    27.868 r  core_inst/tx_fifo_axis_tdata[63]_i_830/O
                         net (fo=1, routed)           0.000    27.868    core_inst/tx_fifo_axis_tdata[63]_i_830_n_0
    SLICE_X160Y398       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_781/CO[3]
                         net (fo=1, routed)           0.000    28.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_781_n_0
    SLICE_X160Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.164 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_776/CO[3]
                         net (fo=1, routed)           0.001    28.165    core_inst/tx_fifo_axis_tdata_reg[63]_i_776_n_0
    SLICE_X160Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.215 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_771/CO[3]
                         net (fo=1, routed)           0.000    28.215    core_inst/tx_fifo_axis_tdata_reg[63]_i_771_n_0
    SLICE_X160Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.265 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_766/CO[3]
                         net (fo=1, routed)           0.000    28.265    core_inst/tx_fifo_axis_tdata_reg[63]_i_766_n_0
    SLICE_X160Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.315 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[3]
                         net (fo=1, routed)           0.000    28.315    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_0
    SLICE_X160Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.365 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_756/CO[3]
                         net (fo=1, routed)           0.000    28.365    core_inst/tx_fifo_axis_tdata_reg[63]_i_756_n_0
    SLICE_X160Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.415 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_751/CO[3]
                         net (fo=1, routed)           0.000    28.415    core_inst/tx_fifo_axis_tdata_reg[63]_i_751_n_0
    SLICE_X160Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_748/CO[3]
                         net (fo=1, routed)           0.000    28.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_748_n_0
    SLICE_X160Y406       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_747/CO[1]
                         net (fo=35, routed)          0.540    29.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_747_n_2
    SLICE_X158Y401       LUT3 (Prop_lut3_I0_O)        0.120    29.198 r  core_inst/tx_fifo_axis_tdata[63]_i_785/O
                         net (fo=1, routed)           0.000    29.198    core_inst/tx_fifo_axis_tdata[63]_i_785_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    29.436 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_733/CO[3]
                         net (fo=1, routed)           0.000    29.436    core_inst/tx_fifo_axis_tdata_reg[63]_i_733_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.486 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[3]
                         net (fo=1, routed)           0.000    29.486    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_0
    SLICE_X158Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.536 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    29.536    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X158Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.586 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_718/CO[3]
                         net (fo=1, routed)           0.000    29.586    core_inst/tx_fifo_axis_tdata_reg[63]_i_718_n_0
    SLICE_X158Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.636 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_713/CO[3]
                         net (fo=1, routed)           0.000    29.636    core_inst/tx_fifo_axis_tdata_reg[63]_i_713_n_0
    SLICE_X158Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.686 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_708/CO[3]
                         net (fo=1, routed)           0.000    29.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_708_n_0
    SLICE_X158Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.736 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_705/CO[3]
                         net (fo=1, routed)           0.000    29.736    core_inst/tx_fifo_axis_tdata_reg[63]_i_705_n_0
    SLICE_X158Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_704/CO[1]
                         net (fo=35, routed)          0.497    30.307    core_inst/tx_fifo_axis_tdata_reg[63]_i_704_n_2
    SLICE_X159Y403       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    30.663 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    30.663    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X159Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.712 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_691/CO[3]
                         net (fo=1, routed)           0.000    30.712    core_inst/tx_fifo_axis_tdata_reg[63]_i_691_n_0
    SLICE_X159Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[3]
                         net (fo=1, routed)           0.000    30.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_0
    SLICE_X159Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    30.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X159Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_676/CO[3]
                         net (fo=1, routed)           0.000    30.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_676_n_0
    SLICE_X159Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_671/CO[3]
                         net (fo=1, routed)           0.000    30.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_671_n_0
    SLICE_X159Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.957 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_666/CO[3]
                         net (fo=1, routed)           0.000    30.957    core_inst/tx_fifo_axis_tdata_reg[63]_i_666_n_0
    SLICE_X159Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.006 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_663/CO[3]
                         net (fo=1, routed)           0.000    31.006    core_inst/tx_fifo_axis_tdata_reg[63]_i_663_n_0
    SLICE_X159Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_662/CO[1]
                         net (fo=35, routed)          0.468    31.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_662_n_2
    SLICE_X157Y405       LUT3 (Prop_lut3_I0_O)        0.118    31.667 r  core_inst/tx_fifo_axis_tdata[63]_i_703/O
                         net (fo=1, routed)           0.000    31.667    core_inst/tx_fifo_axis_tdata[63]_i_703_n_0
    SLICE_X157Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.924 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_654/CO[3]
                         net (fo=1, routed)           0.000    31.924    core_inst/tx_fifo_axis_tdata_reg[63]_i_654_n_0
    SLICE_X157Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.973 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_649/CO[3]
                         net (fo=1, routed)           0.000    31.973    core_inst/tx_fifo_axis_tdata_reg[63]_i_649_n_0
    SLICE_X157Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_644/CO[3]
                         net (fo=1, routed)           0.000    32.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_644_n_0
    SLICE_X157Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_639/CO[3]
                         net (fo=1, routed)           0.000    32.071    core_inst/tx_fifo_axis_tdata_reg[63]_i_639_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.120 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[3]
                         net (fo=1, routed)           0.000    32.120    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_629_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.218 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_624/CO[3]
                         net (fo=1, routed)           0.000    32.218    core_inst/tx_fifo_axis_tdata_reg[63]_i_624_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.267 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_621/CO[3]
                         net (fo=1, routed)           0.000    32.267    core_inst/tx_fifo_axis_tdata_reg[63]_i_621_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.342 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_620/CO[1]
                         net (fo=35, routed)          0.483    32.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_620_n_2
    SLICE_X158Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    33.189 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_612/CO[3]
                         net (fo=1, routed)           0.000    33.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_612_n_0
    SLICE_X158Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.239 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_607/CO[3]
                         net (fo=1, routed)           0.000    33.239    core_inst/tx_fifo_axis_tdata_reg[63]_i_607_n_0
    SLICE_X158Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_602/CO[3]
                         net (fo=1, routed)           0.000    33.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_602_n_0
    SLICE_X158Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_597/CO[3]
                         net (fo=1, routed)           0.000    33.339    core_inst/tx_fifo_axis_tdata_reg[63]_i_597_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.389 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[3]
                         net (fo=1, routed)           0.000    33.389    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.439 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_587/CO[3]
                         net (fo=1, routed)           0.000    33.439    core_inst/tx_fifo_axis_tdata_reg[63]_i_587_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.489 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_582/CO[3]
                         net (fo=1, routed)           0.000    33.489    core_inst/tx_fifo_axis_tdata_reg[63]_i_582_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_579/CO[3]
                         net (fo=1, routed)           0.000    33.539    core_inst/tx_fifo_axis_tdata_reg[63]_i_579_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    33.613 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_578/CO[1]
                         net (fo=35, routed)          0.506    34.120    core_inst/tx_fifo_axis_tdata_reg[63]_i_578_n_2
    SLICE_X159Y412       LUT3 (Prop_lut3_I0_O)        0.120    34.240 r  core_inst/tx_fifo_axis_tdata[63]_i_619/O
                         net (fo=1, routed)           0.000    34.240    core_inst/tx_fifo_axis_tdata[63]_i_619_n_0
    SLICE_X159Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    34.497 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_569/CO[3]
                         net (fo=1, routed)           0.000    34.497    core_inst/tx_fifo_axis_tdata_reg[63]_i_569_n_0
    SLICE_X159Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.546 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_564/CO[3]
                         net (fo=1, routed)           0.000    34.546    core_inst/tx_fifo_axis_tdata_reg[63]_i_564_n_0
    SLICE_X159Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.595 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[3]
                         net (fo=1, routed)           0.000    34.595    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_0
    SLICE_X159Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.644 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_554/CO[3]
                         net (fo=1, routed)           0.000    34.644    core_inst/tx_fifo_axis_tdata_reg[63]_i_554_n_0
    SLICE_X159Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.693 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_549/CO[3]
                         net (fo=1, routed)           0.000    34.693    core_inst/tx_fifo_axis_tdata_reg[63]_i_549_n_0
    SLICE_X159Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.742 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_544/CO[3]
                         net (fo=1, routed)           0.000    34.742    core_inst/tx_fifo_axis_tdata_reg[63]_i_544_n_0
    SLICE_X159Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.791 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_539/CO[3]
                         net (fo=1, routed)           0.000    34.791    core_inst/tx_fifo_axis_tdata_reg[63]_i_539_n_0
    SLICE_X159Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.840 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_536/CO[3]
                         net (fo=1, routed)           0.000    34.840    core_inst/tx_fifo_axis_tdata_reg[63]_i_536_n_0
    SLICE_X159Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.915 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_535/CO[1]
                         net (fo=35, routed)          0.538    35.453    core_inst/tx_fifo_axis_tdata_reg[63]_i_535_n_2
    SLICE_X160Y412       LUT3 (Prop_lut3_I0_O)        0.118    35.571 r  core_inst/tx_fifo_axis_tdata[63]_i_577/O
                         net (fo=1, routed)           0.000    35.571    core_inst/tx_fifo_axis_tdata[63]_i_577_n_0
    SLICE_X160Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    35.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.000    35.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X160Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.867 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_522/CO[3]
                         net (fo=1, routed)           0.000    35.867    core_inst/tx_fifo_axis_tdata_reg[63]_i_522_n_0
    SLICE_X160Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.917 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[3]
                         net (fo=1, routed)           0.000    35.917    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_0
    SLICE_X160Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.967 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    35.967    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X160Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.017 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_507/CO[3]
                         net (fo=1, routed)           0.000    36.017    core_inst/tx_fifo_axis_tdata_reg[63]_i_507_n_0
    SLICE_X160Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.067 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.067    core_inst/tx_fifo_axis_tdata_reg[63]_i_502_n_0
    SLICE_X160Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.117 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_497/CO[3]
                         net (fo=1, routed)           0.000    36.117    core_inst/tx_fifo_axis_tdata_reg[63]_i_497_n_0
    SLICE_X160Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.167 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_494/CO[3]
                         net (fo=1, routed)           0.000    36.167    core_inst/tx_fifo_axis_tdata_reg[63]_i_494_n_0
    SLICE_X160Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.241 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_493/CO[1]
                         net (fo=35, routed)          0.384    36.624    core_inst/tx_fifo_axis_tdata_reg[63]_i_493_n_2
    SLICE_X161Y416       LUT3 (Prop_lut3_I0_O)        0.120    36.744 r  core_inst/tx_fifo_axis_tdata[63]_i_534/O
                         net (fo=1, routed)           0.000    36.744    core_inst/tx_fifo_axis_tdata[63]_i_534_n_0
    SLICE_X161Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.001 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_478/CO[3]
                         net (fo=1, routed)           0.000    37.001    core_inst/tx_fifo_axis_tdata_reg[63]_i_478_n_0
    SLICE_X161Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.050 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_473/CO[3]
                         net (fo=1, routed)           0.000    37.050    core_inst/tx_fifo_axis_tdata_reg[63]_i_473_n_0
    SLICE_X161Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.099 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.099    core_inst/tx_fifo_axis_tdata_reg[63]_i_468_n_0
    SLICE_X161Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.148 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_463/CO[3]
                         net (fo=1, routed)           0.000    37.148    core_inst/tx_fifo_axis_tdata_reg[63]_i_463_n_0
    SLICE_X161Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.197 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_458/CO[3]
                         net (fo=1, routed)           0.000    37.197    core_inst/tx_fifo_axis_tdata_reg[63]_i_458_n_0
    SLICE_X161Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.246 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_453/CO[3]
                         net (fo=1, routed)           0.000    37.246    core_inst/tx_fifo_axis_tdata_reg[63]_i_453_n_0
    SLICE_X161Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_448/CO[3]
                         net (fo=1, routed)           0.000    37.295    core_inst/tx_fifo_axis_tdata_reg[63]_i_448_n_0
    SLICE_X161Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.344 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_445/CO[3]
                         net (fo=1, routed)           0.000    37.344    core_inst/tx_fifo_axis_tdata_reg[63]_i_445_n_0
    SLICE_X161Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.419 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_444/CO[1]
                         net (fo=35, routed)          0.437    37.857    core_inst/tx_fifo_axis_tdata_reg[63]_i_444_n_2
    SLICE_X160Y421       LUT3 (Prop_lut3_I0_O)        0.118    37.975 r  core_inst/tx_fifo_axis_tdata[63]_i_492/O
                         net (fo=1, routed)           0.000    37.975    core_inst/tx_fifo_axis_tdata[63]_i_492_n_0
    SLICE_X160Y421       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    38.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[3]
                         net (fo=1, routed)           0.000    38.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_0
    SLICE_X160Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_421/CO[3]
                         net (fo=1, routed)           0.000    38.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_421_n_0
    SLICE_X160Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.321 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_416/CO[3]
                         net (fo=1, routed)           0.000    38.321    core_inst/tx_fifo_axis_tdata_reg[63]_i_416_n_0
    SLICE_X160Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_411/CO[3]
                         net (fo=1, routed)           0.007    38.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_411_n_0
    SLICE_X160Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_406/CO[3]
                         net (fo=1, routed)           0.000    38.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_406_n_0
    SLICE_X160Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.478 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_401/CO[3]
                         net (fo=1, routed)           0.000    38.478    core_inst/tx_fifo_axis_tdata_reg[63]_i_401_n_0
    SLICE_X160Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_396/CO[3]
                         net (fo=1, routed)           0.000    38.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_396_n_0
    SLICE_X160Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_393/CO[3]
                         net (fo=1, routed)           0.000    38.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_393_n_0
    SLICE_X160Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_392/CO[1]
                         net (fo=35, routed)          0.439    39.090    core_inst/tx_fifo_axis_tdata_reg[63]_i_392_n_2
    SLICE_X159Y422       LUT3 (Prop_lut3_I0_O)        0.120    39.210 r  core_inst/tx_fifo_axis_tdata[63]_i_489/O
                         net (fo=1, routed)           0.000    39.210    core_inst/tx_fifo_axis_tdata[63]_i_489_n_0
    SLICE_X159Y422       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.467 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_434/CO[3]
                         net (fo=1, routed)           0.000    39.467    core_inst/tx_fifo_axis_tdata_reg[63]_i_434_n_0
    SLICE_X159Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.516 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_387/CO[3]
                         net (fo=1, routed)           0.000    39.516    core_inst/tx_fifo_axis_tdata_reg[63]_i_387_n_0
    SLICE_X159Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.565 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_364/CO[3]
                         net (fo=1, routed)           0.007    39.572    core_inst/tx_fifo_axis_tdata_reg[63]_i_364_n_0
    SLICE_X159Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_359/CO[3]
                         net (fo=1, routed)           0.000    39.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_359_n_0
    SLICE_X159Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.670 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.670    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X159Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.719 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_349_n_0
    SLICE_X159Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_344_n_0
    SLICE_X159Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_341/CO[3]
                         net (fo=1, routed)           0.000    39.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_341_n_0
    SLICE_X159Y430       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.892 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_340/CO[1]
                         net (fo=35, routed)          0.501    40.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_340_n_2
    SLICE_X158Y422       LUT3 (Prop_lut3_I0_O)        0.118    40.511 r  core_inst/tx_fifo_axis_tdata[63]_i_486/O
                         net (fo=1, routed)           0.000    40.511    core_inst/tx_fifo_axis_tdata[63]_i_486_n_0
    SLICE_X158Y422       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    40.757 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_426/CO[3]
                         net (fo=1, routed)           0.000    40.757    core_inst/tx_fifo_axis_tdata_reg[63]_i_426_n_0
    SLICE_X158Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.807 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_382/CO[3]
                         net (fo=1, routed)           0.000    40.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_382_n_0
    SLICE_X158Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.857 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_335/CO[3]
                         net (fo=1, routed)           0.007    40.864    core_inst/tx_fifo_axis_tdata_reg[63]_i_335_n_0
    SLICE_X158Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.914 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.914    core_inst/tx_fifo_axis_tdata_reg[63]_i_303_n_0
    SLICE_X158Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.964 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_298/CO[3]
                         net (fo=1, routed)           0.000    40.964    core_inst/tx_fifo_axis_tdata_reg[63]_i_298_n_0
    SLICE_X158Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.014 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_293/CO[3]
                         net (fo=1, routed)           0.000    41.014    core_inst/tx_fifo_axis_tdata_reg[63]_i_293_n_0
    SLICE_X158Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.064 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_288/CO[3]
                         net (fo=1, routed)           0.000    41.064    core_inst/tx_fifo_axis_tdata_reg[63]_i_288_n_0
    SLICE_X158Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_285/CO[3]
                         net (fo=1, routed)           0.000    41.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_285_n_0
    SLICE_X158Y430       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    41.188 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_284/CO[1]
                         net (fo=35, routed)          0.532    41.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_284_n_2
    SLICE_X156Y426       LUT3 (Prop_lut3_I0_O)        0.120    41.839 r  core_inst/tx_fifo_axis_tdata[63]_i_433/O
                         net (fo=1, routed)           0.000    41.839    core_inst/tx_fifo_axis_tdata[63]_i_433_n_0
    SLICE_X156Y426       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    42.085 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_374/CO[3]
                         net (fo=1, routed)           0.000    42.085    core_inst/tx_fifo_axis_tdata_reg[63]_i_374_n_0
    SLICE_X156Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.135 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_369/CO[3]
                         net (fo=1, routed)           0.000    42.135    core_inst/tx_fifo_axis_tdata_reg[63]_i_369_n_0
    SLICE_X156Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_327/CO[3]
                         net (fo=1, routed)           0.000    42.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_327_n_0
    SLICE_X156Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_279/CO[3]
                         net (fo=1, routed)           0.000    42.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_279_n_0
    SLICE_X156Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.285 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.285    core_inst/tx_fifo_axis_tdata_reg[63]_i_220_n_0
    SLICE_X156Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.335 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_215/CO[3]
                         net (fo=1, routed)           0.000    42.335    core_inst/tx_fifo_axis_tdata_reg[63]_i_215_n_0
    SLICE_X156Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.385 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_210/CO[3]
                         net (fo=1, routed)           0.000    42.385    core_inst/tx_fifo_axis_tdata_reg[63]_i_210_n_0
    SLICE_X156Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.435 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_207/CO[3]
                         net (fo=1, routed)           0.000    42.435    core_inst/tx_fifo_axis_tdata_reg[63]_i_207_n_0
    SLICE_X156Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    42.509 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_206/CO[1]
                         net (fo=35, routed)          0.457    42.966    core_inst/tx_fifo_axis_tdata_reg[63]_i_206_n_2
    SLICE_X157Y429       LUT3 (Prop_lut3_I0_O)        0.120    43.086 r  core_inst/tx_fifo_axis_tdata[63]_i_381/O
                         net (fo=1, routed)           0.000    43.086    core_inst/tx_fifo_axis_tdata[63]_i_381_n_0
    SLICE_X157Y429       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_322/CO[3]
                         net (fo=1, routed)           0.000    43.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_322_n_0
    SLICE_X157Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.392 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_313/CO[3]
                         net (fo=1, routed)           0.000    43.392    core_inst/tx_fifo_axis_tdata_reg[63]_i_313_n_0
    SLICE_X157Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.441 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_308/CO[3]
                         net (fo=1, routed)           0.000    43.441    core_inst/tx_fifo_axis_tdata_reg[63]_i_308_n_0
    SLICE_X157Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.490 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    43.490    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X157Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_201/CO[3]
                         net (fo=1, routed)           0.000    43.539    core_inst/tx_fifo_axis_tdata_reg[63]_i_201_n_0
    SLICE_X157Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.588 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_134/CO[3]
                         net (fo=1, routed)           0.000    43.588    core_inst/tx_fifo_axis_tdata_reg[63]_i_134_n_0
    SLICE_X157Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_129/CO[3]
                         net (fo=1, routed)           0.000    43.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_129_n_0
    SLICE_X157Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.686 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_126/CO[3]
                         net (fo=1, routed)           0.000    43.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_126_n_0
    SLICE_X157Y437       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_125/CO[1]
                         net (fo=35, routed)          0.513    44.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_125_n_2
    SLICE_X158Y433       LUT3 (Prop_lut3_I0_O)        0.118    44.391 r  core_inst/tx_fifo_axis_tdata[63]_i_334/O
                         net (fo=1, routed)           0.000    44.391    core_inst/tx_fifo_axis_tdata[63]_i_334_n_0
    SLICE_X158Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    44.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_272_n_0
    SLICE_X158Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.687 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_242/CO[3]
                         net (fo=1, routed)           0.000    44.687    core_inst/tx_fifo_axis_tdata_reg[63]_i_242_n_0
    SLICE_X158Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    44.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X158Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.787 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X158Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.837 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.000    44.837    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X158Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.887 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_120/CO[3]
                         net (fo=1, routed)           0.000    44.887    core_inst/tx_fifo_axis_tdata_reg[63]_i_120_n_0
    SLICE_X158Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.937 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_68/CO[3]
                         net (fo=1, routed)           0.000    44.937    core_inst/tx_fifo_axis_tdata_reg[63]_i_68_n_0
    SLICE_X158Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.987 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_65/CO[3]
                         net (fo=1, routed)           0.000    44.987    core_inst/tx_fifo_axis_tdata_reg[63]_i_65_n_0
    SLICE_X158Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.061 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_64/CO[1]
                         net (fo=35, routed)          0.443    45.505    core_inst/tx_fifo_axis_tdata_reg[63]_i_64_n_2
    SLICE_X159Y434       LUT3 (Prop_lut3_I0_O)        0.120    45.625 r  core_inst/tx_fifo_axis_tdata[63]_i_276/O
                         net (fo=1, routed)           0.000    45.625    core_inst/tx_fifo_axis_tdata[63]_i_276_n_0
    SLICE_X159Y434       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.882 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_191/CO[3]
                         net (fo=1, routed)           0.000    45.882    core_inst/tx_fifo_axis_tdata_reg[63]_i_191_n_0
    SLICE_X159Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.931 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_237/CO[3]
                         net (fo=1, routed)           0.000    45.931    core_inst/tx_fifo_axis_tdata_reg[63]_i_237_n_0
    SLICE_X159Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.980 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_152/CO[3]
                         net (fo=1, routed)           0.000    45.980    core_inst/tx_fifo_axis_tdata_reg[63]_i_152_n_0
    SLICE_X159Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.029 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    46.029    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X159Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.078 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    46.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X159Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.127 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_94/CO[3]
                         net (fo=1, routed)           0.000    46.127    core_inst/tx_fifo_axis_tdata_reg[63]_i_94_n_0
    SLICE_X159Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.176 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_59/CO[3]
                         net (fo=1, routed)           0.000    46.176    core_inst/tx_fifo_axis_tdata_reg[63]_i_59_n_0
    SLICE_X159Y441       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.225 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_26/CO[3]
                         net (fo=1, routed)           0.000    46.225    core_inst/tx_fifo_axis_tdata_reg[63]_i_26_n_0
    SLICE_X159Y442       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    46.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_25/CO[1]
                         net (fo=35, routed)          0.509    46.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_25_n_2
    SLICE_X161Y436       LUT3 (Prop_lut3_I0_O)        0.118    46.926 r  core_inst/tx_fifo_axis_tdata[63]_i_194/O
                         net (fo=1, routed)           0.000    46.926    core_inst/tx_fifo_axis_tdata[63]_i_194_n_0
    SLICE_X161Y436       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188    47.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    47.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X161Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.163 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    47.163    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X161Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.212 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_151/CO[3]
                         net (fo=1, routed)           0.000    47.212    core_inst/tx_fifo_axis_tdata_reg[63]_i_151_n_0
    SLICE_X161Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.261 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_79/CO[3]
                         net (fo=1, routed)           0.000    47.261    core_inst/tx_fifo_axis_tdata_reg[63]_i_79_n_0
    SLICE_X161Y440       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    47.365 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_76/O[0]
                         net (fo=5, routed)           0.374    47.739    core_inst/tx_fifo_axis_tdata_reg[63]_i_76_n_7
    SLICE_X160Y441       LUT6 (Prop_lut6_I4_O)        0.120    47.859 r  core_inst/tx_fifo_axis_tdata[63]_i_255/O
                         net (fo=2, routed)           0.227    48.086    core_inst/tx_fifo_axis_tdata[63]_i_255_n_0
    SLICE_X160Y441       LUT3 (Prop_lut3_I2_O)        0.043    48.129 r  core_inst/tx_fifo_axis_tdata[63]_i_163/O
                         net (fo=1, routed)           0.459    48.588    core_inst/tx_fifo_axis_tdata[63]_i_163_n_0
    SLICE_X162Y440       LUT6 (Prop_lut6_I4_O)        0.043    48.631 r  core_inst/tx_fifo_axis_tdata[63]_i_82/O
                         net (fo=11, routed)          0.458    49.089    core_inst/tx_fifo_axis_tdata[63]_i_82_n_0
    SLICE_X164Y446       LUT6 (Prop_lut6_I0_O)        0.043    49.132 f  core_inst/tx_fifo_axis_tdata[63]_i_107/O
                         net (fo=1, routed)           0.515    49.647    core_inst/tx_fifo_axis_tdata[63]_i_107_n_0
    SLICE_X164Y447       LUT6 (Prop_lut6_I5_O)        0.043    49.690 f  core_inst/tx_fifo_axis_tdata[63]_i_44/O
                         net (fo=1, routed)           0.427    50.117    core_inst/tx_fifo_axis_tdata[63]_i_44_n_0
    SLICE_X164Y448       LUT6 (Prop_lut6_I2_O)        0.043    50.160 r  core_inst/tx_fifo_axis_tdata[63]_i_16/O
                         net (fo=3, routed)           0.349    50.509    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_16_n_0_alias
    SLICE_X162Y448       LUT6 (Prop_lut6_I4_O)        0.043    50.552 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1_comp/O
                         net (fo=39, routed)          0.368    50.920    core_inst/udp_complete_inst_n_38
    SLICE_X163Y450       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.451    11.287    core_inst/coreclk_out
    SLICE_X163Y450       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[6]/C
                         clock pessimism              1.194    12.481    
                         clock uncertainty           -0.035    12.445    
    SLICE_X163Y450       FDRE (Setup_fdre_C_R)       -0.295    12.150    core_inst/tx_fifo_axis_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                         -50.920    
  -------------------------------------------------------------------
                         slack                                -38.769    

Slack (VIOLATED) :        -38.745ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.949ns  (logic 26.181ns (58.246%)  route 18.768ns (41.754%))
  Logic Levels:           320  (CARRY4=289 LUT2=1 LUT3=24 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 11.287 - 6.400 ) 
    Source Clock Delay      (SCD):    5.971ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.501     5.971    core_inst/coreclk_out
    SLICE_X159Y364       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y364       FDRE (Prop_fdre_C_Q)         0.216     6.187 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.357    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X158Y363       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[3]
                         net (fo=1, routed)           0.000     6.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_0
    SLICE_X158Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.696 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_483/CO[3]
                         net (fo=1, routed)           0.000     6.696    core_inst/tx_fifo_axis_tdata_reg[63]_i_483_n_0
    SLICE_X158Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.746 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_574/CO[3]
                         net (fo=1, routed)           0.000     6.746    core_inst/tx_fifo_axis_tdata_reg[63]_i_574_n_0
    SLICE_X158Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.796 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_743/CO[3]
                         net (fo=1, routed)           0.000     6.796    core_inst/tx_fifo_axis_tdata_reg[63]_i_743_n_0
    SLICE_X158Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.846 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_912/CO[3]
                         net (fo=1, routed)           0.000     6.846    core_inst/tx_fifo_axis_tdata_reg[63]_i_912_n_0
    SLICE_X158Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.896 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1081/CO[3]
                         net (fo=1, routed)           0.000     6.896    core_inst/tx_fifo_axis_tdata_reg[63]_i_1081_n_0
    SLICE_X158Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.946 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1250/CO[3]
                         net (fo=1, routed)           0.000     6.946    core_inst/tx_fifo_axis_tdata_reg[63]_i_1250_n_0
    SLICE_X158Y370       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.054 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1419/O[2]
                         net (fo=2, routed)           0.314     7.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1419_n_5
    SLICE_X159Y370       LUT2 (Prop_lut2_I1_O)        0.126     7.494 r  core_inst/tx_fifo_axis_tdata[63]_i_1527/O
                         net (fo=1, routed)           0.000     7.494    core_inst/tx_fifo_axis_tdata[63]_i_1527_n_0
    SLICE_X159Y370       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1457/CO[3]
                         net (fo=1, routed)           0.000     7.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_1457_n_0
    SLICE_X159Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.794 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1452/CO[3]
                         net (fo=1, routed)           0.000     7.794    core_inst/tx_fifo_axis_tdata_reg[63]_i_1452_n_0
    SLICE_X159Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1447/CO[3]
                         net (fo=1, routed)           0.000     7.843    core_inst/tx_fifo_axis_tdata_reg[63]_i_1447_n_0
    SLICE_X159Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.892 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1442/CO[3]
                         net (fo=1, routed)           0.000     7.892    core_inst/tx_fifo_axis_tdata_reg[63]_i_1442_n_0
    SLICE_X159Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.941 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1437/CO[3]
                         net (fo=1, routed)           0.007     7.948    core_inst/tx_fifo_axis_tdata_reg[63]_i_1437_n_0
    SLICE_X159Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.997 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     7.997    core_inst/tx_fifo_axis_tdata_reg[63]_i_1432_n_0
    SLICE_X159Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.046 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1427/CO[3]
                         net (fo=1, routed)           0.000     8.046    core_inst/tx_fifo_axis_tdata_reg[63]_i_1427_n_0
    SLICE_X159Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.095 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.095    core_inst/tx_fifo_axis_tdata_reg[63]_i_1424_n_0
    SLICE_X159Y378       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.222 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1423/CO[0]
                         net (fo=35, routed)          0.472     8.695    core_inst/tx_fifo_axis_tdata_reg[63]_i_1423_n_3
    SLICE_X158Y371       LUT3 (Prop_lut3_I0_O)        0.130     8.825 r  core_inst/tx_fifo_axis_tdata[63]_i_1464/O
                         net (fo=1, routed)           0.000     8.825    core_inst/tx_fifo_axis_tdata[63]_i_1464_n_0
    SLICE_X158Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1414/CO[3]
                         net (fo=1, routed)           0.000     9.071    core_inst/tx_fifo_axis_tdata_reg[63]_i_1414_n_0
    SLICE_X158Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.121 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1409/CO[3]
                         net (fo=1, routed)           0.000     9.121    core_inst/tx_fifo_axis_tdata_reg[63]_i_1409_n_0
    SLICE_X158Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1404/CO[3]
                         net (fo=1, routed)           0.000     9.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_1404_n_0
    SLICE_X158Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1399/CO[3]
                         net (fo=1, routed)           0.007     9.227    core_inst/tx_fifo_axis_tdata_reg[63]_i_1399_n_0
    SLICE_X158Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.277 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.277    core_inst/tx_fifo_axis_tdata_reg[63]_i_1394_n_0
    SLICE_X158Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.327 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     9.327    core_inst/tx_fifo_axis_tdata_reg[63]_i_1389_n_0
    SLICE_X158Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.377 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1384/CO[3]
                         net (fo=1, routed)           0.000     9.377    core_inst/tx_fifo_axis_tdata_reg[63]_i_1384_n_0
    SLICE_X158Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.427 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1381/CO[3]
                         net (fo=1, routed)           0.000     9.427    core_inst/tx_fifo_axis_tdata_reg[63]_i_1381_n_0
    SLICE_X158Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.501 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1380/CO[1]
                         net (fo=35, routed)          0.521    10.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_1380_n_2
    SLICE_X157Y371       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    10.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000    10.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.427 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1367/CO[3]
                         net (fo=1, routed)           0.000    10.427    core_inst/tx_fifo_axis_tdata_reg[63]_i_1367_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.476 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[3]
                         net (fo=1, routed)           0.000    10.476    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.525 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.007    10.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.581 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1352/CO[3]
                         net (fo=1, routed)           0.000    10.581    core_inst/tx_fifo_axis_tdata_reg[63]_i_1352_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.630 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1347/CO[3]
                         net (fo=1, routed)           0.000    10.630    core_inst/tx_fifo_axis_tdata_reg[63]_i_1347_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.679 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1342/CO[3]
                         net (fo=1, routed)           0.000    10.679    core_inst/tx_fifo_axis_tdata_reg[63]_i_1342_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.728 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    10.728    core_inst/tx_fifo_axis_tdata_reg[63]_i_1339_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.803 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1338/CO[1]
                         net (fo=35, routed)          0.461    11.264    core_inst/tx_fifo_axis_tdata_reg[63]_i_1338_n_2
    SLICE_X156Y371       LUT3 (Prop_lut3_I0_O)        0.118    11.382 r  core_inst/tx_fifo_axis_tdata[63]_i_1379/O
                         net (fo=1, routed)           0.000    11.382    core_inst/tx_fifo_axis_tdata[63]_i_1379_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.628 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    11.628    core_inst/tx_fifo_axis_tdata_reg[63]_i_1330_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.678 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1325/CO[3]
                         net (fo=1, routed)           0.000    11.678    core_inst/tx_fifo_axis_tdata_reg[63]_i_1325_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.728 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1320/CO[3]
                         net (fo=1, routed)           0.000    11.728    core_inst/tx_fifo_axis_tdata_reg[63]_i_1320_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.778 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1315/CO[3]
                         net (fo=1, routed)           0.007    11.785    core_inst/tx_fifo_axis_tdata_reg[63]_i_1315_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.835 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    11.835    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.885 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    11.885    core_inst/tx_fifo_axis_tdata_reg[63]_i_1305_n_0
    SLICE_X156Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.935 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    11.935    core_inst/tx_fifo_axis_tdata_reg[63]_i_1300_n_0
    SLICE_X156Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.985 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    11.985    core_inst/tx_fifo_axis_tdata_reg[63]_i_1297_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    12.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1296/CO[1]
                         net (fo=35, routed)          0.632    12.690    core_inst/tx_fifo_axis_tdata_reg[63]_i_1296_n_2
    SLICE_X161Y371       LUT3 (Prop_lut3_I0_O)        0.120    12.810 r  core_inst/tx_fifo_axis_tdata[63]_i_1337/O
                         net (fo=1, routed)           0.000    12.810    core_inst/tx_fifo_axis_tdata[63]_i_1337_n_0
    SLICE_X161Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.067 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    13.067    core_inst/tx_fifo_axis_tdata_reg[63]_i_1288_n_0
    SLICE_X161Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.116 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    13.116    core_inst/tx_fifo_axis_tdata_reg[63]_i_1283_n_0
    SLICE_X161Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.165 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    13.165    core_inst/tx_fifo_axis_tdata_reg[63]_i_1278_n_0
    SLICE_X161Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.214 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1273/CO[3]
                         net (fo=1, routed)           0.007    13.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1273_n_0
    SLICE_X161Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.270 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    13.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_0
    SLICE_X161Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1263/CO[3]
                         net (fo=1, routed)           0.000    13.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_1263_n_0
    SLICE_X161Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.368 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    13.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1258_n_0
    SLICE_X161Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.417 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    13.417    core_inst/tx_fifo_axis_tdata_reg[63]_i_1255_n_0
    SLICE_X161Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.492 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1254/CO[1]
                         net (fo=35, routed)          0.375    13.868    core_inst/tx_fifo_axis_tdata_reg[63]_i_1254_n_2
    SLICE_X160Y376       LUT3 (Prop_lut3_I0_O)        0.118    13.986 r  core_inst/tx_fifo_axis_tdata[63]_i_1295/O
                         net (fo=1, routed)           0.000    13.986    core_inst/tx_fifo_axis_tdata[63]_i_1295_n_0
    SLICE_X160Y376       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    14.232    core_inst/tx_fifo_axis_tdata_reg[63]_i_1245_n_0
    SLICE_X160Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.282 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    14.282    core_inst/tx_fifo_axis_tdata_reg[63]_i_1240_n_0
    SLICE_X160Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    14.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_0
    SLICE_X160Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    14.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X160Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.432 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    14.432    core_inst/tx_fifo_axis_tdata_reg[63]_i_1225_n_0
    SLICE_X160Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.482 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1220/CO[3]
                         net (fo=1, routed)           0.000    14.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1220_n_0
    SLICE_X160Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1215/CO[3]
                         net (fo=1, routed)           0.000    14.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1215_n_0
    SLICE_X160Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    14.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_1212_n_0
    SLICE_X160Y384       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.656 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1211/CO[1]
                         net (fo=35, routed)          0.453    15.109    core_inst/tx_fifo_axis_tdata_reg[63]_i_1211_n_2
    SLICE_X159Y379       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    15.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    15.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X159Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    15.514    core_inst/tx_fifo_axis_tdata_reg[63]_i_1198_n_0
    SLICE_X159Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.563 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    15.563    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_0
    SLICE_X159Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.612 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    15.612    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X159Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.661 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    15.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_1183_n_0
    SLICE_X159Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    15.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_1178_n_0
    SLICE_X159Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    15.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_1173_n_0
    SLICE_X159Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    15.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_1170_n_0
    SLICE_X159Y387       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    15.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1169/CO[1]
                         net (fo=35, routed)          0.531    16.414    core_inst/tx_fifo_axis_tdata_reg[63]_i_1169_n_2
    SLICE_X158Y381       LUT3 (Prop_lut3_I0_O)        0.118    16.532 r  core_inst/tx_fifo_axis_tdata[63]_i_1207/O
                         net (fo=1, routed)           0.000    16.532    core_inst/tx_fifo_axis_tdata[63]_i_1207_n_0
    SLICE_X158Y381       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    16.770 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    16.770    core_inst/tx_fifo_axis_tdata_reg[63]_i_1156_n_0
    SLICE_X158Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.820 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    16.820    core_inst/tx_fifo_axis_tdata_reg[63]_i_1151_n_0
    SLICE_X158Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.870 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    16.870    core_inst/tx_fifo_axis_tdata_reg[63]_i_1146_n_0
    SLICE_X158Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.920 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    16.920    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_0
    SLICE_X158Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.970 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1136/CO[3]
                         net (fo=1, routed)           0.000    16.970    core_inst/tx_fifo_axis_tdata_reg[63]_i_1136_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.020 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    17.020    core_inst/tx_fifo_axis_tdata_reg[63]_i_1131_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    17.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_1128_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    17.144 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1127/CO[1]
                         net (fo=35, routed)          0.507    17.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_1127_n_2
    SLICE_X161Y380       LUT3 (Prop_lut3_I0_O)        0.120    17.771 r  core_inst/tx_fifo_axis_tdata[63]_i_1168/O
                         net (fo=1, routed)           0.000    17.771    core_inst/tx_fifo_axis_tdata[63]_i_1168_n_0
    SLICE_X161Y380       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.028 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    18.028    core_inst/tx_fifo_axis_tdata_reg[63]_i_1119_n_0
    SLICE_X161Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.077 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    18.077    core_inst/tx_fifo_axis_tdata_reg[63]_i_1114_n_0
    SLICE_X161Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.126 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    18.126    core_inst/tx_fifo_axis_tdata_reg[63]_i_1109_n_0
    SLICE_X161Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.175 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    18.175    core_inst/tx_fifo_axis_tdata_reg[63]_i_1104_n_0
    SLICE_X161Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    18.224    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_0
    SLICE_X161Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.273 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    18.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_1094_n_0
    SLICE_X161Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.322 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    18.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_1089_n_0
    SLICE_X161Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    18.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_1086_n_0
    SLICE_X161Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.446 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1085/CO[1]
                         net (fo=35, routed)          0.395    18.840    core_inst/tx_fifo_axis_tdata_reg[63]_i_1085_n_2
    SLICE_X160Y385       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    19.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    19.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_1076_n_0
    SLICE_X160Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.254 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    19.254    core_inst/tx_fifo_axis_tdata_reg[63]_i_1071_n_0
    SLICE_X160Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[3]
                         net (fo=1, routed)           0.000    19.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_0
    SLICE_X160Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.354 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    19.354    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X160Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.404 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    19.404    core_inst/tx_fifo_axis_tdata_reg[63]_i_1056_n_0
    SLICE_X160Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.454 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    19.454    core_inst/tx_fifo_axis_tdata_reg[63]_i_1051_n_0
    SLICE_X160Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    19.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_1046_n_0
    SLICE_X160Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.554 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1043/CO[3]
                         net (fo=1, routed)           0.000    19.554    core_inst/tx_fifo_axis_tdata_reg[63]_i_1043_n_0
    SLICE_X160Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    19.628 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1042/CO[1]
                         net (fo=35, routed)          0.474    20.102    core_inst/tx_fifo_axis_tdata_reg[63]_i_1042_n_2
    SLICE_X159Y388       LUT3 (Prop_lut3_I0_O)        0.120    20.222 r  core_inst/tx_fifo_axis_tdata[63]_i_1084/O
                         net (fo=1, routed)           0.000    20.222    core_inst/tx_fifo_axis_tdata[63]_i_1084_n_0
    SLICE_X159Y388       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    20.479 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    20.479    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X159Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    20.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_1029_n_0
    SLICE_X159Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.577 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    20.577    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_0
    SLICE_X159Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.626 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    20.626    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X159Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    20.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1014_n_0
    SLICE_X159Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.724 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    20.724    core_inst/tx_fifo_axis_tdata_reg[63]_i_1009_n_0
    SLICE_X159Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.773 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    20.773    core_inst/tx_fifo_axis_tdata_reg[63]_i_1004_n_0
    SLICE_X159Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    20.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_1001_n_0
    SLICE_X159Y396       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    20.897 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1000/CO[1]
                         net (fo=35, routed)          0.511    21.408    core_inst/tx_fifo_axis_tdata_reg[63]_i_1000_n_2
    SLICE_X158Y390       LUT3 (Prop_lut3_I0_O)        0.118    21.526 r  core_inst/tx_fifo_axis_tdata[63]_i_1037/O
                         net (fo=1, routed)           0.000    21.526    core_inst/tx_fifo_axis_tdata[63]_i_1037_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.772 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_987/CO[3]
                         net (fo=1, routed)           0.000    21.772    core_inst/tx_fifo_axis_tdata_reg[63]_i_987_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_982/CO[3]
                         net (fo=1, routed)           0.000    21.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_982_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_977/CO[3]
                         net (fo=1, routed)           0.000    21.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_977_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.922 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[3]
                         net (fo=1, routed)           0.000    21.922    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_0
    SLICE_X158Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_967/CO[3]
                         net (fo=1, routed)           0.000    21.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_967_n_0
    SLICE_X158Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_962/CO[3]
                         net (fo=1, routed)           0.000    22.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_962_n_0
    SLICE_X158Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.072 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_959/CO[3]
                         net (fo=1, routed)           0.000    22.072    core_inst/tx_fifo_axis_tdata_reg[63]_i_959_n_0
    SLICE_X158Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.146 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_958/CO[1]
                         net (fo=35, routed)          0.503    22.649    core_inst/tx_fifo_axis_tdata_reg[63]_i_958_n_2
    SLICE_X161Y389       LUT3 (Prop_lut3_I0_O)        0.120    22.769 r  core_inst/tx_fifo_axis_tdata[63]_i_999/O
                         net (fo=1, routed)           0.000    22.769    core_inst/tx_fifo_axis_tdata[63]_i_999_n_0
    SLICE_X161Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    23.026 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_950/CO[3]
                         net (fo=1, routed)           0.000    23.026    core_inst/tx_fifo_axis_tdata_reg[63]_i_950_n_0
    SLICE_X161Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.075 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_945/CO[3]
                         net (fo=1, routed)           0.000    23.075    core_inst/tx_fifo_axis_tdata_reg[63]_i_945_n_0
    SLICE_X161Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.124 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_940/CO[3]
                         net (fo=1, routed)           0.000    23.124    core_inst/tx_fifo_axis_tdata_reg[63]_i_940_n_0
    SLICE_X161Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.173 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_935/CO[3]
                         net (fo=1, routed)           0.000    23.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_935_n_0
    SLICE_X161Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.222 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[3]
                         net (fo=1, routed)           0.000    23.222    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_0
    SLICE_X161Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_925/CO[3]
                         net (fo=1, routed)           0.000    23.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_925_n_0
    SLICE_X161Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.320 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_920/CO[3]
                         net (fo=1, routed)           0.000    23.320    core_inst/tx_fifo_axis_tdata_reg[63]_i_920_n_0
    SLICE_X161Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.369 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_917/CO[3]
                         net (fo=1, routed)           0.000    23.369    core_inst/tx_fifo_axis_tdata_reg[63]_i_917_n_0
    SLICE_X161Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.444 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_916/CO[1]
                         net (fo=35, routed)          0.535    23.979    core_inst/tx_fifo_axis_tdata_reg[63]_i_916_n_2
    SLICE_X162Y392       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_907/CO[3]
                         net (fo=1, routed)           0.000    24.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_907_n_0
    SLICE_X162Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.393 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_902/CO[3]
                         net (fo=1, routed)           0.000    24.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_902_n_0
    SLICE_X162Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[3]
                         net (fo=1, routed)           0.000    24.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_0
    SLICE_X162Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    24.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X162Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.543 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_887/CO[3]
                         net (fo=1, routed)           0.000    24.543    core_inst/tx_fifo_axis_tdata_reg[63]_i_887_n_0
    SLICE_X162Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.593 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_882/CO[3]
                         net (fo=1, routed)           0.000    24.593    core_inst/tx_fifo_axis_tdata_reg[63]_i_882_n_0
    SLICE_X162Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.643 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_877/CO[3]
                         net (fo=1, routed)           0.000    24.643    core_inst/tx_fifo_axis_tdata_reg[63]_i_877_n_0
    SLICE_X162Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.693 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_874/CO[3]
                         net (fo=1, routed)           0.001    24.694    core_inst/tx_fifo_axis_tdata_reg[63]_i_874_n_0
    SLICE_X162Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_873/CO[1]
                         net (fo=35, routed)          0.405    25.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_873_n_2
    SLICE_X163Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.529 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    25.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X163Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_860/CO[3]
                         net (fo=1, routed)           0.000    25.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_860_n_0
    SLICE_X163Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.627 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[3]
                         net (fo=1, routed)           0.000    25.627    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_0
    SLICE_X163Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.676 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    25.676    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X163Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_845/CO[3]
                         net (fo=1, routed)           0.000    25.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_845_n_0
    SLICE_X163Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.774 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_840/CO[3]
                         net (fo=1, routed)           0.001    25.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_840_n_0
    SLICE_X163Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.824 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_835/CO[3]
                         net (fo=1, routed)           0.000    25.824    core_inst/tx_fifo_axis_tdata_reg[63]_i_835_n_0
    SLICE_X163Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.873 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_832/CO[3]
                         net (fo=1, routed)           0.000    25.873    core_inst/tx_fifo_axis_tdata_reg[63]_i_832_n_0
    SLICE_X163Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.948 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_831/CO[1]
                         net (fo=35, routed)          0.474    26.422    core_inst/tx_fifo_axis_tdata_reg[63]_i_831_n_2
    SLICE_X161Y400       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    26.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_823/CO[3]
                         net (fo=1, routed)           0.000    26.776    core_inst/tx_fifo_axis_tdata_reg[63]_i_823_n_0
    SLICE_X161Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_818/CO[3]
                         net (fo=1, routed)           0.000    26.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_818_n_0
    SLICE_X161Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.874 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_813/CO[3]
                         net (fo=1, routed)           0.000    26.874    core_inst/tx_fifo_axis_tdata_reg[63]_i_813_n_0
    SLICE_X161Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.923 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_808_n_0
    SLICE_X161Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[3]
                         net (fo=1, routed)           0.000    26.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_0
    SLICE_X161Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.021 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_798/CO[3]
                         net (fo=1, routed)           0.000    27.021    core_inst/tx_fifo_axis_tdata_reg[63]_i_798_n_0
    SLICE_X161Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_793/CO[3]
                         net (fo=1, routed)           0.000    27.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_793_n_0
    SLICE_X161Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_790/CO[3]
                         net (fo=1, routed)           0.000    27.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_790_n_0
    SLICE_X161Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.194 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_789/CO[1]
                         net (fo=35, routed)          0.556    27.750    core_inst/tx_fifo_axis_tdata_reg[63]_i_789_n_2
    SLICE_X160Y398       LUT3 (Prop_lut3_I0_O)        0.118    27.868 r  core_inst/tx_fifo_axis_tdata[63]_i_830/O
                         net (fo=1, routed)           0.000    27.868    core_inst/tx_fifo_axis_tdata[63]_i_830_n_0
    SLICE_X160Y398       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_781/CO[3]
                         net (fo=1, routed)           0.000    28.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_781_n_0
    SLICE_X160Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.164 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_776/CO[3]
                         net (fo=1, routed)           0.001    28.165    core_inst/tx_fifo_axis_tdata_reg[63]_i_776_n_0
    SLICE_X160Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.215 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_771/CO[3]
                         net (fo=1, routed)           0.000    28.215    core_inst/tx_fifo_axis_tdata_reg[63]_i_771_n_0
    SLICE_X160Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.265 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_766/CO[3]
                         net (fo=1, routed)           0.000    28.265    core_inst/tx_fifo_axis_tdata_reg[63]_i_766_n_0
    SLICE_X160Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.315 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[3]
                         net (fo=1, routed)           0.000    28.315    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_0
    SLICE_X160Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.365 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_756/CO[3]
                         net (fo=1, routed)           0.000    28.365    core_inst/tx_fifo_axis_tdata_reg[63]_i_756_n_0
    SLICE_X160Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.415 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_751/CO[3]
                         net (fo=1, routed)           0.000    28.415    core_inst/tx_fifo_axis_tdata_reg[63]_i_751_n_0
    SLICE_X160Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_748/CO[3]
                         net (fo=1, routed)           0.000    28.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_748_n_0
    SLICE_X160Y406       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_747/CO[1]
                         net (fo=35, routed)          0.540    29.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_747_n_2
    SLICE_X158Y401       LUT3 (Prop_lut3_I0_O)        0.120    29.198 r  core_inst/tx_fifo_axis_tdata[63]_i_785/O
                         net (fo=1, routed)           0.000    29.198    core_inst/tx_fifo_axis_tdata[63]_i_785_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    29.436 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_733/CO[3]
                         net (fo=1, routed)           0.000    29.436    core_inst/tx_fifo_axis_tdata_reg[63]_i_733_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.486 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[3]
                         net (fo=1, routed)           0.000    29.486    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_0
    SLICE_X158Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.536 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    29.536    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X158Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.586 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_718/CO[3]
                         net (fo=1, routed)           0.000    29.586    core_inst/tx_fifo_axis_tdata_reg[63]_i_718_n_0
    SLICE_X158Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.636 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_713/CO[3]
                         net (fo=1, routed)           0.000    29.636    core_inst/tx_fifo_axis_tdata_reg[63]_i_713_n_0
    SLICE_X158Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.686 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_708/CO[3]
                         net (fo=1, routed)           0.000    29.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_708_n_0
    SLICE_X158Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.736 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_705/CO[3]
                         net (fo=1, routed)           0.000    29.736    core_inst/tx_fifo_axis_tdata_reg[63]_i_705_n_0
    SLICE_X158Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_704/CO[1]
                         net (fo=35, routed)          0.497    30.307    core_inst/tx_fifo_axis_tdata_reg[63]_i_704_n_2
    SLICE_X159Y403       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    30.663 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    30.663    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X159Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.712 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_691/CO[3]
                         net (fo=1, routed)           0.000    30.712    core_inst/tx_fifo_axis_tdata_reg[63]_i_691_n_0
    SLICE_X159Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[3]
                         net (fo=1, routed)           0.000    30.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_0
    SLICE_X159Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    30.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X159Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_676/CO[3]
                         net (fo=1, routed)           0.000    30.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_676_n_0
    SLICE_X159Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_671/CO[3]
                         net (fo=1, routed)           0.000    30.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_671_n_0
    SLICE_X159Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.957 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_666/CO[3]
                         net (fo=1, routed)           0.000    30.957    core_inst/tx_fifo_axis_tdata_reg[63]_i_666_n_0
    SLICE_X159Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.006 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_663/CO[3]
                         net (fo=1, routed)           0.000    31.006    core_inst/tx_fifo_axis_tdata_reg[63]_i_663_n_0
    SLICE_X159Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_662/CO[1]
                         net (fo=35, routed)          0.468    31.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_662_n_2
    SLICE_X157Y405       LUT3 (Prop_lut3_I0_O)        0.118    31.667 r  core_inst/tx_fifo_axis_tdata[63]_i_703/O
                         net (fo=1, routed)           0.000    31.667    core_inst/tx_fifo_axis_tdata[63]_i_703_n_0
    SLICE_X157Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.924 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_654/CO[3]
                         net (fo=1, routed)           0.000    31.924    core_inst/tx_fifo_axis_tdata_reg[63]_i_654_n_0
    SLICE_X157Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.973 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_649/CO[3]
                         net (fo=1, routed)           0.000    31.973    core_inst/tx_fifo_axis_tdata_reg[63]_i_649_n_0
    SLICE_X157Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_644/CO[3]
                         net (fo=1, routed)           0.000    32.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_644_n_0
    SLICE_X157Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_639/CO[3]
                         net (fo=1, routed)           0.000    32.071    core_inst/tx_fifo_axis_tdata_reg[63]_i_639_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.120 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[3]
                         net (fo=1, routed)           0.000    32.120    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_629_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.218 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_624/CO[3]
                         net (fo=1, routed)           0.000    32.218    core_inst/tx_fifo_axis_tdata_reg[63]_i_624_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.267 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_621/CO[3]
                         net (fo=1, routed)           0.000    32.267    core_inst/tx_fifo_axis_tdata_reg[63]_i_621_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.342 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_620/CO[1]
                         net (fo=35, routed)          0.483    32.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_620_n_2
    SLICE_X158Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    33.189 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_612/CO[3]
                         net (fo=1, routed)           0.000    33.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_612_n_0
    SLICE_X158Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.239 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_607/CO[3]
                         net (fo=1, routed)           0.000    33.239    core_inst/tx_fifo_axis_tdata_reg[63]_i_607_n_0
    SLICE_X158Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_602/CO[3]
                         net (fo=1, routed)           0.000    33.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_602_n_0
    SLICE_X158Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_597/CO[3]
                         net (fo=1, routed)           0.000    33.339    core_inst/tx_fifo_axis_tdata_reg[63]_i_597_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.389 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[3]
                         net (fo=1, routed)           0.000    33.389    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.439 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_587/CO[3]
                         net (fo=1, routed)           0.000    33.439    core_inst/tx_fifo_axis_tdata_reg[63]_i_587_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.489 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_582/CO[3]
                         net (fo=1, routed)           0.000    33.489    core_inst/tx_fifo_axis_tdata_reg[63]_i_582_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_579/CO[3]
                         net (fo=1, routed)           0.000    33.539    core_inst/tx_fifo_axis_tdata_reg[63]_i_579_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    33.613 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_578/CO[1]
                         net (fo=35, routed)          0.506    34.120    core_inst/tx_fifo_axis_tdata_reg[63]_i_578_n_2
    SLICE_X159Y412       LUT3 (Prop_lut3_I0_O)        0.120    34.240 r  core_inst/tx_fifo_axis_tdata[63]_i_619/O
                         net (fo=1, routed)           0.000    34.240    core_inst/tx_fifo_axis_tdata[63]_i_619_n_0
    SLICE_X159Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    34.497 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_569/CO[3]
                         net (fo=1, routed)           0.000    34.497    core_inst/tx_fifo_axis_tdata_reg[63]_i_569_n_0
    SLICE_X159Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.546 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_564/CO[3]
                         net (fo=1, routed)           0.000    34.546    core_inst/tx_fifo_axis_tdata_reg[63]_i_564_n_0
    SLICE_X159Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.595 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[3]
                         net (fo=1, routed)           0.000    34.595    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_0
    SLICE_X159Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.644 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_554/CO[3]
                         net (fo=1, routed)           0.000    34.644    core_inst/tx_fifo_axis_tdata_reg[63]_i_554_n_0
    SLICE_X159Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.693 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_549/CO[3]
                         net (fo=1, routed)           0.000    34.693    core_inst/tx_fifo_axis_tdata_reg[63]_i_549_n_0
    SLICE_X159Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.742 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_544/CO[3]
                         net (fo=1, routed)           0.000    34.742    core_inst/tx_fifo_axis_tdata_reg[63]_i_544_n_0
    SLICE_X159Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.791 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_539/CO[3]
                         net (fo=1, routed)           0.000    34.791    core_inst/tx_fifo_axis_tdata_reg[63]_i_539_n_0
    SLICE_X159Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.840 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_536/CO[3]
                         net (fo=1, routed)           0.000    34.840    core_inst/tx_fifo_axis_tdata_reg[63]_i_536_n_0
    SLICE_X159Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.915 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_535/CO[1]
                         net (fo=35, routed)          0.538    35.453    core_inst/tx_fifo_axis_tdata_reg[63]_i_535_n_2
    SLICE_X160Y412       LUT3 (Prop_lut3_I0_O)        0.118    35.571 r  core_inst/tx_fifo_axis_tdata[63]_i_577/O
                         net (fo=1, routed)           0.000    35.571    core_inst/tx_fifo_axis_tdata[63]_i_577_n_0
    SLICE_X160Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    35.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.000    35.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X160Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.867 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_522/CO[3]
                         net (fo=1, routed)           0.000    35.867    core_inst/tx_fifo_axis_tdata_reg[63]_i_522_n_0
    SLICE_X160Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.917 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[3]
                         net (fo=1, routed)           0.000    35.917    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_0
    SLICE_X160Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.967 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    35.967    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X160Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.017 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_507/CO[3]
                         net (fo=1, routed)           0.000    36.017    core_inst/tx_fifo_axis_tdata_reg[63]_i_507_n_0
    SLICE_X160Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.067 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.067    core_inst/tx_fifo_axis_tdata_reg[63]_i_502_n_0
    SLICE_X160Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.117 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_497/CO[3]
                         net (fo=1, routed)           0.000    36.117    core_inst/tx_fifo_axis_tdata_reg[63]_i_497_n_0
    SLICE_X160Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.167 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_494/CO[3]
                         net (fo=1, routed)           0.000    36.167    core_inst/tx_fifo_axis_tdata_reg[63]_i_494_n_0
    SLICE_X160Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.241 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_493/CO[1]
                         net (fo=35, routed)          0.384    36.624    core_inst/tx_fifo_axis_tdata_reg[63]_i_493_n_2
    SLICE_X161Y416       LUT3 (Prop_lut3_I0_O)        0.120    36.744 r  core_inst/tx_fifo_axis_tdata[63]_i_534/O
                         net (fo=1, routed)           0.000    36.744    core_inst/tx_fifo_axis_tdata[63]_i_534_n_0
    SLICE_X161Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.001 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_478/CO[3]
                         net (fo=1, routed)           0.000    37.001    core_inst/tx_fifo_axis_tdata_reg[63]_i_478_n_0
    SLICE_X161Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.050 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_473/CO[3]
                         net (fo=1, routed)           0.000    37.050    core_inst/tx_fifo_axis_tdata_reg[63]_i_473_n_0
    SLICE_X161Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.099 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.099    core_inst/tx_fifo_axis_tdata_reg[63]_i_468_n_0
    SLICE_X161Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.148 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_463/CO[3]
                         net (fo=1, routed)           0.000    37.148    core_inst/tx_fifo_axis_tdata_reg[63]_i_463_n_0
    SLICE_X161Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.197 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_458/CO[3]
                         net (fo=1, routed)           0.000    37.197    core_inst/tx_fifo_axis_tdata_reg[63]_i_458_n_0
    SLICE_X161Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.246 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_453/CO[3]
                         net (fo=1, routed)           0.000    37.246    core_inst/tx_fifo_axis_tdata_reg[63]_i_453_n_0
    SLICE_X161Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_448/CO[3]
                         net (fo=1, routed)           0.000    37.295    core_inst/tx_fifo_axis_tdata_reg[63]_i_448_n_0
    SLICE_X161Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.344 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_445/CO[3]
                         net (fo=1, routed)           0.000    37.344    core_inst/tx_fifo_axis_tdata_reg[63]_i_445_n_0
    SLICE_X161Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.419 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_444/CO[1]
                         net (fo=35, routed)          0.437    37.857    core_inst/tx_fifo_axis_tdata_reg[63]_i_444_n_2
    SLICE_X160Y421       LUT3 (Prop_lut3_I0_O)        0.118    37.975 r  core_inst/tx_fifo_axis_tdata[63]_i_492/O
                         net (fo=1, routed)           0.000    37.975    core_inst/tx_fifo_axis_tdata[63]_i_492_n_0
    SLICE_X160Y421       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    38.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[3]
                         net (fo=1, routed)           0.000    38.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_0
    SLICE_X160Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_421/CO[3]
                         net (fo=1, routed)           0.000    38.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_421_n_0
    SLICE_X160Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.321 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_416/CO[3]
                         net (fo=1, routed)           0.000    38.321    core_inst/tx_fifo_axis_tdata_reg[63]_i_416_n_0
    SLICE_X160Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_411/CO[3]
                         net (fo=1, routed)           0.007    38.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_411_n_0
    SLICE_X160Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_406/CO[3]
                         net (fo=1, routed)           0.000    38.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_406_n_0
    SLICE_X160Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.478 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_401/CO[3]
                         net (fo=1, routed)           0.000    38.478    core_inst/tx_fifo_axis_tdata_reg[63]_i_401_n_0
    SLICE_X160Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_396/CO[3]
                         net (fo=1, routed)           0.000    38.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_396_n_0
    SLICE_X160Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_393/CO[3]
                         net (fo=1, routed)           0.000    38.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_393_n_0
    SLICE_X160Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_392/CO[1]
                         net (fo=35, routed)          0.439    39.090    core_inst/tx_fifo_axis_tdata_reg[63]_i_392_n_2
    SLICE_X159Y422       LUT3 (Prop_lut3_I0_O)        0.120    39.210 r  core_inst/tx_fifo_axis_tdata[63]_i_489/O
                         net (fo=1, routed)           0.000    39.210    core_inst/tx_fifo_axis_tdata[63]_i_489_n_0
    SLICE_X159Y422       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.467 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_434/CO[3]
                         net (fo=1, routed)           0.000    39.467    core_inst/tx_fifo_axis_tdata_reg[63]_i_434_n_0
    SLICE_X159Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.516 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_387/CO[3]
                         net (fo=1, routed)           0.000    39.516    core_inst/tx_fifo_axis_tdata_reg[63]_i_387_n_0
    SLICE_X159Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.565 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_364/CO[3]
                         net (fo=1, routed)           0.007    39.572    core_inst/tx_fifo_axis_tdata_reg[63]_i_364_n_0
    SLICE_X159Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_359/CO[3]
                         net (fo=1, routed)           0.000    39.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_359_n_0
    SLICE_X159Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.670 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.670    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X159Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.719 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_349_n_0
    SLICE_X159Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_344_n_0
    SLICE_X159Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_341/CO[3]
                         net (fo=1, routed)           0.000    39.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_341_n_0
    SLICE_X159Y430       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.892 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_340/CO[1]
                         net (fo=35, routed)          0.501    40.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_340_n_2
    SLICE_X158Y422       LUT3 (Prop_lut3_I0_O)        0.118    40.511 r  core_inst/tx_fifo_axis_tdata[63]_i_486/O
                         net (fo=1, routed)           0.000    40.511    core_inst/tx_fifo_axis_tdata[63]_i_486_n_0
    SLICE_X158Y422       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    40.757 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_426/CO[3]
                         net (fo=1, routed)           0.000    40.757    core_inst/tx_fifo_axis_tdata_reg[63]_i_426_n_0
    SLICE_X158Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.807 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_382/CO[3]
                         net (fo=1, routed)           0.000    40.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_382_n_0
    SLICE_X158Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.857 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_335/CO[3]
                         net (fo=1, routed)           0.007    40.864    core_inst/tx_fifo_axis_tdata_reg[63]_i_335_n_0
    SLICE_X158Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.914 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.914    core_inst/tx_fifo_axis_tdata_reg[63]_i_303_n_0
    SLICE_X158Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.964 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_298/CO[3]
                         net (fo=1, routed)           0.000    40.964    core_inst/tx_fifo_axis_tdata_reg[63]_i_298_n_0
    SLICE_X158Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.014 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_293/CO[3]
                         net (fo=1, routed)           0.000    41.014    core_inst/tx_fifo_axis_tdata_reg[63]_i_293_n_0
    SLICE_X158Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.064 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_288/CO[3]
                         net (fo=1, routed)           0.000    41.064    core_inst/tx_fifo_axis_tdata_reg[63]_i_288_n_0
    SLICE_X158Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_285/CO[3]
                         net (fo=1, routed)           0.000    41.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_285_n_0
    SLICE_X158Y430       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    41.188 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_284/CO[1]
                         net (fo=35, routed)          0.532    41.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_284_n_2
    SLICE_X156Y426       LUT3 (Prop_lut3_I0_O)        0.120    41.839 r  core_inst/tx_fifo_axis_tdata[63]_i_433/O
                         net (fo=1, routed)           0.000    41.839    core_inst/tx_fifo_axis_tdata[63]_i_433_n_0
    SLICE_X156Y426       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    42.085 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_374/CO[3]
                         net (fo=1, routed)           0.000    42.085    core_inst/tx_fifo_axis_tdata_reg[63]_i_374_n_0
    SLICE_X156Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.135 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_369/CO[3]
                         net (fo=1, routed)           0.000    42.135    core_inst/tx_fifo_axis_tdata_reg[63]_i_369_n_0
    SLICE_X156Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_327/CO[3]
                         net (fo=1, routed)           0.000    42.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_327_n_0
    SLICE_X156Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_279/CO[3]
                         net (fo=1, routed)           0.000    42.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_279_n_0
    SLICE_X156Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.285 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.285    core_inst/tx_fifo_axis_tdata_reg[63]_i_220_n_0
    SLICE_X156Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.335 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_215/CO[3]
                         net (fo=1, routed)           0.000    42.335    core_inst/tx_fifo_axis_tdata_reg[63]_i_215_n_0
    SLICE_X156Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.385 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_210/CO[3]
                         net (fo=1, routed)           0.000    42.385    core_inst/tx_fifo_axis_tdata_reg[63]_i_210_n_0
    SLICE_X156Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.435 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_207/CO[3]
                         net (fo=1, routed)           0.000    42.435    core_inst/tx_fifo_axis_tdata_reg[63]_i_207_n_0
    SLICE_X156Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    42.509 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_206/CO[1]
                         net (fo=35, routed)          0.457    42.966    core_inst/tx_fifo_axis_tdata_reg[63]_i_206_n_2
    SLICE_X157Y429       LUT3 (Prop_lut3_I0_O)        0.120    43.086 r  core_inst/tx_fifo_axis_tdata[63]_i_381/O
                         net (fo=1, routed)           0.000    43.086    core_inst/tx_fifo_axis_tdata[63]_i_381_n_0
    SLICE_X157Y429       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_322/CO[3]
                         net (fo=1, routed)           0.000    43.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_322_n_0
    SLICE_X157Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.392 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_313/CO[3]
                         net (fo=1, routed)           0.000    43.392    core_inst/tx_fifo_axis_tdata_reg[63]_i_313_n_0
    SLICE_X157Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.441 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_308/CO[3]
                         net (fo=1, routed)           0.000    43.441    core_inst/tx_fifo_axis_tdata_reg[63]_i_308_n_0
    SLICE_X157Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.490 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    43.490    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X157Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_201/CO[3]
                         net (fo=1, routed)           0.000    43.539    core_inst/tx_fifo_axis_tdata_reg[63]_i_201_n_0
    SLICE_X157Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.588 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_134/CO[3]
                         net (fo=1, routed)           0.000    43.588    core_inst/tx_fifo_axis_tdata_reg[63]_i_134_n_0
    SLICE_X157Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_129/CO[3]
                         net (fo=1, routed)           0.000    43.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_129_n_0
    SLICE_X157Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.686 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_126/CO[3]
                         net (fo=1, routed)           0.000    43.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_126_n_0
    SLICE_X157Y437       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_125/CO[1]
                         net (fo=35, routed)          0.513    44.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_125_n_2
    SLICE_X158Y433       LUT3 (Prop_lut3_I0_O)        0.118    44.391 r  core_inst/tx_fifo_axis_tdata[63]_i_334/O
                         net (fo=1, routed)           0.000    44.391    core_inst/tx_fifo_axis_tdata[63]_i_334_n_0
    SLICE_X158Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    44.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_272_n_0
    SLICE_X158Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.687 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_242/CO[3]
                         net (fo=1, routed)           0.000    44.687    core_inst/tx_fifo_axis_tdata_reg[63]_i_242_n_0
    SLICE_X158Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    44.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X158Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.787 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X158Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.837 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.000    44.837    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X158Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.887 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_120/CO[3]
                         net (fo=1, routed)           0.000    44.887    core_inst/tx_fifo_axis_tdata_reg[63]_i_120_n_0
    SLICE_X158Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.937 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_68/CO[3]
                         net (fo=1, routed)           0.000    44.937    core_inst/tx_fifo_axis_tdata_reg[63]_i_68_n_0
    SLICE_X158Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.987 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_65/CO[3]
                         net (fo=1, routed)           0.000    44.987    core_inst/tx_fifo_axis_tdata_reg[63]_i_65_n_0
    SLICE_X158Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.061 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_64/CO[1]
                         net (fo=35, routed)          0.443    45.505    core_inst/tx_fifo_axis_tdata_reg[63]_i_64_n_2
    SLICE_X159Y434       LUT3 (Prop_lut3_I0_O)        0.120    45.625 r  core_inst/tx_fifo_axis_tdata[63]_i_276/O
                         net (fo=1, routed)           0.000    45.625    core_inst/tx_fifo_axis_tdata[63]_i_276_n_0
    SLICE_X159Y434       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.882 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_191/CO[3]
                         net (fo=1, routed)           0.000    45.882    core_inst/tx_fifo_axis_tdata_reg[63]_i_191_n_0
    SLICE_X159Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.931 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_237/CO[3]
                         net (fo=1, routed)           0.000    45.931    core_inst/tx_fifo_axis_tdata_reg[63]_i_237_n_0
    SLICE_X159Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.980 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_152/CO[3]
                         net (fo=1, routed)           0.000    45.980    core_inst/tx_fifo_axis_tdata_reg[63]_i_152_n_0
    SLICE_X159Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.029 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    46.029    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X159Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.078 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    46.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X159Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.127 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_94/CO[3]
                         net (fo=1, routed)           0.000    46.127    core_inst/tx_fifo_axis_tdata_reg[63]_i_94_n_0
    SLICE_X159Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.176 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_59/CO[3]
                         net (fo=1, routed)           0.000    46.176    core_inst/tx_fifo_axis_tdata_reg[63]_i_59_n_0
    SLICE_X159Y441       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.225 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_26/CO[3]
                         net (fo=1, routed)           0.000    46.225    core_inst/tx_fifo_axis_tdata_reg[63]_i_26_n_0
    SLICE_X159Y442       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    46.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_25/CO[1]
                         net (fo=35, routed)          0.509    46.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_25_n_2
    SLICE_X161Y436       LUT3 (Prop_lut3_I0_O)        0.118    46.926 r  core_inst/tx_fifo_axis_tdata[63]_i_194/O
                         net (fo=1, routed)           0.000    46.926    core_inst/tx_fifo_axis_tdata[63]_i_194_n_0
    SLICE_X161Y436       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188    47.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    47.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X161Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.163 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    47.163    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X161Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.212 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_151/CO[3]
                         net (fo=1, routed)           0.000    47.212    core_inst/tx_fifo_axis_tdata_reg[63]_i_151_n_0
    SLICE_X161Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.261 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_79/CO[3]
                         net (fo=1, routed)           0.000    47.261    core_inst/tx_fifo_axis_tdata_reg[63]_i_79_n_0
    SLICE_X161Y440       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    47.365 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_76/O[0]
                         net (fo=5, routed)           0.374    47.739    core_inst/tx_fifo_axis_tdata_reg[63]_i_76_n_7
    SLICE_X160Y441       LUT6 (Prop_lut6_I4_O)        0.120    47.859 r  core_inst/tx_fifo_axis_tdata[63]_i_255/O
                         net (fo=2, routed)           0.227    48.086    core_inst/tx_fifo_axis_tdata[63]_i_255_n_0
    SLICE_X160Y441       LUT3 (Prop_lut3_I2_O)        0.043    48.129 r  core_inst/tx_fifo_axis_tdata[63]_i_163/O
                         net (fo=1, routed)           0.459    48.588    core_inst/tx_fifo_axis_tdata[63]_i_163_n_0
    SLICE_X162Y440       LUT6 (Prop_lut6_I4_O)        0.043    48.631 r  core_inst/tx_fifo_axis_tdata[63]_i_82/O
                         net (fo=11, routed)          0.458    49.089    core_inst/tx_fifo_axis_tdata[63]_i_82_n_0
    SLICE_X164Y446       LUT6 (Prop_lut6_I0_O)        0.043    49.132 f  core_inst/tx_fifo_axis_tdata[63]_i_107/O
                         net (fo=1, routed)           0.515    49.647    core_inst/tx_fifo_axis_tdata[63]_i_107_n_0
    SLICE_X164Y447       LUT6 (Prop_lut6_I5_O)        0.043    49.690 f  core_inst/tx_fifo_axis_tdata[63]_i_44/O
                         net (fo=1, routed)           0.427    50.117    core_inst/tx_fifo_axis_tdata[63]_i_44_n_0
    SLICE_X164Y448       LUT6 (Prop_lut6_I2_O)        0.043    50.160 r  core_inst/tx_fifo_axis_tdata[63]_i_16/O
                         net (fo=3, routed)           0.349    50.509    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_16_n_0_alias
    SLICE_X162Y448       LUT6 (Prop_lut6_I4_O)        0.043    50.552 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1_comp/O
                         net (fo=39, routed)          0.368    50.920    core_inst/udp_complete_inst_n_38
    SLICE_X162Y450       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.451    11.287    core_inst/coreclk_out
    SLICE_X162Y450       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[15]/C
                         clock pessimism              1.194    12.481    
                         clock uncertainty           -0.035    12.445    
    SLICE_X162Y450       FDRE (Setup_fdre_C_R)       -0.271    12.174    core_inst/tx_fifo_axis_tdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.174    
                         arrival time                         -50.920    
  -------------------------------------------------------------------
                         slack                                -38.745    

Slack (VIOLATED) :        -38.745ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.949ns  (logic 26.181ns (58.246%)  route 18.768ns (41.754%))
  Logic Levels:           320  (CARRY4=289 LUT2=1 LUT3=24 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 11.287 - 6.400 ) 
    Source Clock Delay      (SCD):    5.971ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.501     5.971    core_inst/coreclk_out
    SLICE_X159Y364       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y364       FDRE (Prop_fdre_C_Q)         0.216     6.187 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.357    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X158Y363       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[3]
                         net (fo=1, routed)           0.000     6.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_0
    SLICE_X158Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.696 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_483/CO[3]
                         net (fo=1, routed)           0.000     6.696    core_inst/tx_fifo_axis_tdata_reg[63]_i_483_n_0
    SLICE_X158Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.746 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_574/CO[3]
                         net (fo=1, routed)           0.000     6.746    core_inst/tx_fifo_axis_tdata_reg[63]_i_574_n_0
    SLICE_X158Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.796 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_743/CO[3]
                         net (fo=1, routed)           0.000     6.796    core_inst/tx_fifo_axis_tdata_reg[63]_i_743_n_0
    SLICE_X158Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.846 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_912/CO[3]
                         net (fo=1, routed)           0.000     6.846    core_inst/tx_fifo_axis_tdata_reg[63]_i_912_n_0
    SLICE_X158Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.896 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1081/CO[3]
                         net (fo=1, routed)           0.000     6.896    core_inst/tx_fifo_axis_tdata_reg[63]_i_1081_n_0
    SLICE_X158Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.946 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1250/CO[3]
                         net (fo=1, routed)           0.000     6.946    core_inst/tx_fifo_axis_tdata_reg[63]_i_1250_n_0
    SLICE_X158Y370       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.054 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1419/O[2]
                         net (fo=2, routed)           0.314     7.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1419_n_5
    SLICE_X159Y370       LUT2 (Prop_lut2_I1_O)        0.126     7.494 r  core_inst/tx_fifo_axis_tdata[63]_i_1527/O
                         net (fo=1, routed)           0.000     7.494    core_inst/tx_fifo_axis_tdata[63]_i_1527_n_0
    SLICE_X159Y370       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1457/CO[3]
                         net (fo=1, routed)           0.000     7.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_1457_n_0
    SLICE_X159Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.794 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1452/CO[3]
                         net (fo=1, routed)           0.000     7.794    core_inst/tx_fifo_axis_tdata_reg[63]_i_1452_n_0
    SLICE_X159Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1447/CO[3]
                         net (fo=1, routed)           0.000     7.843    core_inst/tx_fifo_axis_tdata_reg[63]_i_1447_n_0
    SLICE_X159Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.892 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1442/CO[3]
                         net (fo=1, routed)           0.000     7.892    core_inst/tx_fifo_axis_tdata_reg[63]_i_1442_n_0
    SLICE_X159Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.941 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1437/CO[3]
                         net (fo=1, routed)           0.007     7.948    core_inst/tx_fifo_axis_tdata_reg[63]_i_1437_n_0
    SLICE_X159Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.997 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     7.997    core_inst/tx_fifo_axis_tdata_reg[63]_i_1432_n_0
    SLICE_X159Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.046 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1427/CO[3]
                         net (fo=1, routed)           0.000     8.046    core_inst/tx_fifo_axis_tdata_reg[63]_i_1427_n_0
    SLICE_X159Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.095 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.095    core_inst/tx_fifo_axis_tdata_reg[63]_i_1424_n_0
    SLICE_X159Y378       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.222 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1423/CO[0]
                         net (fo=35, routed)          0.472     8.695    core_inst/tx_fifo_axis_tdata_reg[63]_i_1423_n_3
    SLICE_X158Y371       LUT3 (Prop_lut3_I0_O)        0.130     8.825 r  core_inst/tx_fifo_axis_tdata[63]_i_1464/O
                         net (fo=1, routed)           0.000     8.825    core_inst/tx_fifo_axis_tdata[63]_i_1464_n_0
    SLICE_X158Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1414/CO[3]
                         net (fo=1, routed)           0.000     9.071    core_inst/tx_fifo_axis_tdata_reg[63]_i_1414_n_0
    SLICE_X158Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.121 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1409/CO[3]
                         net (fo=1, routed)           0.000     9.121    core_inst/tx_fifo_axis_tdata_reg[63]_i_1409_n_0
    SLICE_X158Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1404/CO[3]
                         net (fo=1, routed)           0.000     9.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_1404_n_0
    SLICE_X158Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1399/CO[3]
                         net (fo=1, routed)           0.007     9.227    core_inst/tx_fifo_axis_tdata_reg[63]_i_1399_n_0
    SLICE_X158Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.277 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.277    core_inst/tx_fifo_axis_tdata_reg[63]_i_1394_n_0
    SLICE_X158Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.327 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     9.327    core_inst/tx_fifo_axis_tdata_reg[63]_i_1389_n_0
    SLICE_X158Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.377 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1384/CO[3]
                         net (fo=1, routed)           0.000     9.377    core_inst/tx_fifo_axis_tdata_reg[63]_i_1384_n_0
    SLICE_X158Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.427 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1381/CO[3]
                         net (fo=1, routed)           0.000     9.427    core_inst/tx_fifo_axis_tdata_reg[63]_i_1381_n_0
    SLICE_X158Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.501 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1380/CO[1]
                         net (fo=35, routed)          0.521    10.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_1380_n_2
    SLICE_X157Y371       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    10.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000    10.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.427 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1367/CO[3]
                         net (fo=1, routed)           0.000    10.427    core_inst/tx_fifo_axis_tdata_reg[63]_i_1367_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.476 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[3]
                         net (fo=1, routed)           0.000    10.476    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.525 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.007    10.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.581 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1352/CO[3]
                         net (fo=1, routed)           0.000    10.581    core_inst/tx_fifo_axis_tdata_reg[63]_i_1352_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.630 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1347/CO[3]
                         net (fo=1, routed)           0.000    10.630    core_inst/tx_fifo_axis_tdata_reg[63]_i_1347_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.679 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1342/CO[3]
                         net (fo=1, routed)           0.000    10.679    core_inst/tx_fifo_axis_tdata_reg[63]_i_1342_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.728 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    10.728    core_inst/tx_fifo_axis_tdata_reg[63]_i_1339_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.803 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1338/CO[1]
                         net (fo=35, routed)          0.461    11.264    core_inst/tx_fifo_axis_tdata_reg[63]_i_1338_n_2
    SLICE_X156Y371       LUT3 (Prop_lut3_I0_O)        0.118    11.382 r  core_inst/tx_fifo_axis_tdata[63]_i_1379/O
                         net (fo=1, routed)           0.000    11.382    core_inst/tx_fifo_axis_tdata[63]_i_1379_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.628 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    11.628    core_inst/tx_fifo_axis_tdata_reg[63]_i_1330_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.678 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1325/CO[3]
                         net (fo=1, routed)           0.000    11.678    core_inst/tx_fifo_axis_tdata_reg[63]_i_1325_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.728 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1320/CO[3]
                         net (fo=1, routed)           0.000    11.728    core_inst/tx_fifo_axis_tdata_reg[63]_i_1320_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.778 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1315/CO[3]
                         net (fo=1, routed)           0.007    11.785    core_inst/tx_fifo_axis_tdata_reg[63]_i_1315_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.835 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    11.835    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.885 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    11.885    core_inst/tx_fifo_axis_tdata_reg[63]_i_1305_n_0
    SLICE_X156Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.935 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    11.935    core_inst/tx_fifo_axis_tdata_reg[63]_i_1300_n_0
    SLICE_X156Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.985 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    11.985    core_inst/tx_fifo_axis_tdata_reg[63]_i_1297_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    12.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1296/CO[1]
                         net (fo=35, routed)          0.632    12.690    core_inst/tx_fifo_axis_tdata_reg[63]_i_1296_n_2
    SLICE_X161Y371       LUT3 (Prop_lut3_I0_O)        0.120    12.810 r  core_inst/tx_fifo_axis_tdata[63]_i_1337/O
                         net (fo=1, routed)           0.000    12.810    core_inst/tx_fifo_axis_tdata[63]_i_1337_n_0
    SLICE_X161Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.067 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    13.067    core_inst/tx_fifo_axis_tdata_reg[63]_i_1288_n_0
    SLICE_X161Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.116 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    13.116    core_inst/tx_fifo_axis_tdata_reg[63]_i_1283_n_0
    SLICE_X161Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.165 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    13.165    core_inst/tx_fifo_axis_tdata_reg[63]_i_1278_n_0
    SLICE_X161Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.214 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1273/CO[3]
                         net (fo=1, routed)           0.007    13.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1273_n_0
    SLICE_X161Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.270 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    13.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_0
    SLICE_X161Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1263/CO[3]
                         net (fo=1, routed)           0.000    13.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_1263_n_0
    SLICE_X161Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.368 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    13.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1258_n_0
    SLICE_X161Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.417 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    13.417    core_inst/tx_fifo_axis_tdata_reg[63]_i_1255_n_0
    SLICE_X161Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.492 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1254/CO[1]
                         net (fo=35, routed)          0.375    13.868    core_inst/tx_fifo_axis_tdata_reg[63]_i_1254_n_2
    SLICE_X160Y376       LUT3 (Prop_lut3_I0_O)        0.118    13.986 r  core_inst/tx_fifo_axis_tdata[63]_i_1295/O
                         net (fo=1, routed)           0.000    13.986    core_inst/tx_fifo_axis_tdata[63]_i_1295_n_0
    SLICE_X160Y376       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    14.232    core_inst/tx_fifo_axis_tdata_reg[63]_i_1245_n_0
    SLICE_X160Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.282 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    14.282    core_inst/tx_fifo_axis_tdata_reg[63]_i_1240_n_0
    SLICE_X160Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    14.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_0
    SLICE_X160Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    14.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X160Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.432 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    14.432    core_inst/tx_fifo_axis_tdata_reg[63]_i_1225_n_0
    SLICE_X160Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.482 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1220/CO[3]
                         net (fo=1, routed)           0.000    14.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1220_n_0
    SLICE_X160Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1215/CO[3]
                         net (fo=1, routed)           0.000    14.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1215_n_0
    SLICE_X160Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    14.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_1212_n_0
    SLICE_X160Y384       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.656 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1211/CO[1]
                         net (fo=35, routed)          0.453    15.109    core_inst/tx_fifo_axis_tdata_reg[63]_i_1211_n_2
    SLICE_X159Y379       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    15.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    15.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X159Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    15.514    core_inst/tx_fifo_axis_tdata_reg[63]_i_1198_n_0
    SLICE_X159Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.563 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    15.563    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_0
    SLICE_X159Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.612 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    15.612    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X159Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.661 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    15.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_1183_n_0
    SLICE_X159Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    15.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_1178_n_0
    SLICE_X159Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    15.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_1173_n_0
    SLICE_X159Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    15.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_1170_n_0
    SLICE_X159Y387       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    15.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1169/CO[1]
                         net (fo=35, routed)          0.531    16.414    core_inst/tx_fifo_axis_tdata_reg[63]_i_1169_n_2
    SLICE_X158Y381       LUT3 (Prop_lut3_I0_O)        0.118    16.532 r  core_inst/tx_fifo_axis_tdata[63]_i_1207/O
                         net (fo=1, routed)           0.000    16.532    core_inst/tx_fifo_axis_tdata[63]_i_1207_n_0
    SLICE_X158Y381       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    16.770 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    16.770    core_inst/tx_fifo_axis_tdata_reg[63]_i_1156_n_0
    SLICE_X158Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.820 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    16.820    core_inst/tx_fifo_axis_tdata_reg[63]_i_1151_n_0
    SLICE_X158Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.870 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    16.870    core_inst/tx_fifo_axis_tdata_reg[63]_i_1146_n_0
    SLICE_X158Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.920 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    16.920    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_0
    SLICE_X158Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.970 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1136/CO[3]
                         net (fo=1, routed)           0.000    16.970    core_inst/tx_fifo_axis_tdata_reg[63]_i_1136_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.020 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    17.020    core_inst/tx_fifo_axis_tdata_reg[63]_i_1131_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    17.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_1128_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    17.144 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1127/CO[1]
                         net (fo=35, routed)          0.507    17.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_1127_n_2
    SLICE_X161Y380       LUT3 (Prop_lut3_I0_O)        0.120    17.771 r  core_inst/tx_fifo_axis_tdata[63]_i_1168/O
                         net (fo=1, routed)           0.000    17.771    core_inst/tx_fifo_axis_tdata[63]_i_1168_n_0
    SLICE_X161Y380       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.028 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    18.028    core_inst/tx_fifo_axis_tdata_reg[63]_i_1119_n_0
    SLICE_X161Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.077 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    18.077    core_inst/tx_fifo_axis_tdata_reg[63]_i_1114_n_0
    SLICE_X161Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.126 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    18.126    core_inst/tx_fifo_axis_tdata_reg[63]_i_1109_n_0
    SLICE_X161Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.175 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    18.175    core_inst/tx_fifo_axis_tdata_reg[63]_i_1104_n_0
    SLICE_X161Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    18.224    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_0
    SLICE_X161Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.273 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    18.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_1094_n_0
    SLICE_X161Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.322 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    18.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_1089_n_0
    SLICE_X161Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    18.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_1086_n_0
    SLICE_X161Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.446 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1085/CO[1]
                         net (fo=35, routed)          0.395    18.840    core_inst/tx_fifo_axis_tdata_reg[63]_i_1085_n_2
    SLICE_X160Y385       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    19.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    19.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_1076_n_0
    SLICE_X160Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.254 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    19.254    core_inst/tx_fifo_axis_tdata_reg[63]_i_1071_n_0
    SLICE_X160Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[3]
                         net (fo=1, routed)           0.000    19.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_0
    SLICE_X160Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.354 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    19.354    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X160Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.404 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    19.404    core_inst/tx_fifo_axis_tdata_reg[63]_i_1056_n_0
    SLICE_X160Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.454 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    19.454    core_inst/tx_fifo_axis_tdata_reg[63]_i_1051_n_0
    SLICE_X160Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    19.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_1046_n_0
    SLICE_X160Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.554 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1043/CO[3]
                         net (fo=1, routed)           0.000    19.554    core_inst/tx_fifo_axis_tdata_reg[63]_i_1043_n_0
    SLICE_X160Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    19.628 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1042/CO[1]
                         net (fo=35, routed)          0.474    20.102    core_inst/tx_fifo_axis_tdata_reg[63]_i_1042_n_2
    SLICE_X159Y388       LUT3 (Prop_lut3_I0_O)        0.120    20.222 r  core_inst/tx_fifo_axis_tdata[63]_i_1084/O
                         net (fo=1, routed)           0.000    20.222    core_inst/tx_fifo_axis_tdata[63]_i_1084_n_0
    SLICE_X159Y388       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    20.479 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    20.479    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X159Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    20.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_1029_n_0
    SLICE_X159Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.577 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    20.577    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_0
    SLICE_X159Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.626 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    20.626    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X159Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    20.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1014_n_0
    SLICE_X159Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.724 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    20.724    core_inst/tx_fifo_axis_tdata_reg[63]_i_1009_n_0
    SLICE_X159Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.773 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    20.773    core_inst/tx_fifo_axis_tdata_reg[63]_i_1004_n_0
    SLICE_X159Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    20.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_1001_n_0
    SLICE_X159Y396       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    20.897 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1000/CO[1]
                         net (fo=35, routed)          0.511    21.408    core_inst/tx_fifo_axis_tdata_reg[63]_i_1000_n_2
    SLICE_X158Y390       LUT3 (Prop_lut3_I0_O)        0.118    21.526 r  core_inst/tx_fifo_axis_tdata[63]_i_1037/O
                         net (fo=1, routed)           0.000    21.526    core_inst/tx_fifo_axis_tdata[63]_i_1037_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.772 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_987/CO[3]
                         net (fo=1, routed)           0.000    21.772    core_inst/tx_fifo_axis_tdata_reg[63]_i_987_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_982/CO[3]
                         net (fo=1, routed)           0.000    21.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_982_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_977/CO[3]
                         net (fo=1, routed)           0.000    21.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_977_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.922 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[3]
                         net (fo=1, routed)           0.000    21.922    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_0
    SLICE_X158Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_967/CO[3]
                         net (fo=1, routed)           0.000    21.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_967_n_0
    SLICE_X158Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_962/CO[3]
                         net (fo=1, routed)           0.000    22.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_962_n_0
    SLICE_X158Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.072 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_959/CO[3]
                         net (fo=1, routed)           0.000    22.072    core_inst/tx_fifo_axis_tdata_reg[63]_i_959_n_0
    SLICE_X158Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.146 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_958/CO[1]
                         net (fo=35, routed)          0.503    22.649    core_inst/tx_fifo_axis_tdata_reg[63]_i_958_n_2
    SLICE_X161Y389       LUT3 (Prop_lut3_I0_O)        0.120    22.769 r  core_inst/tx_fifo_axis_tdata[63]_i_999/O
                         net (fo=1, routed)           0.000    22.769    core_inst/tx_fifo_axis_tdata[63]_i_999_n_0
    SLICE_X161Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    23.026 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_950/CO[3]
                         net (fo=1, routed)           0.000    23.026    core_inst/tx_fifo_axis_tdata_reg[63]_i_950_n_0
    SLICE_X161Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.075 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_945/CO[3]
                         net (fo=1, routed)           0.000    23.075    core_inst/tx_fifo_axis_tdata_reg[63]_i_945_n_0
    SLICE_X161Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.124 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_940/CO[3]
                         net (fo=1, routed)           0.000    23.124    core_inst/tx_fifo_axis_tdata_reg[63]_i_940_n_0
    SLICE_X161Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.173 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_935/CO[3]
                         net (fo=1, routed)           0.000    23.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_935_n_0
    SLICE_X161Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.222 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[3]
                         net (fo=1, routed)           0.000    23.222    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_0
    SLICE_X161Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_925/CO[3]
                         net (fo=1, routed)           0.000    23.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_925_n_0
    SLICE_X161Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.320 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_920/CO[3]
                         net (fo=1, routed)           0.000    23.320    core_inst/tx_fifo_axis_tdata_reg[63]_i_920_n_0
    SLICE_X161Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.369 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_917/CO[3]
                         net (fo=1, routed)           0.000    23.369    core_inst/tx_fifo_axis_tdata_reg[63]_i_917_n_0
    SLICE_X161Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.444 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_916/CO[1]
                         net (fo=35, routed)          0.535    23.979    core_inst/tx_fifo_axis_tdata_reg[63]_i_916_n_2
    SLICE_X162Y392       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_907/CO[3]
                         net (fo=1, routed)           0.000    24.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_907_n_0
    SLICE_X162Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.393 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_902/CO[3]
                         net (fo=1, routed)           0.000    24.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_902_n_0
    SLICE_X162Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[3]
                         net (fo=1, routed)           0.000    24.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_0
    SLICE_X162Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    24.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X162Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.543 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_887/CO[3]
                         net (fo=1, routed)           0.000    24.543    core_inst/tx_fifo_axis_tdata_reg[63]_i_887_n_0
    SLICE_X162Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.593 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_882/CO[3]
                         net (fo=1, routed)           0.000    24.593    core_inst/tx_fifo_axis_tdata_reg[63]_i_882_n_0
    SLICE_X162Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.643 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_877/CO[3]
                         net (fo=1, routed)           0.000    24.643    core_inst/tx_fifo_axis_tdata_reg[63]_i_877_n_0
    SLICE_X162Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.693 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_874/CO[3]
                         net (fo=1, routed)           0.001    24.694    core_inst/tx_fifo_axis_tdata_reg[63]_i_874_n_0
    SLICE_X162Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_873/CO[1]
                         net (fo=35, routed)          0.405    25.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_873_n_2
    SLICE_X163Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.529 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    25.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X163Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_860/CO[3]
                         net (fo=1, routed)           0.000    25.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_860_n_0
    SLICE_X163Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.627 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[3]
                         net (fo=1, routed)           0.000    25.627    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_0
    SLICE_X163Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.676 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    25.676    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X163Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_845/CO[3]
                         net (fo=1, routed)           0.000    25.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_845_n_0
    SLICE_X163Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.774 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_840/CO[3]
                         net (fo=1, routed)           0.001    25.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_840_n_0
    SLICE_X163Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.824 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_835/CO[3]
                         net (fo=1, routed)           0.000    25.824    core_inst/tx_fifo_axis_tdata_reg[63]_i_835_n_0
    SLICE_X163Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.873 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_832/CO[3]
                         net (fo=1, routed)           0.000    25.873    core_inst/tx_fifo_axis_tdata_reg[63]_i_832_n_0
    SLICE_X163Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.948 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_831/CO[1]
                         net (fo=35, routed)          0.474    26.422    core_inst/tx_fifo_axis_tdata_reg[63]_i_831_n_2
    SLICE_X161Y400       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    26.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_823/CO[3]
                         net (fo=1, routed)           0.000    26.776    core_inst/tx_fifo_axis_tdata_reg[63]_i_823_n_0
    SLICE_X161Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_818/CO[3]
                         net (fo=1, routed)           0.000    26.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_818_n_0
    SLICE_X161Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.874 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_813/CO[3]
                         net (fo=1, routed)           0.000    26.874    core_inst/tx_fifo_axis_tdata_reg[63]_i_813_n_0
    SLICE_X161Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.923 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_808_n_0
    SLICE_X161Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[3]
                         net (fo=1, routed)           0.000    26.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_0
    SLICE_X161Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.021 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_798/CO[3]
                         net (fo=1, routed)           0.000    27.021    core_inst/tx_fifo_axis_tdata_reg[63]_i_798_n_0
    SLICE_X161Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_793/CO[3]
                         net (fo=1, routed)           0.000    27.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_793_n_0
    SLICE_X161Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_790/CO[3]
                         net (fo=1, routed)           0.000    27.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_790_n_0
    SLICE_X161Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.194 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_789/CO[1]
                         net (fo=35, routed)          0.556    27.750    core_inst/tx_fifo_axis_tdata_reg[63]_i_789_n_2
    SLICE_X160Y398       LUT3 (Prop_lut3_I0_O)        0.118    27.868 r  core_inst/tx_fifo_axis_tdata[63]_i_830/O
                         net (fo=1, routed)           0.000    27.868    core_inst/tx_fifo_axis_tdata[63]_i_830_n_0
    SLICE_X160Y398       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_781/CO[3]
                         net (fo=1, routed)           0.000    28.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_781_n_0
    SLICE_X160Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.164 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_776/CO[3]
                         net (fo=1, routed)           0.001    28.165    core_inst/tx_fifo_axis_tdata_reg[63]_i_776_n_0
    SLICE_X160Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.215 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_771/CO[3]
                         net (fo=1, routed)           0.000    28.215    core_inst/tx_fifo_axis_tdata_reg[63]_i_771_n_0
    SLICE_X160Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.265 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_766/CO[3]
                         net (fo=1, routed)           0.000    28.265    core_inst/tx_fifo_axis_tdata_reg[63]_i_766_n_0
    SLICE_X160Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.315 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[3]
                         net (fo=1, routed)           0.000    28.315    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_0
    SLICE_X160Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.365 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_756/CO[3]
                         net (fo=1, routed)           0.000    28.365    core_inst/tx_fifo_axis_tdata_reg[63]_i_756_n_0
    SLICE_X160Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.415 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_751/CO[3]
                         net (fo=1, routed)           0.000    28.415    core_inst/tx_fifo_axis_tdata_reg[63]_i_751_n_0
    SLICE_X160Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_748/CO[3]
                         net (fo=1, routed)           0.000    28.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_748_n_0
    SLICE_X160Y406       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_747/CO[1]
                         net (fo=35, routed)          0.540    29.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_747_n_2
    SLICE_X158Y401       LUT3 (Prop_lut3_I0_O)        0.120    29.198 r  core_inst/tx_fifo_axis_tdata[63]_i_785/O
                         net (fo=1, routed)           0.000    29.198    core_inst/tx_fifo_axis_tdata[63]_i_785_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    29.436 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_733/CO[3]
                         net (fo=1, routed)           0.000    29.436    core_inst/tx_fifo_axis_tdata_reg[63]_i_733_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.486 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[3]
                         net (fo=1, routed)           0.000    29.486    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_0
    SLICE_X158Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.536 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    29.536    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X158Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.586 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_718/CO[3]
                         net (fo=1, routed)           0.000    29.586    core_inst/tx_fifo_axis_tdata_reg[63]_i_718_n_0
    SLICE_X158Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.636 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_713/CO[3]
                         net (fo=1, routed)           0.000    29.636    core_inst/tx_fifo_axis_tdata_reg[63]_i_713_n_0
    SLICE_X158Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.686 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_708/CO[3]
                         net (fo=1, routed)           0.000    29.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_708_n_0
    SLICE_X158Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.736 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_705/CO[3]
                         net (fo=1, routed)           0.000    29.736    core_inst/tx_fifo_axis_tdata_reg[63]_i_705_n_0
    SLICE_X158Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_704/CO[1]
                         net (fo=35, routed)          0.497    30.307    core_inst/tx_fifo_axis_tdata_reg[63]_i_704_n_2
    SLICE_X159Y403       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    30.663 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    30.663    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X159Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.712 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_691/CO[3]
                         net (fo=1, routed)           0.000    30.712    core_inst/tx_fifo_axis_tdata_reg[63]_i_691_n_0
    SLICE_X159Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[3]
                         net (fo=1, routed)           0.000    30.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_0
    SLICE_X159Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    30.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X159Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_676/CO[3]
                         net (fo=1, routed)           0.000    30.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_676_n_0
    SLICE_X159Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_671/CO[3]
                         net (fo=1, routed)           0.000    30.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_671_n_0
    SLICE_X159Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.957 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_666/CO[3]
                         net (fo=1, routed)           0.000    30.957    core_inst/tx_fifo_axis_tdata_reg[63]_i_666_n_0
    SLICE_X159Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.006 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_663/CO[3]
                         net (fo=1, routed)           0.000    31.006    core_inst/tx_fifo_axis_tdata_reg[63]_i_663_n_0
    SLICE_X159Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_662/CO[1]
                         net (fo=35, routed)          0.468    31.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_662_n_2
    SLICE_X157Y405       LUT3 (Prop_lut3_I0_O)        0.118    31.667 r  core_inst/tx_fifo_axis_tdata[63]_i_703/O
                         net (fo=1, routed)           0.000    31.667    core_inst/tx_fifo_axis_tdata[63]_i_703_n_0
    SLICE_X157Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.924 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_654/CO[3]
                         net (fo=1, routed)           0.000    31.924    core_inst/tx_fifo_axis_tdata_reg[63]_i_654_n_0
    SLICE_X157Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.973 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_649/CO[3]
                         net (fo=1, routed)           0.000    31.973    core_inst/tx_fifo_axis_tdata_reg[63]_i_649_n_0
    SLICE_X157Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_644/CO[3]
                         net (fo=1, routed)           0.000    32.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_644_n_0
    SLICE_X157Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_639/CO[3]
                         net (fo=1, routed)           0.000    32.071    core_inst/tx_fifo_axis_tdata_reg[63]_i_639_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.120 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[3]
                         net (fo=1, routed)           0.000    32.120    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_629_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.218 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_624/CO[3]
                         net (fo=1, routed)           0.000    32.218    core_inst/tx_fifo_axis_tdata_reg[63]_i_624_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.267 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_621/CO[3]
                         net (fo=1, routed)           0.000    32.267    core_inst/tx_fifo_axis_tdata_reg[63]_i_621_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.342 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_620/CO[1]
                         net (fo=35, routed)          0.483    32.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_620_n_2
    SLICE_X158Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    33.189 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_612/CO[3]
                         net (fo=1, routed)           0.000    33.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_612_n_0
    SLICE_X158Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.239 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_607/CO[3]
                         net (fo=1, routed)           0.000    33.239    core_inst/tx_fifo_axis_tdata_reg[63]_i_607_n_0
    SLICE_X158Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_602/CO[3]
                         net (fo=1, routed)           0.000    33.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_602_n_0
    SLICE_X158Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_597/CO[3]
                         net (fo=1, routed)           0.000    33.339    core_inst/tx_fifo_axis_tdata_reg[63]_i_597_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.389 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[3]
                         net (fo=1, routed)           0.000    33.389    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.439 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_587/CO[3]
                         net (fo=1, routed)           0.000    33.439    core_inst/tx_fifo_axis_tdata_reg[63]_i_587_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.489 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_582/CO[3]
                         net (fo=1, routed)           0.000    33.489    core_inst/tx_fifo_axis_tdata_reg[63]_i_582_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_579/CO[3]
                         net (fo=1, routed)           0.000    33.539    core_inst/tx_fifo_axis_tdata_reg[63]_i_579_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    33.613 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_578/CO[1]
                         net (fo=35, routed)          0.506    34.120    core_inst/tx_fifo_axis_tdata_reg[63]_i_578_n_2
    SLICE_X159Y412       LUT3 (Prop_lut3_I0_O)        0.120    34.240 r  core_inst/tx_fifo_axis_tdata[63]_i_619/O
                         net (fo=1, routed)           0.000    34.240    core_inst/tx_fifo_axis_tdata[63]_i_619_n_0
    SLICE_X159Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    34.497 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_569/CO[3]
                         net (fo=1, routed)           0.000    34.497    core_inst/tx_fifo_axis_tdata_reg[63]_i_569_n_0
    SLICE_X159Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.546 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_564/CO[3]
                         net (fo=1, routed)           0.000    34.546    core_inst/tx_fifo_axis_tdata_reg[63]_i_564_n_0
    SLICE_X159Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.595 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[3]
                         net (fo=1, routed)           0.000    34.595    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_0
    SLICE_X159Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.644 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_554/CO[3]
                         net (fo=1, routed)           0.000    34.644    core_inst/tx_fifo_axis_tdata_reg[63]_i_554_n_0
    SLICE_X159Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.693 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_549/CO[3]
                         net (fo=1, routed)           0.000    34.693    core_inst/tx_fifo_axis_tdata_reg[63]_i_549_n_0
    SLICE_X159Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.742 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_544/CO[3]
                         net (fo=1, routed)           0.000    34.742    core_inst/tx_fifo_axis_tdata_reg[63]_i_544_n_0
    SLICE_X159Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.791 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_539/CO[3]
                         net (fo=1, routed)           0.000    34.791    core_inst/tx_fifo_axis_tdata_reg[63]_i_539_n_0
    SLICE_X159Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.840 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_536/CO[3]
                         net (fo=1, routed)           0.000    34.840    core_inst/tx_fifo_axis_tdata_reg[63]_i_536_n_0
    SLICE_X159Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.915 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_535/CO[1]
                         net (fo=35, routed)          0.538    35.453    core_inst/tx_fifo_axis_tdata_reg[63]_i_535_n_2
    SLICE_X160Y412       LUT3 (Prop_lut3_I0_O)        0.118    35.571 r  core_inst/tx_fifo_axis_tdata[63]_i_577/O
                         net (fo=1, routed)           0.000    35.571    core_inst/tx_fifo_axis_tdata[63]_i_577_n_0
    SLICE_X160Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    35.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.000    35.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X160Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.867 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_522/CO[3]
                         net (fo=1, routed)           0.000    35.867    core_inst/tx_fifo_axis_tdata_reg[63]_i_522_n_0
    SLICE_X160Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.917 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[3]
                         net (fo=1, routed)           0.000    35.917    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_0
    SLICE_X160Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.967 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    35.967    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X160Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.017 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_507/CO[3]
                         net (fo=1, routed)           0.000    36.017    core_inst/tx_fifo_axis_tdata_reg[63]_i_507_n_0
    SLICE_X160Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.067 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.067    core_inst/tx_fifo_axis_tdata_reg[63]_i_502_n_0
    SLICE_X160Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.117 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_497/CO[3]
                         net (fo=1, routed)           0.000    36.117    core_inst/tx_fifo_axis_tdata_reg[63]_i_497_n_0
    SLICE_X160Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.167 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_494/CO[3]
                         net (fo=1, routed)           0.000    36.167    core_inst/tx_fifo_axis_tdata_reg[63]_i_494_n_0
    SLICE_X160Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.241 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_493/CO[1]
                         net (fo=35, routed)          0.384    36.624    core_inst/tx_fifo_axis_tdata_reg[63]_i_493_n_2
    SLICE_X161Y416       LUT3 (Prop_lut3_I0_O)        0.120    36.744 r  core_inst/tx_fifo_axis_tdata[63]_i_534/O
                         net (fo=1, routed)           0.000    36.744    core_inst/tx_fifo_axis_tdata[63]_i_534_n_0
    SLICE_X161Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.001 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_478/CO[3]
                         net (fo=1, routed)           0.000    37.001    core_inst/tx_fifo_axis_tdata_reg[63]_i_478_n_0
    SLICE_X161Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.050 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_473/CO[3]
                         net (fo=1, routed)           0.000    37.050    core_inst/tx_fifo_axis_tdata_reg[63]_i_473_n_0
    SLICE_X161Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.099 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.099    core_inst/tx_fifo_axis_tdata_reg[63]_i_468_n_0
    SLICE_X161Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.148 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_463/CO[3]
                         net (fo=1, routed)           0.000    37.148    core_inst/tx_fifo_axis_tdata_reg[63]_i_463_n_0
    SLICE_X161Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.197 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_458/CO[3]
                         net (fo=1, routed)           0.000    37.197    core_inst/tx_fifo_axis_tdata_reg[63]_i_458_n_0
    SLICE_X161Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.246 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_453/CO[3]
                         net (fo=1, routed)           0.000    37.246    core_inst/tx_fifo_axis_tdata_reg[63]_i_453_n_0
    SLICE_X161Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_448/CO[3]
                         net (fo=1, routed)           0.000    37.295    core_inst/tx_fifo_axis_tdata_reg[63]_i_448_n_0
    SLICE_X161Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.344 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_445/CO[3]
                         net (fo=1, routed)           0.000    37.344    core_inst/tx_fifo_axis_tdata_reg[63]_i_445_n_0
    SLICE_X161Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.419 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_444/CO[1]
                         net (fo=35, routed)          0.437    37.857    core_inst/tx_fifo_axis_tdata_reg[63]_i_444_n_2
    SLICE_X160Y421       LUT3 (Prop_lut3_I0_O)        0.118    37.975 r  core_inst/tx_fifo_axis_tdata[63]_i_492/O
                         net (fo=1, routed)           0.000    37.975    core_inst/tx_fifo_axis_tdata[63]_i_492_n_0
    SLICE_X160Y421       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    38.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[3]
                         net (fo=1, routed)           0.000    38.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_0
    SLICE_X160Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_421/CO[3]
                         net (fo=1, routed)           0.000    38.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_421_n_0
    SLICE_X160Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.321 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_416/CO[3]
                         net (fo=1, routed)           0.000    38.321    core_inst/tx_fifo_axis_tdata_reg[63]_i_416_n_0
    SLICE_X160Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_411/CO[3]
                         net (fo=1, routed)           0.007    38.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_411_n_0
    SLICE_X160Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_406/CO[3]
                         net (fo=1, routed)           0.000    38.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_406_n_0
    SLICE_X160Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.478 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_401/CO[3]
                         net (fo=1, routed)           0.000    38.478    core_inst/tx_fifo_axis_tdata_reg[63]_i_401_n_0
    SLICE_X160Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_396/CO[3]
                         net (fo=1, routed)           0.000    38.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_396_n_0
    SLICE_X160Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_393/CO[3]
                         net (fo=1, routed)           0.000    38.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_393_n_0
    SLICE_X160Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_392/CO[1]
                         net (fo=35, routed)          0.439    39.090    core_inst/tx_fifo_axis_tdata_reg[63]_i_392_n_2
    SLICE_X159Y422       LUT3 (Prop_lut3_I0_O)        0.120    39.210 r  core_inst/tx_fifo_axis_tdata[63]_i_489/O
                         net (fo=1, routed)           0.000    39.210    core_inst/tx_fifo_axis_tdata[63]_i_489_n_0
    SLICE_X159Y422       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.467 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_434/CO[3]
                         net (fo=1, routed)           0.000    39.467    core_inst/tx_fifo_axis_tdata_reg[63]_i_434_n_0
    SLICE_X159Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.516 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_387/CO[3]
                         net (fo=1, routed)           0.000    39.516    core_inst/tx_fifo_axis_tdata_reg[63]_i_387_n_0
    SLICE_X159Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.565 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_364/CO[3]
                         net (fo=1, routed)           0.007    39.572    core_inst/tx_fifo_axis_tdata_reg[63]_i_364_n_0
    SLICE_X159Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_359/CO[3]
                         net (fo=1, routed)           0.000    39.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_359_n_0
    SLICE_X159Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.670 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.670    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X159Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.719 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_349_n_0
    SLICE_X159Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_344_n_0
    SLICE_X159Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_341/CO[3]
                         net (fo=1, routed)           0.000    39.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_341_n_0
    SLICE_X159Y430       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.892 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_340/CO[1]
                         net (fo=35, routed)          0.501    40.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_340_n_2
    SLICE_X158Y422       LUT3 (Prop_lut3_I0_O)        0.118    40.511 r  core_inst/tx_fifo_axis_tdata[63]_i_486/O
                         net (fo=1, routed)           0.000    40.511    core_inst/tx_fifo_axis_tdata[63]_i_486_n_0
    SLICE_X158Y422       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    40.757 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_426/CO[3]
                         net (fo=1, routed)           0.000    40.757    core_inst/tx_fifo_axis_tdata_reg[63]_i_426_n_0
    SLICE_X158Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.807 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_382/CO[3]
                         net (fo=1, routed)           0.000    40.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_382_n_0
    SLICE_X158Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.857 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_335/CO[3]
                         net (fo=1, routed)           0.007    40.864    core_inst/tx_fifo_axis_tdata_reg[63]_i_335_n_0
    SLICE_X158Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.914 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.914    core_inst/tx_fifo_axis_tdata_reg[63]_i_303_n_0
    SLICE_X158Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.964 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_298/CO[3]
                         net (fo=1, routed)           0.000    40.964    core_inst/tx_fifo_axis_tdata_reg[63]_i_298_n_0
    SLICE_X158Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.014 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_293/CO[3]
                         net (fo=1, routed)           0.000    41.014    core_inst/tx_fifo_axis_tdata_reg[63]_i_293_n_0
    SLICE_X158Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.064 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_288/CO[3]
                         net (fo=1, routed)           0.000    41.064    core_inst/tx_fifo_axis_tdata_reg[63]_i_288_n_0
    SLICE_X158Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_285/CO[3]
                         net (fo=1, routed)           0.000    41.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_285_n_0
    SLICE_X158Y430       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    41.188 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_284/CO[1]
                         net (fo=35, routed)          0.532    41.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_284_n_2
    SLICE_X156Y426       LUT3 (Prop_lut3_I0_O)        0.120    41.839 r  core_inst/tx_fifo_axis_tdata[63]_i_433/O
                         net (fo=1, routed)           0.000    41.839    core_inst/tx_fifo_axis_tdata[63]_i_433_n_0
    SLICE_X156Y426       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    42.085 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_374/CO[3]
                         net (fo=1, routed)           0.000    42.085    core_inst/tx_fifo_axis_tdata_reg[63]_i_374_n_0
    SLICE_X156Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.135 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_369/CO[3]
                         net (fo=1, routed)           0.000    42.135    core_inst/tx_fifo_axis_tdata_reg[63]_i_369_n_0
    SLICE_X156Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_327/CO[3]
                         net (fo=1, routed)           0.000    42.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_327_n_0
    SLICE_X156Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_279/CO[3]
                         net (fo=1, routed)           0.000    42.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_279_n_0
    SLICE_X156Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.285 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.285    core_inst/tx_fifo_axis_tdata_reg[63]_i_220_n_0
    SLICE_X156Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.335 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_215/CO[3]
                         net (fo=1, routed)           0.000    42.335    core_inst/tx_fifo_axis_tdata_reg[63]_i_215_n_0
    SLICE_X156Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.385 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_210/CO[3]
                         net (fo=1, routed)           0.000    42.385    core_inst/tx_fifo_axis_tdata_reg[63]_i_210_n_0
    SLICE_X156Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.435 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_207/CO[3]
                         net (fo=1, routed)           0.000    42.435    core_inst/tx_fifo_axis_tdata_reg[63]_i_207_n_0
    SLICE_X156Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    42.509 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_206/CO[1]
                         net (fo=35, routed)          0.457    42.966    core_inst/tx_fifo_axis_tdata_reg[63]_i_206_n_2
    SLICE_X157Y429       LUT3 (Prop_lut3_I0_O)        0.120    43.086 r  core_inst/tx_fifo_axis_tdata[63]_i_381/O
                         net (fo=1, routed)           0.000    43.086    core_inst/tx_fifo_axis_tdata[63]_i_381_n_0
    SLICE_X157Y429       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_322/CO[3]
                         net (fo=1, routed)           0.000    43.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_322_n_0
    SLICE_X157Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.392 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_313/CO[3]
                         net (fo=1, routed)           0.000    43.392    core_inst/tx_fifo_axis_tdata_reg[63]_i_313_n_0
    SLICE_X157Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.441 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_308/CO[3]
                         net (fo=1, routed)           0.000    43.441    core_inst/tx_fifo_axis_tdata_reg[63]_i_308_n_0
    SLICE_X157Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.490 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    43.490    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X157Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.539 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_201/CO[3]
                         net (fo=1, routed)           0.000    43.539    core_inst/tx_fifo_axis_tdata_reg[63]_i_201_n_0
    SLICE_X157Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.588 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_134/CO[3]
                         net (fo=1, routed)           0.000    43.588    core_inst/tx_fifo_axis_tdata_reg[63]_i_134_n_0
    SLICE_X157Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_129/CO[3]
                         net (fo=1, routed)           0.000    43.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_129_n_0
    SLICE_X157Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.686 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_126/CO[3]
                         net (fo=1, routed)           0.000    43.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_126_n_0
    SLICE_X157Y437       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_125/CO[1]
                         net (fo=35, routed)          0.513    44.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_125_n_2
    SLICE_X158Y433       LUT3 (Prop_lut3_I0_O)        0.118    44.391 r  core_inst/tx_fifo_axis_tdata[63]_i_334/O
                         net (fo=1, routed)           0.000    44.391    core_inst/tx_fifo_axis_tdata[63]_i_334_n_0
    SLICE_X158Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    44.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_272_n_0
    SLICE_X158Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.687 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_242/CO[3]
                         net (fo=1, routed)           0.000    44.687    core_inst/tx_fifo_axis_tdata_reg[63]_i_242_n_0
    SLICE_X158Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    44.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X158Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.787 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X158Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.837 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.000    44.837    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X158Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.887 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_120/CO[3]
                         net (fo=1, routed)           0.000    44.887    core_inst/tx_fifo_axis_tdata_reg[63]_i_120_n_0
    SLICE_X158Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.937 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_68/CO[3]
                         net (fo=1, routed)           0.000    44.937    core_inst/tx_fifo_axis_tdata_reg[63]_i_68_n_0
    SLICE_X158Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.987 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_65/CO[3]
                         net (fo=1, routed)           0.000    44.987    core_inst/tx_fifo_axis_tdata_reg[63]_i_65_n_0
    SLICE_X158Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.061 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_64/CO[1]
                         net (fo=35, routed)          0.443    45.505    core_inst/tx_fifo_axis_tdata_reg[63]_i_64_n_2
    SLICE_X159Y434       LUT3 (Prop_lut3_I0_O)        0.120    45.625 r  core_inst/tx_fifo_axis_tdata[63]_i_276/O
                         net (fo=1, routed)           0.000    45.625    core_inst/tx_fifo_axis_tdata[63]_i_276_n_0
    SLICE_X159Y434       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.882 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_191/CO[3]
                         net (fo=1, routed)           0.000    45.882    core_inst/tx_fifo_axis_tdata_reg[63]_i_191_n_0
    SLICE_X159Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.931 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_237/CO[3]
                         net (fo=1, routed)           0.000    45.931    core_inst/tx_fifo_axis_tdata_reg[63]_i_237_n_0
    SLICE_X159Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.980 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_152/CO[3]
                         net (fo=1, routed)           0.000    45.980    core_inst/tx_fifo_axis_tdata_reg[63]_i_152_n_0
    SLICE_X159Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.029 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    46.029    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X159Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.078 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    46.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X159Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.127 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_94/CO[3]
                         net (fo=1, routed)           0.000    46.127    core_inst/tx_fifo_axis_tdata_reg[63]_i_94_n_0
    SLICE_X159Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.176 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_59/CO[3]
                         net (fo=1, routed)           0.000    46.176    core_inst/tx_fifo_axis_tdata_reg[63]_i_59_n_0
    SLICE_X159Y441       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.225 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_26/CO[3]
                         net (fo=1, routed)           0.000    46.225    core_inst/tx_fifo_axis_tdata_reg[63]_i_26_n_0
    SLICE_X159Y442       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    46.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_25/CO[1]
                         net (fo=35, routed)          0.509    46.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_25_n_2
    SLICE_X161Y436       LUT3 (Prop_lut3_I0_O)        0.118    46.926 r  core_inst/tx_fifo_axis_tdata[63]_i_194/O
                         net (fo=1, routed)           0.000    46.926    core_inst/tx_fifo_axis_tdata[63]_i_194_n_0
    SLICE_X161Y436       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188    47.114 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    47.114    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X161Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.163 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    47.163    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X161Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.212 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_151/CO[3]
                         net (fo=1, routed)           0.000    47.212    core_inst/tx_fifo_axis_tdata_reg[63]_i_151_n_0
    SLICE_X161Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    47.261 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_79/CO[3]
                         net (fo=1, routed)           0.000    47.261    core_inst/tx_fifo_axis_tdata_reg[63]_i_79_n_0
    SLICE_X161Y440       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    47.365 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_76/O[0]
                         net (fo=5, routed)           0.374    47.739    core_inst/tx_fifo_axis_tdata_reg[63]_i_76_n_7
    SLICE_X160Y441       LUT6 (Prop_lut6_I4_O)        0.120    47.859 r  core_inst/tx_fifo_axis_tdata[63]_i_255/O
                         net (fo=2, routed)           0.227    48.086    core_inst/tx_fifo_axis_tdata[63]_i_255_n_0
    SLICE_X160Y441       LUT3 (Prop_lut3_I2_O)        0.043    48.129 r  core_inst/tx_fifo_axis_tdata[63]_i_163/O
                         net (fo=1, routed)           0.459    48.588    core_inst/tx_fifo_axis_tdata[63]_i_163_n_0
    SLICE_X162Y440       LUT6 (Prop_lut6_I4_O)        0.043    48.631 r  core_inst/tx_fifo_axis_tdata[63]_i_82/O
                         net (fo=11, routed)          0.458    49.089    core_inst/tx_fifo_axis_tdata[63]_i_82_n_0
    SLICE_X164Y446       LUT6 (Prop_lut6_I0_O)        0.043    49.132 f  core_inst/tx_fifo_axis_tdata[63]_i_107/O
                         net (fo=1, routed)           0.515    49.647    core_inst/tx_fifo_axis_tdata[63]_i_107_n_0
    SLICE_X164Y447       LUT6 (Prop_lut6_I5_O)        0.043    49.690 f  core_inst/tx_fifo_axis_tdata[63]_i_44/O
                         net (fo=1, routed)           0.427    50.117    core_inst/tx_fifo_axis_tdata[63]_i_44_n_0
    SLICE_X164Y448       LUT6 (Prop_lut6_I2_O)        0.043    50.160 r  core_inst/tx_fifo_axis_tdata[63]_i_16/O
                         net (fo=3, routed)           0.349    50.509    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_16_n_0_alias
    SLICE_X162Y448       LUT6 (Prop_lut6_I4_O)        0.043    50.552 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1_comp/O
                         net (fo=39, routed)          0.368    50.920    core_inst/udp_complete_inst_n_38
    SLICE_X162Y450       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.451    11.287    core_inst/coreclk_out
    SLICE_X162Y450       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[16]/C
                         clock pessimism              1.194    12.481    
                         clock uncertainty           -0.035    12.445    
    SLICE_X162Y450       FDRE (Setup_fdre_C_R)       -0.271    12.174    core_inst/tx_fifo_axis_tdata_reg[16]
  -------------------------------------------------------------------
                         required time                         12.174    
                         arrival time                         -50.920    
  -------------------------------------------------------------------
                         slack                                -38.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.091ns (34.073%)  route 0.176ns (65.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.993     2.766    <hidden>
    SLICE_X194Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y479       FDRE (Prop_fdre_C_Q)         0.091     2.857 r  <hidden>
                         net (fo=93, routed)          0.176     3.033    <hidden>
    SLICE_X196Y479       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.280     3.442    <hidden>
    SLICE_X196Y479       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.778    
    SLICE_X196Y479       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     2.981    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.091ns (34.073%)  route 0.176ns (65.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.993     2.766    <hidden>
    SLICE_X194Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y479       FDRE (Prop_fdre_C_Q)         0.091     2.857 r  <hidden>
                         net (fo=93, routed)          0.176     3.033    <hidden>
    SLICE_X196Y479       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.280     3.442    <hidden>
    SLICE_X196Y479       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.778    
    SLICE_X196Y479       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     2.981    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.091ns (34.073%)  route 0.176ns (65.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.993     2.766    <hidden>
    SLICE_X194Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y479       FDRE (Prop_fdre_C_Q)         0.091     2.857 r  <hidden>
                         net (fo=93, routed)          0.176     3.033    <hidden>
    SLICE_X196Y479       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.280     3.442    <hidden>
    SLICE_X196Y479       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.778    
    SLICE_X196Y479       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     2.981    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.091ns (34.073%)  route 0.176ns (65.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.993     2.766    <hidden>
    SLICE_X194Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y479       FDRE (Prop_fdre_C_Q)         0.091     2.857 r  <hidden>
                         net (fo=93, routed)          0.176     3.033    <hidden>
    SLICE_X196Y479       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.280     3.442    <hidden>
    SLICE_X196Y479       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.778    
    SLICE_X196Y479       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     2.981    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.091ns (34.073%)  route 0.176ns (65.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.993     2.766    <hidden>
    SLICE_X194Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y479       FDRE (Prop_fdre_C_Q)         0.091     2.857 r  <hidden>
                         net (fo=93, routed)          0.176     3.033    <hidden>
    SLICE_X196Y479       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.280     3.442    <hidden>
    SLICE_X196Y479       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.778    
    SLICE_X196Y479       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     2.981    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.091ns (34.073%)  route 0.176ns (65.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.993     2.766    <hidden>
    SLICE_X194Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y479       FDRE (Prop_fdre_C_Q)         0.091     2.857 r  <hidden>
                         net (fo=93, routed)          0.176     3.033    <hidden>
    SLICE_X196Y479       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.280     3.442    <hidden>
    SLICE_X196Y479       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.778    
    SLICE_X196Y479       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     2.981    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.091ns (34.073%)  route 0.176ns (65.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.993     2.766    <hidden>
    SLICE_X194Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y479       FDRE (Prop_fdre_C_Q)         0.091     2.857 r  <hidden>
                         net (fo=93, routed)          0.176     3.033    <hidden>
    SLICE_X196Y479       RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.280     3.442    <hidden>
    SLICE_X196Y479       RAMS32                                       r  <hidden>
                         clock pessimism             -0.664     2.778    
    SLICE_X196Y479       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.203     2.981    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.091ns (34.073%)  route 0.176ns (65.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.993     2.766    <hidden>
    SLICE_X194Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y479       FDRE (Prop_fdre_C_Q)         0.091     2.857 r  <hidden>
                         net (fo=93, routed)          0.176     3.033    <hidden>
    SLICE_X196Y479       RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.280     3.442    <hidden>
    SLICE_X196Y479       RAMS32                                       r  <hidden>
                         clock pessimism             -0.664     2.778    
    SLICE_X196Y479       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.203     2.981    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/checksum_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_checksum_mem_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.118ns (56.232%)  route 0.092ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.838     2.611    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/coreclk_out
    SLICE_X164Y427       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/checksum_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y427       FDRE (Prop_fdre_C_Q)         0.118     2.729 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/checksum_reg_reg[6]/Q
                         net (fo=5, routed)           0.092     2.821    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_checksum_mem_reg_0_15_6_11/DIA0
    SLICE_X164Y428       RAMD32                                       r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_checksum_mem_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.105     3.267    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_checksum_mem_reg_0_15_6_11/WCLK
    SLICE_X164Y428       RAMD32                                       r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_checksum_mem_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.643     2.624    
    SLICE_X164Y428       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.755    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_checksum_mem_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.157ns (36.719%)  route 0.271ns (63.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.931     2.704    <hidden>
    SLICE_X211Y448       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y448       FDRE (Prop_fdre_C_Q)         0.091     2.795 f  <hidden>
                         net (fo=12, routed)          0.271     3.065    <hidden>
    SLICE_X211Y450       LUT5 (Prop_lut5_I1_O)        0.066     3.131 r  <hidden>
                         net (fo=1, routed)           0.000     3.131    <hidden>
    SLICE_X211Y450       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.300     3.462    <hidden>
    SLICE_X211Y450       FDRE                                         r  <hidden>
                         clock pessimism             -0.457     3.005    
    SLICE_X211Y450       FDRE (Hold_fdre_C_D)         0.060     3.065    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.065    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_mgt_refclk_p
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { sfp_mgt_refclk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X11Y89   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X11Y95   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X12Y92   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X12Y91   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X11Y90   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X11Y91   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X12Y90   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y92   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y93   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X11Y94   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_17/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y428  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y428  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y428  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y428  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y428  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y428  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y428  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y428  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y429  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y429  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y428  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y428  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y428  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y428  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y428  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y428  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y428  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y428  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y429  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y429  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  clk_125mhz_mmcm_out

Setup :          112  Failing Endpoints,  Worst Slack       -8.936ns,  Total Violation     -648.914ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.936ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.892ns  (logic 0.943ns (10.605%)  route 7.949ns (89.395%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    6.391ns = ( 12.791 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.921    12.791    <hidden>
    SLICE_X179Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y478       FDRE (Prop_fdre_C_Q)         0.216    13.007 r  <hidden>
                         net (fo=21, routed)          1.606    14.613    sfp_1_rxc_int[6]
    SLICE_X174Y479       LUT3 (Prop_lut3_I0_O)        0.043    14.656 f  rx_active_prev_i_2_comp/O
                         net (fo=1, routed)           1.082    15.738    rx_active_prev_i_2_n_0
    SLICE_X174Y479       LUT6 (Prop_lut6_I4_O)        0.043    15.781 f  rx_active_prev_i_1_comp/O
                         net (fo=30, routed)          2.567    18.348    rx_active_now
    SLICE_X172Y480       LUT3 (Prop_lut3_I0_O)        0.043    18.391 r  rx_timer[4]_i_4/O
                         net (fo=1, routed)           0.000    18.391    rx_timer[4]_i_4_n_0
    SLICE_X172Y480       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    18.637 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.637    rx_timer_reg[4]_i_1_n_0
    SLICE_X172Y481       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.687 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.687    rx_timer_reg[8]_i_1_n_0
    SLICE_X172Y482       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.737 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.737    rx_timer_reg[12]_i_1_n_0
    SLICE_X172Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.787 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.787    rx_timer_reg[16]_i_1_n_0
    SLICE_X172Y484       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.837 r  rx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.837    rx_timer_reg[20]_i_1_n_0
    SLICE_X172Y485       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    18.989 r  rx_timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           2.694    21.683    rx_timer_reg[24]_i_1_n_6
    SLICE_X134Y437       FDCE                                         r  rx_timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.302    12.972    clk_125mhz_int
    SLICE_X134Y437       FDCE                                         r  rx_timer_reg[25]/C
                         clock pessimism              0.000    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X134Y437       FDCE (Setup_fdce_C_D)       -0.071    12.747    rx_timer_reg[25]
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                         -21.683    
  -------------------------------------------------------------------
                         slack                                 -8.936    

Slack (VIOLATED) :        -8.766ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.821ns  (logic 0.893ns (10.123%)  route 7.928ns (89.877%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 13.067 - 8.000 ) 
    Source Clock Delay      (SCD):    6.391ns = ( 12.791 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.921    12.791    <hidden>
    SLICE_X179Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y478       FDRE (Prop_fdre_C_Q)         0.216    13.007 r  <hidden>
                         net (fo=21, routed)          1.606    14.613    sfp_1_rxc_int[6]
    SLICE_X174Y479       LUT3 (Prop_lut3_I0_O)        0.043    14.656 f  rx_active_prev_i_2_comp/O
                         net (fo=1, routed)           1.082    15.738    rx_active_prev_i_2_n_0
    SLICE_X174Y479       LUT6 (Prop_lut6_I4_O)        0.043    15.781 f  rx_active_prev_i_1_comp/O
                         net (fo=30, routed)          2.567    18.348    rx_active_now
    SLICE_X172Y480       LUT3 (Prop_lut3_I0_O)        0.043    18.391 r  rx_timer[4]_i_4/O
                         net (fo=1, routed)           0.000    18.391    rx_timer[4]_i_4_n_0
    SLICE_X172Y480       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    18.637 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.637    rx_timer_reg[4]_i_1_n_0
    SLICE_X172Y481       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.687 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.687    rx_timer_reg[8]_i_1_n_0
    SLICE_X172Y482       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.737 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.737    rx_timer_reg[12]_i_1_n_0
    SLICE_X172Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.787 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.787    rx_timer_reg[16]_i_1_n_0
    SLICE_X172Y484       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.837 r  rx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.837    rx_timer_reg[20]_i_1_n_0
    SLICE_X172Y485       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    18.939 r  rx_timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           2.674    21.612    rx_timer_reg[24]_i_1_n_7
    SLICE_X156Y458       FDCE                                         r  rx_timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.397    13.067    clk_125mhz_int
    SLICE_X156Y458       FDCE                                         r  rx_timer_reg[24]/C
                         clock pessimism              0.000    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X156Y458       FDCE (Setup_fdce_C_D)       -0.067    12.846    rx_timer_reg[24]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -21.612    
  -------------------------------------------------------------------
                         slack                                 -8.766    

Slack (VIOLATED) :        -8.627ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.676ns  (logic 0.899ns (10.362%)  route 7.777ns (89.638%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 13.067 - 8.000 ) 
    Source Clock Delay      (SCD):    6.391ns = ( 12.791 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.921    12.791    <hidden>
    SLICE_X179Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y478       FDRE (Prop_fdre_C_Q)         0.216    13.007 r  <hidden>
                         net (fo=21, routed)          1.606    14.613    sfp_1_rxc_int[6]
    SLICE_X174Y479       LUT3 (Prop_lut3_I0_O)        0.043    14.656 f  rx_active_prev_i_2_comp/O
                         net (fo=1, routed)           1.082    15.738    rx_active_prev_i_2_n_0
    SLICE_X174Y479       LUT6 (Prop_lut6_I4_O)        0.043    15.781 f  rx_active_prev_i_1_comp/O
                         net (fo=30, routed)          2.567    18.348    rx_active_now
    SLICE_X172Y480       LUT3 (Prop_lut3_I0_O)        0.043    18.391 r  rx_timer[4]_i_4/O
                         net (fo=1, routed)           0.000    18.391    rx_timer[4]_i_4_n_0
    SLICE_X172Y480       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    18.637 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.637    rx_timer_reg[4]_i_1_n_0
    SLICE_X172Y481       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.687 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.687    rx_timer_reg[8]_i_1_n_0
    SLICE_X172Y482       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.737 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.737    rx_timer_reg[12]_i_1_n_0
    SLICE_X172Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.787 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.787    rx_timer_reg[16]_i_1_n_0
    SLICE_X172Y484       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.837 r  rx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.837    rx_timer_reg[20]_i_1_n_0
    SLICE_X172Y485       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108    18.945 r  rx_timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           2.522    21.466    rx_timer_reg[24]_i_1_n_5
    SLICE_X156Y458       FDCE                                         r  rx_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.397    13.067    clk_125mhz_int
    SLICE_X156Y458       FDCE                                         r  rx_timer_reg[26]/C
                         clock pessimism              0.000    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X156Y458       FDCE (Setup_fdce_C_D)       -0.074    12.839    rx_timer_reg[26]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -21.466    
  -------------------------------------------------------------------
                         slack                                 -8.627    

Slack (VIOLATED) :        -7.329ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        7.188ns  (logic 0.431ns (5.996%)  route 6.757ns (94.003%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    6.391ns = ( 12.791 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.921    12.791    <hidden>
    SLICE_X179Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y478       FDRE (Prop_fdre_C_Q)         0.216    13.007 f  <hidden>
                         net (fo=21, routed)          1.606    14.613    sfp_1_rxc_int[6]
    SLICE_X174Y479       LUT3 (Prop_lut3_I0_O)        0.043    14.656 r  rx_active_prev_i_2_comp/O
                         net (fo=1, routed)           1.082    15.738    rx_active_prev_i_2_n_0
    SLICE_X174Y479       LUT6 (Prop_lut6_I4_O)        0.043    15.781 r  rx_active_prev_i_1_comp/O
                         net (fo=30, routed)          1.297    17.078    rx_active_now
    SLICE_X174Y482       LUT2 (Prop_lut2_I0_O)        0.043    17.121 r  rx_blink_enable_i_3/O
                         net (fo=2, routed)           0.857    17.978    rx_edge
    SLICE_X173Y483       LUT6 (Prop_lut6_I5_O)        0.043    18.021 r  rx_timer[0]_i_5/O
                         net (fo=1, routed)           0.289    18.310    rx_timer[0]_i_5_n_0
    SLICE_X173Y482       LUT6 (Prop_lut6_I5_O)        0.043    18.353 r  rx_timer[0]_i_1/O
                         net (fo=27, routed)          1.625    19.978    rx_timer[0]_i_1_n_0
    SLICE_X134Y437       FDCE                                         r  rx_timer_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.302    12.972    clk_125mhz_int
    SLICE_X134Y437       FDCE                                         r  rx_timer_reg[25]/C
                         clock pessimism              0.000    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X134Y437       FDCE (Setup_fdce_C_CE)      -0.169    12.649    rx_timer_reg[25]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -19.978    
  -------------------------------------------------------------------
                         slack                                 -7.329    

Slack (VIOLATED) :        -6.716ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        6.670ns  (logic 0.431ns (6.462%)  route 6.239ns (93.538%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 13.067 - 8.000 ) 
    Source Clock Delay      (SCD):    6.391ns = ( 12.791 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.921    12.791    <hidden>
    SLICE_X179Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y478       FDRE (Prop_fdre_C_Q)         0.216    13.007 f  <hidden>
                         net (fo=21, routed)          1.606    14.613    sfp_1_rxc_int[6]
    SLICE_X174Y479       LUT3 (Prop_lut3_I0_O)        0.043    14.656 r  rx_active_prev_i_2_comp/O
                         net (fo=1, routed)           1.082    15.738    rx_active_prev_i_2_n_0
    SLICE_X174Y479       LUT6 (Prop_lut6_I4_O)        0.043    15.781 r  rx_active_prev_i_1_comp/O
                         net (fo=30, routed)          1.297    17.078    rx_active_now
    SLICE_X174Y482       LUT2 (Prop_lut2_I0_O)        0.043    17.121 r  rx_blink_enable_i_3/O
                         net (fo=2, routed)           0.857    17.978    rx_edge
    SLICE_X173Y483       LUT6 (Prop_lut6_I5_O)        0.043    18.021 r  rx_timer[0]_i_5/O
                         net (fo=1, routed)           0.289    18.310    rx_timer[0]_i_5_n_0
    SLICE_X173Y482       LUT6 (Prop_lut6_I5_O)        0.043    18.353 r  rx_timer[0]_i_1/O
                         net (fo=27, routed)          1.107    19.460    rx_timer[0]_i_1_n_0
    SLICE_X156Y458       FDCE                                         r  rx_timer_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.397    13.067    clk_125mhz_int
    SLICE_X156Y458       FDCE                                         r  rx_timer_reg[24]/C
                         clock pessimism              0.000    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X156Y458       FDCE (Setup_fdce_C_CE)      -0.169    12.744    rx_timer_reg[24]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                         -19.460    
  -------------------------------------------------------------------
                         slack                                 -6.716    

Slack (VIOLATED) :        -6.716ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        6.670ns  (logic 0.431ns (6.462%)  route 6.239ns (93.538%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 13.067 - 8.000 ) 
    Source Clock Delay      (SCD):    6.391ns = ( 12.791 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.921    12.791    <hidden>
    SLICE_X179Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y478       FDRE (Prop_fdre_C_Q)         0.216    13.007 f  <hidden>
                         net (fo=21, routed)          1.606    14.613    sfp_1_rxc_int[6]
    SLICE_X174Y479       LUT3 (Prop_lut3_I0_O)        0.043    14.656 r  rx_active_prev_i_2_comp/O
                         net (fo=1, routed)           1.082    15.738    rx_active_prev_i_2_n_0
    SLICE_X174Y479       LUT6 (Prop_lut6_I4_O)        0.043    15.781 r  rx_active_prev_i_1_comp/O
                         net (fo=30, routed)          1.297    17.078    rx_active_now
    SLICE_X174Y482       LUT2 (Prop_lut2_I0_O)        0.043    17.121 r  rx_blink_enable_i_3/O
                         net (fo=2, routed)           0.857    17.978    rx_edge
    SLICE_X173Y483       LUT6 (Prop_lut6_I5_O)        0.043    18.021 r  rx_timer[0]_i_5/O
                         net (fo=1, routed)           0.289    18.310    rx_timer[0]_i_5_n_0
    SLICE_X173Y482       LUT6 (Prop_lut6_I5_O)        0.043    18.353 r  rx_timer[0]_i_1/O
                         net (fo=27, routed)          1.107    19.460    rx_timer[0]_i_1_n_0
    SLICE_X156Y458       FDCE                                         r  rx_timer_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.397    13.067    clk_125mhz_int
    SLICE_X156Y458       FDCE                                         r  rx_timer_reg[26]/C
                         clock pessimism              0.000    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X156Y458       FDCE (Setup_fdce_C_CE)      -0.169    12.744    rx_timer_reg[26]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                         -19.460    
  -------------------------------------------------------------------
                         slack                                 -6.716    

Slack (VIOLATED) :        -6.167ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        6.260ns  (logic 1.077ns (17.205%)  route 5.183ns (82.795%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 13.137 - 8.000 ) 
    Source Clock Delay      (SCD):    6.400ns = ( 12.800 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.930    12.800    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X190Y465       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y465       FDSE (Prop_fdse_C_Q)         0.232    13.032 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/Q
                         net (fo=3, routed)           0.866    13.898    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]
    SLICE_X190Y465       LUT4 (Prop_lut4_I1_O)        0.119    14.017 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2/O
                         net (fo=1, routed)           0.584    14.601    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X190Y465       LUT5 (Prop_lut5_I4_O)        0.043    14.644 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.469    16.113    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X190Y479       LUT3 (Prop_lut3_I0_O)        0.043    16.156 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10/O
                         net (fo=1, routed)           0.000    16.156    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10_n_0
    SLICE_X190Y479       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    16.394 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.394    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2_n_0
    SLICE_X190Y480       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.444 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.444    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1_n_0
    SLICE_X190Y481       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.494 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.494    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1_n_0
    SLICE_X190Y482       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.544 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.544    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1_n_0
    SLICE_X190Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.594 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.594    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1_n_0
    SLICE_X190Y484       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.644 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.644    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1_n_0
    SLICE_X190Y485       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    16.796 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           2.263    19.060    core_inst_n_56
    SLICE_X171Y458       FDCE                                         r  tx_timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.467    13.137    clk_125mhz_int
    SLICE_X171Y458       FDCE                                         r  tx_timer_reg[25]/C
                         clock pessimism              0.000    13.137    
                         clock uncertainty           -0.154    12.983    
    SLICE_X171Y458       FDCE (Setup_fdce_C_D)       -0.091    12.892    tx_timer_reg[25]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                         -19.060    
  -------------------------------------------------------------------
                         slack                                 -6.167    

Slack (VIOLATED) :        -6.154ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        6.246ns  (logic 1.022ns (16.362%)  route 5.224ns (83.638%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 13.138 - 8.000 ) 
    Source Clock Delay      (SCD):    6.400ns = ( 12.800 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.930    12.800    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X190Y465       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y465       FDSE (Prop_fdse_C_Q)         0.232    13.032 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/Q
                         net (fo=3, routed)           0.866    13.898    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]
    SLICE_X190Y465       LUT4 (Prop_lut4_I1_O)        0.119    14.017 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2/O
                         net (fo=1, routed)           0.584    14.601    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X190Y465       LUT5 (Prop_lut5_I4_O)        0.043    14.644 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.469    16.113    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X190Y479       LUT3 (Prop_lut3_I0_O)        0.043    16.156 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10/O
                         net (fo=1, routed)           0.000    16.156    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10_n_0
    SLICE_X190Y479       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    16.394 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.394    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2_n_0
    SLICE_X190Y480       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.444 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.444    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1_n_0
    SLICE_X190Y481       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.494 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.494    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1_n_0
    SLICE_X190Y482       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.544 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.544    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1_n_0
    SLICE_X190Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.594 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.594    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1_n_0
    SLICE_X190Y484       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    16.741 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           2.305    19.046    core_inst_n_51
    SLICE_X171Y457       FDCE                                         r  tx_timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.468    13.138    clk_125mhz_int
    SLICE_X171Y457       FDCE                                         r  tx_timer_reg[23]/C
                         clock pessimism              0.000    13.138    
                         clock uncertainty           -0.154    12.984    
    SLICE_X171Y457       FDCE (Setup_fdce_C_D)       -0.092    12.892    tx_timer_reg[23]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                         -19.046    
  -------------------------------------------------------------------
                         slack                                 -6.154    

Slack (VIOLATED) :        -6.127ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        6.221ns  (logic 1.027ns (16.507%)  route 5.194ns (83.493%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 13.138 - 8.000 ) 
    Source Clock Delay      (SCD):    6.400ns = ( 12.800 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.930    12.800    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X190Y465       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y465       FDSE (Prop_fdse_C_Q)         0.232    13.032 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/Q
                         net (fo=3, routed)           0.866    13.898    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]
    SLICE_X190Y465       LUT4 (Prop_lut4_I1_O)        0.119    14.017 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2/O
                         net (fo=1, routed)           0.584    14.601    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X190Y465       LUT5 (Prop_lut5_I4_O)        0.043    14.644 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.469    16.113    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X190Y479       LUT3 (Prop_lut3_I0_O)        0.043    16.156 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10/O
                         net (fo=1, routed)           0.000    16.156    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10_n_0
    SLICE_X190Y479       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    16.394 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.394    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2_n_0
    SLICE_X190Y480       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.444 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.444    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1_n_0
    SLICE_X190Y481       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.494 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.494    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1_n_0
    SLICE_X190Y482       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.544 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.544    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1_n_0
    SLICE_X190Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.594 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.594    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1_n_0
    SLICE_X190Y484       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    16.746 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           2.275    19.021    core_inst_n_53
    SLICE_X171Y457       FDCE                                         r  tx_timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.468    13.138    clk_125mhz_int
    SLICE_X171Y457       FDCE                                         r  tx_timer_reg[21]/C
                         clock pessimism              0.000    13.138    
                         clock uncertainty           -0.154    12.984    
    SLICE_X171Y457       FDCE (Setup_fdce_C_D)       -0.090    12.894    tx_timer_reg[21]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                         -19.021    
  -------------------------------------------------------------------
                         slack                                 -6.127    

Slack (VIOLATED) :        -6.087ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        6.170ns  (logic 0.977ns (15.834%)  route 5.193ns (84.166%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 13.137 - 8.000 ) 
    Source Clock Delay      (SCD):    6.400ns = ( 12.800 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.930    12.800    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X190Y465       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y465       FDSE (Prop_fdse_C_Q)         0.232    13.032 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/Q
                         net (fo=3, routed)           0.866    13.898    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]
    SLICE_X190Y465       LUT4 (Prop_lut4_I1_O)        0.119    14.017 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2/O
                         net (fo=1, routed)           0.584    14.601    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X190Y465       LUT5 (Prop_lut5_I4_O)        0.043    14.644 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.469    16.113    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X190Y479       LUT3 (Prop_lut3_I0_O)        0.043    16.156 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10/O
                         net (fo=1, routed)           0.000    16.156    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10_n_0
    SLICE_X190Y479       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    16.394 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.394    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2_n_0
    SLICE_X190Y480       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.444 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.444    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1_n_0
    SLICE_X190Y481       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.494 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.494    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1_n_0
    SLICE_X190Y482       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.544 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.544    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1_n_0
    SLICE_X190Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.594 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.594    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1_n_0
    SLICE_X190Y484       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    16.696 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/O[0]
                         net (fo=1, routed)           2.274    18.970    core_inst_n_54
    SLICE_X171Y458       FDCE                                         r  tx_timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.467    13.137    clk_125mhz_int
    SLICE_X171Y458       FDCE                                         r  tx_timer_reg[20]/C
                         clock pessimism              0.000    13.137    
                         clock uncertainty           -0.154    12.983    
    SLICE_X171Y458       FDCE (Setup_fdce_C_D)       -0.100    12.883    tx_timer_reg[20]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                         -18.970    
  -------------------------------------------------------------------
                         slack                                 -6.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.397ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.224ns (9.397%)  route 2.160ns (90.603%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.969     2.742    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X190Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y464       FDSE (Prop_fdse_C_Q)         0.118     2.860 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=3, routed)           0.333     3.193    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X190Y465       LUT5 (Prop_lut5_I0_O)        0.028     3.221 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          0.638     3.859    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X190Y485       LUT3 (Prop_lut3_I0_O)        0.028     3.887 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[24]_i_4/O
                         net (fo=1, routed)           0.000     3.887    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[24]_i_4_n_0
    SLICE_X190Y485       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     3.937 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           1.189     5.126    core_inst_n_57
    SLICE_X171Y458       FDCE                                         r  tx_timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.231     3.563    clk_125mhz_int
    SLICE_X171Y458       FDCE                                         r  tx_timer_reg[24]/C
                         clock pessimism              0.000     3.563    
                         clock uncertainty            0.154     3.717    
    SLICE_X171Y458       FDCE (Hold_fdce_C_D)         0.011     3.728    tx_timer_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.728    
                         arrival time                           5.126    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.451ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.221ns (9.081%)  route 2.213ns (90.919%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.969     2.742    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X190Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y464       FDSE (Prop_fdse_C_Q)         0.118     2.860 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=3, routed)           0.333     3.193    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X190Y465       LUT5 (Prop_lut5_I0_O)        0.028     3.221 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          0.663     3.884    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X190Y485       LUT3 (Prop_lut3_I0_O)        0.028     3.912 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[24]_i_3/O
                         net (fo=1, routed)           0.000     3.912    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[24]_i_3_n_0
    SLICE_X190Y485       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     3.959 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           1.216     5.175    core_inst_n_56
    SLICE_X171Y458       FDCE                                         r  tx_timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.231     3.563    clk_125mhz_int
    SLICE_X171Y458       FDCE                                         r  tx_timer_reg[25]/C
                         clock pessimism              0.000     3.563    
                         clock uncertainty            0.154     3.717    
    SLICE_X171Y458       FDCE (Hold_fdce_C_D)         0.007     3.724    tx_timer_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.724    
                         arrival time                           5.175    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.459ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.220ns (9.063%)  route 2.207ns (90.937%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.969     2.742    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X190Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y464       FDSE (Prop_fdse_C_Q)         0.118     2.860 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=3, routed)           0.333     3.193    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X190Y465       LUT5 (Prop_lut5_I0_O)        0.028     3.221 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          0.729     3.950    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X190Y479       LUT3 (Prop_lut3_I0_O)        0.028     3.978 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_7/O
                         net (fo=1, routed)           0.000     3.978    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_7_n_0
    SLICE_X190Y479       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     4.024 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/O[3]
                         net (fo=1, routed)           1.146     5.169    core_inst_n_31
    SLICE_X171Y455       FDCE                                         r  tx_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.232     3.564    clk_125mhz_int
    SLICE_X171Y455       FDCE                                         r  tx_timer_reg[3]/C
                         clock pessimism              0.000     3.564    
                         clock uncertainty            0.154     3.718    
    SLICE_X171Y455       FDCE (Hold_fdce_C_D)        -0.008     3.710    tx_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.710    
                         arrival time                           5.169    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.464ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.221ns (9.024%)  route 2.228ns (90.976%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.969     2.742    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X190Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y464       FDSE (Prop_fdse_C_Q)         0.118     2.860 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=3, routed)           0.333     3.193    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X190Y465       LUT5 (Prop_lut5_I0_O)        0.028     3.221 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          0.669     3.890    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X190Y484       LUT3 (Prop_lut3_I0_O)        0.028     3.918 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[20]_i_4/O
                         net (fo=1, routed)           0.000     3.918    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[20]_i_4_n_0
    SLICE_X190Y484       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     3.965 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           1.226     5.191    core_inst_n_53
    SLICE_X171Y457       FDCE                                         r  tx_timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.231     3.563    clk_125mhz_int
    SLICE_X171Y457       FDCE                                         r  tx_timer_reg[21]/C
                         clock pessimism              0.000     3.563    
                         clock uncertainty            0.154     3.717    
    SLICE_X171Y457       FDCE (Hold_fdce_C_D)         0.009     3.726    tx_timer_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.726    
                         arrival time                           5.191    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.221ns (8.689%)  route 2.322ns (91.311%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.960     2.733    <hidden>
    SLICE_X174Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y479       FDRE (Prop_fdre_C_Q)         0.118     2.851 r  <hidden>
                         net (fo=24, routed)          0.940     3.790    sfp_1_rxc_int[0]
    SLICE_X174Y479       LUT6 (Prop_lut6_I1_O)        0.028     3.818 f  rx_active_prev_i_1_comp/O
                         net (fo=30, routed)          1.383     5.201    rx_active_now
    SLICE_X172Y480       LUT3 (Prop_lut3_I0_O)        0.028     5.229 r  rx_timer[4]_i_4/O
                         net (fo=1, routed)           0.000     5.229    rx_timer[4]_i_4_n_0
    SLICE_X172Y480       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     5.276 r  rx_timer_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.276    rx_timer_reg[4]_i_1_n_6
    SLICE_X172Y480       FDCE                                         r  rx_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.222     3.554    clk_125mhz_int
    SLICE_X172Y480       FDCE                                         r  rx_timer_reg[5]/C
                         clock pessimism              0.000     3.554    
                         clock uncertainty            0.154     3.708    
    SLICE_X172Y480       FDCE (Hold_fdce_C_D)         0.092     3.800    rx_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.800    
                         arrival time                           5.276    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.477ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.220ns (8.944%)  route 2.240ns (91.056%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.969     2.742    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X190Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y464       FDSE (Prop_fdse_C_Q)         0.118     2.860 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=3, routed)           0.333     3.193    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X190Y465       LUT5 (Prop_lut5_I0_O)        0.028     3.221 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          0.668     3.889    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X190Y484       LUT3 (Prop_lut3_I0_O)        0.028     3.917 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[20]_i_2/O
                         net (fo=1, routed)           0.000     3.917    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[20]_i_2_n_0
    SLICE_X190Y484       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     3.963 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           1.239     5.202    core_inst_n_51
    SLICE_X171Y457       FDCE                                         r  tx_timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.231     3.563    clk_125mhz_int
    SLICE_X171Y457       FDCE                                         r  tx_timer_reg[23]/C
                         clock pessimism              0.000     3.563    
                         clock uncertainty            0.154     3.717    
    SLICE_X171Y457       FDCE (Hold_fdce_C_D)         0.007     3.724    tx_timer_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.724    
                         arrival time                           5.202    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.478ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.221ns (8.983%)  route 2.239ns (91.017%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.969     2.742    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X190Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y464       FDSE (Prop_fdse_C_Q)         0.118     2.860 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=3, routed)           0.333     3.193    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X190Y465       LUT5 (Prop_lut5_I0_O)        0.028     3.221 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          0.765     3.986    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X190Y480       LUT3 (Prop_lut3_I0_O)        0.028     4.014 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_4/O
                         net (fo=1, routed)           0.000     4.014    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_4_n_0
    SLICE_X190Y480       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     4.061 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/O[1]
                         net (fo=1, routed)           1.141     5.202    core_inst_n_37
    SLICE_X170Y457       FDCE                                         r  tx_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.231     3.563    clk_125mhz_int
    SLICE_X170Y457       FDCE                                         r  tx_timer_reg[5]/C
                         clock pessimism              0.000     3.563    
                         clock uncertainty            0.154     3.717    
    SLICE_X170Y457       FDCE (Hold_fdce_C_D)         0.007     3.724    tx_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.724    
                         arrival time                           5.202    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.478ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.224ns (9.106%)  route 2.236ns (90.894%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.969     2.742    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X190Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y464       FDSE (Prop_fdse_C_Q)         0.118     2.860 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=3, routed)           0.333     3.193    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X190Y465       LUT5 (Prop_lut5_I0_O)        0.028     3.221 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          0.670     3.891    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X190Y484       LUT3 (Prop_lut3_I0_O)        0.028     3.919 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[20]_i_5/O
                         net (fo=1, routed)           0.000     3.919    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[20]_i_5_n_0
    SLICE_X190Y484       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     3.969 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/O[0]
                         net (fo=1, routed)           1.233     5.202    core_inst_n_54
    SLICE_X171Y458       FDCE                                         r  tx_timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.231     3.563    clk_125mhz_int
    SLICE_X171Y458       FDCE                                         r  tx_timer_reg[20]/C
                         clock pessimism              0.000     3.563    
                         clock uncertainty            0.154     3.717    
    SLICE_X171Y458       FDCE (Hold_fdce_C_D)         0.006     3.723    tx_timer_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.723    
                         arrival time                           5.202    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.479ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.224ns (8.797%)  route 2.322ns (91.203%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.960     2.733    <hidden>
    SLICE_X174Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y479       FDRE (Prop_fdre_C_Q)         0.118     2.851 r  <hidden>
                         net (fo=24, routed)          0.940     3.790    sfp_1_rxc_int[0]
    SLICE_X174Y479       LUT6 (Prop_lut6_I1_O)        0.028     3.818 f  rx_active_prev_i_1_comp/O
                         net (fo=30, routed)          1.383     5.201    rx_active_now
    SLICE_X172Y480       LUT3 (Prop_lut3_I0_O)        0.028     5.229 r  rx_timer[4]_i_5/O
                         net (fo=1, routed)           0.000     5.229    rx_timer[4]_i_5_n_0
    SLICE_X172Y480       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     5.279 r  rx_timer_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.279    rx_timer_reg[4]_i_1_n_7
    SLICE_X172Y480       FDCE                                         r  rx_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.222     3.554    clk_125mhz_int
    SLICE_X172Y480       FDCE                                         r  rx_timer_reg[4]/C
                         clock pessimism              0.000     3.554    
                         clock uncertainty            0.154     3.708    
    SLICE_X172Y480       FDCE (Hold_fdce_C_D)         0.092     3.800    rx_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.800    
                         arrival time                           5.279    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.479ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.221ns (8.672%)  route 2.327ns (91.328%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.960     2.733    <hidden>
    SLICE_X174Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y479       FDRE (Prop_fdre_C_Q)         0.118     2.851 r  <hidden>
                         net (fo=24, routed)          0.940     3.790    sfp_1_rxc_int[0]
    SLICE_X174Y479       LUT6 (Prop_lut6_I1_O)        0.028     3.818 f  rx_active_prev_i_1_comp/O
                         net (fo=30, routed)          1.388     5.206    rx_active_now
    SLICE_X172Y482       LUT3 (Prop_lut3_I0_O)        0.028     5.234 r  rx_timer[12]_i_3/O
                         net (fo=1, routed)           0.000     5.234    rx_timer[12]_i_3_n_0
    SLICE_X172Y482       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     5.281 r  rx_timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.281    rx_timer_reg[12]_i_1_n_5
    SLICE_X172Y482       FDCE                                         r  rx_timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.224     3.556    clk_125mhz_int
    SLICE_X172Y482       FDCE                                         r  rx_timer_reg[14]/C
                         clock pessimism              0.000     3.556    
                         clock uncertainty            0.154     3.710    
    SLICE_X172Y482       FDCE (Hold_fdce_C_D)         0.092     3.802    rx_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.802    
                         arrival time                           5.281    
  -------------------------------------------------------------------
                         slack                                  1.479    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.519ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.494ns  (logic 0.232ns (46.928%)  route 0.262ns (53.072%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y490                                    0.000     0.000 r  <hidden>
    SLICE_X196Y490       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.262     0.494    <hidden>
    SLICE_X198Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X198Y490       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.440ns  (logic 0.198ns (45.025%)  route 0.242ns (54.975%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y484                                    0.000     0.000 r  <hidden>
    SLICE_X189Y484       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.242     0.440    <hidden>
    SLICE_X191Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X191Y485       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  2.573    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.491ns  (logic 0.232ns (47.295%)  route 0.259ns (52.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y480                                    0.000     0.000 r  <hidden>
    SLICE_X184Y480       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.259     0.491    <hidden>
    SLICE_X185Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X185Y480       FDRE (Setup_fdre_C_D)       -0.086     6.314    <hidden>
  -------------------------------------------------------------------
                         required time                          6.314    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.518ns  (logic 0.254ns (49.022%)  route 0.264ns (50.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y480                                    0.000     0.000 r  <hidden>
    SLICE_X184Y480       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.264     0.518    <hidden>
    SLICE_X185Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X185Y480       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.550ns  (logic 0.216ns (39.306%)  route 0.334ns (60.694%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y481                                    0.000     0.000 r  <hidden>
    SLICE_X179Y481       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.334     0.550    <hidden>
    SLICE_X178Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X178Y481       FDRE (Setup_fdre_C_D)        0.021     6.421    <hidden>
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.471ns  (logic 0.216ns (45.832%)  route 0.255ns (54.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y481                                    0.000     0.000 r  <hidden>
    SLICE_X179Y481       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.255     0.471    <hidden>
    SLICE_X177Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X177Y481       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.419ns  (logic 0.254ns (60.638%)  route 0.165ns (39.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y479                                    0.000     0.000 r  <hidden>
    SLICE_X176Y479       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.165     0.419    <hidden>
    SLICE_X177Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X177Y479       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.419ns  (logic 0.254ns (60.638%)  route 0.165ns (39.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y482                                    0.000     0.000 r  <hidden>
    SLICE_X174Y482       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.165     0.419    <hidden>
    SLICE_X175Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X175Y482       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.409ns  (logic 0.216ns (52.853%)  route 0.193ns (47.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y480                                    0.000     0.000 r  <hidden>
    SLICE_X183Y480       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.193     0.409    <hidden>
    SLICE_X182Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X182Y480       FDRE (Setup_fdre_C_D)       -0.010     6.390    <hidden>
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.396ns  (logic 0.216ns (54.514%)  route 0.180ns (45.486%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y479                                    0.000     0.000 r  <hidden>
    SLICE_X182Y479       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.180     0.396    <hidden>
    SLICE_X179Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X179Y479       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  5.993    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.744ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.744ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.645ns  (logic 0.254ns (39.410%)  route 0.391ns (60.590%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y440                                    0.000     0.000 r  <hidden>
    SLICE_X212Y440       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.391     0.645    <hidden>
    SLICE_X217Y440       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X217Y440       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  5.744    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.636ns  (logic 0.216ns (33.962%)  route 0.420ns (66.038%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y479                                    0.000     0.000 r  <hidden>
    SLICE_X194Y479       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.420     0.636    <hidden>
    SLICE_X195Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X195Y480       FDRE (Setup_fdre_C_D)       -0.010     6.390    <hidden>
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -0.636    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.535ns  (logic 0.198ns (37.001%)  route 0.337ns (62.999%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y479                                    0.000     0.000 r  <hidden>
    SLICE_X194Y479       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=2, routed)           0.337     0.535    <hidden>
    SLICE_X195Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X195Y479       FDRE (Setup_fdre_C_D)       -0.088     6.312    <hidden>
  -------------------------------------------------------------------
                         required time                          6.312    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.779ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.533ns  (logic 0.198ns (37.142%)  route 0.335ns (62.858%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y488                                    0.000     0.000 r  <hidden>
    SLICE_X214Y488       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=2, routed)           0.335     0.533    <hidden>
    SLICE_X219Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X219Y487       FDRE (Setup_fdre_C_D)       -0.088     6.312    <hidden>
  -------------------------------------------------------------------
                         required time                          6.312    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  5.779    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.489ns  (logic 0.198ns (40.465%)  route 0.291ns (59.535%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y488                                    0.000     0.000 r  <hidden>
    SLICE_X214Y488       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=2, routed)           0.291     0.489    <hidden>
    SLICE_X213Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X213Y488       FDRE (Setup_fdre_C_D)       -0.088     6.312    <hidden>
  -------------------------------------------------------------------
                         required time                          6.312    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.464ns  (logic 0.198ns (42.673%)  route 0.266ns (57.327%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y440                                    0.000     0.000 r  <hidden>
    SLICE_X213Y440       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=2, routed)           0.266     0.464    <hidden>
    SLICE_X213Y441       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X213Y441       FDRE (Setup_fdre_C_D)       -0.086     6.314    <hidden>
  -------------------------------------------------------------------
                         required time                          6.314    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.539ns  (logic 0.254ns (47.142%)  route 0.285ns (52.858%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y461                                    0.000     0.000 r  <hidden>
    SLICE_X196Y461       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.285     0.539    <hidden>
    SLICE_X198Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X198Y461       FDRE (Setup_fdre_C_D)       -0.010     6.390    <hidden>
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.565ns  (logic 0.216ns (38.209%)  route 0.349ns (61.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y489                                    0.000     0.000 r  <hidden>
    SLICE_X214Y489       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.349     0.565    <hidden>
    SLICE_X220Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X220Y489       FDRE (Setup_fdre_C_D)        0.021     6.421    <hidden>
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.566ns  (logic 0.216ns (38.158%)  route 0.350ns (61.842%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y488                                    0.000     0.000 r  <hidden>
    SLICE_X214Y488       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.350     0.566    <hidden>
    SLICE_X216Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X216Y489       FDRE (Setup_fdre_C_D)        0.023     6.423    <hidden>
  -------------------------------------------------------------------
                         required time                          6.423    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.513ns  (logic 0.254ns (49.487%)  route 0.259ns (50.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y440                                    0.000     0.000 r  <hidden>
    SLICE_X212Y440       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.259     0.513    <hidden>
    SLICE_X213Y441       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X213Y441       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  5.876    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.638ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.483ns  (logic 0.216ns (44.708%)  route 0.267ns (55.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y483                                    0.000     0.000 r  <hidden>
    SLICE_X207Y483       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.267     0.483    <hidden>
    SLICE_X206Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X206Y483       FDRE (Setup_fdre_C_D)        0.021     3.121    <hidden>
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.362ns  (logic 0.198ns (54.767%)  route 0.164ns (45.233%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y492                                    0.000     0.000 r  <hidden>
    SLICE_X213Y492       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.164     0.362    <hidden>
    SLICE_X213Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X213Y491       FDRE (Setup_fdre_C_D)       -0.089     3.011    <hidden>
  -------------------------------------------------------------------
                         required time                          3.011    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  2.649    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.566ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.447ns  (logic 0.198ns (44.255%)  route 0.249ns (55.745%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y465                                    0.000     0.000 r  <hidden>
    SLICE_X201Y465       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.249     0.447    <hidden>
    SLICE_X203Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X203Y466       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.426ns  (logic 0.254ns (59.641%)  route 0.172ns (40.359%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y474                                    0.000     0.000 r  <hidden>
    SLICE_X206Y474       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.172     0.426    <hidden>
    SLICE_X206Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X206Y473       FDRE (Setup_fdre_C_D)        0.021     3.121    <hidden>
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  2.695    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.380ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.633ns  (logic 0.198ns (31.294%)  route 0.435ns (68.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y445                                    0.000     0.000 r  <hidden>
    SLICE_X213Y445       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.435     0.633    <hidden>
    SLICE_X215Y450       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X215Y450       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.455ns  (logic 0.216ns (47.459%)  route 0.239ns (52.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y455                                    0.000     0.000 r  <hidden>
    SLICE_X213Y455       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.239     0.455    <hidden>
    SLICE_X211Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X211Y455       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  2.634    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.467ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.577ns  (logic 0.232ns (40.191%)  route 0.345ns (59.809%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y479                                    0.000     0.000 r  <hidden>
    SLICE_X180Y479       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=2, routed)           0.345     0.577    <hidden>
    SLICE_X184Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X184Y479       FDRE (Setup_fdre_C_D)       -0.056     3.044    <hidden>
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.554ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.491ns  (logic 0.232ns (47.294%)  route 0.259ns (52.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y479                                    0.000     0.000 r  <hidden>
    SLICE_X180Y479       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=2, routed)           0.259     0.491    <hidden>
    SLICE_X184Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X184Y478       FDRE (Setup_fdre_C_D)       -0.055     3.045    <hidden>
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  2.554    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.482ns  (logic 0.232ns (48.151%)  route 0.250ns (51.849%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y479                                    0.000     0.000 r  <hidden>
    SLICE_X180Y479       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=2, routed)           0.250     0.482    <hidden>
    SLICE_X184Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X184Y478       FDRE (Setup_fdre_C_D)       -0.053     3.047    <hidden>
  -------------------------------------------------------------------
                         required time                          3.047    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.505ns  (logic 0.216ns (42.749%)  route 0.289ns (57.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y480                                    0.000     0.000 r  <hidden>
    SLICE_X181Y480       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.289     0.505    <hidden>
    SLICE_X178Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X178Y480       FDRE (Setup_fdre_C_D)        0.021     3.121    <hidden>
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.391ns  (logic 0.216ns (55.310%)  route 0.175ns (44.690%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y479                                    0.000     0.000 r  <hidden>
    SLICE_X183Y479       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.175     0.391    <hidden>
    SLICE_X184Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X184Y479       FDRE (Setup_fdre_C_D)        0.021     3.121    <hidden>
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  2.730    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.484ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.528ns  (logic 0.198ns (37.479%)  route 0.330ns (62.521%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y480                                    0.000     0.000 r  <hidden>
    SLICE_X194Y480       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.330     0.528    <hidden>
    SLICE_X193Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X193Y478       FDRE (Setup_fdre_C_D)       -0.088     3.012    <hidden>
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.515ns  (logic 0.198ns (38.466%)  route 0.317ns (61.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y487                                    0.000     0.000 r  <hidden>
    SLICE_X215Y487       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.317     0.515    <hidden>
    SLICE_X214Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X214Y487       FDRE (Setup_fdre_C_D)       -0.088     3.012    <hidden>
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.585ns  (logic 0.216ns (36.935%)  route 0.369ns (63.065%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y440                                    0.000     0.000 r  <hidden>
    SLICE_X214Y440       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.369     0.585    <hidden>
    SLICE_X213Y439       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X213Y439       FDRE (Setup_fdre_C_D)       -0.010     3.090    <hidden>
  -------------------------------------------------------------------
                         required time                          3.090    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.589ns  (logic 0.254ns (43.138%)  route 0.335ns (56.862%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y488                                    0.000     0.000 r  <hidden>
    SLICE_X220Y488       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.335     0.589    <hidden>
    SLICE_X216Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X216Y488       FDRE (Setup_fdre_C_D)        0.021     3.121    <hidden>
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.554ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.567ns  (logic 0.216ns (38.088%)  route 0.351ns (61.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y489                                    0.000     0.000 r  <hidden>
    SLICE_X218Y489       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.351     0.567    <hidden>
    SLICE_X216Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X216Y490       FDRE (Setup_fdre_C_D)        0.021     3.121    <hidden>
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  2.554    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.527ns  (logic 0.216ns (40.969%)  route 0.311ns (59.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y489                                    0.000     0.000 r  <hidden>
    SLICE_X218Y489       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.311     0.527    <hidden>
    SLICE_X213Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X213Y489       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.451ns  (logic 0.198ns (43.927%)  route 0.253ns (56.073%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y462                                    0.000     0.000 r  <hidden>
    SLICE_X201Y462       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.253     0.451    <hidden>
    SLICE_X197Y463       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X197Y463       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.574ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.515ns  (logic 0.216ns (41.964%)  route 0.299ns (58.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y441                                    0.000     0.000 r  <hidden>
    SLICE_X215Y441       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.299     0.515    <hidden>
    SLICE_X213Y442       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X213Y442       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  2.574    

Slack (MET) :             2.584ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.505ns  (logic 0.216ns (42.758%)  route 0.289ns (57.242%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y440                                    0.000     0.000 r  <hidden>
    SLICE_X214Y440       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.289     0.505    <hidden>
    SLICE_X213Y439       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X213Y439       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.518ns  (logic 0.216ns (41.690%)  route 0.302ns (58.310%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y440                                    0.000     0.000 r  <hidden>
    SLICE_X214Y440       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.302     0.518    <hidden>
    SLICE_X212Y439       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X212Y439       FDRE (Setup_fdre_C_D)        0.021     3.121    <hidden>
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  2.603    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_mgt_refclk_p
  To Clock:  clk_125mhz_mmcm_out

Setup :           83  Failing Endpoints,  Worst Slack       -4.754ns,  Total Violation     -356.357ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.754ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[20]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.052ns  (logic 0.254ns (5.028%)  route 4.798ns (94.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 12.738 - 8.000 ) 
    Source Clock Delay      (SCD):    5.680ns = ( 12.080 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210    12.080    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254    12.334 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.798    17.132    sfp_reset_in
    SLICE_X115Y322       FDCE                                         f  blink_cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.068    12.738    clk_125mhz_int
    SLICE_X115Y322       FDCE                                         r  blink_cnt_reg[20]/C
                         clock pessimism              0.000    12.738    
                         clock uncertainty           -0.154    12.584    
    SLICE_X115Y322       FDCE (Recov_fdce_C_CLR)     -0.206    12.378    blink_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -17.132    
  -------------------------------------------------------------------
                         slack                                 -4.754    

Slack (VIOLATED) :        -4.404ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[12]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.156ns  (logic 0.254ns (4.926%)  route 4.902ns (95.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 13.131 - 8.000 ) 
    Source Clock Delay      (SCD):    5.680ns = ( 12.080 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210    12.080    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254    12.334 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.902    17.236    sfp_reset_in
    SLICE_X172Y482       FDCE                                         f  rx_timer_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.461    13.131    clk_125mhz_int
    SLICE_X172Y482       FDCE                                         r  rx_timer_reg[12]/C
                         clock pessimism              0.000    13.131    
                         clock uncertainty           -0.154    12.977    
    SLICE_X172Y482       FDCE (Recov_fdce_C_CLR)     -0.145    12.832    rx_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         12.832    
                         arrival time                         -17.236    
  -------------------------------------------------------------------
                         slack                                 -4.404    

Slack (VIOLATED) :        -4.404ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[13]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.156ns  (logic 0.254ns (4.926%)  route 4.902ns (95.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 13.131 - 8.000 ) 
    Source Clock Delay      (SCD):    5.680ns = ( 12.080 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210    12.080    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254    12.334 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.902    17.236    sfp_reset_in
    SLICE_X172Y482       FDCE                                         f  rx_timer_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.461    13.131    clk_125mhz_int
    SLICE_X172Y482       FDCE                                         r  rx_timer_reg[13]/C
                         clock pessimism              0.000    13.131    
                         clock uncertainty           -0.154    12.977    
    SLICE_X172Y482       FDCE (Recov_fdce_C_CLR)     -0.145    12.832    rx_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         12.832    
                         arrival time                         -17.236    
  -------------------------------------------------------------------
                         slack                                 -4.404    

Slack (VIOLATED) :        -4.404ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[14]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.156ns  (logic 0.254ns (4.926%)  route 4.902ns (95.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 13.131 - 8.000 ) 
    Source Clock Delay      (SCD):    5.680ns = ( 12.080 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210    12.080    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254    12.334 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.902    17.236    sfp_reset_in
    SLICE_X172Y482       FDCE                                         f  rx_timer_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.461    13.131    clk_125mhz_int
    SLICE_X172Y482       FDCE                                         r  rx_timer_reg[14]/C
                         clock pessimism              0.000    13.131    
                         clock uncertainty           -0.154    12.977    
    SLICE_X172Y482       FDCE (Recov_fdce_C_CLR)     -0.145    12.832    rx_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         12.832    
                         arrival time                         -17.236    
  -------------------------------------------------------------------
                         slack                                 -4.404    

Slack (VIOLATED) :        -4.404ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[15]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.156ns  (logic 0.254ns (4.926%)  route 4.902ns (95.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 13.131 - 8.000 ) 
    Source Clock Delay      (SCD):    5.680ns = ( 12.080 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210    12.080    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254    12.334 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.902    17.236    sfp_reset_in
    SLICE_X172Y482       FDCE                                         f  rx_timer_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.461    13.131    clk_125mhz_int
    SLICE_X172Y482       FDCE                                         r  rx_timer_reg[15]/C
                         clock pessimism              0.000    13.131    
                         clock uncertainty           -0.154    12.977    
    SLICE_X172Y482       FDCE (Recov_fdce_C_CLR)     -0.145    12.832    rx_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         12.832    
                         arrival time                         -17.236    
  -------------------------------------------------------------------
                         slack                                 -4.404    

Slack (VIOLATED) :        -4.361ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[4]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.112ns  (logic 0.254ns (4.969%)  route 4.858ns (95.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 13.130 - 8.000 ) 
    Source Clock Delay      (SCD):    5.680ns = ( 12.080 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210    12.080    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254    12.334 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.858    17.192    sfp_reset_in
    SLICE_X172Y480       FDCE                                         f  rx_timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.460    13.130    clk_125mhz_int
    SLICE_X172Y480       FDCE                                         r  rx_timer_reg[4]/C
                         clock pessimism              0.000    13.130    
                         clock uncertainty           -0.154    12.976    
    SLICE_X172Y480       FDCE (Recov_fdce_C_CLR)     -0.145    12.831    rx_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -17.192    
  -------------------------------------------------------------------
                         slack                                 -4.361    

Slack (VIOLATED) :        -4.361ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[5]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.112ns  (logic 0.254ns (4.969%)  route 4.858ns (95.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 13.130 - 8.000 ) 
    Source Clock Delay      (SCD):    5.680ns = ( 12.080 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210    12.080    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254    12.334 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.858    17.192    sfp_reset_in
    SLICE_X172Y480       FDCE                                         f  rx_timer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.460    13.130    clk_125mhz_int
    SLICE_X172Y480       FDCE                                         r  rx_timer_reg[5]/C
                         clock pessimism              0.000    13.130    
                         clock uncertainty           -0.154    12.976    
    SLICE_X172Y480       FDCE (Recov_fdce_C_CLR)     -0.145    12.831    rx_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -17.192    
  -------------------------------------------------------------------
                         slack                                 -4.361    

Slack (VIOLATED) :        -4.361ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[6]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.112ns  (logic 0.254ns (4.969%)  route 4.858ns (95.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 13.130 - 8.000 ) 
    Source Clock Delay      (SCD):    5.680ns = ( 12.080 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210    12.080    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254    12.334 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.858    17.192    sfp_reset_in
    SLICE_X172Y480       FDCE                                         f  rx_timer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.460    13.130    clk_125mhz_int
    SLICE_X172Y480       FDCE                                         r  rx_timer_reg[6]/C
                         clock pessimism              0.000    13.130    
                         clock uncertainty           -0.154    12.976    
    SLICE_X172Y480       FDCE (Recov_fdce_C_CLR)     -0.145    12.831    rx_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -17.192    
  -------------------------------------------------------------------
                         slack                                 -4.361    

Slack (VIOLATED) :        -4.361ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[7]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.112ns  (logic 0.254ns (4.969%)  route 4.858ns (95.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 13.130 - 8.000 ) 
    Source Clock Delay      (SCD):    5.680ns = ( 12.080 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210    12.080    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254    12.334 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.858    17.192    sfp_reset_in
    SLICE_X172Y480       FDCE                                         f  rx_timer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.460    13.130    clk_125mhz_int
    SLICE_X172Y480       FDCE                                         r  rx_timer_reg[7]/C
                         clock pessimism              0.000    13.130    
                         clock uncertainty           -0.154    12.976    
    SLICE_X172Y480       FDCE (Recov_fdce_C_CLR)     -0.145    12.831    rx_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -17.192    
  -------------------------------------------------------------------
                         slack                                 -4.361    

Slack (VIOLATED) :        -4.361ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[10]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.112ns  (logic 0.254ns (4.969%)  route 4.858ns (95.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 13.130 - 8.000 ) 
    Source Clock Delay      (SCD):    5.680ns = ( 12.080 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210    12.080    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254    12.334 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.858    17.192    sfp_reset_in
    SLICE_X172Y481       FDCE                                         f  rx_timer_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.460    13.130    clk_125mhz_int
    SLICE_X172Y481       FDCE                                         r  rx_timer_reg[10]/C
                         clock pessimism              0.000    13.130    
                         clock uncertainty           -0.154    12.976    
    SLICE_X172Y481       FDCE (Recov_fdce_C_CLR)     -0.145    12.831    rx_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -17.192    
  -------------------------------------------------------------------
                         slack                                 -4.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.447ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[25]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 0.118ns (4.547%)  route 2.477ns (95.453%))
  Logic Levels:           0  
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.586     2.359    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.118     2.477 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.477     4.954    sfp_reset_in
    SLICE_X134Y437       FDCE                                         f  rx_timer_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.070     3.402    clk_125mhz_int
    SLICE_X134Y437       FDCE                                         r  rx_timer_reg[25]/C
                         clock pessimism              0.000     3.402    
                         clock uncertainty            0.154     3.556    
    SLICE_X134Y437       FDCE (Remov_fdce_C_CLR)     -0.050     3.506    rx_timer_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                           4.954    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.477ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[22]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.118ns (4.568%)  route 2.465ns (95.432%))
  Logic Levels:           0  
  Clock Path Skew:        1.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.586     2.359    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.118     2.477 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.465     4.942    sfp_reset_in
    SLICE_X116Y418       FDCE                                         f  blink_cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.029     3.361    clk_125mhz_int
    SLICE_X116Y418       FDCE                                         r  blink_cnt_reg[22]/C
                         clock pessimism              0.000     3.361    
                         clock uncertainty            0.154     3.515    
    SLICE_X116Y418       FDCE (Remov_fdce_C_CLR)     -0.050     3.465    blink_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.465    
                         arrival time                           4.942    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.489ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[19]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.118ns (4.551%)  route 2.475ns (95.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.586     2.359    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.118     2.477 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.475     4.952    sfp_reset_in
    SLICE_X120Y427       FDCE                                         f  blink_cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.026     3.358    clk_125mhz_int
    SLICE_X120Y427       FDCE                                         r  blink_cnt_reg[19]/C
                         clock pessimism              0.000     3.358    
                         clock uncertainty            0.154     3.512    
    SLICE_X120Y427       FDCE (Remov_fdce_C_CLR)     -0.050     3.462    blink_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           4.952    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.494ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[10]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.118ns (4.231%)  route 2.671ns (95.769%))
  Logic Levels:           0  
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.549ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.586     2.359    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.118     2.477 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.671     5.148    sfp_reset_in
    SLICE_X164Y453       FDCE                                         f  tx_timer_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.217     3.549    clk_125mhz_int
    SLICE_X164Y453       FDCE                                         r  tx_timer_reg[10]/C
                         clock pessimism              0.000     3.549    
                         clock uncertainty            0.154     3.703    
    SLICE_X164Y453       FDCE (Remov_fdce_C_CLR)     -0.050     3.653    tx_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.653    
                         arrival time                           5.148    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[11]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.118ns (4.231%)  route 2.671ns (95.769%))
  Logic Levels:           0  
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.549ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.586     2.359    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.118     2.477 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.671     5.148    sfp_reset_in
    SLICE_X164Y453       FDCE                                         f  tx_timer_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.217     3.549    clk_125mhz_int
    SLICE_X164Y453       FDCE                                         r  tx_timer_reg[11]/C
                         clock pessimism              0.000     3.549    
                         clock uncertainty            0.154     3.703    
    SLICE_X164Y453       FDCE (Remov_fdce_C_CLR)     -0.050     3.653    tx_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.653    
                         arrival time                           5.148    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[9]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.118ns (4.231%)  route 2.671ns (95.769%))
  Logic Levels:           0  
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.549ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.586     2.359    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.118     2.477 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.671     5.148    sfp_reset_in
    SLICE_X164Y453       FDCE                                         f  tx_timer_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.217     3.549    clk_125mhz_int
    SLICE_X164Y453       FDCE                                         r  tx_timer_reg[9]/C
                         clock pessimism              0.000     3.549    
                         clock uncertainty            0.154     3.703    
    SLICE_X164Y453       FDCE (Remov_fdce_C_CLR)     -0.050     3.653    tx_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.653    
                         arrival time                           5.148    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.496ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[24]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.118ns (4.280%)  route 2.639ns (95.720%))
  Logic Levels:           0  
  Clock Path Skew:        1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.516ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.586     2.359    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.118     2.477 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.639     5.116    sfp_reset_in
    SLICE_X156Y458       FDCE                                         f  rx_timer_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.184     3.516    clk_125mhz_int
    SLICE_X156Y458       FDCE                                         r  rx_timer_reg[24]/C
                         clock pessimism              0.000     3.516    
                         clock uncertainty            0.154     3.670    
    SLICE_X156Y458       FDCE (Remov_fdce_C_CLR)     -0.050     3.620    rx_timer_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.620    
                         arrival time                           5.116    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.496ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[26]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.118ns (4.280%)  route 2.639ns (95.720%))
  Logic Levels:           0  
  Clock Path Skew:        1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.516ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.586     2.359    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.118     2.477 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.639     5.116    sfp_reset_in
    SLICE_X156Y458       FDCE                                         f  rx_timer_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.184     3.516    clk_125mhz_int
    SLICE_X156Y458       FDCE                                         r  rx_timer_reg[26]/C
                         clock pessimism              0.000     3.516    
                         clock uncertainty            0.154     3.670    
    SLICE_X156Y458       FDCE (Remov_fdce_C_CLR)     -0.050     3.620    rx_timer_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.620    
                         arrival time                           5.116    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.499ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.118ns (4.533%)  route 2.485ns (95.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.586     2.359    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.118     2.477 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.485     4.962    sfp_reset_in
    SLICE_X120Y421       FDCE                                         f  blink_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.027     3.359    clk_125mhz_int
    SLICE_X120Y421       FDCE                                         r  blink_cnt_reg[14]/C
                         clock pessimism              0.000     3.359    
                         clock uncertainty            0.154     3.513    
    SLICE_X120Y421       FDCE (Remov_fdce_C_CLR)     -0.050     3.463    blink_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           4.962    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.118ns (4.533%)  route 2.485ns (95.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.586     2.359    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.118     2.477 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.485     4.962    sfp_reset_in
    SLICE_X120Y421       FDCE                                         f  blink_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.027     3.359    clk_125mhz_int
    SLICE_X120Y421       FDCE                                         r  blink_cnt_reg[15]/C
                         clock pessimism              0.000     3.359    
                         clock uncertainty            0.154     3.513    
    SLICE_X120Y421       FDCE (Remov_fdce_C_CLR)     -0.050     3.463    blink_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           4.962    
  -------------------------------------------------------------------
                         slack                                  1.499    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.216ns (42.111%)  route 0.297ns (57.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 7.016 - 3.103 ) 
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.988     4.546    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X194Y499       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y499       FDRE (Prop_fdre_C_Q)         0.216     4.762 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.297     5.059    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X193Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.563     7.016    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK
    SLICE_X193Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism              0.581     7.597    
                         clock uncertainty           -0.035     7.562    
    SLICE_X193Y499       FDCE (Recov_fdce_C_CLR)     -0.206     7.356    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                          7.356    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                  2.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.333%)  route 0.148ns (59.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.003     2.531    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X194Y499       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y499       FDRE (Prop_fdre_C_Q)         0.100     2.631 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.148     2.779    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X193Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.291     2.920    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK
    SLICE_X193Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism             -0.354     2.566    
    SLICE_X193Y499       FDCE (Remov_fdce_C_CLR)     -0.069     2.497    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.282    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_mgt_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        4.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.993ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.216ns (11.822%)  route 1.611ns (88.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 11.335 - 6.400 ) 
    Source Clock Delay      (SCD):    6.398ns
    Clock Pessimism Removal (CPR):    1.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.928     6.398    sync_reset_156mhz_inst/coreclk_out
    SLICE_X189Y482       FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y482       FDPE (Prop_fdpe_C_Q)         0.216     6.614 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=722, routed)         1.611     8.225    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/Q[0]
    SLICE_X177Y472       FDPE                                         f  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.499    11.335    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X177Y472       FDPE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              1.407    12.742    
                         clock uncertainty           -0.035    12.706    
    SLICE_X177Y472       FDPE (Recov_fdpe_C_PRE)     -0.171    12.535    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  4.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.100ns (10.559%)  route 0.847ns (89.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.967     2.740    sync_reset_156mhz_inst/coreclk_out
    SLICE_X189Y482       FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y482       FDPE (Prop_fdpe_C_Q)         0.100     2.840 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=722, routed)         0.847     3.687    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/Q[0]
    SLICE_X177Y472       FDPE                                         f  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.246     3.408    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X177Y472       FDPE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.642     2.766    
    SLICE_X177Y472       FDPE (Remov_fdpe_C_PRE)     -0.072     2.694    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.694    
                         arrival time                           3.687    
  -------------------------------------------------------------------
                         slack                                  0.993    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mmcm_out
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_clk_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.060ns  (logic 2.122ns (30.059%)  route 4.938ns (69.941%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.207     5.217    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y264        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y264        FDPE (Prop_fdpe_C_Q)         0.254     5.471 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         4.938    10.409    sfp_clk_rst_OBUF
    BA29                 OBUF (Prop_obuf_I_O)         1.868    12.278 r  sfp_clk_rst_OBUF_inst/O
                         net (fo=0)                   0.000    12.278    sfp_clk_rst
    BA29                                                              r  sfp_clk_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_blink_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.169ns  (logic 2.303ns (55.256%)  route 1.865ns (44.744%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.927     5.937    clk_125mhz_int
    SLICE_X188Y481       FDCE                                         r  tx_blink_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y481       FDCE (Prop_fdce_C_Q)         0.232     6.169 f  tx_blink_enable_reg/Q
                         net (fo=6, routed)           0.583     6.752    tx_blink_enable
    SLICE_X171Y482       LUT3 (Prop_lut3_I1_O)        0.130     6.882 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.282     8.165    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.941    10.106 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.106    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_blink_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.018ns  (logic 2.085ns (51.886%)  route 1.933ns (48.114%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.882     5.892    clk_125mhz_int
    SLICE_X171Y483       FDCE                                         r  rx_blink_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y483       FDCE (Prop_fdce_C_Q)         0.216     6.108 f  rx_blink_enable_reg/Q
                         net (fo=6, routed)           0.445     6.553    rx_blink_enable
    SLICE_X171Y482       LUT3 (Prop_lut3_I0_O)        0.043     6.596 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.488     8.084    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.826     9.910 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.910    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_mux_reset
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.812ns  (logic 2.238ns (58.720%)  route 1.573ns (41.280%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.207     5.217    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y264        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y264        FDPE (Prop_fdpe_C_Q)         0.254     5.471 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         1.573     7.045    sfp_clk_rst_OBUF
    AM39                 OBUF (Prop_obuf_I_O)         1.984     9.029 r  i2c_mux_reset_OBUF_inst/O
                         net (fo=0)                   0.000     9.029    i2c_mux_reset
    AM39                                                              r  i2c_mux_reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 si5324_i2c_master_inst/scl_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.115ns  (logic 2.012ns (64.587%)  route 1.103ns (35.413%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.521     5.531    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X54Y104        FDSE                                         r  si5324_i2c_master_inst/scl_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDSE (Prop_fdse_C_Q)         0.254     5.785 r  si5324_i2c_master_inst/scl_o_reg_reg/Q
                         net (fo=4, routed)           1.103     6.889    i2c_scl_IOBUF_inst/I
    AK24                 OBUFT (Prop_obuft_I_O)       1.758     8.647 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.647    i2c_scl
    AK24                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 si5324_i2c_master_inst/sda_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.091ns  (logic 2.009ns (65.013%)  route 1.081ns (34.987%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.520     5.530    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X54Y106        FDSE                                         r  si5324_i2c_master_inst/sda_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDSE (Prop_fdse_C_Q)         0.254     5.784 r  si5324_i2c_master_inst/sda_o_reg_reg/Q
                         net (fo=3, routed)           1.081     6.866    i2c_sda_IOBUF_inst/I
    AK25                 OBUFT (Prop_obuft_I_O)       1.755     8.621 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.621    i2c_sda
    AK25                                                              r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 si5324_i2c_master_inst/sda_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.029ns  (logic 0.460ns (44.701%)  route 0.569ns (55.299%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.715     2.835    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X54Y106        FDSE                                         r  si5324_i2c_master_inst/sda_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDSE (Prop_fdse_C_Q)         0.118     2.953 r  si5324_i2c_master_inst/sda_o_reg_reg/Q
                         net (fo=3, routed)           0.569     3.522    i2c_sda_IOBUF_inst/T
    AK25                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     3.864 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.864    i2c_sda
    AK25                                                              r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 si5324_i2c_master_inst/scl_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.127ns  (logic 0.460ns (40.834%)  route 0.667ns (59.166%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.715     2.835    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X54Y104        FDSE                                         r  si5324_i2c_master_inst/scl_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDSE (Prop_fdse_C_Q)         0.118     2.953 r  si5324_i2c_master_inst/scl_o_reg_reg/Q
                         net (fo=4, routed)           0.667     3.620    i2c_scl_IOBUF_inst/T
    AK24                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     3.962 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.962    i2c_scl
    AK24                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_mux_reset
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.421ns (69.438%)  route 0.625ns (30.562%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.584     2.704    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y264        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y264        FDPE (Prop_fdpe_C_Q)         0.118     2.822 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.625     3.448    sfp_clk_rst_OBUF
    AM39                 OBUF (Prop_obuf_I_O)         1.303     4.751 r  i2c_mux_reset_OBUF_inst/O
                         net (fo=0)                   0.000     4.751    i2c_mux_reset
    AM39                                                              r  i2c_mux_reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_5hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.345ns (66.762%)  route 0.669ns (33.238%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.937     3.057    clk_125mhz_int
    SLICE_X171Y482       FDCE                                         r  blink_5hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y482       FDCE (Prop_fdce_C_Q)         0.100     3.157 r  blink_5hz_reg/Q
                         net (fo=3, routed)           0.139     3.296    blink_5hz
    SLICE_X171Y482       LUT3 (Prop_lut3_I0_O)        0.030     3.326 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.530     3.857    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.215     5.071 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.071    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_5hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.274ns (61.805%)  route 0.787ns (38.195%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.937     3.057    clk_125mhz_int
    SLICE_X171Y482       FDCE                                         r  blink_5hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y482       FDCE (Prop_fdce_C_Q)         0.100     3.157 r  blink_5hz_reg/Q
                         net (fo=3, routed)           0.139     3.296    blink_5hz
    SLICE_X171Y482       LUT3 (Prop_lut3_I1_O)        0.028     3.324 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.648     3.973    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.146     5.119 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.119    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_clk_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.964ns  (logic 1.288ns (32.485%)  route 2.676ns (67.515%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.584     2.704    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y264        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y264        FDPE (Prop_fdpe_C_Q)         0.118     2.822 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         2.676     5.498    sfp_clk_rst_OBUF
    BA29                 OBUF (Prop_obuf_I_O)         1.170     6.668 r  sfp_clk_rst_OBUF_inst/O
                         net (fo=0)                   0.000     6.668    sfp_clk_rst
    BA29                                                              r  sfp_clk_rst (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.982ns  (logic 2.139ns (26.802%)  route 5.843ns (73.198%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.995     6.465    <hidden>
    SLICE_X211Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y490       FDRE (Prop_fdre_C_Q)         0.216     6.681 r  <hidden>
                         net (fo=1, routed)           5.843    12.524    sfp_2_led_OBUF[0]
    AL22                 OBUF (Prop_obuf_I_O)         1.923    14.447 r  sfp_2_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.447    sfp_2_led[0]
    AL22                                                              r  sfp_2_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.761ns  (logic 2.166ns (27.908%)  route 5.595ns (72.092%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.981     6.451    <hidden>
    SLICE_X201Y465       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y465       FDRE (Prop_fdre_C_Q)         0.216     6.667 r  <hidden>
                         net (fo=1, routed)           5.595    12.262    sfp_3_led_OBUF[0]
    AY18                 OBUF (Prop_obuf_I_O)         1.950    14.211 r  sfp_3_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.211    sfp_3_led[0]
    AY18                                                              r  sfp_3_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.163ns  (logic 2.216ns (30.932%)  route 4.948ns (69.068%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.841     6.311    <hidden>
    SLICE_X212Y445       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y445       FDRE (Prop_fdre_C_Q)         0.254     6.565 r  <hidden>
                         net (fo=1, routed)           4.948    11.512    sfp_4_led_OBUF[0]
    P31                  OBUF (Prop_obuf_I_O)         1.962    13.474 r  sfp_4_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.474    sfp_4_led[0]
    P31                                                               r  sfp_4_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_loopb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.037ns  (logic 2.194ns (31.173%)  route 4.844ns (68.827%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.653     6.123    core_inst/coreclk_out
    SLICE_X152Y417       FDRE                                         r  core_inst/rx_loopb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y417       FDRE (Prop_fdre_C_Q)         0.254     6.377 r  core_inst/rx_loopb_reg/Q
                         net (fo=173, routed)         4.844    11.220    led_OBUF[0]
    AR22                 OBUF (Prop_obuf_I_O)         1.940    13.160 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.160    led[0]
    AR22                                                              r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.558ns  (logic 2.195ns (33.467%)  route 4.363ns (66.533%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.651     6.121    core_inst/coreclk_out
    SLICE_X152Y419       FDRE                                         r  core_inst/rx_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y419       FDRE (Prop_fdre_C_Q)         0.254     6.375 r  core_inst/rx_trigger_reg/Q
                         net (fo=14, routed)          4.363    10.738    led_OBUF[1]
    AR23                 OBUF (Prop_obuf_I_O)         1.941    12.679 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.679    led[1]
    AR23                                                              r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.330ns  (logic 2.085ns (48.142%)  route 2.246ns (51.858%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.928     6.398    <hidden>
    SLICE_X187Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y483       FDRE (Prop_fdre_C_Q)         0.216     6.614 r  <hidden>
                         net (fo=2, routed)           0.757     7.371    sfp_1_status_vector[256]
    SLICE_X171Y482       LUT3 (Prop_lut3_I2_O)        0.043     7.414 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.488     8.902    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.826    10.728 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.728    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.250ns  (logic 2.210ns (52.009%)  route 2.040ns (47.991%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.928     6.398    <hidden>
    SLICE_X187Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y483       FDRE (Prop_fdre_C_Q)         0.216     6.614 r  <hidden>
                         net (fo=2, routed)           0.757     7.371    sfp_1_status_vector[256]
    SLICE_X171Y482       LUT3 (Prop_lut3_I2_O)        0.053     7.424 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.282     8.707    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.941    10.648 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.648    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.348ns (58.559%)  route 0.954ns (41.441%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.968     2.741    <hidden>
    SLICE_X187Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y483       FDRE (Prop_fdre_C_Q)         0.100     2.841 r  <hidden>
                         net (fo=2, routed)           0.423     3.264    sfp_1_status_vector[256]
    SLICE_X171Y482       LUT3 (Prop_lut3_I2_O)        0.033     3.297 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.530     3.828    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.215     5.042 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.042    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.274ns (54.316%)  route 1.072ns (45.684%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.968     2.741    <hidden>
    SLICE_X187Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y483       FDRE (Prop_fdre_C_Q)         0.100     2.841 r  <hidden>
                         net (fo=2, routed)           0.423     3.264    sfp_1_status_vector[256]
    SLICE_X171Y482       LUT3 (Prop_lut3_I2_O)        0.028     3.292 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.648     3.940    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.146     5.087 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.087    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.529ns  (logic 1.378ns (39.046%)  route 2.151ns (60.954%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.809     2.582    core_inst/coreclk_out
    SLICE_X152Y419       FDRE                                         r  core_inst/rx_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y419       FDRE (Prop_fdre_C_Q)         0.118     2.700 r  core_inst/rx_trigger_reg/Q
                         net (fo=14, routed)          2.151     4.851    led_OBUF[1]
    AR23                 OBUF (Prop_obuf_I_O)         1.260     6.111 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.111    led[1]
    AR23                                                              r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_loopb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.785ns  (logic 1.377ns (36.385%)  route 2.408ns (63.615%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.811     2.584    core_inst/coreclk_out
    SLICE_X152Y417       FDRE                                         r  core_inst/rx_loopb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y417       FDRE (Prop_fdre_C_Q)         0.118     2.702 r  core_inst/rx_loopb_reg/Q
                         net (fo=173, routed)         2.408     5.109    led_OBUF[0]
    AR22                 OBUF (Prop_obuf_I_O)         1.259     6.368 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.368    led[0]
    AR22                                                              r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.014ns  (logic 1.399ns (34.845%)  route 2.616ns (65.155%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.930     2.703    <hidden>
    SLICE_X212Y445       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y445       FDRE (Prop_fdre_C_Q)         0.118     2.821 r  <hidden>
                         net (fo=1, routed)           2.616     5.436    sfp_4_led_OBUF[0]
    P31                  OBUF (Prop_obuf_I_O)         1.281     6.717 r  sfp_4_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.717    sfp_4_led[0]
    P31                                                               r  sfp_4_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.246ns  (logic 1.369ns (32.245%)  route 2.877ns (67.755%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.000     2.773    <hidden>
    SLICE_X201Y465       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y465       FDRE (Prop_fdre_C_Q)         0.100     2.873 r  <hidden>
                         net (fo=1, routed)           2.877     5.750    sfp_3_led_OBUF[0]
    AY18                 OBUF (Prop_obuf_I_O)         1.269     7.019 r  sfp_3_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.019    sfp_3_led[0]
    AY18                                                              r  sfp_3_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.426ns  (logic 1.343ns (30.343%)  route 3.083ns (69.657%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.009     2.782    <hidden>
    SLICE_X211Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y490       FDRE (Prop_fdre_C_Q)         0.100     2.882 r  <hidden>
                         net (fo=1, routed)           3.083     5.965    sfp_2_led_OBUF[0]
    AL22                 OBUF (Prop_obuf_I_O)         1.243     7.207 r  sfp_2_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.207    sfp_2_led[0]
    AL22                                                              r  sfp_2_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_scl
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/scl_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.339ns  (logic 0.521ns (38.915%)  route 0.818ns (61.085%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK24                                              0.000     0.000 r  i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_scl_IOBUF_inst/IO
    AK24                 IBUF (Prop_ibuf_I_O)         0.521     0.521 r  i2c_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.818     1.339    si5324_i2c_master_inst/i2c_scl_IBUF
    SLICE_X53Y104        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     0.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     1.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     1.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892     3.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     3.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.395     5.065    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X53Y104        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/C

Slack:                    inf
  Source:                 i2c_sda
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/sda_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.201ns  (logic 0.518ns (43.171%)  route 0.682ns (56.829%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK25                                              0.000     0.000 r  i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_sda_IOBUF_inst/IO
    AK25                 IBUF (Prop_ibuf_I_O)         0.518     0.518 r  i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.682     1.201    si5324_i2c_master_inst/i2c_sda_IBUF
    SLICE_X56Y104        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     0.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     1.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     1.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892     3.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     3.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.391     5.061    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y104        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_sda
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/sda_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.058ns (13.358%)  route 0.374ns (86.642%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK25                                              0.000     0.000 r  i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_sda_IOBUF_inst/IO
    AK25                 IBUF (Prop_ibuf_I_O)         0.058     0.058 r  i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.374     0.432    si5324_i2c_master_inst/i2c_sda_IBUF
    SLICE_X56Y104        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.955     3.287    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y104        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/C

Slack:                    inf
  Source:                 i2c_scl
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/scl_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.061ns (12.151%)  route 0.438ns (87.849%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK24                                              0.000     0.000 r  i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_scl_IOBUF_inst/IO
    AK24                 IBUF (Prop_ibuf_I_O)         0.061     0.061 r  i2c_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.438     0.499    si5324_i2c_master_inst/i2c_scl_IBUF
    SLICE_X53Y104        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.957     3.289    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X53Y104        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.657ns  (logic 0.043ns (2.595%)  route 1.614ns (97.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.292     1.292    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.322     1.657    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X201Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X201Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.657ns  (logic 0.043ns (2.595%)  route 1.614ns (97.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.292     1.292    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.322     1.657    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X201Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X201Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.657ns  (logic 0.043ns (2.595%)  route 1.614ns (97.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.292     1.292    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.322     1.657    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X201Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X201Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.657ns  (logic 0.043ns (2.595%)  route 1.614ns (97.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.292     1.292    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.322     1.657    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X201Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X201Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.657ns  (logic 0.043ns (2.595%)  route 1.614ns (97.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.292     1.292    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.322     1.657    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X201Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X201Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.028ns (3.077%)  route 0.882ns (96.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.726     0.726    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.028     0.754 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.156     0.910    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X201Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.602     1.240    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X201Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.028ns (3.077%)  route 0.882ns (96.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.726     0.726    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.028     0.754 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.156     0.910    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X201Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.602     1.240    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X201Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.028ns (3.077%)  route 0.882ns (96.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.726     0.726    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.028     0.754 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.156     0.910    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X201Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.602     1.240    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X201Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.028ns (3.077%)  route 0.882ns (96.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.726     0.726    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.028     0.754 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.156     0.910    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X201Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.602     1.240    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X201Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.028ns (3.077%)  route 0.882ns (96.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.726     0.726    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.028     0.754 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.156     0.910    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X201Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.602     1.240    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X201Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.088ns  (logic 1.044ns (50.002%)  route 1.044ns (49.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.956     2.308    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.309 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.606     3.915    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X214Y494       LUT2 (Prop_lut2_I0_O)        0.043     3.958 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.438     4.396    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X209Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.752     1.951    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X209Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.990ns  (logic 1.044ns (52.450%)  route 0.946ns (47.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.956     2.308    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.309 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.606     3.915    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X214Y494       LUT2 (Prop_lut2_I0_O)        0.043     3.958 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.341     4.298    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X209Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.752     1.951    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X209Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.071ns  (logic 0.254ns (23.708%)  route 0.817ns (76.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.797     2.149    <hidden>
    SLICE_X204Y493       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y493       FDRE (Prop_fdre_C_Q)         0.254     2.403 r  <hidden>
                         net (fo=147, routed)         0.817     3.220    <hidden>
    SLICE_X192Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.738     1.937    <hidden>
    SLICE_X192Y485       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.550ns  (logic 0.216ns (39.306%)  route 0.334ns (60.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.802     2.154    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X209Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y493       FDRE (Prop_fdre_C_Q)         0.216     2.370 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.334     2.704    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X208Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.752     1.951    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X208Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.525ns  (logic 0.216ns (41.139%)  route 0.309ns (58.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.802     2.154    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X209Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y493       FDRE (Prop_fdre_C_Q)         0.216     2.370 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.309     2.679    <hidden>
    SLICE_X204Y493       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    <hidden>
    SLICE_X204Y493       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.491ns  (logic 0.216ns (43.982%)  route 0.275ns (56.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.802     2.154    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X209Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y493       FDRE (Prop_fdre_C_Q)         0.216     2.370 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.275     2.645    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg
    SLICE_X206Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.750     1.949    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X206Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.469%)  route 0.147ns (59.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.451     0.989    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X209Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y493       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.147     1.236    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg
    SLICE_X206Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.607     1.245    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X206Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.100ns (36.693%)  route 0.173ns (63.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.451     0.989    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X209Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y493       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.173     1.262    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X208Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.608     1.246    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X208Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.206%)  route 0.184ns (64.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.451     0.989    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X209Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y493       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.184     1.273    <hidden>
    SLICE_X204Y493       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.603     1.241    <hidden>
    SLICE_X204Y493       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.118ns (20.982%)  route 0.444ns (79.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.447     0.985    <hidden>
    SLICE_X204Y493       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y493       FDRE (Prop_fdre_C_Q)         0.118     1.103 r  <hidden>
                         net (fo=147, routed)         0.444     1.547    <hidden>
    SLICE_X192Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.595     1.233    <hidden>
    SLICE_X192Y485       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.146ns (19.003%)  route 0.622ns (80.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.447     0.985    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X204Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y494       FDRE (Prop_fdre_C_Q)         0.118     1.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.419     1.522    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X214Y494       LUT2 (Prop_lut2_I1_O)        0.028     1.550 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.204     1.753    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X209Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.608     1.246    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X209Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.146ns (17.810%)  route 0.674ns (82.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.447     0.985    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X204Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y494       FDRE (Prop_fdre_C_Q)         0.118     1.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.419     1.522    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X214Y494       LUT2 (Prop_lut2_I1_O)        0.028     1.550 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.255     1.805    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X209Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.608     1.246    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X209Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.653ns  (logic 0.254ns (3.818%)  route 6.399ns (96.182%))
  Logic Levels:           0  
  Clock Path Skew:        -3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.399    12.333    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X210Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.753     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X210Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.653ns  (logic 0.254ns (3.818%)  route 6.399ns (96.182%))
  Logic Levels:           0  
  Clock Path Skew:        -3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.399    12.333    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X210Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.753     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X210Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.653ns  (logic 0.254ns (3.818%)  route 6.399ns (96.182%))
  Logic Levels:           0  
  Clock Path Skew:        -3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.399    12.333    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X210Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.753     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X210Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.653ns  (logic 0.254ns (3.818%)  route 6.399ns (96.182%))
  Logic Levels:           0  
  Clock Path Skew:        -3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.399    12.333    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X210Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.753     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X210Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.653ns  (logic 0.254ns (3.818%)  route 6.399ns (96.182%))
  Logic Levels:           0  
  Clock Path Skew:        -3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.399    12.333    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X210Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.753     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X210Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.049ns  (logic 0.216ns (20.587%)  route 0.833ns (79.413%))
  Logic Levels:           0  
  Clock Path Skew:        -4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.989     6.459    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X198Y499       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y499       FDRE (Prop_fdre_C_Q)         0.216     6.675 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.833     7.508    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X221Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.755     1.954    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.049ns  (logic 0.216ns (20.587%)  route 0.833ns (79.413%))
  Logic Levels:           0  
  Clock Path Skew:        -4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.989     6.459    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X198Y499       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y499       FDRE (Prop_fdre_C_Q)         0.216     6.675 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.833     7.508    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X221Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.755     1.954    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.049ns  (logic 0.216ns (20.587%)  route 0.833ns (79.413%))
  Logic Levels:           0  
  Clock Path Skew:        -4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.989     6.459    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X198Y499       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y499       FDRE (Prop_fdre_C_Q)         0.216     6.675 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.833     7.508    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X221Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.755     1.954    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.049ns  (logic 0.216ns (20.587%)  route 0.833ns (79.413%))
  Logic Levels:           0  
  Clock Path Skew:        -4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.989     6.459    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X198Y499       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y499       FDRE (Prop_fdre_C_Q)         0.216     6.675 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.833     7.508    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X221Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.755     1.954    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.049ns  (logic 0.216ns (20.587%)  route 0.833ns (79.413%))
  Logic Levels:           0  
  Clock Path Skew:        -4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.989     6.459    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X198Y499       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y499       FDRE (Prop_fdre_C_Q)         0.216     6.675 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.833     7.508    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X221Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.755     1.954    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.118ns (70.247%)  route 0.050ns (29.753%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.963     2.736    <hidden>
    SLICE_X174Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y482       FDRE (Prop_fdre_C_Q)         0.118     2.854 r  <hidden>
                         net (fo=1, routed)           0.050     2.904    <hidden>
    SLICE_X175Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.560     1.198    <hidden>
    SLICE_X175Y482       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.703%)  route 0.093ns (48.297%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.963     2.736    <hidden>
    SLICE_X182Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y479       FDRE (Prop_fdre_C_Q)         0.100     2.836 r  <hidden>
                         net (fo=1, routed)           0.093     2.929    <hidden>
    SLICE_X182Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.561     1.199    <hidden>
    SLICE_X182Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.702%)  route 0.097ns (49.298%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.963     2.736    <hidden>
    SLICE_X182Y479       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y479       FDSE (Prop_fdse_C_Q)         0.100     2.836 r  <hidden>
                         net (fo=1, routed)           0.097     2.933    <hidden>
    SLICE_X179Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.559     1.197    <hidden>
    SLICE_X179Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.118ns (57.315%)  route 0.088ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.961     2.734    <hidden>
    SLICE_X176Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y479       FDRE (Prop_fdre_C_Q)         0.118     2.852 r  <hidden>
                         net (fo=1, routed)           0.088     2.940    <hidden>
    SLICE_X177Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.558     1.196    <hidden>
    SLICE_X177Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.118ns (57.315%)  route 0.088ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.963     2.736    <hidden>
    SLICE_X174Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y482       FDRE (Prop_fdre_C_Q)         0.118     2.854 r  <hidden>
                         net (fo=1, routed)           0.088     2.942    <hidden>
    SLICE_X175Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.560     1.198    <hidden>
    SLICE_X175Y482       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.384%)  route 0.107ns (51.616%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.964     2.737    <hidden>
    SLICE_X183Y480       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y480       FDSE (Prop_fdse_C_Q)         0.100     2.837 r  <hidden>
                         net (fo=1, routed)           0.107     2.944    <hidden>
    SLICE_X182Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.561     1.199    <hidden>
    SLICE_X182Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.091ns (42.178%)  route 0.125ns (57.822%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.969     2.742    <hidden>
    SLICE_X189Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y484       FDRE (Prop_fdre_C_Q)         0.091     2.833 r  <hidden>
                         net (fo=1, routed)           0.125     2.958    <hidden>
    SLICE_X191Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.567     1.205    <hidden>
    SLICE_X191Y485       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.502%)  route 0.135ns (57.498%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.964     2.737    <hidden>
    SLICE_X179Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y481       FDRE (Prop_fdre_C_Q)         0.100     2.837 r  <hidden>
                         net (fo=1, routed)           0.135     2.972    <hidden>
    SLICE_X177Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.560     1.198    <hidden>
    SLICE_X177Y481       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.100ns (42.976%)  route 0.133ns (57.024%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.969     2.742    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg_0
    SLICE_X189Y484       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y484       FDRE (Prop_fdre_C_Q)         0.100     2.842 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.133     2.975    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X189Y483       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.565     1.203    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X189Y483       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.100ns (42.976%)  route 0.133ns (57.024%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.969     2.742    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg_0
    SLICE_X189Y484       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y484       FDRE (Prop_fdre_C_Q)         0.100     2.842 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.133     2.975    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X189Y483       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.565     1.203    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X189Y483       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.235ns  (logic 0.043ns (1.924%)  route 2.192ns (98.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.292     1.292    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.901     2.235    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X191Y489       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.512     3.862    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X191Y489       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.235ns  (logic 0.043ns (1.924%)  route 2.192ns (98.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.292     1.292    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.901     2.235    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X191Y489       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.512     3.862    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X191Y489       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.235ns  (logic 0.043ns (1.924%)  route 2.192ns (98.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.292     1.292    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.901     2.235    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X191Y489       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.512     3.862    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X191Y489       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.235ns  (logic 0.043ns (1.924%)  route 2.192ns (98.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.292     1.292    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.901     2.235    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X191Y489       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.512     3.862    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X191Y489       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.235ns  (logic 0.043ns (1.924%)  route 2.192ns (98.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.292     1.292    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.901     2.235    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X191Y489       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.512     3.862    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X191Y489       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.935ns  (logic 0.043ns (2.222%)  route 1.892ns (97.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.292     1.292    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.601     1.935    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X191Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.515     3.865    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X191Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.935ns  (logic 0.043ns (2.222%)  route 1.892ns (97.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.292     1.292    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.601     1.935    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X191Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.515     3.865    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X191Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.935ns  (logic 0.043ns (2.222%)  route 1.892ns (97.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.292     1.292    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.601     1.935    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X191Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.515     3.865    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X191Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.935ns  (logic 0.043ns (2.222%)  route 1.892ns (97.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.292     1.292    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.601     1.935    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X191Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.515     3.865    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X191Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.935ns  (logic 0.043ns (2.222%)  route 1.892ns (97.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.292     1.292    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.601     1.935    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X191Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.515     3.865    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X191Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.028ns (3.795%)  route 0.710ns (96.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.427     0.427    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.455 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.283     0.738    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X216Y498       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X216Y498       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.028ns (3.795%)  route 0.710ns (96.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.427     0.427    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.455 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.283     0.738    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X216Y498       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X216Y498       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.028ns (3.795%)  route 0.710ns (96.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.427     0.427    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.455 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.283     0.738    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X216Y498       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X216Y498       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.028ns (3.795%)  route 0.710ns (96.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.427     0.427    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.455 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.283     0.738    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X216Y498       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X216Y498       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.028ns (3.795%)  route 0.710ns (96.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.427     0.427    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.455 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.283     0.738    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X216Y498       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X216Y498       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.028ns (3.546%)  route 0.762ns (96.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.621     0.621    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y462       LUT1 (Prop_lut1_I0_O)        0.028     0.649 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.141     0.790    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X203Y463       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.288     2.917    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X203Y463       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.028ns (3.546%)  route 0.762ns (96.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.621     0.621    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y462       LUT1 (Prop_lut1_I0_O)        0.028     0.649 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.141     0.790    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X203Y463       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.288     2.917    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X203Y463       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.028ns (3.546%)  route 0.762ns (96.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.621     0.621    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y462       LUT1 (Prop_lut1_I0_O)        0.028     0.649 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.141     0.790    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X203Y463       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.288     2.917    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X203Y463       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.028ns (3.546%)  route 0.762ns (96.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.621     0.621    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y462       LUT1 (Prop_lut1_I0_O)        0.028     0.649 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.141     0.790    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X203Y463       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.288     2.917    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X203Y463       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.028ns (3.546%)  route 0.762ns (96.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.621     0.621    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y462       LUT1 (Prop_lut1_I0_O)        0.028     0.649 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.141     0.790    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X203Y463       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.288     2.917    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X203Y463       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.216ns  (logic 1.022ns (46.129%)  route 1.194ns (53.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.149     4.707    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i_1
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.686 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           1.194     6.879    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X188Y487       LUT2 (Prop_lut2_I0_O)        0.043     6.922 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.922    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg0
    SLICE_X188Y487       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.511     3.861    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X188Y487       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.934ns  (logic 1.022ns (52.839%)  route 0.912ns (47.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.140     4.698    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.677 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           0.912     6.589    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X202Y463       LUT2 (Prop_lut2_I0_O)        0.043     6.632 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.632    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X202Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.563     3.913    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X202Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.821ns  (logic 1.022ns (56.117%)  route 0.799ns (43.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.140     4.698    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                                r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.677 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           0.799     6.476    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X214Y498       LUT2 (Prop_lut2_I0_O)        0.043     6.519 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.519    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X214Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.575     3.925    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X214Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.506ns  (logic 1.022ns (67.862%)  route 0.484ns (32.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.149     4.707    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.686 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           0.484     6.170    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X219Y447       LUT2 (Prop_lut2_I0_O)        0.043     6.213 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.213    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X219Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     3.843    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X219Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.321ns  (logic 0.216ns (67.361%)  route 0.105ns (32.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.998     4.556    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X214Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y498       FDRE (Prop_fdre_C_Q)         0.216     4.772 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.105     4.877    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X214Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.575     3.925    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X214Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.321ns  (logic 0.216ns (67.361%)  route 0.105ns (32.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns
    Source Clock Delay      (SCD):    4.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.986     4.544    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X202Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y463       FDRE (Prop_fdre_C_Q)         0.216     4.760 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.105     4.865    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X202Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.563     3.913    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X202Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.354ns  (logic 0.254ns (71.821%)  route 0.100ns (28.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.934     4.492    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X188Y487       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y487       FDRE (Prop_fdre_C_Q)         0.254     4.746 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.100     4.846    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg
    SLICE_X188Y487       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.511     3.861    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X188Y487       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.316ns  (logic 0.216ns (68.429%)  route 0.100ns (31.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.843     4.401    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X219Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y447       FDRE (Prop_fdre_C_Q)         0.216     4.617 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.100     4.717    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X219Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     3.843    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X219Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.932     2.460    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X219Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y447       FDRE (Prop_fdre_C_Q)         0.100     2.560 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     2.615    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X219Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.202     2.831    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X219Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.344%)  route 0.055ns (31.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.970     2.498    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X188Y487       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y487       FDRE (Prop_fdre_C_Q)         0.118     2.616 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     2.671    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg
    SLICE_X188Y487       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.258     2.887    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X188Y487       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.633%)  route 0.060ns (37.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.917ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.000     2.528    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X202Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y463       FDRE (Prop_fdre_C_Q)         0.100     2.628 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.060     2.688    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X202Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.288     2.917    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X202Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.633%)  route 0.060ns (37.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.012     2.540    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X214Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y498       FDRE (Prop_fdre_C_Q)         0.100     2.640 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.060     2.700    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X214Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X214Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.561%)  route 0.180ns (58.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.932     2.460    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X219Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y447       FDRE (Prop_fdre_C_Q)         0.100     2.560 r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.180     2.740    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X219Y447       LUT2 (Prop_lut2_I1_O)        0.028     2.768 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.768    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X219Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.202     2.831    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X219Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.146ns (43.979%)  route 0.186ns (56.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.970     2.498    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X188Y487       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y487       FDRE (Prop_fdre_C_Q)         0.118     2.616 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.186     2.802    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X188Y487       LUT2 (Prop_lut2_I1_O)        0.028     2.830 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.830    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg0
    SLICE_X188Y487       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.258     2.887    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X188Y487       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.393%)  route 0.181ns (58.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.012     2.540    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X214Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y498       FDRE (Prop_fdre_C_Q)         0.100     2.640 r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.181     2.821    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X214Y498       LUT2 (Prop_lut2_I1_O)        0.028     2.849 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.849    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X214Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X214Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.155ns (45.166%)  route 0.188ns (54.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.917ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.000     2.528    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X202Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y463       FDRE (Prop_fdre_C_Q)         0.091     2.619 r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.188     2.807    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X202Y463       LUT2 (Prop_lut2_I1_O)        0.064     2.871 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.871    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X202Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.288     2.917    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X202Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Max Delay           301 Endpoints
Min Delay           321 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.418ns  (logic 0.254ns (10.506%)  route 2.164ns (89.494%))
  Logic Levels:           0  
  Clock Path Skew:        -2.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns
    Source Clock Delay      (SCD):    6.447ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.977     6.447    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out
    SLICE_X206Y476       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y476       FDRE (Prop_fdre_C_Q)         0.254     6.701 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/Q
                         net (fo=30, routed)          2.164     8.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X195Y499       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.564     3.914    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X195Y499       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.418ns  (logic 0.254ns (10.506%)  route 2.164ns (89.494%))
  Logic Levels:           0  
  Clock Path Skew:        -2.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns
    Source Clock Delay      (SCD):    6.447ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.977     6.447    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out
    SLICE_X206Y476       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y476       FDRE (Prop_fdre_C_Q)         0.254     6.701 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/Q
                         net (fo=30, routed)          2.164     8.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X195Y499       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.564     3.914    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X195Y499       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.418ns  (logic 0.254ns (10.506%)  route 2.164ns (89.494%))
  Logic Levels:           0  
  Clock Path Skew:        -2.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns
    Source Clock Delay      (SCD):    6.447ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.977     6.447    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out
    SLICE_X206Y476       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y476       FDRE (Prop_fdre_C_Q)         0.254     6.701 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/Q
                         net (fo=30, routed)          2.164     8.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X195Y499       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.564     3.914    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X195Y499       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.418ns  (logic 0.254ns (10.506%)  route 2.164ns (89.494%))
  Logic Levels:           0  
  Clock Path Skew:        -2.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns
    Source Clock Delay      (SCD):    6.447ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.977     6.447    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out
    SLICE_X206Y476       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y476       FDRE (Prop_fdre_C_Q)         0.254     6.701 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/Q
                         net (fo=30, routed)          2.164     8.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X195Y499       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.564     3.914    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X195Y499       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.418ns  (logic 0.254ns (10.506%)  route 2.164ns (89.494%))
  Logic Levels:           0  
  Clock Path Skew:        -2.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns
    Source Clock Delay      (SCD):    6.447ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.977     6.447    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out
    SLICE_X206Y476       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y476       FDRE (Prop_fdre_C_Q)         0.254     6.701 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/Q
                         net (fo=30, routed)          2.164     8.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X195Y499       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.564     3.914    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X195Y499       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 0.680ns (50.917%)  route 0.656ns (49.083%))
  Logic Levels:           0  
  Clock Path Skew:        -2.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns
    Source Clock Delay      (SCD):    6.462ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.992     6.462    <hidden>
    SLICE_X210Y486       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y486       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.680     7.142 r  <hidden>
                         net (fo=1, routed)           0.656     7.797    <hidden>
    SLICE_X218Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.571     3.921    <hidden>
    SLICE_X218Y488       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.272ns  (logic 0.669ns (52.586%)  route 0.603ns (47.414%))
  Logic Levels:           0  
  Clock Path Skew:        -2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.993     6.463    <hidden>
    SLICE_X210Y487       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y487       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.669     7.132 r  <hidden>
                         net (fo=1, routed)           0.603     7.735    <hidden>
    SLICE_X219Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.571     3.921    <hidden>
    SLICE_X219Y488       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.237ns  (logic 0.680ns (54.984%)  route 0.557ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        -2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.993     6.463    <hidden>
    SLICE_X210Y488       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y488       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.680     7.143 r  <hidden>
                         net (fo=1, routed)           0.557     7.700    <hidden>
    SLICE_X219Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.571     3.921    <hidden>
    SLICE_X219Y488       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.222ns  (logic 0.678ns (55.486%)  route 0.544ns (44.514%))
  Logic Levels:           0  
  Clock Path Skew:        -2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.993     6.463    <hidden>
    SLICE_X212Y488       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y488       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.678     7.141 r  <hidden>
                         net (fo=1, routed)           0.544     7.685    <hidden>
    SLICE_X218Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.571     3.921    <hidden>
    SLICE_X218Y488       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.278ns  (logic 0.216ns (16.896%)  route 1.062ns (83.104%))
  Logic Levels:           0  
  Clock Path Skew:        -2.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.907ns
    Source Clock Delay      (SCD):    6.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.928     6.398    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X185Y484       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y484       FDRE (Prop_fdre_C_Q)         0.216     6.614 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=103, routed)         1.062     7.676    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X194Y483       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.557     3.907    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X194Y483       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.118ns (58.670%)  route 0.083ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.929     2.702    <hidden>
    SLICE_X212Y440       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y440       FDRE (Prop_fdre_C_Q)         0.118     2.820 r  <hidden>
                         net (fo=2, routed)           0.083     2.903    <hidden>
    SLICE_X211Y440       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.198     2.827    <hidden>
    SLICE_X211Y440       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.436%)  route 0.095ns (44.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.929     2.702    <hidden>
    SLICE_X212Y440       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y440       FDRE (Prop_fdre_C_Q)         0.118     2.820 r  <hidden>
                         net (fo=2, routed)           0.095     2.915    <hidden>
    SLICE_X211Y440       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.198     2.827    <hidden>
    SLICE_X211Y440       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.057%)  route 0.142ns (60.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.929     2.702    <hidden>
    SLICE_X213Y440       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y440       FDSE (Prop_fdse_C_Q)         0.091     2.793 r  <hidden>
                         net (fo=2, routed)           0.142     2.935    <hidden>
    SLICE_X213Y441       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.198     2.827    <hidden>
    SLICE_X213Y441       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.118ns (46.592%)  route 0.135ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.929     2.702    <hidden>
    SLICE_X212Y440       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y440       FDRE (Prop_fdre_C_Q)         0.118     2.820 r  <hidden>
                         net (fo=2, routed)           0.135     2.955    <hidden>
    SLICE_X213Y441       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.198     2.827    <hidden>
    SLICE_X213Y441       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.741%)  route 0.101ns (50.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.917ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.999     2.772    <hidden>
    SLICE_X197Y462       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y462       FDSE (Prop_fdse_C_Q)         0.100     2.872 r  <hidden>
                         net (fo=2, routed)           0.101     2.973    <hidden>
    SLICE_X198Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.288     2.917    <hidden>
    SLICE_X198Y462       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.118ns (57.136%)  route 0.089ns (42.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.918ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.000     2.773    <hidden>
    SLICE_X196Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y461       FDRE (Prop_fdre_C_Q)         0.118     2.891 r  <hidden>
                         net (fo=2, routed)           0.089     2.979    <hidden>
    SLICE_X195Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.289     2.918    <hidden>
    SLICE_X195Y461       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.401%)  route 0.107ns (47.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.000     2.773    <hidden>
    SLICE_X196Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y461       FDRE (Prop_fdre_C_Q)         0.118     2.891 r  <hidden>
                         net (fo=2, routed)           0.107     2.998    <hidden>
    SLICE_X198Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.290     2.919    <hidden>
    SLICE_X198Y461       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.274%)  route 0.137ns (57.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.991     2.764    <hidden>
    SLICE_X193Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y479       FDRE (Prop_fdre_C_Q)         0.100     2.864 r  <hidden>
                         net (fo=2, routed)           0.137     3.000    <hidden>
    SLICE_X195Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.280     2.909    <hidden>
    SLICE_X195Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.670%)  route 0.146ns (59.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.910ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.991     2.764    <hidden>
    SLICE_X193Y479       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y479       FDSE (Prop_fdse_C_Q)         0.100     2.864 r  <hidden>
                         net (fo=2, routed)           0.146     3.010    <hidden>
    SLICE_X195Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.281     2.910    <hidden>
    SLICE_X195Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.557%)  route 0.147ns (59.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.991     2.764    <hidden>
    SLICE_X193Y479       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y479       FDSE (Prop_fdse_C_Q)         0.100     2.864 r  <hidden>
                         net (fo=2, routed)           0.147     3.010    <hidden>
    SLICE_X195Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.283     2.912    <hidden>
    SLICE_X195Y482       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.145ns  (logic 0.043ns (3.756%)  route 1.102ns (96.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.818     0.818    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y491       LUT1 (Prop_lut1_I0_O)        0.043     0.861 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.284     1.145    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y491       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y491       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.145ns  (logic 0.043ns (3.756%)  route 1.102ns (96.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.818     0.818    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y491       LUT1 (Prop_lut1_I0_O)        0.043     0.861 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.284     1.145    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y491       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y491       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.145ns  (logic 0.043ns (3.756%)  route 1.102ns (96.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.818     0.818    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y491       LUT1 (Prop_lut1_I0_O)        0.043     0.861 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.284     1.145    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y491       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y491       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.145ns  (logic 0.043ns (3.756%)  route 1.102ns (96.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.818     0.818    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y491       LUT1 (Prop_lut1_I0_O)        0.043     0.861 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.284     1.145    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y491       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y491       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.145ns  (logic 0.043ns (3.756%)  route 1.102ns (96.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.818     0.818    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y491       LUT1 (Prop_lut1_I0_O)        0.043     0.861 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.284     1.145    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y491       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y491       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.028ns (4.715%)  route 0.566ns (95.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.427     0.427    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.455 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.139     0.594    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y491       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y491       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.028ns (4.715%)  route 0.566ns (95.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.427     0.427    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.455 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.139     0.594    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y491       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y491       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.028ns (4.715%)  route 0.566ns (95.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.427     0.427    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.455 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.139     0.594    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y491       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y491       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.028ns (4.715%)  route 0.566ns (95.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.427     0.427    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.455 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.139     0.594    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y491       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y491       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.028ns (4.715%)  route 0.566ns (95.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.427     0.427    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.455 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.139     0.594    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y491       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y491       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.988ns  (logic 1.044ns (52.511%)  route 0.944ns (47.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.949     2.301    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                                r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.302 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.590     3.892    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X221Y488       LUT2 (Prop_lut2_I0_O)        0.043     3.935 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.354     4.289    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.752     1.951    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.988ns  (logic 1.044ns (52.511%)  route 0.944ns (47.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.949     2.301    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                                r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.302 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.590     3.892    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X221Y488       LUT2 (Prop_lut2_I0_O)        0.043     3.935 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.354     4.289    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.752     1.951    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.968ns  (logic 0.254ns (26.237%)  route 0.714ns (73.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.791     2.143    <hidden>
    SLICE_X208Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y480       FDRE (Prop_fdre_C_Q)         0.254     2.397 r  <hidden>
                         net (fo=131, routed)         0.714     3.111    <hidden>
    SLICE_X211Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    <hidden>
    SLICE_X211Y485       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.587ns  (logic 0.254ns (43.244%)  route 0.333ns (56.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.801     2.153    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y486       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y486       FDRE (Prop_fdre_C_Q)         0.254     2.407 r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.333     2.740    <hidden>
    SLICE_X216Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     1.946    <hidden>
    SLICE_X216Y482       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.407ns  (logic 0.216ns (53.124%)  route 0.191ns (46.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.803     2.155    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y489       FDRE (Prop_fdre_C_Q)         0.216     2.371 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.191     2.562    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.752     1.951    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.286ns  (logic 0.198ns (69.196%)  route 0.088ns (30.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.803     2.155    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y489       FDRE (Prop_fdre_C_Q)         0.198     2.353 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.088     2.441    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.752     1.951    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.139ns  (logic 0.091ns (65.399%)  route 0.048ns (34.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y489       FDRE (Prop_fdre_C_Q)         0.091     1.081 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.048     1.129    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.117%)  route 0.104ns (50.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y489       FDRE (Prop_fdre_C_Q)         0.100     1.090 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.104     1.194    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.118ns (40.360%)  route 0.174ns (59.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y486       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y486       FDRE (Prop_fdre_C_Q)         0.118     1.106 r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.174     1.280    <hidden>
    SLICE_X216Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X216Y482       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.157ns (34.876%)  route 0.293ns (65.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X221Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y488       FDRE (Prop_fdre_C_Q)         0.091     1.081 r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.114     1.195    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X221Y488       LUT2 (Prop_lut2_I1_O)        0.066     1.261 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.179     1.440    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.157ns (34.876%)  route 0.293ns (65.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X221Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y488       FDRE (Prop_fdre_C_Q)         0.091     1.081 r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.114     1.195    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X221Y488       LUT2 (Prop_lut2_I1_O)        0.066     1.261 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.179     1.440    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.118ns (23.177%)  route 0.391ns (76.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    <hidden>
    SLICE_X208Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y480       FDRE (Prop_fdre_C_Q)         0.118     1.099 r  <hidden>
                         net (fo=131, routed)         0.391     1.490    <hidden>
    SLICE_X211Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X211Y485       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.184ns  (logic 0.254ns (3.536%)  route 6.930ns (96.464%))
  Logic Levels:           0  
  Clock Path Skew:        -3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.930    12.864    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X216Y492       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X216Y492       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.184ns  (logic 0.254ns (3.536%)  route 6.930ns (96.464%))
  Logic Levels:           0  
  Clock Path Skew:        -3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.930    12.864    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X216Y492       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X216Y492       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.184ns  (logic 0.254ns (3.536%)  route 6.930ns (96.464%))
  Logic Levels:           0  
  Clock Path Skew:        -3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.930    12.864    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X216Y492       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X216Y492       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.184ns  (logic 0.254ns (3.536%)  route 6.930ns (96.464%))
  Logic Levels:           0  
  Clock Path Skew:        -3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.930    12.864    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X216Y492       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X216Y492       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.184ns  (logic 0.254ns (3.536%)  route 6.930ns (96.464%))
  Logic Levels:           0  
  Clock Path Skew:        -3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.930    12.864    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X216Y492       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X216Y492       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.746ns  (logic 0.254ns (34.034%)  route 0.492ns (65.966%))
  Logic Levels:           0  
  Clock Path Skew:        -4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y498       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.492     7.215    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y494       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y494       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.746ns  (logic 0.254ns (34.034%)  route 0.492ns (65.966%))
  Logic Levels:           0  
  Clock Path Skew:        -4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y498       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.492     7.215    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y494       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y494       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.746ns  (logic 0.254ns (34.034%)  route 0.492ns (65.966%))
  Logic Levels:           0  
  Clock Path Skew:        -4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y498       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.492     7.215    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y494       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y494       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.746ns  (logic 0.254ns (34.034%)  route 0.492ns (65.966%))
  Logic Levels:           0  
  Clock Path Skew:        -4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y498       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.492     7.215    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y494       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y494       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.746ns  (logic 0.254ns (34.034%)  route 0.492ns (65.966%))
  Logic Levels:           0  
  Clock Path Skew:        -4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y498       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.492     7.215    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y494       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y494       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.091ns (51.259%)  route 0.087ns (48.741%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.009     2.782    <hidden>
    SLICE_X213Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y492       FDRE (Prop_fdre_C_Q)         0.091     2.873 r  <hidden>
                         net (fo=1, routed)           0.087     2.959    <hidden>
    SLICE_X213Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.608     1.246    <hidden>
    SLICE_X213Y491       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.299%)  route 0.142ns (58.701%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.003     2.776    <hidden>
    SLICE_X207Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y483       FDRE (Prop_fdre_C_Q)         0.100     2.876 r  <hidden>
                         net (fo=1, routed)           0.142     3.018    <hidden>
    SLICE_X206Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    <hidden>
    SLICE_X206Y483       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.118ns (48.372%)  route 0.126ns (51.628%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.012     2.785    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y498       FDRE (Prop_fdre_C_Q)         0.118     2.903 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.126     3.029    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y496       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y496       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.118ns (48.372%)  route 0.126ns (51.628%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.012     2.785    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y498       FDRE (Prop_fdre_C_Q)         0.118     2.903 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.126     3.029    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y496       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y496       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.118ns (48.372%)  route 0.126ns (51.628%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.012     2.785    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y498       FDRE (Prop_fdre_C_Q)         0.118     2.903 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.126     3.029    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y496       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y496       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.118ns (48.372%)  route 0.126ns (51.628%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.012     2.785    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y498       FDRE (Prop_fdre_C_Q)         0.118     2.903 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.126     3.029    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y496       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y496       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.118ns (48.372%)  route 0.126ns (51.628%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.012     2.785    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y498       FDRE (Prop_fdre_C_Q)         0.118     2.903 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.126     3.029    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y496       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y496       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.703%)  route 0.158ns (61.297%))
  Logic Levels:           0  
  Clock Path Skew:        -1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.009     2.782    <hidden>
    SLICE_X211Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y490       FDRE (Prop_fdre_C_Q)         0.100     2.882 r  <hidden>
                         net (fo=1, routed)           0.158     3.040    <hidden>
    SLICE_X211Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X211Y485       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.118ns (38.438%)  route 0.189ns (61.562%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.009     2.782    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X212Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y491       FDRE (Prop_fdre_C_Q)         0.118     2.900 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.189     3.089    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X211Y491       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.608     1.246    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X211Y491       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.118ns (38.438%)  route 0.189ns (61.562%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.009     2.782    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X212Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y491       FDRE (Prop_fdre_C_Q)         0.118     2.900 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.189     3.089    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X211Y491       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.608     1.246    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X211Y491       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.418ns  (logic 0.043ns (3.032%)  route 1.375ns (96.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.090     1.090    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y462       LUT1 (Prop_lut1_I0_O)        0.043     1.133 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.286     1.418    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X203Y462       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     1.942    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y462       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.418ns  (logic 0.043ns (3.032%)  route 1.375ns (96.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.090     1.090    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y462       LUT1 (Prop_lut1_I0_O)        0.043     1.133 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.286     1.418    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X203Y462       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     1.942    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y462       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.418ns  (logic 0.043ns (3.032%)  route 1.375ns (96.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.090     1.090    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y462       LUT1 (Prop_lut1_I0_O)        0.043     1.133 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.286     1.418    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X203Y462       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     1.942    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y462       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.418ns  (logic 0.043ns (3.032%)  route 1.375ns (96.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.090     1.090    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y462       LUT1 (Prop_lut1_I0_O)        0.043     1.133 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.286     1.418    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X203Y462       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     1.942    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y462       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.418ns  (logic 0.043ns (3.032%)  route 1.375ns (96.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.090     1.090    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y462       LUT1 (Prop_lut1_I0_O)        0.043     1.133 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.286     1.418    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X203Y462       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     1.942    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y462       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.028ns (3.556%)  route 0.759ns (96.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.621     0.621    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y462       LUT1 (Prop_lut1_I0_O)        0.028     0.649 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.139     0.787    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X203Y462       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.599     1.237    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y462       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.028ns (3.556%)  route 0.759ns (96.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.621     0.621    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y462       LUT1 (Prop_lut1_I0_O)        0.028     0.649 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.139     0.787    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X203Y462       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.599     1.237    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y462       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.028ns (3.556%)  route 0.759ns (96.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.621     0.621    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y462       LUT1 (Prop_lut1_I0_O)        0.028     0.649 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.139     0.787    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X203Y462       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.599     1.237    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y462       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.028ns (3.556%)  route 0.759ns (96.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.621     0.621    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y462       LUT1 (Prop_lut1_I0_O)        0.028     0.649 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.139     0.787    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X203Y462       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.599     1.237    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y462       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.028ns (3.556%)  route 0.759ns (96.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.621     0.621    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y462       LUT1 (Prop_lut1_I0_O)        0.028     0.649 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.139     0.787    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X203Y462       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.599     1.237    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y462       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.233ns  (logic 1.044ns (46.747%)  route 1.189ns (53.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.945     2.297    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.298 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.869     4.167    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X209Y465       LUT2 (Prop_lut2_I0_O)        0.043     4.210 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.320     4.530    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.233ns  (logic 1.044ns (46.747%)  route 1.189ns (53.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.945     2.297    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.298 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.869     4.167    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X209Y465       LUT2 (Prop_lut2_I0_O)        0.043     4.210 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.320     4.530    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.559ns  (logic 0.216ns (38.615%)  route 0.343ns (61.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X205Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y467       FDRE (Prop_fdre_C_Q)         0.216     2.356 r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.343     2.699    <hidden>
    SLICE_X205Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.737     1.936    <hidden>
    SLICE_X205Y470       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.470ns  (logic 0.216ns (45.916%)  route 0.254ns (54.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.782     2.134    <hidden>
    SLICE_X205Y472       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y472       FDRE (Prop_fdre_C_Q)         0.216     2.350 r  <hidden>
                         net (fo=131, routed)         0.254     2.604    <hidden>
    SLICE_X203Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.735     1.934    <hidden>
    SLICE_X203Y471       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.412ns  (logic 0.216ns (52.411%)  route 0.196ns (47.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y465       FDRE (Prop_fdre_C_Q)         0.216     2.358 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.196     2.554    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.293ns  (logic 0.198ns (67.483%)  route 0.095ns (32.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y465       FDRE (Prop_fdre_C_Q)         0.198     2.340 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.095     2.435    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.155%)  route 0.055ns (37.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y465       FDRE (Prop_fdre_C_Q)         0.091     1.072 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     1.127    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.818%)  route 0.109ns (52.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y465       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.109     1.190    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.100ns (43.210%)  route 0.131ns (56.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.436     0.974    <hidden>
    SLICE_X205Y472       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y472       FDRE (Prop_fdre_C_Q)         0.100     1.074 r  <hidden>
                         net (fo=131, routed)         0.131     1.205    <hidden>
    SLICE_X203Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.591     1.229    <hidden>
    SLICE_X203Y471       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.924%)  route 0.178ns (64.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X205Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y467       FDRE (Prop_fdre_C_Q)         0.100     1.079 r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.178     1.257    <hidden>
    SLICE_X205Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.592     1.230    <hidden>
    SLICE_X205Y470       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.146ns (23.050%)  route 0.487ns (76.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.444     0.982    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X204Y462       FDRE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y462       FDRE (Prop_fdre_C_Q)         0.118     1.100 r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.296     1.396    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X209Y465       LUT2 (Prop_lut2_I1_O)        0.028     1.424 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.191     1.615    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.146ns (23.050%)  route 0.487ns (76.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.444     0.982    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X204Y462       FDRE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y462       FDRE (Prop_fdre_C_Q)         0.118     1.100 r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.296     1.396    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X209Y465       LUT2 (Prop_lut2_I1_O)        0.028     1.424 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.191     1.615    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.134ns  (logic 0.254ns (4.141%)  route 5.880ns (95.859%))
  Logic Levels:           0  
  Clock Path Skew:        -3.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.880    11.814    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X209Y467       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     1.944    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X209Y467       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.134ns  (logic 0.254ns (4.141%)  route 5.880ns (95.859%))
  Logic Levels:           0  
  Clock Path Skew:        -3.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.880    11.814    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X209Y467       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     1.944    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X209Y467       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.134ns  (logic 0.254ns (4.141%)  route 5.880ns (95.859%))
  Logic Levels:           0  
  Clock Path Skew:        -3.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.880    11.814    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X209Y467       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     1.944    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X209Y467       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.134ns  (logic 0.254ns (4.141%)  route 5.880ns (95.859%))
  Logic Levels:           0  
  Clock Path Skew:        -3.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.880    11.814    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X209Y467       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     1.944    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X209Y467       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.134ns  (logic 0.254ns (4.141%)  route 5.880ns (95.859%))
  Logic Levels:           0  
  Clock Path Skew:        -3.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.880    11.814    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X209Y467       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     1.944    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X209Y467       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.216ns (32.475%)  route 0.449ns (67.525%))
  Logic Levels:           0  
  Clock Path Skew:        -4.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    6.451ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.981     6.451    <hidden>
    SLICE_X201Y465       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y465       FDRE (Prop_fdre_C_Q)         0.216     6.667 r  <hidden>
                         net (fo=1, routed)           0.449     7.116    <hidden>
    SLICE_X203Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.735     1.934    <hidden>
    SLICE_X203Y471       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.216ns (33.540%)  route 0.428ns (66.459%))
  Logic Levels:           0  
  Clock Path Skew:        -4.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    6.450ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.980     6.450    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X203Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y468       FDRE (Prop_fdre_C_Q)         0.216     6.666 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.428     7.094    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X203Y467       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.739     1.938    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X203Y467       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.216ns (33.540%)  route 0.428ns (66.459%))
  Logic Levels:           0  
  Clock Path Skew:        -4.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    6.450ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.980     6.450    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X203Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y468       FDRE (Prop_fdre_C_Q)         0.216     6.666 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.428     7.094    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X203Y467       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.739     1.938    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X203Y467       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.216ns (33.540%)  route 0.428ns (66.459%))
  Logic Levels:           0  
  Clock Path Skew:        -4.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    6.450ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.980     6.450    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X203Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y468       FDRE (Prop_fdre_C_Q)         0.216     6.666 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.428     7.094    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X203Y467       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.739     1.938    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X203Y467       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.216ns (33.540%)  route 0.428ns (66.459%))
  Logic Levels:           0  
  Clock Path Skew:        -4.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    6.450ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.980     6.450    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X203Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y468       FDRE (Prop_fdre_C_Q)         0.216     6.666 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.428     7.094    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X203Y467       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.739     1.938    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X203Y467       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.118ns (56.492%)  route 0.091ns (43.508%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.995     2.768    <hidden>
    SLICE_X206Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y474       FDRE (Prop_fdre_C_Q)         0.118     2.886 r  <hidden>
                         net (fo=1, routed)           0.091     2.977    <hidden>
    SLICE_X206Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.592     1.230    <hidden>
    SLICE_X206Y473       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.091ns (40.733%)  route 0.132ns (59.267%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.000     2.773    <hidden>
    SLICE_X201Y465       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y465       FDRE (Prop_fdre_C_Q)         0.091     2.864 r  <hidden>
                         net (fo=1, routed)           0.132     2.996    <hidden>
    SLICE_X203Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    <hidden>
    SLICE_X203Y466       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.568%)  route 0.153ns (60.432%))
  Logic Levels:           0  
  Clock Path Skew:        -1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.999     2.772    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X202Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y466       FDRE (Prop_fdre_C_Q)         0.100     2.872 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.153     3.025    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X208Y466       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X208Y466       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.568%)  route 0.153ns (60.432%))
  Logic Levels:           0  
  Clock Path Skew:        -1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.999     2.772    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X202Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y466       FDRE (Prop_fdre_C_Q)         0.100     2.872 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.153     3.025    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X208Y466       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X208Y466       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.568%)  route 0.153ns (60.432%))
  Logic Levels:           0  
  Clock Path Skew:        -1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.999     2.772    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X202Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y466       FDRE (Prop_fdre_C_Q)         0.100     2.872 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.153     3.025    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X208Y466       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X208Y466       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.568%)  route 0.153ns (60.432%))
  Logic Levels:           0  
  Clock Path Skew:        -1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.999     2.772    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X202Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y466       FDRE (Prop_fdre_C_Q)         0.100     2.872 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.153     3.025    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X208Y466       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X208Y466       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.568%)  route 0.153ns (60.432%))
  Logic Levels:           0  
  Clock Path Skew:        -1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.999     2.772    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X202Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y466       FDRE (Prop_fdre_C_Q)         0.100     2.872 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.153     3.025    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X208Y466       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X208Y466       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.370%)  route 0.168ns (62.630%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.000     2.773    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X203Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y464       FDRE (Prop_fdre_C_Q)         0.100     2.873 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.168     3.040    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X204Y464       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X204Y464       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.370%)  route 0.168ns (62.630%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.000     2.773    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X203Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y464       FDRE (Prop_fdre_C_Q)         0.100     2.873 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.168     3.040    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X204Y464       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X204Y464       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.370%)  route 0.168ns (62.630%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.000     2.773    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X203Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y464       FDRE (Prop_fdre_C_Q)         0.100     2.873 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.168     3.040    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X204Y464       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X204Y464       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.439ns  (logic 0.043ns (2.988%)  route 1.396ns (97.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.036     1.036    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y451       LUT1 (Prop_lut1_I0_O)        0.043     1.079 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.361     1.439    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y451       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y451       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.439ns  (logic 0.043ns (2.988%)  route 1.396ns (97.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.036     1.036    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y451       LUT1 (Prop_lut1_I0_O)        0.043     1.079 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.361     1.439    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y451       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y451       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.439ns  (logic 0.043ns (2.988%)  route 1.396ns (97.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.036     1.036    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y451       LUT1 (Prop_lut1_I0_O)        0.043     1.079 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.361     1.439    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y451       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y451       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.439ns  (logic 0.043ns (2.988%)  route 1.396ns (97.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.036     1.036    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y451       LUT1 (Prop_lut1_I0_O)        0.043     1.079 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.361     1.439    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y451       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y451       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.439ns  (logic 0.043ns (2.988%)  route 1.396ns (97.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.036     1.036    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y451       LUT1 (Prop_lut1_I0_O)        0.043     1.079 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.361     1.439    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y451       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y451       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.028ns (3.798%)  route 0.709ns (96.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.533     0.533    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y451       LUT1 (Prop_lut1_I0_O)        0.028     0.561 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.177     0.737    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y451       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y451       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.028ns (3.798%)  route 0.709ns (96.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.533     0.533    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y451       LUT1 (Prop_lut1_I0_O)        0.028     0.561 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.177     0.737    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y451       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y451       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.028ns (3.798%)  route 0.709ns (96.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.533     0.533    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y451       LUT1 (Prop_lut1_I0_O)        0.028     0.561 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.177     0.737    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y451       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y451       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.028ns (3.798%)  route 0.709ns (96.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.533     0.533    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y451       LUT1 (Prop_lut1_I0_O)        0.028     0.561 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.177     0.737    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y451       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y451       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.028ns (3.798%)  route 0.709ns (96.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.533     0.533    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y451       LUT1 (Prop_lut1_I0_O)        0.028     0.561 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.177     0.737    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y451       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y451       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.901ns  (logic 1.044ns (54.923%)  route 0.857ns (45.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.955     2.307    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.308 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.511     3.819    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X218Y453       LUT2 (Prop_lut2_I0_O)        0.043     3.862 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.346     4.208    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X215Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.555ns  (logic 1.044ns (67.140%)  route 0.511ns (32.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.955     2.307    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.308 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.511     3.819    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X218Y453       LUT2 (Prop_lut2_I0_O)        0.043     3.862 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.000     3.862    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.818ns  (logic 0.216ns (26.421%)  route 0.602ns (73.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    <hidden>
    SLICE_X209Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y457       FDRE (Prop_fdre_C_Q)         0.216     2.370 r  <hidden>
                         net (fo=131, routed)         0.602     2.972    <hidden>
    SLICE_X212Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    <hidden>
    SLICE_X212Y454       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.651ns  (logic 0.216ns (33.164%)  route 0.435ns (66.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y453       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.435     2.809    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.483ns  (logic 0.216ns (44.708%)  route 0.267ns (55.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y453       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.267     2.641    <hidden>
    SLICE_X216Y453       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    <hidden>
    SLICE_X216Y453       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.288ns  (logic 0.198ns (68.715%)  route 0.090ns (31.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.805     2.157    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y450       FDRE (Prop_fdre_C_Q)         0.198     2.355 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.090     2.445    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X215Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.141ns  (logic 0.091ns (64.473%)  route 0.050ns (35.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y450       FDRE (Prop_fdre_C_Q)         0.091     1.084 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.050     1.134    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X215Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.299%)  route 0.142ns (58.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y453       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.142     1.234    <hidden>
    SLICE_X216Y453       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    <hidden>
    SLICE_X216Y453       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.100ns (30.002%)  route 0.233ns (69.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y453       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.233     1.325    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.157ns (41.919%)  route 0.218ns (58.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X218Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y452       FDRE (Prop_fdre_C_Q)         0.091     1.084 r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.218     1.302    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X218Y453       LUT2 (Prop_lut2_I1_O)        0.066     1.368 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.000     1.368    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.100ns (23.893%)  route 0.319ns (76.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    <hidden>
    SLICE_X209Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y457       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  <hidden>
                         net (fo=131, routed)         0.319     1.407    <hidden>
    SLICE_X212Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    <hidden>
    SLICE_X212Y454       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.157ns (28.267%)  route 0.398ns (71.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X218Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y452       FDRE (Prop_fdre_C_Q)         0.091     1.084 r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.218     1.302    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X218Y453       LUT2 (Prop_lut2_I1_O)        0.066     1.368 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.181     1.548    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X215Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.322ns  (logic 0.254ns (4.018%)  route 6.068ns (95.982%))
  Logic Levels:           0  
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.068    12.002    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X216Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X216Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.322ns  (logic 0.254ns (4.018%)  route 6.068ns (95.982%))
  Logic Levels:           0  
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.068    12.002    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X216Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X216Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.322ns  (logic 0.254ns (4.018%)  route 6.068ns (95.982%))
  Logic Levels:           0  
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.068    12.002    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X216Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X216Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.322ns  (logic 0.254ns (4.018%)  route 6.068ns (95.982%))
  Logic Levels:           0  
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.068    12.002    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X216Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X216Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.322ns  (logic 0.254ns (4.018%)  route 6.068ns (95.982%))
  Logic Levels:           0  
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.068    12.002    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X216Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X216Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.779ns  (logic 0.216ns (27.724%)  route 0.563ns (72.276%))
  Logic Levels:           0  
  Clock Path Skew:        -4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    6.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.842     6.312    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y449       FDRE (Prop_fdre_C_Q)         0.216     6.528 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.563     7.091    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X213Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X213Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.779ns  (logic 0.216ns (27.724%)  route 0.563ns (72.276%))
  Logic Levels:           0  
  Clock Path Skew:        -4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    6.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.842     6.312    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y449       FDRE (Prop_fdre_C_Q)         0.216     6.528 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.563     7.091    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X213Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X213Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.779ns  (logic 0.216ns (27.724%)  route 0.563ns (72.276%))
  Logic Levels:           0  
  Clock Path Skew:        -4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    6.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.842     6.312    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y449       FDRE (Prop_fdre_C_Q)         0.216     6.528 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.563     7.091    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X213Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X213Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.779ns  (logic 0.216ns (27.724%)  route 0.563ns (72.276%))
  Logic Levels:           0  
  Clock Path Skew:        -4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    6.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.842     6.312    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y449       FDRE (Prop_fdre_C_Q)         0.216     6.528 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.563     7.091    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X213Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X213Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.779ns  (logic 0.216ns (27.724%)  route 0.563ns (72.276%))
  Logic Levels:           0  
  Clock Path Skew:        -4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    6.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.842     6.312    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y449       FDRE (Prop_fdre_C_Q)         0.216     6.528 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.563     7.091    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X213Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X213Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.163%)  route 0.177ns (63.837%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y449       FDRE (Prop_fdre_C_Q)         0.100     2.805 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.177     2.981    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.163%)  route 0.177ns (63.837%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y449       FDRE (Prop_fdre_C_Q)         0.100     2.805 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.177     2.981    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.163%)  route 0.177ns (63.837%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y449       FDRE (Prop_fdre_C_Q)         0.100     2.805 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.177     2.981    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.163%)  route 0.177ns (63.837%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y449       FDRE (Prop_fdre_C_Q)         0.100     2.805 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.177     2.981    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.163%)  route 0.177ns (63.837%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y449       FDRE (Prop_fdre_C_Q)         0.100     2.805 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.177     2.981    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.100ns (44.618%)  route 0.124ns (55.382%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.010     2.783    <hidden>
    SLICE_X213Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y455       FDRE (Prop_fdre_C_Q)         0.100     2.883 r  <hidden>
                         net (fo=1, routed)           0.124     3.007    <hidden>
    SLICE_X211Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    <hidden>
    SLICE_X211Y455       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.118ns (37.544%)  route 0.196ns (62.456%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X216Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y448       FDRE (Prop_fdre_C_Q)         0.118     2.823 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.196     3.019    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X217Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.118ns (37.544%)  route 0.196ns (62.456%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X216Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y448       FDRE (Prop_fdre_C_Q)         0.118     2.823 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.196     3.019    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X217Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.118ns (37.544%)  route 0.196ns (62.456%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X216Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y448       FDRE (Prop_fdre_C_Q)         0.118     2.823 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.196     3.019    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X217Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.118ns (37.544%)  route 0.196ns (62.456%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X216Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y448       FDRE (Prop_fdre_C_Q)         0.118     2.823 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.196     3.019    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X217Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_mgt_refclk_p

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.049ns  (logic 0.043ns (2.099%)  route 2.006ns (97.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.292     1.292    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.714     2.049    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X199Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.566     5.002    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X199Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.049ns  (logic 0.043ns (2.099%)  route 2.006ns (97.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.292     1.292    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.714     2.049    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X199Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.566     5.002    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X199Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.049ns  (logic 0.043ns (2.099%)  route 2.006ns (97.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.292     1.292    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.714     2.049    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X199Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.566     5.002    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X199Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.049ns  (logic 0.043ns (2.099%)  route 2.006ns (97.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.292     1.292    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.714     2.049    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X199Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.566     5.002    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X199Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.049ns  (logic 0.043ns (2.099%)  route 2.006ns (97.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.292     1.292    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X202Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.714     2.049    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X199Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.566     5.002    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X199Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.480ns  (logic 0.043ns (2.904%)  route 1.437ns (97.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.090     1.090    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y462       LUT1 (Prop_lut1_I0_O)        0.043     1.133 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.348     1.480    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X203Y465       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.561     4.997    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X203Y465       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.480ns  (logic 0.043ns (2.904%)  route 1.437ns (97.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.090     1.090    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y462       LUT1 (Prop_lut1_I0_O)        0.043     1.133 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.348     1.480    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X203Y465       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.561     4.997    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X203Y465       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.480ns  (logic 0.043ns (2.904%)  route 1.437ns (97.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.090     1.090    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y462       LUT1 (Prop_lut1_I0_O)        0.043     1.133 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.348     1.480    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X203Y465       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.561     4.997    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X203Y465       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.480ns  (logic 0.043ns (2.904%)  route 1.437ns (97.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.090     1.090    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y462       LUT1 (Prop_lut1_I0_O)        0.043     1.133 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.348     1.480    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X203Y465       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.561     4.997    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X203Y465       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.480ns  (logic 0.043ns (2.904%)  route 1.437ns (97.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.090     1.090    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y462       LUT1 (Prop_lut1_I0_O)        0.043     1.133 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.348     1.480    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X203Y465       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.561     4.997    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X203Y465       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.028ns (4.309%)  route 0.622ns (95.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.427     0.427    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.455 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.195     0.650    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X216Y495       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.301     3.463    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X216Y495       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.028ns (4.309%)  route 0.622ns (95.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.427     0.427    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.455 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.195     0.650    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X216Y495       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.301     3.463    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X216Y495       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.028ns (4.309%)  route 0.622ns (95.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.427     0.427    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.455 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.195     0.650    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X216Y495       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.301     3.463    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X216Y495       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.028ns (4.309%)  route 0.622ns (95.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.427     0.427    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.455 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.195     0.650    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X216Y495       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.301     3.463    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X216Y495       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.028ns (4.309%)  route 0.622ns (95.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.427     0.427    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.455 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.195     0.650    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X216Y495       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.301     3.463    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X216Y495       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.028ns (3.748%)  route 0.719ns (96.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.533     0.533    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y451       LUT1 (Prop_lut1_I0_O)        0.028     0.561 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.187     0.747    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X216Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X216Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.028ns (3.748%)  route 0.719ns (96.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.533     0.533    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y451       LUT1 (Prop_lut1_I0_O)        0.028     0.561 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.187     0.747    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X216Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X216Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.028ns (3.748%)  route 0.719ns (96.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.533     0.533    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y451       LUT1 (Prop_lut1_I0_O)        0.028     0.561 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.187     0.747    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X216Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X216Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.028ns (3.748%)  route 0.719ns (96.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.533     0.533    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y451       LUT1 (Prop_lut1_I0_O)        0.028     0.561 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.187     0.747    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X216Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X216Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.028ns (3.748%)  route 0.719ns (96.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.533     0.533    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y451       LUT1 (Prop_lut1_I0_O)        0.028     0.561 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.187     0.747    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X216Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X216Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mmcm_out
  To Clock:  sfp_mgt_refclk_p

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.590ns  (logic 0.297ns (11.466%)  route 2.293ns (88.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.522ns
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.360     5.370    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X58Y162        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y162        FDRE (Prop_fdre_C_Q)         0.254     5.624 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           2.012     7.636    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X58Y261        LUT2 (Prop_lut2_I0_O)        0.043     7.679 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.961    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y261        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.086     4.522    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.590ns  (logic 0.297ns (11.466%)  route 2.293ns (88.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.522ns
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.360     5.370    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X58Y162        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y162        FDRE (Prop_fdre_C_Q)         0.254     5.624 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           2.012     7.636    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X58Y261        LUT2 (Prop_lut2_I0_O)        0.043     7.679 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.961    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y261        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.086     4.522    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.590ns  (logic 0.297ns (11.466%)  route 2.293ns (88.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.522ns
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.360     5.370    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X58Y162        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y162        FDRE (Prop_fdre_C_Q)         0.254     5.624 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           2.012     7.636    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X58Y261        LUT2 (Prop_lut2_I0_O)        0.043     7.679 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.961    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y261        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.086     4.522    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.590ns  (logic 0.297ns (11.466%)  route 2.293ns (88.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.522ns
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.360     5.370    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X58Y162        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y162        FDRE (Prop_fdre_C_Q)         0.254     5.624 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           2.012     7.636    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X58Y261        LUT2 (Prop_lut2_I0_O)        0.043     7.679 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.961    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y261        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.086     4.522    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.146ns (29.780%)  route 0.344ns (70.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.584     2.704    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y264        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y264        FDPE (Prop_fdpe_C_Q)         0.118     2.822 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.207     3.030    si5324_i2c_init_inst/Q[0]
    SLICE_X58Y261        LUT2 (Prop_lut2_I1_O)        0.028     3.058 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.194    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y261        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.793     2.955    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.146ns (29.780%)  route 0.344ns (70.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.584     2.704    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y264        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y264        FDPE (Prop_fdpe_C_Q)         0.118     2.822 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.207     3.030    si5324_i2c_init_inst/Q[0]
    SLICE_X58Y261        LUT2 (Prop_lut2_I1_O)        0.028     3.058 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.194    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y261        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.793     2.955    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.146ns (29.780%)  route 0.344ns (70.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.584     2.704    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y264        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y264        FDPE (Prop_fdpe_C_Q)         0.118     2.822 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.207     3.030    si5324_i2c_init_inst/Q[0]
    SLICE_X58Y261        LUT2 (Prop_lut2_I1_O)        0.028     3.058 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.194    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y261        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.793     2.955    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.146ns (29.780%)  route 0.344ns (70.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.584     2.704    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y264        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y264        FDPE (Prop_fdpe_C_Q)         0.118     2.822 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.207     3.030    si5324_i2c_init_inst/Q[0]
    SLICE_X58Y261        LUT2 (Prop_lut2_I1_O)        0.028     3.058 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.194    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y261        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.793     2.955    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay            80 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.270ns  (logic 0.685ns (53.957%)  route 0.585ns (46.043%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.731     2.083    <hidden>
    SLICE_X180Y480       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y480       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.685     2.768 r  <hidden>
                         net (fo=1, routed)           0.585     3.353    <hidden>
    SLICE_X182Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.501     4.937    <hidden>
    SLICE_X182Y477       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.257ns  (logic 0.669ns (53.216%)  route 0.588ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.734     2.086    <hidden>
    SLICE_X178Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y483       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.669     2.755 r  <hidden>
                         net (fo=1, routed)           0.588     3.343    <hidden>
    SLICE_X181Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.503     4.939    <hidden>
    SLICE_X181Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.198ns  (logic 0.685ns (57.183%)  route 0.513ns (42.817%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.734     2.086    <hidden>
    SLICE_X178Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y483       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.685     2.771 r  <hidden>
                         net (fo=1, routed)           0.513     3.284    <hidden>
    SLICE_X181Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.503     4.939    <hidden>
    SLICE_X181Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.192ns  (logic 0.688ns (57.712%)  route 0.504ns (42.288%))
  Logic Levels:           0  
  Clock Path Skew:        2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.731     2.083    <hidden>
    SLICE_X180Y480       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y480       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.688     2.771 r  <hidden>
                         net (fo=1, routed)           0.504     3.275    <hidden>
    SLICE_X183Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.502     4.938    <hidden>
    SLICE_X183Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.158ns  (logic 0.685ns (59.149%)  route 0.473ns (40.851%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.733     2.085    <hidden>
    SLICE_X178Y482       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y482       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.685     2.770 r  <hidden>
                         net (fo=1, routed)           0.473     3.243    <hidden>
    SLICE_X182Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.502     4.938    <hidden>
    SLICE_X182Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.085ns  (logic 0.254ns (23.416%)  route 0.831ns (76.584%))
  Logic Levels:           0  
  Clock Path Skew:        2.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.801     2.153    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X206Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y493       FDRE (Prop_fdre_C_Q)         0.254     2.407 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.831     3.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X187Y483       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.507     4.943    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_sync_i/sync1_r_reg[4]_0
    SLICE_X187Y483       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.120ns  (logic 0.688ns (61.433%)  route 0.432ns (38.567%))
  Logic Levels:           0  
  Clock Path Skew:        2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.734     2.086    <hidden>
    SLICE_X178Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y483       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.688     2.774 r  <hidden>
                         net (fo=1, routed)           0.432     3.206    <hidden>
    SLICE_X174Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.502     4.938    <hidden>
    SLICE_X174Y481       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.108ns  (logic 0.685ns (61.807%)  route 0.423ns (38.192%))
  Logic Levels:           0  
  Clock Path Skew:        2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.732     2.084    <hidden>
    SLICE_X180Y481       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y481       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.685     2.769 r  <hidden>
                         net (fo=1, routed)           0.423     3.192    <hidden>
    SLICE_X181Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.503     4.939    <hidden>
    SLICE_X181Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.098ns  (logic 0.685ns (62.377%)  route 0.413ns (37.623%))
  Logic Levels:           0  
  Clock Path Skew:        2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.733     2.085    <hidden>
    SLICE_X180Y482       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y482       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.685     2.770 r  <hidden>
                         net (fo=1, routed)           0.413     3.183    <hidden>
    SLICE_X179Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.504     4.940    <hidden>
    SLICE_X179Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.094ns  (logic 0.688ns (62.898%)  route 0.406ns (37.102%))
  Logic Levels:           0  
  Clock Path Skew:        2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.734     2.086    <hidden>
    SLICE_X186Y482       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y482       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.688     2.774 r  <hidden>
                         net (fo=1, routed)           0.406     3.180    <hidden>
    SLICE_X186Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.501     4.937    <hidden>
    SLICE_X186Y477       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.212%)  route 0.092ns (47.788%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.406     0.944    <hidden>
    SLICE_X183Y479       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y479       FDSE (Prop_fdse_C_Q)         0.100     1.044 r  <hidden>
                         net (fo=2, routed)           0.092     1.136    <hidden>
    SLICE_X184Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.250     3.412    <hidden>
    SLICE_X184Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.107ns (44.992%)  route 0.131ns (55.008%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.405     0.943    <hidden>
    SLICE_X180Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y479       FDRE (Prop_fdre_C_Q)         0.107     1.050 r  <hidden>
                         net (fo=2, routed)           0.131     1.181    <hidden>
    SLICE_X184Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.249     3.411    <hidden>
    SLICE_X184Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.107ns (43.754%)  route 0.138ns (56.246%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.405     0.943    <hidden>
    SLICE_X180Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y479       FDRE (Prop_fdre_C_Q)         0.107     1.050 r  <hidden>
                         net (fo=2, routed)           0.138     1.188    <hidden>
    SLICE_X184Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.249     3.411    <hidden>
    SLICE_X184Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.100ns (37.983%)  route 0.163ns (62.017%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.406     0.944    <hidden>
    SLICE_X181Y480       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y480       FDSE (Prop_fdse_C_Q)         0.100     1.044 r  <hidden>
                         net (fo=2, routed)           0.163     1.207    <hidden>
    SLICE_X178Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.250     3.412    <hidden>
    SLICE_X178Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.118ns (43.030%)  route 0.156ns (56.970%))
  Logic Levels:           0  
  Clock Path Skew:        2.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.414     0.952    <hidden>
    SLICE_X188Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y488       FDRE (Prop_fdre_C_Q)         0.118     1.070 r  <hidden>
                         net (fo=2, routed)           0.156     1.226    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/D[0]
    SLICE_X188Y489       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.260     3.422    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/data_out_reg_0
    SLICE_X188Y489       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.107ns (36.993%)  route 0.182ns (63.007%))
  Logic Levels:           0  
  Clock Path Skew:        2.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.405     0.943    <hidden>
    SLICE_X180Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y479       FDRE (Prop_fdre_C_Q)         0.107     1.050 r  <hidden>
                         net (fo=2, routed)           0.182     1.232    <hidden>
    SLICE_X184Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.250     3.412    <hidden>
    SLICE_X184Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.633%)  route 0.216ns (68.366%))
  Logic Levels:           0  
  Clock Path Skew:        2.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.414     0.952    <hidden>
    SLICE_X189Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y488       FDRE (Prop_fdre_C_Q)         0.100     1.052 r  <hidden>
                         net (fo=5, routed)           0.216     1.268    <hidden>
    SLICE_X187Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.256     3.418    <hidden>
    SLICE_X187Y485       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.204%)  route 0.192ns (65.796%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.453     0.991    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X211Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y495       FDRE (Prop_fdre_C_Q)         0.100     1.091 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.192     1.283    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X210Y497       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.300     3.462    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[4]_0
    SLICE_X210Y497       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.297ns (84.880%)  route 0.053ns (15.120%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.405     0.943    <hidden>
    SLICE_X176Y480       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y480       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297     1.240 r  <hidden>
                         net (fo=1, routed)           0.053     1.293    <hidden>
    SLICE_X177Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.249     3.411    <hidden>
    SLICE_X177Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.100ns (26.576%)  route 0.276ns (73.424%))
  Logic Levels:           0  
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.407     0.945    <hidden>
    SLICE_X181Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y481       FDRE (Prop_fdre_C_Q)         0.100     1.045 r  <hidden>
                         net (fo=1, routed)           0.276     1.321    <hidden>
    SLICE_X190Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.250     3.412    <hidden>
    SLICE_X190Y478       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             4 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.491ns  (logic 0.232ns (47.247%)  route 0.259ns (52.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.934     4.492    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X188Y487       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y487       FDRE (Prop_fdre_C_Q)         0.232     4.724 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.259     4.983    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X187Y486       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.510     4.946    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[4]_0
    SLICE_X187Y486       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.389ns  (logic 0.198ns (50.892%)  route 0.191ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    4.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.986     4.544    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X202Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y463       FDRE (Prop_fdre_C_Q)         0.198     4.742 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.191     4.933    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X200Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.561     4.997    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X200Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.369ns  (logic 0.198ns (53.609%)  route 0.171ns (46.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.998     4.556    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X214Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y498       FDRE (Prop_fdre_C_Q)         0.198     4.754 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.171     4.925    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X214Y499       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X214Y499       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.440ns  (logic 0.198ns (45.042%)  route 0.242ns (54.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.843     4.401    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X219Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y447       FDRE (Prop_fdre_C_Q)         0.198     4.599 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.242     4.841    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X218Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.493     4.929    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X218Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.091ns (41.441%)  route 0.129ns (58.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.363ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.932     2.460    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X219Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y447       FDRE (Prop_fdre_C_Q)         0.091     2.551 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.129     2.680    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X218Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.201     3.363    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X218Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.469%)  route 0.101ns (52.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.994     2.522    <hidden>
    SLICE_X194Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y480       FDRE (Prop_fdre_C_Q)         0.091     2.613 r  <hidden>
                         net (fo=1, routed)           0.101     2.714    <hidden>
    SLICE_X192Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.280     3.442    <hidden>
    SLICE_X192Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.100ns (54.090%)  route 0.085ns (45.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.001     2.529    <hidden>
    SLICE_X201Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y462       FDRE (Prop_fdre_C_Q)         0.100     2.629 r  <hidden>
                         net (fo=1, routed)           0.085     2.714    <hidden>
    SLICE_X199Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.288     3.450    <hidden>
    SLICE_X199Y462       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.993%)  route 0.095ns (51.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.002     2.530    <hidden>
    SLICE_X199Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y461       FDRE (Prop_fdre_C_Q)         0.091     2.621 r  <hidden>
                         net (fo=1, routed)           0.095     2.716    <hidden>
    SLICE_X197Y460       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.289     3.451    <hidden>
    SLICE_X197Y460       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.679%)  route 0.097ns (49.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.996     2.524    <hidden>
    SLICE_X194Y482       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y482       FDSE (Prop_fdse_C_Q)         0.100     2.624 r  <hidden>
                         net (fo=1, routed)           0.097     2.721    <hidden>
    SLICE_X193Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.282     3.444    <hidden>
    SLICE_X193Y482       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.091ns (46.892%)  route 0.103ns (53.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.000     2.528    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X202Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y463       FDRE (Prop_fdre_C_Q)         0.091     2.619 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.103     2.722    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X200Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.287     3.449    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X200Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.634%)  route 0.092ns (50.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.012     2.540    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X214Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y498       FDRE (Prop_fdre_C_Q)         0.091     2.631 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.092     2.723    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X214Y499       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.302     3.464    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X214Y499       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.742%)  route 0.172ns (63.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.930     2.458    <hidden>
    SLICE_X214Y440       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y440       FDSE (Prop_fdse_C_Q)         0.100     2.558 r  <hidden>
                         net (fo=1, routed)           0.172     2.730    <hidden>
    SLICE_X213Y439       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.197     3.359    <hidden>
    SLICE_X213Y439       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.400%)  route 0.175ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.930     2.458    <hidden>
    SLICE_X215Y441       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y441       FDSE (Prop_fdse_C_Q)         0.100     2.558 r  <hidden>
                         net (fo=1, routed)           0.175     2.733    <hidden>
    SLICE_X213Y442       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.198     3.360    <hidden>
    SLICE_X213Y442       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.100ns (36.173%)  route 0.176ns (63.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.930     2.458    <hidden>
    SLICE_X214Y440       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y440       FDRE (Prop_fdre_C_Q)         0.100     2.558 r  <hidden>
                         net (fo=1, routed)           0.176     2.734    <hidden>
    SLICE_X212Y439       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.197     3.359    <hidden>
    SLICE_X212Y439       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.732ns  (logic 0.254ns (34.685%)  route 0.478ns (65.315%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.805     2.157    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y493       FDRE (Prop_fdre_C_Q)         0.254     2.411 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.478     2.889    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X220Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X220Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.718ns  (logic 0.216ns (30.066%)  route 0.502ns (69.934%))
  Logic Levels:           0  
  Clock Path Skew:        2.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.796     2.148    <hidden>
    SLICE_X211Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y484       FDRE (Prop_fdre_C_Q)         0.216     2.364 r  <hidden>
                         net (fo=2, routed)           0.502     2.866    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X212Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.572     5.008    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X212Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.621ns  (logic 0.254ns (40.869%)  route 0.367ns (59.131%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.805     2.157    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y493       FDRE (Prop_fdre_C_Q)         0.254     2.411 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.367     2.778    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X220Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X220Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.576ns  (logic 0.216ns (37.475%)  route 0.360ns (62.525%))
  Logic Levels:           0  
  Clock Path Skew:        2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.803     2.155    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y489       FDRE (Prop_fdre_C_Q)         0.216     2.371 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.360     2.731    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X216Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.574     5.010    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X216Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.563ns  (logic 0.254ns (45.115%)  route 0.309ns (54.885%))
  Logic Levels:           0  
  Clock Path Skew:        2.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.796     2.148    <hidden>
    SLICE_X212Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y484       FDRE (Prop_fdre_C_Q)         0.254     2.402 r  <hidden>
                         net (fo=5, routed)           0.309     2.711    <hidden>
    SLICE_X211Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.571     5.007    <hidden>
    SLICE_X211Y490       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.118ns (41.548%)  route 0.166ns (58.452%))
  Logic Levels:           0  
  Clock Path Skew:        2.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.449     0.987    <hidden>
    SLICE_X212Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y484       FDRE (Prop_fdre_C_Q)         0.118     1.105 r  <hidden>
                         net (fo=5, routed)           0.166     1.271    <hidden>
    SLICE_X211Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.298     3.460    <hidden>
    SLICE_X211Y490       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.676%)  route 0.188ns (65.324%))
  Logic Levels:           0  
  Clock Path Skew:        2.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y489       FDRE (Prop_fdre_C_Q)         0.100     1.090 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.188     1.278    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X216Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.301     3.463    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X216Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.118ns (36.934%)  route 0.201ns (63.066%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y493       FDRE (Prop_fdre_C_Q)         0.118     1.110 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.201     1.311    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X220Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.301     3.463    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X220Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.100ns (27.517%)  route 0.263ns (72.483%))
  Logic Levels:           0  
  Clock Path Skew:        2.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.449     0.987    <hidden>
    SLICE_X211Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y484       FDRE (Prop_fdre_C_Q)         0.100     1.087 r  <hidden>
                         net (fo=2, routed)           0.263     1.350    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X212Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.298     3.460    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X212Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.118ns (31.274%)  route 0.259ns (68.726%))
  Logic Levels:           0  
  Clock Path Skew:        2.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y493       FDRE (Prop_fdre_C_Q)         0.118     1.110 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.259     1.369    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X220Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.302     3.464    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X220Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.919ns  (logic 0.216ns (23.514%)  route 0.703ns (76.486%))
  Logic Levels:           0  
  Clock Path Skew:        2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.795     2.147    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X213Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y466       FDRE (Prop_fdre_C_Q)         0.216     2.363 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.703     3.066    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X205Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.562     4.998    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X205Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.254ns (43.859%)  route 0.325ns (56.141%))
  Logic Levels:           0  
  Clock Path Skew:        2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.789     2.141    <hidden>
    SLICE_X206Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y470       FDRE (Prop_fdre_C_Q)         0.254     2.395 r  <hidden>
                         net (fo=5, routed)           0.325     2.720    <hidden>
    SLICE_X201Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.556     4.992    <hidden>
    SLICE_X201Y470       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.549ns  (logic 0.254ns (46.246%)  route 0.295ns (53.754%))
  Logic Levels:           0  
  Clock Path Skew:        2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    <hidden>
    SLICE_X206Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y469       FDRE (Prop_fdre_C_Q)         0.254     2.396 r  <hidden>
                         net (fo=2, routed)           0.295     2.691    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X205Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.558     4.994    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X205Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.492ns  (logic 0.216ns (43.938%)  route 0.276ns (56.062%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.794     2.146    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X209Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y466       FDRE (Prop_fdre_C_Q)         0.216     2.362 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.276     2.638    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X206Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.563     4.999    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X206Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.471ns  (logic 0.216ns (45.827%)  route 0.255ns (54.173%))
  Logic Levels:           0  
  Clock Path Skew:        2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y465       FDRE (Prop_fdre_C_Q)         0.216     2.358 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.255     2.613    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X199Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.561     4.997    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X199Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.313%)  route 0.136ns (57.687%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y465       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.136     1.217    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X199Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.287     3.449    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X199Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.124%)  route 0.156ns (60.876%))
  Logic Levels:           0  
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X209Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y466       FDRE (Prop_fdre_C_Q)         0.100     1.084 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.156     1.240    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X206Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.289     3.451    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X206Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.118ns (39.833%)  route 0.178ns (60.167%))
  Logic Levels:           0  
  Clock Path Skew:        2.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    <hidden>
    SLICE_X206Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y469       FDRE (Prop_fdre_C_Q)         0.118     1.099 r  <hidden>
                         net (fo=2, routed)           0.178     1.277    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X205Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.283     3.445    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X205Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.118ns (37.092%)  route 0.200ns (62.908%))
  Logic Levels:           0  
  Clock Path Skew:        2.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.442     0.980    <hidden>
    SLICE_X206Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y470       FDRE (Prop_fdre_C_Q)         0.118     1.098 r  <hidden>
                         net (fo=5, routed)           0.200     1.298    <hidden>
    SLICE_X201Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.281     3.443    <hidden>
    SLICE_X201Y470       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.100ns (19.857%)  route 0.404ns (80.143%))
  Logic Levels:           0  
  Clock Path Skew:        2.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.448     0.986    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X213Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y466       FDRE (Prop_fdre_C_Q)         0.100     1.086 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.404     1.490    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X205Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.288     3.450    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X205Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.254ns (36.509%)  route 0.442ns (63.491%))
  Logic Levels:           0  
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    <hidden>
    SLICE_X216Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y455       FDRE (Prop_fdre_C_Q)         0.254     2.412 r  <hidden>
                         net (fo=5, routed)           0.442     2.854    <hidden>
    SLICE_X215Y445       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.493     4.929    <hidden>
    SLICE_X215Y445       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.659ns  (logic 0.216ns (32.762%)  route 0.443ns (67.238%))
  Logic Levels:           0  
  Clock Path Skew:        2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.805     2.157    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y450       FDRE (Prop_fdre_C_Q)         0.216     2.373 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.443     2.816    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X213Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.491     4.927    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X213Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.216ns (33.250%)  route 0.434ns (66.750%))
  Logic Levels:           0  
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y451       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.434     2.808    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X215Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.493     4.929    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X215Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.624ns  (logic 0.216ns (34.589%)  route 0.408ns (65.411%))
  Logic Levels:           0  
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y455       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y455       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.408     2.782    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.493     4.929    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.564ns  (logic 0.254ns (45.016%)  route 0.310ns (54.984%))
  Logic Levels:           0  
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    <hidden>
    SLICE_X216Y453       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y453       FDRE (Prop_fdre_C_Q)         0.254     2.412 r  <hidden>
                         net (fo=2, routed)           0.310     2.722    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.493     4.929    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.118ns (41.369%)  route 0.167ns (58.631%))
  Logic Levels:           0  
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    <hidden>
    SLICE_X216Y453       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y453       FDRE (Prop_fdre_C_Q)         0.118     1.110 r  <hidden>
                         net (fo=2, routed)           0.167     1.277    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.100ns (31.204%)  route 0.220ns (68.796%))
  Logic Levels:           0  
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y455       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y455       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.220     1.312    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.100ns (29.884%)  route 0.235ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        2.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y451       FDRE (Prop_fdre_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.235     1.328    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X215Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X215Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.118ns (33.173%)  route 0.238ns (66.827%))
  Logic Levels:           0  
  Clock Path Skew:        2.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.363ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    <hidden>
    SLICE_X216Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y455       FDRE (Prop_fdre_C_Q)         0.118     1.110 r  <hidden>
                         net (fo=5, routed)           0.238     1.348    <hidden>
    SLICE_X215Y445       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.201     3.363    <hidden>
    SLICE_X215Y445       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.100ns (28.146%)  route 0.255ns (71.854%))
  Logic Levels:           0  
  Clock Path Skew:        2.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y450       FDRE (Prop_fdre_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.255     1.348    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X213Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.199     3.361    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X213Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_mgt_refclk_p

Max Delay            89 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.949ns  (logic 0.254ns (3.655%)  route 6.695ns (96.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.695    12.629    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X214Y494       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X214Y494       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.949ns  (logic 0.254ns (3.655%)  route 6.695ns (96.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.695    12.629    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X214Y494       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X214Y494       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.949ns  (logic 0.254ns (3.655%)  route 6.695ns (96.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.695    12.629    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X214Y494       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X214Y494       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.949ns  (logic 0.254ns (3.655%)  route 6.695ns (96.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.695    12.629    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X214Y494       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X214Y494       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.949ns  (logic 0.254ns (3.655%)  route 6.695ns (96.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.695    12.629    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X214Y494       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X214Y494       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.797ns  (logic 0.254ns (3.737%)  route 6.543ns (96.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.543    12.477    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X211Y443       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.490     4.926    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X211Y443       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.797ns  (logic 0.254ns (3.737%)  route 6.543ns (96.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.543    12.477    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X211Y443       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.490     4.926    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X211Y443       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.797ns  (logic 0.254ns (3.737%)  route 6.543ns (96.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.543    12.477    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X211Y443       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.490     4.926    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X211Y443       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.797ns  (logic 0.254ns (3.737%)  route 6.543ns (96.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.543    12.477    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X211Y443       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.490     4.926    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X211Y443       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.797ns  (logic 0.254ns (3.737%)  route 6.543ns (96.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.210     5.680    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y261        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y261        FDPE (Prop_fdpe_C_Q)         0.254     5.934 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.543    12.477    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X211Y443       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.490     4.926    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X211Y443       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.091ns (54.994%)  route 0.074ns (45.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.921     2.694    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X195Y442       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y442       FDRE (Prop_fdre_C_Q)         0.091     2.785 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.074     2.859    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X195Y442       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.190     3.352    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X195Y442       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.107ns (57.858%)  route 0.078ns (42.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.960     2.733    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X176Y471       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y471       FDRE (Prop_fdre_C_Q)         0.107     2.840 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.078     2.918    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X176Y471       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.247     3.409    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X176Y471       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.100ns (44.388%)  route 0.125ns (55.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.922     2.695    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X201Y438       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y438       FDRE (Prop_fdre_C_Q)         0.100     2.795 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.125     2.920    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X201Y437       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.188     3.350    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X201Y437       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.867%)  route 0.114ns (49.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.921     2.694    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X196Y441       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y441       FDRE (Prop_fdre_C_Q)         0.118     2.812 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/Q
                         net (fo=1, routed)           0.114     2.926    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]
    SLICE_X197Y441       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.190     3.352    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X197Y441       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.107ns (45.443%)  route 0.128ns (54.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.920     2.693    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X196Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y439       FDRE (Prop_fdre_C_Q)         0.107     2.800 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.128     2.928    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X194Y440       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.190     3.352    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X194Y440       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.685%)  route 0.144ns (61.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.923     2.696    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X202Y440       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y440       FDRE (Prop_fdre_C_Q)         0.091     2.787 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/Q
                         net (fo=1, routed)           0.144     2.931    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[12]
    SLICE_X202Y441       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.192     3.354    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X202Y441       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.536%)  route 0.145ns (61.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.923     2.696    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X202Y440       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y440       FDRE (Prop_fdre_C_Q)         0.091     2.787 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=1, routed)           0.145     2.932    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[9]
    SLICE_X202Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.191     3.353    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X202Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.535%)  route 0.151ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.922     2.695    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X201Y438       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y438       FDRE (Prop_fdre_C_Q)         0.091     2.786 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.151     2.937    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X201Y437       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.188     3.350    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X201Y437       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.104%)  route 0.154ns (62.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.922     2.695    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X201Y438       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y438       FDRE (Prop_fdre_C_Q)         0.091     2.786 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.154     2.940    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X202Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.191     3.353    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X202Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.787%)  route 0.145ns (59.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.923     2.696    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X202Y440       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y440       FDRE (Prop_fdre_C_Q)         0.100     2.796 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/Q
                         net (fo=1, routed)           0.145     2.941    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[10]
    SLICE_X202Y441       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.192     3.354    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X202Y441       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_mgt_refclk_n
                            (input port)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 2.135ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sfp_mgt_refclk_n (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     2.136    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_mgt_refclk_n
                            (input port)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.812%)  route 0.001ns (0.188%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sfp_mgt_refclk_n (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     0.442    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKFBOUT
                            (clock source 'mmcm_clkfb'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.011ns  (logic 0.000ns (0.000%)  route 0.011ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkfb fall edge)
                                                      2.500     2.500 f  
    H19                                               0.000     2.500 f  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     2.500    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     3.355 f  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     4.317    clk_200mhz_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.069     4.386 f  clk_mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.011     4.397    mmcm_clkfb
    MMCME2_ADV_X1Y8      MMCME2_ADV                                   f  clk_mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKFBOUT
                            (clock source 'mmcm_clkfb'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkfb rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.938    mmcm_clkfb
    MMCME2_ADV_X1Y8      MMCME2_ADV                                   r  clk_mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.133ns  (logic 2.866ns (23.622%)  route 9.267ns (76.378%))
  Logic Levels:           9  (CARRY4=2 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.712     6.182    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X163Y437       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y437       FDRE (Prop_fdre_C_Q)         0.216     6.398 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[10]/Q
                         net (fo=23, routed)          1.165     7.563    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[10]
    SLICE_X169Y436       LUT6 (Prop_lut6_I1_O)        0.043     7.606 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_1__1/O
                         net (fo=1, routed)           0.000     7.606    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_1__1_n_0
    SLICE_X169Y436       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     7.793 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.793    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_n_0
    SLICE_X169Y437       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     7.920 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry__0/CO[0]
                         net (fo=41, routed)          1.221     9.141    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/CO[0]
    SLICE_X162Y423       LUT5 (Prop_lut5_I0_O)        0.130     9.271 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_0_i_9/O
                         net (fo=15, routed)          0.913    10.184    core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OBUF[4]_inst_i_5
    SLICE_X158Y420       LUT5 (Prop_lut5_I3_O)        0.043    10.227 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.094    10.321    core_inst/rx_udp_payload_fifo/JA_FPGA_OBUF[4]_inst_i_3
    SLICE_X158Y420       LUT6 (Prop_lut6_I1_O)        0.127    10.448 f  core_inst/rx_udp_payload_fifo/JA_FPGA_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.240    10.688    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[4]_inst_i_1_0
    SLICE_X158Y420       LUT6 (Prop_lut6_I5_O)        0.043    10.731 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.152    10.883    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[4]_inst_i_3_n_0
    SLICE_X158Y420       LUT6 (Prop_lut6_I1_O)        0.043    10.926 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.482    16.408    JA_FPGA_OBUF[4]
    AT20                 OBUF (Prop_obuf_I_O)         1.907    18.315 r  JA_FPGA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.315    JA_FPGA[4]
    AT20                                                              r  JA_FPGA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.121ns  (logic 2.877ns (23.733%)  route 9.244ns (76.267%))
  Logic Levels:           9  (CARRY4=2 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.712     6.182    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X163Y437       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y437       FDRE (Prop_fdre_C_Q)         0.216     6.398 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[10]/Q
                         net (fo=23, routed)          1.165     7.563    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[10]
    SLICE_X169Y436       LUT6 (Prop_lut6_I1_O)        0.043     7.606 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_1__1/O
                         net (fo=1, routed)           0.000     7.606    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_1__1_n_0
    SLICE_X169Y436       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     7.793 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.793    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_n_0
    SLICE_X169Y437       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     7.920 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry__0/CO[0]
                         net (fo=41, routed)          1.221     9.141    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/CO[0]
    SLICE_X162Y423       LUT5 (Prop_lut5_I0_O)        0.130     9.271 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_0_i_9/O
                         net (fo=15, routed)          1.093    10.365    core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OBUF[4]_inst_i_5
    SLICE_X155Y421       LUT5 (Prop_lut5_I3_O)        0.048    10.413 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.090    10.503    core_inst/rx_udp_payload_fifo/JA_FPGA_OBUF[6]_inst_i_2
    SLICE_X155Y421       LUT6 (Prop_lut6_I1_O)        0.129    10.632 f  core_inst/rx_udp_payload_fifo/JA_FPGA_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.088    10.719    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[6]_inst_i_1_0
    SLICE_X155Y421       LUT6 (Prop_lut6_I5_O)        0.043    10.762 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.440    11.202    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[6]_inst_i_2_n_0
    SLICE_X156Y421       LUT6 (Prop_lut6_I0_O)        0.043    11.245 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.147    16.392    JA_FPGA_OBUF[6]
    AV16                 OBUF (Prop_obuf_I_O)         1.911    18.303 r  JA_FPGA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.303    JA_FPGA[6]
    AV16                                                              r  JA_FPGA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_dest_port_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.716ns  (logic 2.573ns (21.965%)  route 9.143ns (78.035%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.728     6.198    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/coreclk_out
    SLICE_X171Y414       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_dest_port_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y414       FDRE (Prop_fdre_C_Q)         0.198     6.396 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_dest_port_reg_reg[6]/Q
                         net (fo=2, routed)           0.440     6.836    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/rx_udp_dest_port[6]
    SLICE_X170Y414       LUT4 (Prop_lut4_I2_O)        0.119     6.955 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.417     7.372    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[6]_inst_i_12_n_0
    SLICE_X170Y415       LUT5 (Prop_lut5_I4_O)        0.043     7.415 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.903     8.318    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[6]_inst_i_11_n_0
    SLICE_X170Y415       LUT6 (Prop_lut6_I5_O)        0.043     8.361 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.978     9.339    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[6]_inst_i_8_n_0
    SLICE_X163Y420       LUT3 (Prop_lut3_I0_O)        0.048     9.387 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.821    10.208    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[6]_inst_i_6_n_0
    SLICE_X158Y421       LUT5 (Prop_lut5_I4_O)        0.129    10.337 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.352    10.689    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[5]_inst_i_4_n_0
    SLICE_X158Y421       LUT6 (Prop_lut6_I4_O)        0.043    10.732 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.334    11.066    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[5]_inst_i_3_n_0
    SLICE_X159Y421       LUT6 (Prop_lut6_I5_O)        0.043    11.109 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.897    16.007    JA_FPGA_OBUF[5]
    AT19                 OBUF (Prop_obuf_I_O)         1.907    17.914 r  JA_FPGA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.914    JA_FPGA[5]
    AT19                                                              r  JA_FPGA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.186ns  (logic 2.798ns (25.010%)  route 8.389ns (74.990%))
  Logic Levels:           9  (CARRY4=2 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        1.712     6.182    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X163Y437       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y437       FDRE (Prop_fdre_C_Q)         0.216     6.398 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[10]/Q
                         net (fo=23, routed)          1.165     7.563    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[10]
    SLICE_X169Y436       LUT6 (Prop_lut6_I1_O)        0.043     7.606 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_1__1/O
                         net (fo=1, routed)           0.000     7.606    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_1__1_n_0
    SLICE_X169Y436       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     7.793 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.793    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_n_0
    SLICE_X169Y437       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     7.920 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry__0/CO[0]
                         net (fo=41, routed)          1.221     9.141    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/CO[0]
    SLICE_X162Y423       LUT5 (Prop_lut5_I0_O)        0.130     9.271 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_0_i_9/O
                         net (fo=15, routed)          0.325     9.596    core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OBUF[4]_inst_i_5
    SLICE_X162Y419       LUT5 (Prop_lut5_I3_O)        0.043     9.639 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.097     9.736    core_inst/rx_udp_payload_fifo/JA_FPGA_OBUF[7]_inst_i_3
    SLICE_X162Y419       LUT6 (Prop_lut6_I1_O)        0.043     9.779 r  core_inst/rx_udp_payload_fifo/JA_FPGA_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.427    10.206    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[7]_inst_i_1_0
    SLICE_X162Y420       LUT6 (Prop_lut6_I5_O)        0.043    10.249 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.255    10.504    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[7]_inst_i_3_n_0
    SLICE_X163Y419       LUT6 (Prop_lut6_I5_O)        0.043    10.547 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.898    15.445    JA_FPGA_OBUF[7]
    AW16                 OBUF (Prop_obuf_I_O)         1.923    17.368 r  JA_FPGA_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.368    JA_FPGA[7]
    AW16                                                              r  JA_FPGA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sfp_mgt_refclk_p
                            (clock source 'sfp_mgt_refclk_p'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 2.135ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p fall edge)
                                                      3.200     3.200 f  
    E10                                               0.000     3.200 f  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     3.200    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     3.200 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     3.200    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     5.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     5.336    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_mgt_refclk_p
                            (clock source 'sfp_mgt_refclk_p'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.812%)  route 0.001ns (0.188%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     0.442    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.886ns  (logic 1.373ns (35.334%)  route 2.513ns (64.666%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.808     2.581    core_inst/coreclk_out
    SLICE_X158Y421       FDSE                                         r  core_inst/debug_signals_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y421       FDSE (Prop_fdse_C_Q)         0.118     2.699 r  core_inst/debug_signals_reg[6]/Q
                         net (fo=4, routed)           0.080     2.778    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA[7][6]
    SLICE_X159Y421       LUT6 (Prop_lut6_I3_O)        0.028     2.806 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.433     5.240    JA_FPGA_OBUF[5]
    AT19                 OBUF (Prop_obuf_I_O)         1.227     6.467 r  JA_FPGA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.467    JA_FPGA[5]
    AT19                                                              r  JA_FPGA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.073ns  (logic 1.370ns (33.638%)  route 2.703ns (66.362%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.809     2.582    core_inst/coreclk_out
    SLICE_X159Y420       FDRE                                         r  core_inst/debug_signals_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y420       FDRE (Prop_fdre_C_Q)         0.100     2.682 r  core_inst/debug_signals_reg[13]/Q
                         net (fo=6, routed)           0.244     2.925    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA[7][13]
    SLICE_X163Y419       LUT6 (Prop_lut6_I2_O)        0.028     2.953 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.459     5.413    JA_FPGA_OBUF[7]
    AW16                 OBUF (Prop_obuf_I_O)         1.242     6.655 r  JA_FPGA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.655    JA_FPGA[7]
    AW16                                                              r  JA_FPGA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.143ns  (logic 1.376ns (33.222%)  route 2.766ns (66.778%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.808     2.581    core_inst/coreclk_out
    SLICE_X156Y421       FDRE                                         r  core_inst/debug_signals_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y421       FDRE (Prop_fdre_C_Q)         0.118     2.699 r  core_inst/debug_signals_reg[8]/Q
                         net (fo=5, routed)           0.198     2.896    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA[7][8]
    SLICE_X156Y421       LUT6 (Prop_lut6_I4_O)        0.028     2.924 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.569     5.493    JA_FPGA_OBUF[6]
    AV16                 OBUF (Prop_obuf_I_O)         1.230     6.723 r  JA_FPGA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.723    JA_FPGA[6]
    AV16                                                              r  JA_FPGA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.634ns  (logic 1.373ns (29.623%)  route 3.261ns (70.377%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9717, routed)        0.809     2.582    core_inst/coreclk_out
    SLICE_X158Y420       FDRE                                         r  core_inst/debug_signals_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y420       FDRE (Prop_fdre_C_Q)         0.118     2.700 r  core_inst/debug_signals_reg[0]/Q
                         net (fo=5, routed)           0.248     2.948    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA[7][0]
    SLICE_X158Y420       LUT6 (Prop_lut6_I4_O)        0.028     2.976 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.013     5.989    JA_FPGA_OBUF[4]
    AT20                 OBUF (Prop_obuf_I_O)         1.227     7.215 r  JA_FPGA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.215    JA_FPGA[4]
    AT20                                                              r  JA_FPGA[4] (OUT)
  -------------------------------------------------------------------    -------------------





