// Seed: 4185456453
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  module_0 modCall_1 (
      id_1,
      id_7
  );
  input logic [7:0] id_5;
  inout wire _id_4;
  output logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3[1 : id_4] = id_5[-1];
endmodule
