1. Inverter uses D-MESFET as
a) load
b) switching device
c) controller
d) amplifier
a
2. The allowable output voltage is limited by
a) load resistance
b) load capacitance
c) barrier height
d) material used for barrier
c
3. For depletion mode transistor, gate is connected to
a) Vdd
b) source
c) ground
d) drain
b
4. In DCFL inverter, enhancement mode device is called as
a) pull down transistor
b) pull up transistor
c) buffer
d) combiner
a
5. Maximum voltage across enhancement mode device corresponds to minimum voltage across depletion mode device.
a) true
b) false
a
6. When current begins to flow, output voltage
a) increases
b) decreases
c) remains constant
d) does not get affected
b
7. Inverter threshold voltage is the point where
a) Vin = Vt
b) Vout = Vt
c) Vin = Vout
d) Vout lesser than Vin
c
8. For equal margin, Vinv is set as ______ of logic voltage swing.
a) equal
b) half of
c) one third
d) twice
b
9. For E-MESFET, Vinv is set in midway between
a) Vdd and Vss
b) Vt and Vin
c) Vt and Vout
d) barrier potential and ground
d
10. To improve packing density, gate length should be smaller.
a) true
b) false
b
11. The ratio of Zp.u./Zp.d. for E-MESFET is
a) 1/10
b) 10/1
c) 4/1
d) 1/4
b
12. In direct coupled logic, the input transistor base is connected to
a) base output
b) emitter output
c) collector output
d) ground
c
13. Direct-coupled logic is easy to design.
a) true
b) false
a
14. For cascade inverters, the relation suitable is
a) Vin = Vout > Vinv
b) Vin = Vout = Vinv
c) Vin < Vout > Vinv
d) Vin > Vout = Vinv
b
Sanfoundry Global Education & Learning Series – VLSI.
To practice all areas of VLSI, here is complete set of 1000+ Multiple Choice Questions and Answers.
Participate in the Sanfoundry Certification contest to get free Certificate of Merit. Join our social networks below and stay updated with latest contests, videos, internships and jobs!
Telegram | Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
« Prev - VLSI Questions and Answers – Transconductance and Voltage Swing» Next - VLSI Questions and Answers – MESFET Design-1 
