#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jan 21 09:22:03 2021
# Process ID: 30794
# Current directory: /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex
# Command line: vivado -source /tmp/vivado.14319124989773764236.tmp
# Log file: /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/vivado.log
# Journal file: /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /tmp/vivado.14319124989773764236.tmp
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source cceip_kernel_tb.tcl
run all
add_bp {/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_tb.sv} 627
restart
restart
run all
step
step
step
step
step
step
step
step
step
step
run all
remove_bps -file {/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_tb.sv} -line 627
add_bp {/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_tb.sv} 629
add_bp {/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_tb.sv} 627
restart
run all
run all
add_bp {/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_tb.sv} 632
add_bp {/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_tb.sv} 634
run all
run all
run all
remove_bps -file {/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_tb.sv} -line 627
remove_bps -file {/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_tb.sv} -line 629
remove_bps -file {/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_tb.sv} -line 632
remove_bps -file {/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_tb.sv} -line 634
add_bp {/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_tb.sv} 645
restart
run all
close_sim
launch_simulation
source cceip_kernel_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/cceip_kernel_tb/ap_clk}} 
current_wave_config {Untitled 2}
add_wave {{/cceip_kernel_tb/inst_dut/inst_core/ap_clk}} 
current_wave_config {Untitled 2}
add_wave {{/cceip_kernel_tb/inst_dut/inst_core/ap_clk}} 
restart
run 10 us
relaunch_sim
relaunch_sim
run 10 us
restart
run 10 us
relaunch_sim
run 10 us
relaunch_sim
run 10 us
remove_bps -file {/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_tb.sv} -line 645
restart
run all
restart
run 10 us
restart
run 10 us
restart
run 10 us
restart
run 10 us
relaunch_sim
run all
restart
run all
relaunch_sim
run 10 us
relaunch_sim
run all
clear
restart
run all
restart
run all
restart
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
launch_simulation
source cceip_kernel_tb.tcl
run all
current_wave_config {Untitled 3}
add_wave {{/cceip_kernel_tb/inst_dut/inst_core/input_size}} 
restart
run all
relaunch_sim
run all
restart
run 10 us
relaunch_sim
run all
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
launch_runs synth_1 -jobs 8
wait_on_run synth_1
# --------------------------------------------
# Start: RTL Kernel Packaging of Sources
#
source -notrace /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/package_kernel.tcl
# Packaging project
package_project /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/cceip_kernel gaoruihao.ncic.ict.cas kernel cceip_kernel
package_xo  -xo_path /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/exports/cceip_kernel.xo -kernel_name cceip_kernel -ip_directory /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/cceip_kernel -kernel_xml /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/kernel.xml
# Complete: RTL Kernel Packaging of Sources
# --------------------------------------------
precompile_kernel -xo_path /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/exports/cceip_kernel.xo -dsa /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa
# Complete: Pre-compiling RTL Kernel
# --------------------------------------------
file mkdir /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/src/vitis_rtl_kernel/cceip_kernel
