<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005925A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005925</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17702190</doc-number><date>20220323</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0087102</doc-number><date>20210702</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>108</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10814</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10823</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10852</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">CAPACITOR AND A DRAM DEVICE INCLUDING THE SAME</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Samsung Electronics Co., Ltd.</orgname><address><city>Suwon-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>Jung</last-name><first-name>Kyooho</first-name><address><city>Seoul</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>Baek</last-name><first-name>Dongkwan</first-name><address><city>Seoul</city><country>KR</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>Cho</last-name><first-name>Cheoljin</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A capacitor may include a lower electrode, a dielectric layer structure on the lower electrode, and an upper electrode on the dielectric layer structure. The dielectric layer structure may include a plurality of dielectric layers and at least one insert layer structure between ones of the plurality of dielectric layers. The insert layer structure may include a plurality of zirconium oxide layers and at least one insert layer. The insert layer may be between ones of the plurality of zirconium oxide layers. The capacitor may have a high capacitance and low leakage currents.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="184.15mm" wi="154.09mm" file="US20230005925A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="143.34mm" wi="157.73mm" file="US20230005925A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="258.40mm" wi="134.87mm" file="US20230005925A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="258.15mm" wi="135.47mm" file="US20230005925A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="256.12mm" wi="134.54mm" file="US20230005925A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="254.08mm" wi="137.92mm" file="US20230005925A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="242.91mm" wi="138.94mm" file="US20230005925A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="248.33mm" wi="135.30mm" file="US20230005925A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="124.12mm" wi="157.73mm" file="US20230005925A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="126.41mm" wi="158.16mm" file="US20230005925A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="119.63mm" wi="138.60mm" file="US20230005925A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="129.96mm" wi="149.69mm" file="US20230005925A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="195.24mm" wi="145.54mm" file="US20230005925A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="203.62mm" wi="156.13mm" file="US20230005925A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="231.90mm" wi="152.82mm" file="US20230005925A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">This application claims priority under 35 USC &#xa7; 119 to Korean Patent Application No. 10-2021-0087102, filed on Jul. 2, 2021, in the Korean Intellectual Property Office (KIPO), the contents of which are incorporated by reference herein in their entirety.</p><heading id="h-0002" level="1">BACKGROUND</heading><heading id="h-0003" level="1">1. Field</heading><p id="p-0003" num="0002">Example embodiments relate to a capacitor and a DRAM (dynamic random access memory) device including the same. More particularly, example embodiments relate to a capacitor having a high capacitance and low leakage currents, and a DRAM device including the same.</p><heading id="h-0004" level="1">2. Description of the Related Art</heading><p id="p-0004" num="0003">In a DRAM device, unit memory cell may include one transistor and one capacitor, and the capacitor may be required to have a high capacitance. As the DRAM device is highly integrated, it is difficult for the capacitor included in the DRAM to have a high capacitance and low leakage currents.</p><heading id="h-0005" level="1">SUMMARY</heading><p id="p-0005" num="0004">Example embodiments provide a capacitor having a high capacitance and low leakage currents.</p><p id="p-0006" num="0005">Example embodiments provide a DRAM device including a capacitor having a high capacitance and low leakage currents.</p><p id="p-0007" num="0006">According to example embodiments, there is provided a capacitor. The capacitor may include a lower electrode, a dielectric layer structure on the lower electrode, and an upper electrode on the dielectric layer structure. The dielectric layer structure may include a plurality of dielectric layers and at least one insert layer structure between ones of the plurality of dielectric layers. The insert layer structure may include a plurality of zirconium oxide layers and at least one insert layer. The insert layer may be between ones of the plurality of zirconium oxide layers.</p><p id="p-0008" num="0007">According to example embodiments, there is provided a capacitor. The capacitor may include a lower electrode, a dielectric layer structure on the lower electrode, and an upper electrode on the dielectric layer structure. The dielectric layer structure may include a plurality of dielectric layers and at least one insert layer structure between ones of the plurality of dielectric layers. The insert layer structure may include at least a first zirconium oxide layers, an aluminum oxide layer, and a second zirconium oxide stacked sequentially. The dielectric layer structure may include plurality of aluminum oxide layers.</p><p id="p-0009" num="0008">According to example embodiments, there is provided a DRAM device. The DRAM device may include a cell transistor on a substrate, a bit line structure, a capacitor on the bit line structure. The cell transistor may include a gate structure, a first impurity region, and a second impurity region. The bit line structure may be electrically connected to the first impurity region. The capacitor may be electrically connected to the second impurity region. The capacitor may include a lower electrode, a dielectric layer structure on the lower electrode, and an upper electrode on the dielectric layer structure. The dielectric layer structure may include a plurality of dielectric layers and at least one insert layer structure between the plurality of dielectric layers. The dielectric layer structure may have a thickness of 30 &#x212b; to 60 &#x212b;. The insert layer structure may include a structure in which at least a first zirconium oxide layer, an aluminum oxide layer, and a second zirconium oxide layer stacked sequentially. The dielectric layer structure may include a plurality of aluminum oxide layers.</p><p id="p-0010" num="0009">In example embodiments, the dielectric layer structure may include the insert layer structure. Thus, a crystallinity of the dielectric layers included in the dielectric layer structure may be enhanced and leakage currents of the capacitor may be reduced. Therefore, the capacitor may have a high capacitance and low leakage currents.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0006" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0011" num="0010">Example embodiments will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings. <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>21</b></figref> represent non-limiting, example embodiments as described herein.</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a cross-sectional view illustrating a capacitor in accordance with example embodiments;</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is an enlarged cross-sectional view illustrating the capacitor shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>;</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is an enlarged cross-sectional view illustrating a capacitor in accordance with example embodiments;</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is an enlarged cross-sectional view illustrating a capacitor in accordance with example embodiments;</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is an enlarged cross-sectional view illustrating a capacitor in accordance with example embodiments;</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is an enlarged cross-sectional view illustrating a capacitor in accordance with example embodiments;</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is an enlarged cross-sectional view illustrating a capacitor in accordance with example embodiments;</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is an enlarged cross-sectional view illustrating a capacitor in accordance with example embodiments;</p><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is an enlarged cross-sectional view illustrating a capacitor in accordance with example embodiments;</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is an enlarged cross-sectional view illustrating a capacitor in accordance with example embodiments;</p><p id="p-0022" num="0021"><figref idref="DRAWINGS">FIGS. <b>11</b> to <b>15</b></figref> are cross-sectional views illustrating a method of manufacturing a capacitor in accordance with example embodiments;</p><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIGS. <b>16</b> to <b>17</b></figref> are cross-sectional views illustrating a method of manufacturing a capacitor in accordance with example embodiments;</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIGS. <b>18</b> and <b>19</b></figref> are a plan view and a cross-sectional view illustrating a DRAM device including a capacitor in accordance with example embodiments;</p><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. <b>20</b></figref> shows the number of defects of leakage currents of thicknesses of each equivalent oxide layer in the first sample of the capacitor and the comparative sample of the capacitor according to the present invention; and</p><p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. <b>21</b></figref> is leakage currents values of thicknesses of each equivalent oxide layer in in a capacitor according to the example embodiments and a capacitor for comparison with the example embodiments.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0007" level="1">DESCRIPTION OF EMBODIMENTS</heading><p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a cross-sectional view illustrating a capacitor in accordance with example embodiments. <figref idref="DRAWINGS">FIG. <b>2</b></figref> is an enlarged cross-sectional view illustrating the capacitor shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>. <figref idref="DRAWINGS">FIG. <b>3</b></figref> is an enlarged cross-sectional view illustrating a capacitor in accordance with example embodiments.</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a vertical cross-sectional view of a capacitor including a lower electrode having pillar shape. <figref idref="DRAWINGS">FIG. <b>2</b></figref> is an enlarged cross-sectional view of a portion A of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. The capacitor shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref> is similar to the capacitor of <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b></figref>, except for the number of insert layer structures included in a dielectric layer structure.</p><p id="p-0029" num="0028">Referring to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b></figref>, the capacitor <b>180</b> may include a lower electrode <b>110</b>, a dielectric layer structure <b>140</b>, and an upper electrode <b>150</b>.</p><p id="p-0030" num="0029">In example embodiments, the capacitor <b>180</b> may be formed on a lower structure <b>102</b> on the substrate <b>100</b>. Although not shown, the lower structure <b>102</b> may include a transistor, a contact plug, a conductive line, and an insulating interlayer covering them.</p><p id="p-0031" num="0030">Each of the lower electrode <b>110</b> and the upper electrode <b>150</b> may include a metal, a metal nitride, or a conductive oxide. For example, each of the lower electrode <b>110</b> and the upper electrode <b>150</b> may include at least one selected from titanium nitride (TiN), titanium (Ti), tantalum (Ta), tantalum nitride (TaN), ruthenium (Ru), tungsten, tungsten nitride, Nb, NbN, indium tin oxide (ITO), Ta doped SnO2, Nb doped SnO2, Sb doped SnO2, and V-doped SnO2. In example embodiments, a material of the lower electrode <b>110</b> may be the same as a material of the upper electrode <b>150</b>. In some example embodiments, materials of the lower electrode <b>110</b> and the upper electrode <b>150</b> may be different from each other.</p><p id="p-0032" num="0031">The lower electrode <b>110</b> may have various three-dimensional structures.</p><p id="p-0033" num="0032">In example embodiments, the lower electrode <b>110</b> may have a three-dimensional structure such as a cylinder shape or pillar shape. <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the lower electrode <b>110</b> may have the pillar shape. Alternatively, although not shown, the lower electrode may have the cylinder shape.</p><p id="p-0034" num="0033">In some example embodiments, the lower electrode <b>110</b> may have a two-dimensional shape such as a flat plate shape. In this case, a cross-sectional view of the capacitor may be similar to the enlarged view shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>. Since a capacitance of the capacitor <b>180</b> is determined by a surface area of the lower electrode <b>110</b>, the lower electrode <b>110</b> may have various modified structures for increasing of the capacitance.</p><p id="p-0035" num="0034">The dielectric layer structure <b>140</b> may be interposed between the lower electrode <b>110</b> and the upper electrode <b>150</b>. The dielectric layer structure <b>140</b> may contact a surface of the lower electrode <b>110</b> to cover the surface of the lower electrode <b>110</b>. The dielectric layer structure <b>140</b> may be conformally formed on the surface of the lower electrode <b>110</b>. For example, when the lower electrode <b>110</b> has the two-dimensional shape such as the flat plate shape, the dielectric layer structure <b>140</b> having a two-dimensional shape may be formed on the upper surface of the lower electrode <b>110</b>. Alternatively, when the lower electrode <b>110</b> has the pillar shape or the cylinder shape, the dielectric layer structure <b>140</b> may be formed along the surface of the lower electrode <b>110</b> to have a three-dimensional shape.</p><p id="p-0036" num="0035">For the capacitor <b>180</b> having a high capacitance, the dielectric layer structure <b>140</b> may be designed to have a high dielectric constant. However, when the dielectric layer structure <b>140</b> is formed of a material having a high dielectric constant, leakage currents of the capacitor <b>180</b> typically may be increased. That is, the dielectric constant and the leakage currents may have a trade-off relationship. Therefore, it may not be easy for the capacitor <b>180</b> to have low leakage currents and a high capacitance.</p><p id="p-0037" num="0036">In example embodiments, for the capacitor <b>180</b> having a high capacitance, the dielectric layer structure <b>140</b> may be designed to have an equivalent oxide thickness (EOT) of about 5 &#x212b; or less, preferably about 3.7 &#x212b; or less.</p><p id="p-0038" num="0037">The dielectric layer structure <b>140</b> may have a structure in which a plurality of dielectric layers are stacked. In example embodiments, the dielectric layer structure <b>140</b> may have a thickness of about 30 &#x212b; to about 60 &#x212b;. For example, the dielectric layer structure <b>140</b> may have a thickness of about 45 &#x212b; to about 55 &#x212b;.</p><p id="p-0039" num="0038">When the thickness of the dielectric layer structure <b>140</b> is less than 30 &#x212b;, leakage currents of the capacitor may increase. When the thickness of the dielectric layer structure <b>140</b> is greater than 60 &#x212b;, it may be difficult for the capacitor to have a target high capacitance, and the capacitor may not be suitable for use in a highly integrated semiconductor device. Hereinafter, a thickness of each layer means a thickness of the layer in a direction perpendicular to the surface of the underlying structure under the layer.</p><p id="p-0040" num="0039">The dielectric layer structure <b>140</b> in the capacitor <b>180</b> may include dielectric layers <b>120</b><i>a</i>, <b>120</b><i>b</i>, and <b>120</b><i>c </i>and a plurality of insert layer structures <b>136</b><i>a </i>and <b>136</b><i>b</i>. Each of the dielectric layers <b>120</b><i>a</i>, <b>120</b><i>b</i>, and <b>120</b><i>c </i>may include the same dielectric material, and may serve as a main dielectric material included in the dielectric layer structure <b>140</b>.</p><p id="p-0041" num="0040">In the dielectric layer structure <b>140</b>, the insert layer structure <b>136</b><i>a </i>and <b>136</b><i>b </i>may be between adjacent two dielectric layers in a vertical direction. Thus, the dielectric layers <b>120</b><i>a</i>, <b>120</b><i>b</i>, and <b>120</b><i>c </i>may be separated in the vertical direction by the insert layer structures <b>136</b><i>a </i>and <b>136</b><i>b. </i></p><p id="p-0042" num="0041">The dielectric layers <b>120</b><i>a</i>, <b>120</b><i>b</i>, and <b>120</b><i>c </i>may include a metal oxide having a high dielectric constant. For example, the dielectric layers <b>120</b><i>a</i>, <b>120</b><i>b</i>, and <b>120</b><i>c </i>may include at least one selected from HfO2, ZrO2, TiO2, TaO2, and La2O3. That is, the dielectric layers <b>120</b><i>a</i>, <b>120</b><i>b</i>, and <b>120</b><i>c </i>may include a single metal oxide or have a structure in which a plurality of metal oxides are stacked. For example, the dielectric layers <b>120</b><i>a</i>, <b>120</b><i>b</i>, and <b>120</b><i>c </i>may include hafnium oxide (HfO2).</p><p id="p-0043" num="0042">Each of the insert layer structures <b>136</b><i>a </i>and <b>136</b><i>b </i>may have a structure in which a first zirconium oxide layer <b>130</b>, an insert layer <b>132</b>, and a second zirconium oxide layer <b>134</b> are sequentially stacked. The first zirconium oxide layer <b>130</b> and the second zirconium oxide layer <b>134</b> may directly contact lower and upper surfaces of the insert layer <b>132</b>, respectively. One insert layer structure <b>136</b><i>a </i>and <b>136</b><i>b </i>may include one insert layer <b>132</b>.</p><p id="p-0044" num="0043">Each of the insert layer structures <b>136</b><i>a </i>and <b>136</b><i>b </i>may be provided to improve crystallinity of layers included in the dielectric layer structure <b>140</b> and reduce leakage currents of the capacitor.</p><p id="p-0045" num="0044">That is, in the insert layer structure <b>136</b><i>a </i>and <b>136</b><i>b</i>, the insert layer <b>132</b> may be provided to reduce leakage currents generated in the dielectric layer structure <b>140</b>. The zirconium oxide layers <b>130</b> and <b>134</b> may be formed on and under the insert layer <b>132</b> to improve crystallinity of layers (e.g., dielectric layers) included in the dielectric layer structure <b>140</b>. The insert layer <b>132</b> may be formed between the first and second zirconium oxide layers <b>130</b> and <b>134</b>, so that the first and second zirconium oxide layers <b>130</b> and <b>134</b> may be separated in the vertical direction by the insert layer <b>132</b>. When the first and second zirconium oxide layers <b>130</b> and <b>134</b> are formed on and under the insert layer <b>132</b>, the crystallinity of the layers included in the dielectric layer structure <b>140</b> may be improved compared to a structure in which only insert layer is interposed between the dielectric layers. Thus, the dielectric layer structure <b>140</b> including the insert layer structures <b>136</b><i>a </i>and <b>136</b><i>b </i>may have a high dielectric constant. In addition, the leakage currents generated in the dielectric layer structure <b>140</b> may be decreased by the insert layer <b>132</b>.</p><p id="p-0046" num="0045">In example embodiments, the insert layer <b>132</b> may include a material that selected from aluminum oxide (Al2O3), MgO, BeO, Y2O3, La2O3, CaO, and SiO2. For example, the insert layer <b>132</b> may include Al2O3. Hereinafter, it is described that the insert layer is aluminum oxide (Al2O3).</p><p id="p-0047" num="0046">In example embodiments, a thickness of the insert layer <b>132</b> may be less than a thickness of each of the first and second zirconium oxide layers <b>130</b> and <b>134</b></p><p id="p-0048" num="0047">A plurality of the insert layer structures <b>136</b><i>a </i>and <b>136</b><i>b </i>may be included in the dielectric layer structure <b>140</b>, and the plurality of insert layer structures <b>136</b><i>a </i>and <b>136</b><i>b </i>may be spaced apart from each other in the vertical direction.</p><p id="p-0049" num="0048">When the thickness of the insert layers <b>132</b> included in the dielectric layer structure <b>140</b> is increased, a total dielectric constant of the dielectric layer structure <b>140</b> may decrease. Further, when the thickness of insert layer increases, the dielectric layers completely separated in the vertical direction by the insert layer. Thus, the crystallinity of the dielectric layer may be reduced, so that the dielectric constant of the dielectric layer structure may be further decreased.</p><p id="p-0050" num="0049">Therefore, preferably, the insert layer <b>132</b> may be formed to have a minimum thickness capable of reducing the leakage currents. In example embodiments, the sum of the thicknesses of the respective insert layers <b>132</b> included in the dielectric layer structure <b>140</b> may be about 1 &#x212b; to about 3 &#x212b;. If the sum of the thicknesses of the respective insert layers <b>132</b> included in the dielectric layer structure <b>140</b> is less than 1 &#x212b;, it is difficult to suppress the leakage currents generated in the dielectric layer structure <b>140</b>. If the sum of the thicknesses of the respective inset layers included in the dielectric layer structure <b>140</b> is greater than 3 &#x212b;, a total dielectric constant of the dielectric layer structure <b>140</b> may be decreased. For example, the sum of the thicknesses of the respective insert layers <b>132</b> may be about 1 &#x212b; to about 2 &#x212b;.</p><p id="p-0051" num="0050">Meanwhile, the sum of the thicknesses of the respective insert layers <b>132</b> included in the dielectric layer structure <b>140</b> is fixed within the range. Thus, when the number of the insert layer structures <b>136</b><i>a </i>and <b>136</b><i>b </i>included in the dielectric layer structure <b>140</b> is increased, the thickness of the insert layer <b>132</b> included in each of the insert layer structures <b>136</b><i>a </i>and <b>136</b><i>b </i>may be decreased.</p><p id="p-0052" num="0051">When a plurality of the insert layer structures <b>136</b><i>a </i>and <b>136</b><i>b </i>are included in the dielectric layer structure <b>140</b>, a plurality of the insert layers <b>132</b> may be formed in the dielectric layer structure <b>140</b>. In this case, the thickness of each of the insert layers <b>132</b> in the insert layer structures <b>136</b><i>a </i>and <b>136</b><i>b </i>may be decreased, but the sum of the thicknesses of the insert layers <b>132</b> may maintain in the range. Thus, the leakage currents in the dielectric layer structure <b>140</b> may be decreased by the insert layer structures <b>136</b><i>a</i>, <b>136</b><i>b</i>. In addition, since the thickness of each of the insert layers <b>132</b> included in the insert layer structures <b>136</b><i>a </i>and <b>136</b><i>b </i>is decreased, the crystallinity of the dielectric layers and the zirconium oxide layers included in the dielectric layer structure <b>140</b> may be increased. Therefore, the dielectric constant of the dielectric layer structure <b>140</b> may be high.</p><p id="p-0053" num="0052">Hereinafter, the dielectric layers in the dielectric layer structure <b>140</b> are referred to as first to n-th dielectric layers in the order from an upper surface of the lower electrode, and the insert layer structures are referred to as first to n-th insert layer structures in the order from the upper surface of the lower electrode.</p><p id="p-0054" num="0053">In the capacitor <b>180</b> shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>, two insert layer structures <b>136</b><i>a </i>and <b>136</b><i>b </i>may be included in the dielectric layer structure <b>140</b>. The dielectric layer structure <b>140</b> may include insert layers <b>132</b> having the number equal to the number of the insert layer structures <b>136</b><i>a </i>and <b>136</b><i>b</i>. Thus, the capacitor shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the dielectric layer structure <b>140</b> may include two insert layers <b>132</b>.</p><p id="p-0055" num="0054">As shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the dielectric layer structure <b>140</b> may have a first dielectric layer <b>120</b><i>a</i>, a first insert layer structure <b>136</b><i>a</i>, a second dielectric layer <b>120</b><i>b</i>, a second insert layer structure <b>136</b><i>b </i>and a third dielectric layer <b>120</b><i>c </i>sequentially stacked on the upper surface of the lower electrode <b>110</b>.</p><p id="p-0056" num="0055">Since the sum of the thicknesses of the respective insert layers <b>132</b> included in the first and second insert layer structures <b>136</b><i>a </i>and <b>136</b><i>b </i>is about 1 &#x212b; to about 3 &#x212b;, the insert layer <b>132</b> included in one insert layer structure <b>136</b><i>a </i>and <b>136</b><i>b </i>may be, for example, in the range of about 0.5 &#x212b; to about 1.5 &#x212b;.</p><p id="p-0057" num="0056">In the capacitor <b>180</b><i>a </i>illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, three insert layer structures <b>136</b><i>a</i>, <b>136</b><i>b </i>and <b>136</b><i>c </i>may be included in the dielectric layer structure <b>140</b><i>a</i>. Thus, in the capacitor <b>180</b><i>a </i>illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the dielectric layer structure <b>140</b><i>a </i>may include three insert layers <b>132</b>.</p><p id="p-0058" num="0057">As shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the dielectric layer structure <b>140</b><i>a </i>may have a first dielectric layer <b>120</b><i>a</i>, a first insert layer structure <b>136</b><i>a</i>, a second dielectric layer <b>120</b><i>b</i>, a second insert layer structure <b>136</b><i>b</i>, a third dielectric layer <b>120</b><i>c</i>, a third insert layer structure <b>136</b><i>c</i>, and a fourth dielectric layer <b>120</b><i>d </i>sequentially stacked on the upper surface of the lower electrode <b>110</b>.</p><p id="p-0059" num="0058">Since the sum of the thicknesses of the respective insert layers <b>132</b> included in the first to third insert layer structures <b>136</b><i>a</i>, <b>136</b><i>b</i>, and <b>136</b><i>c </i>is about 1 &#x212b; to about 3 &#x212b;, the insert layer <b>132</b> included in one insert layer structure <b>136</b><i>a </i>and <b>136</b><i>b </i>may be, for example, in the range of about 0.3 &#x212b; to about 1 &#x212b;.</p><p id="p-0060" num="0059">Each of the first and second zirconium oxide layers <b>130</b> and <b>134</b> included in the insert layer structures <b>136</b><i>a </i>and <b>136</b><i>b </i>may have a thickness of about 3 &#x212b; to about 20 &#x212b;. When the thickness of each of the first and second zirconium oxide layers <b>130</b> and <b>134</b> is less than 3 &#x212b;, it may be difficult to increase the crystallinity of the layers included in the dielectric layer structure <b>140</b><i>a</i>. When the thickness of at least one of the first and second zirconium oxide layers <b>130</b> and <b>134</b> is greater than 20 &#x212b;, a total thickness of the dielectric layer structure <b>140</b><i>a </i>may be increased, so that it may be difficult for the capacitor to have a target high capacitance.</p><p id="p-0061" num="0060"><figref idref="DRAWINGS">FIGS. <b>2</b> and <b>3</b></figref> illustrate that two and three insert layer structures are included in the dielectric layer structure, respectively, but the number of insert layer structures included in the dielectric layer structure is not limited thereto, and may be four or more. However, even if the number of insert layer structures in the dielectric layer structure increases, the total thickness of the dielectric layer structure may have the thickness of about 30 &#x212b; to about 60 &#x212b;.</p><p id="p-0062" num="0061">As the plurality of insert layer structures are included in the dielectric layer structure of the capacitor, the crystallinity of the layers included in the dielectric layer structure may be improved, and thus the capacitor may have a high capacitance. Further, the leakage currents of the capacitor may be decreased.</p><p id="p-0063" num="0062"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is an enlarged cross-sectional view illustrating a capacitor in accordance with example embodiments. <figref idref="DRAWINGS">FIG. <b>5</b></figref> is an enlarged cross-sectional view illustrating a capacitor in accordance with example embodiments.</p><p id="p-0064" num="0063">The capacitor shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref> is the same as or similar to the capacitor shown in <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b></figref>, except for an upper interface layer. The capacitor shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref> is the same as or similar to the capacitor shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, except for an upper interface layer.</p><p id="p-0065" num="0064">Referring to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the capacitor <b>180</b><i>b </i>may have a stacked structure including the lower electrode <b>110</b>/a dielectric layer structure <b>141</b>/the upper electrode <b>150</b>. The dielectric layer structure <b>141</b> may include dielectric layers <b>120</b><i>a</i>, <b>120</b><i>b</i>, and <b>120</b><i>c</i>, two insert layer structures <b>136</b><i>a </i>and <b>136</b><i>b</i>, and an upper interface layer <b>138</b> on an uppermost dielectric layer <b>120</b><i>c</i>. In example embodiments, a thickness of the upper interface layer <b>138</b> may be greater than a thickness of each of the insert layers <b>132</b>.</p><p id="p-0066" num="0065">The dielectric layer structure <b>141</b> may include the first dielectric layer <b>120</b><i>a</i>, the first insert layer structure <b>136</b><i>a</i>, the second dielectric layer <b>120</b><i>b</i>, the second insert layer structure <b>136</b><i>b</i>, the third dielectric layer <b>120</b><i>c </i>and the upper interface layer <b>138</b> sequentially stacked on an surface of the lower electrode <b>110</b>. Each of the first and second insert layer structure <b>136</b><i>a </i>and <b>136</b><i>b </i>may include the first zirconium oxide layer <b>130</b>, the insert layer <b>132</b>, and the second zirconium oxide layer <b>134</b> sequentially stacked. The upper interface layer <b>138</b> may be between the third dielectric layer <b>120</b><i>c </i>and the upper electrode <b>150</b>.</p><p id="p-0067" num="0066">In example embodiments, the upper interface layer <b>138</b> may include a material selected from Al2O3, MgO, BeO, Y2O3, La2O3, CaO, and SiO2. For example, the upper interface layer <b>138</b> and the insert layer <b>132</b> may include the same material. For example, the upper interface layer <b>138</b> may include aluminum oxide (Al2O3). As the upper interface layer <b>138</b> is further formed, the leakage currents of the capacitor <b>180</b><i>b </i>may be decreased.</p><p id="p-0068" num="0067">Referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the capacitor <b>180</b><i>c </i>may have a stacked structure including the lower electrode <b>110</b>/a dielectric layer structure <b>141</b><i>a</i>/the upper electrode <b>150</b>. The dielectric layer structure <b>141</b><i>a </i>may include dielectric layers <b>120</b><i>a</i>, <b>120</b><i>b</i>, <b>120</b><i>c</i>, and <b>120</b><i>d </i>and three insert layer structures <b>136</b><i>a</i>, <b>136</b><i>b</i>, and <b>136</b><i>c</i>, and an upper interface layer <b>138</b> on an uppermost dielectric layer <b>120</b><i>d. </i></p><p id="p-0069" num="0068">The dielectric layer structure <b>141</b><i>a </i>may include the first dielectric layer <b>120</b><i>a</i>, the first insert layer structure <b>136</b><i>a</i>, the second dielectric layer <b>120</b><i>b</i>, the second insert layer structure <b>136</b><i>b</i>, the third dielectric layer <b>120</b><i>c</i>, the third insert layer structure <b>136</b><i>c</i>, the fourth dielectric layer <b>120</b><i>d</i>, and the upper interface layer <b>138</b> sequentially stacked on an upper surface of the lower electrode <b>110</b>. The upper interface layer <b>138</b> may be between the fourth dielectric layer <b>120</b><i>d </i>and the upper electrode <b>150</b>.</p><p id="p-0070" num="0069"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is an enlarged cross-sectional view illustrating a capacitor in accordance with example embodiments. <figref idref="DRAWINGS">FIG. <b>7</b></figref> is an enlarged cross-sectional view illustrating a capacitor in accordance with example embodiments.</p><p id="p-0071" num="0070">The capacitor shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref> is similar to the capacitor of <figref idref="DRAWINGS">FIG. <b>6</b></figref>, except for the number of insert layers included in the insert layer structure.</p><p id="p-0072" num="0071">Referring to <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the capacitor <b>182</b> may include the lower electrode <b>110</b>, a dielectric layer structure <b>170</b>, and the upper electrode <b>150</b>.</p><p id="p-0073" num="0072">In example embodiments, a thickness of the dielectric layer structure <b>170</b> may be about 30 &#x212b; to about 60 &#x212b;. For example, the thickness of the dielectric layer structure <b>170</b> may be about 45 &#x212b; to about 55 &#x212b;.</p><p id="p-0074" num="0073">The dielectric layer structure <b>170</b> of the capacitor <b>182</b> may include dielectric layers <b>120</b><i>a </i>and <b>120</b><i>b </i>and an insert layer structure <b>164</b>. The insert layer structure <b>164</b> may be between the dielectric layers <b>120</b><i>a </i>and <b>120</b><i>b</i>, so that the dielectric layers <b>120</b><i>a </i>and <b>120</b><i>b </i>may be separated in the vertical direction by the insert layer structure <b>164</b>.</p><p id="p-0075" num="0074">The dielectric layers <b>120</b><i>a </i>and <b>120</b><i>b </i>may include a metal oxide having a high dielectric constant. For example, the dielectric layers <b>120</b><i>a </i>and <b>120</b><i>b </i>may include at least one selected from HfO2, ZrO2, TiO2, TaO2, and La2O3. That is, the dielectric layers <b>120</b><i>a </i>and <b>120</b><i>b </i>may include a single metal oxide or have a structure in which a plurality of metal oxides are stacked. For example, the dielectric layers <b>120</b><i>a </i>and <b>120</b><i>b </i>may include hafnium oxide (HfO2).</p><p id="p-0076" num="0075">In example embodiments, the dielectric layer structure <b>170</b> may include a single insert layer structure <b>164</b>. The insert layer structure <b>164</b> may include at least two insert layers <b>162</b><i>a </i>and <b>162</b><i>b </i>between the zirconium oxide layers <b>160</b><i>a</i>, <b>160</b><i>b</i>, and <b>160</b><i>c</i>. Therefore, even if one insert layer structure <b>164</b> is included in the dielectric layer structure <b>140</b>, two or more insert layers <b>162</b><i>a </i>and <b>162</b><i>b </i>may be included in the dielectric layer structure <b>140</b>.</p><p id="p-0077" num="0076">Each of the insert layers <b>162</b><i>a </i>and <b>162</b><i>b </i>may be positioned to vertically separate the zirconium oxide layers <b>160</b><i>a</i>, <b>160</b><i>b</i>, and <b>160</b><i>c</i>. The insert layers <b>162</b><i>a </i>and <b>162</b><i>b </i>may be spaced apart from each other in the zirconium oxide layers <b>160</b><i>a</i>, <b>160</b><i>b</i>, and <b>160</b><i>c</i>. Each of the insert layers <b>162</b><i>a </i>and <b>162</b><i>b </i>may be between the zirconium oxide layers <b>160</b><i>a</i>, <b>160</b><i>b</i>, and <b>160</b><i>c. </i></p><p id="p-0078" num="0077">In example embodiments, the insert layers <b>162</b><i>a </i>and <b>162</b><i>b </i>may include a material selected from aluminum oxide (Al2O3), MgO, BeO, Y2O3, La2O3, CaO, and SiO2. For example, the insert layers <b>162</b><i>a </i>and <b>162</b><i>b </i>may include Al2O3. Hereinafter, it is described that the insert layers <b>162</b><i>a </i>and <b>162</b><i>b </i>is aluminum oxide (Al2O3).</p><p id="p-0079" num="0078">In example embodiments, a thickness of each of the insert layers <b>162</b><i>a </i>and <b>162</b><i>b </i>may be less than a thickness of each of the zirconium oxide layers <b>160</b><i>a</i>, <b>160</b><i>b</i>, and <b>160</b><i>c</i>. In example embodiments, each of the zirconium oxide layers <b>160</b><i>a</i>, <b>160</b><i>b</i>, and <b>160</b><i>c </i>included in the insert layer structure <b>164</b> may have a thickness of about 3 &#x212b; to about 20 &#x212b;.</p><p id="p-0080" num="0079">In example embodiments, a sum of the thicknesses of the insert layers <b>162</b><i>a </i>and <b>162</b><i>b </i>included in the dielectric layer structure <b>170</b> may be about 1 &#x212b; to about 3 &#x212b;. For example, the sum of the thicknesses of the insert layers <b>162</b><i>a </i>and <b>162</b><i>b </i>included in the dielectric layer structure <b>170</b> may be about 1 &#x212b; to about 2 &#x212b;.</p><p id="p-0081" num="0080">When a single insert layer structure <b>164</b> is included in the dielectric layer structure <b>170</b>, and the insert layer structure <b>164</b> may be positioned higher than a central portion in the vertical direction of the dielectric layer structure <b>170</b>, the crystallinity of the layers included in the insert layer structure <b>164</b> may be enhanced. Thus, when a single insert layer structure <b>164</b> is included in the dielectric layer structure <b>170</b>, preferably, the insert layer structure <b>164</b> may be positioned higher than the central portion in the vertical direction of the dielectric layer structure <b>170</b>.</p><p id="p-0082" num="0081">In the capacitor <b>182</b> shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, one insert layer structure <b>164</b> may be included in the dielectric layer structure <b>170</b>, and the insert layer structure <b>164</b> may include two insert layers <b>162</b><i>a </i>and <b>162</b><i>b </i>in zirconium oxide layers. Thus, in the capacitor <b>182</b> shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, two insert layers <b>162</b><i>a </i>and <b>162</b><i>b </i>may be included in the dielectric layer structure <b>170</b>.</p><p id="p-0083" num="0082">As shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the insert layer structure <b>164</b> may include the first zirconium oxide layer <b>160</b><i>a</i>, the first insert layer <b>162</b><i>a</i>, the second zirconium oxide layer <b>160</b><i>b</i>, the second insert layer <b>162</b><i>b</i>, and the third zirconium oxide layer <b>160</b><i>c </i>stacked. In this case, since the sum of the thicknesses of the respective insert layers included in the insert layer structure <b>164</b> is about 1 &#x212b; to about 3 &#x212b;, the thickness of each of insert layers may be, for example, 0.5 &#x212b; to 1.5 &#x212b;.</p><p id="p-0084" num="0083">In the capacitor <b>182</b><i>a </i>shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, one insert layer structure <b>166</b> may included in the dielectric layer structure <b>172</b>, and the insert layer structure <b>166</b> includes three insert layers <b>162</b><i>a</i>, <b>162</b><i>b</i>, and <b>162</b><i>c </i>in zirconium oxide layers. Thus, in the capacitor <b>182</b><i>a </i>shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, three insert layers <b>162</b><i>a</i>, <b>162</b><i>b</i>, and <b>162</b><i>c </i>may be included in the dielectric layer structure <b>172</b>.</p><p id="p-0085" num="0084">In the capacitor <b>182</b> shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the insert layer structure <b>166</b> may include the first zirconium oxide layer <b>160</b><i>a</i>, the first insert layer <b>162</b><i>a</i>, the second zirconium oxide layer <b>160</b><i>b</i>, the second insert layer <b>162</b><i>b</i>, and the third zirconium oxide layer <b>160</b><i>c</i>, the third insert layer <b>162</b><i>c</i>, and the fourth zirconium oxide layer <b>160</b><i>d </i>stacked. In this case, since a sum of thicknesses of the insert layers <b>162</b><i>a</i>, <b>162</b><i>b</i>, and <b>162</b><i>c </i>included in the insert layer structure <b>166</b> is about 1 &#x212b; to about 3 &#x212b;, a thickness of one insert layer <b>162</b><i>a</i>, <b>162</b><i>b</i>, <b>162</b><i>c </i>may be about 0.3 &#x212b; to about 1 &#x212b;.</p><p id="p-0086" num="0085"><figref idref="DRAWINGS">FIGS. <b>6</b> and <b>7</b></figref> illustrate that two and three insert layers are included in the insert layer structures, respectively, but the number of insert layers included in the insert layer structure is not limited thereto, and may be four or more.</p><p id="p-0087" num="0086"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is an enlarged cross-sectional view illustrating a capacitor in accordance with example embodiments.</p><p id="p-0088" num="0087">The capacitor shown in <figref idref="DRAWINGS">FIG. <b>8</b></figref> is the same as or similar to the capacitor shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, except for an upper interface layer.</p><p id="p-0089" num="0088">Referring to <figref idref="DRAWINGS">FIG. <b>8</b></figref>, the capacitor <b>182</b><i>b </i>may have a stacked structure including the lower electrode <b>110</b>/a dielectric layer structure <b>171</b>/the upper electrode <b>150</b>.</p><p id="p-0090" num="0089">The dielectric layer structure <b>171</b> may include the first dielectric layer <b>120</b><i>a</i>, the insert layer structure <b>164</b>, the second dielectric layer <b>120</b><i>b </i>and the upper interface layer <b>138</b> sequentially stacked on the upper surface of the lower electrode <b>110</b>. The insert layer structure <b>164</b> may include the first zirconium oxide layer <b>160</b><i>a</i>, the first insert layer <b>162</b><i>a</i>, the second zirconium oxide layer <b>160</b><i>b</i>, the second insert layer <b>162</b><i>b</i>, and the third zirconium oxide layer <b>160</b><i>c </i>stacked. The upper interface layer <b>138</b> may be between the second dielectric layer <b>120</b><i>b </i>and the upper electrode <b>150</b>.</p><p id="p-0091" num="0090">In example embodiments, although not shown, the capacitor may further include the upper interface layer between the second dielectric layer <b>120</b><i>b </i>and the upper electrode <b>150</b> in the capacitor shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>.</p><p id="p-0092" num="0091"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is an enlarged cross-sectional view illustrating a capacitor in accordance with example embodiments.</p><p id="p-0093" num="0092">The capacitor shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref> is similar to the capacitor of <figref idref="DRAWINGS">FIG. <b>6</b></figref>, except for the number of insert layer structures included in the dielectric layer structure.</p><p id="p-0094" num="0093">Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref>, a dielectric layer structure <b>170</b><i>a </i>in the capacitor <b>182</b><i>c </i>may include a plurality of insert layer structures <b>164</b><i>a </i>and <b>164</b><i>b. </i></p><p id="p-0095" num="0094">Two insert layer structures <b>164</b><i>a </i>and <b>164</b><i>b </i>may be included in the dielectric layer structure <b>170</b><i>a</i>. The dielectric layer structure <b>170</b><i>a </i>may have the first dielectric layer <b>120</b><i>a</i>, the first insert layer structure <b>164</b><i>a</i>, the second dielectric layer <b>120</b><i>b</i>, the second insert layer structure <b>164</b><i>b</i>, and the third dielectric layer <b>120</b><i>c </i>sequentially stacked on an upper surface of the lower electrode <b>110</b>. Each of the first and second insert layer structures <b>164</b><i>a </i>and <b>164</b><i>b </i>may include the first zirconium oxide layer <b>160</b><i>a</i>, the first insert layer <b>162</b><i>a</i>, the second zirconium oxide layer <b>160</b><i>b</i>, the second insert layer <b>162</b><i>b</i>, and the third zirconium oxide layer <b>160</b><i>c </i>stacked. Since two insert layers are included in each of the first and second insert layer structures <b>164</b><i>a </i>and <b>164</b><i>b</i>, four insert layers may be included in the dielectric layer structure <b>170</b><i>a. </i></p><p id="p-0096" num="0095">Since a sum of thicknesses of the respective insert layers <b>162</b><i>a </i>and <b>162</b><i>b </i>included in the first and second insert layer structures <b>164</b><i>a </i>and <b>164</b><i>b </i>may be about 1 &#x212b; to about 3 &#x212b;, a thickness of one insert layer <b>132</b> may be about 0.25 &#x212b; to about 0.75 &#x212b;.</p><p id="p-0097" num="0096"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is an enlarged cross-sectional view illustrating a capacitor in accordance with example embodiments.</p><p id="p-0098" num="0097">The capacitor shown in <figref idref="DRAWINGS">FIG. <b>10</b></figref> is similar to or the same as the capacitor shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref>, except for an upper interface layer.</p><p id="p-0099" num="0098">Referring to <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the capacitor may further include an upper interface layer <b>138</b> between the third dielectric layer <b>120</b><i>c </i>and the upper electrode <b>150</b> in the capacitor shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref>.</p><p id="p-0100" num="0099">Hereinafter, an example of a method of manufacturing a capacitor including the lower electrode having the pillar shape may be described.</p><p id="p-0101" num="0100"><figref idref="DRAWINGS">FIGS. <b>11</b> to <b>15</b></figref> are cross-sectional views illustrating a method of manufacturing a capacitor in accordance with example embodiments.</p><p id="p-0102" num="0101">Referring to <figref idref="DRAWINGS">FIG. <b>11</b></figref>, a mold layer <b>104</b> including a hole <b>106</b> may be formed on a substrate <b>100</b>. The hole <b>106</b> may be positioned at a portion for forming a lower electrode.</p><p id="p-0103" num="0102">Before forming the mold layer <b>104</b>, a lower structure <b>102</b> including lower circuits including a transistor, a contact plug, and a conductive line and an insulating interlayer covering the lower circuits may be further formed on the substrate <b>100</b>.</p><p id="p-0104" num="0103">A lower electrode layer may be formed on the mold layer <b>104</b> to fill the hole <b>106</b>. The lower electrode layer may be polished until an upper surface of the mold layer <b>104</b> may be exposed to form a lower electrode <b>110</b> in the hole <b>106</b>.</p><p id="p-0105" num="0104">In example embodiments, the lower electrode layer may be deposited by a deposition process such as physical vapor deposition (PVD) process, chemical vapor deposition (CVD) process, and atomic layer deposition (ALD) process. The polishing process may include a chemical mechanical polishing process and/or an etch-back process.</p><p id="p-0106" num="0105">In some example embodiments, the lower electrode <b>110</b> may be formed by forming a lower electrode layer on the lower structure <b>102</b> and patterning the lower electrode layer by a photolithography process. In this case, the mold layer may not be formed.</p><p id="p-0107" num="0106">Referring to <figref idref="DRAWINGS">FIG. <b>12</b></figref>, the mold layer <b>104</b> may be removed. Thus, a sidewall and an upper surface of the lower electrode <b>110</b> having the pillar shape may be exposed.</p><p id="p-0108" num="0107">A first dielectric layer <b>120</b><i>a </i>may be formed to have a uniform thickness on the sidewall and the upper surface of the lower electrode <b>110</b> and the lower structure <b>102</b>. The first dielectric layer <b>120</b><i>a </i>may include a metal oxide having a high dielectric constant. The first dielectric layer <b>120</b><i>a </i>may include, for example, at least one selected from HfO2, ZrO2, TiO2, TaO2, and La2O3.</p><p id="p-0109" num="0108">In example embodiments, the first dielectric layer <b>120</b><i>a </i>may be formed by an atomic layer deposition process.</p><p id="p-0110" num="0109">Referring to <figref idref="DRAWINGS">FIG. <b>13</b></figref>, a first insert layer structure <b>136</b><i>a </i>may be formed on the first dielectric layer <b>120</b><i>a</i>. The first insert layer structure <b>136</b><i>a </i>may have a structure including a first zirconium oxide layer <b>130</b>, an insert layer <b>132</b>, and a second zirconium oxide layer <b>134</b> sequentially stacked. The insert layer <b>132</b> may include, e.g., Al2O3.</p><p id="p-0111" num="0110">Particularly, the first zirconium oxide layer <b>130</b> may be formed on the first dielectric layer <b>120</b><i>a</i>. In example embodiments, the first zirconium oxide layer <b>130</b> may be formed by an atomic layer deposition process. For example, the first zirconium oxide layer <b>130</b> may be formed by performing one cycle consisting of inflowing zirconium precursor, purging, inflowing oxidizing agent, and purging, once or plural times. The oxidizing agent may include O3, H2O or O2.</p><p id="p-0112" num="0111">An aluminum oxide layer serving as an insert layer <b>132</b> may be formed on the first zirconium oxide layer <b>130</b>. In example embodiments, the aluminum oxide layer may be formed by an atomic layer deposition process.</p><p id="p-0113" num="0112">For example, the aluminum oxide layer may be formed by performing one cycle consisting of inflowing aluminum precursor, purging, inflowing oxidizing agent, and purging, once or plural times. The oxidizing agent may include O3, H2O or O2. By the above process, an aluminum oxide layer having a thin thickness of, e.g., 1 &#x212b; or less may be formed.</p><p id="p-0114" num="0113">For another example, the aluminum oxide layer may be formed by performing one cycle of inflowing zirconium precursor, inflowing aluminum precursor, purging, inflowing oxidizing agent and purging, once or plural times. As such, when the zirconium precursor is introduced before inflowing the aluminum precursor, an amount of adsorbing of the aluminum precursor may be reduced. Therefore, compared to the case where the zirconium precursor is not introduced before inflowing the aluminum precursor, a thickness of the aluminum oxide layer formed by the one cycle may be decreased. When the zirconium precursor is introduced before inflowing the aluminum precursor, an aluminum oxide layer having a thin thickness may be formed. For example, an aluminum oxide layer having a thickness of 0.8 &#x212b; or less may be formed.</p><p id="p-0115" num="0114">The second zirconium oxide layer <b>134</b> may be formed on the aluminum oxide layer. In example embodiments, the second zirconium oxide layer <b>134</b> may be formed by an atomic layer deposition process. For example, the second zirconium oxide layer <b>134</b> may be formed by performing one cycle consisting of inflowing zirconium precursor, purging, inflowing oxidizing agent, and purging, once or plural times.</p><p id="p-0116" num="0115">Each of the first zirconium oxide layer <b>130</b>, the aluminum oxide layer and the second zirconium oxide layer <b>134</b> may be deposited at a temperature of about 200&#xb0; C. to about 500&#xb0; C. If the deposition process of the first zirconium oxide layer <b>130</b>, the aluminum oxide layer and the second zirconium oxide layer <b>134</b> is performed at 500&#xb0; C. or higher, it may be difficult for layer to stably grow. If the deposition process of the first zirconium oxide layer <b>130</b>, the aluminum oxide layer and the second zirconium oxide layer <b>134</b> is performed at 200&#xb0; C. or less, the respective precursors are not thermally decomposed, the deposition of the layer may be difficult. Preferably, the deposition process of the first zirconium oxide layer <b>130</b>, the aluminum oxide layer and the second zirconium oxide layer <b>134</b> may be performed at a temperature of 200&#xb0; C. to 400&#xb0; C.</p><p id="p-0117" num="0116">By the above process, the first insert layer structure <b>136</b><i>a </i>may be formed.</p><p id="p-0118" num="0117">Referring to <figref idref="DRAWINGS">FIG. <b>14</b></figref>, a second dielectric layer <b>120</b><i>b</i>, a second insert layer structure <b>136</b><i>b</i>, and a third dielectric layer <b>120</b><i>c </i>may be sequentially formed on the first insert layer structure <b>136</b><i>a. </i></p><p id="p-0119" num="0118">The second dielectric layer <b>120</b><i>b </i>and the third dielectric layer <b>120</b><i>c </i>may be formed by substantially the same process for forming the first dielectric layer <b>120</b><i>a</i>. The second insert layer structure <b>136</b><i>b </i>may be formed by substantially the same process for forming the first insert layer structure <b>136</b><i>a</i>. Thus, a dielectric layer structure <b>140</b> as shown in <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b></figref> may be formed.</p><p id="p-0120" num="0119">In some example embodiments, an upper interface layer may be further formed on the third dielectric layer <b>120</b><i>c</i>. The upper interface layer may be formed by an atomic layer deposition process. Thus, a dielectric layer structure as shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref> may be formed, and a capacitor as shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref> may be formed by subsequent processes.</p><p id="p-0121" num="0120">In some example embodiments, a third insert layer structure and a fourth dielectric layer may be further formed on the third dielectric layer <b>120</b><i>c</i>. The third dielectric layer and the fourth dielectric layer may be formed by substantially the same process for forming the first dielectric layer <b>120</b><i>a</i>. The third insert layer structure may be formed by substantially the same process for forming the first insert layer structure. By the above process, a dielectric layer structure as shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref> may be formed, and a capacitor as shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref> may be formed by subsequent processes.</p><p id="p-0122" num="0121">In some example embodiments, an upper interface layer may be further formed on the fourth dielectric layer. Thus, a dielectric layer structure as shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref> may be formed, and a capacitor as shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref> may be formed by subsequent processes.</p><p id="p-0123" num="0122">Referring to <figref idref="DRAWINGS">FIG. <b>15</b></figref>, an upper electrode <b>150</b> may be formed on the dielectric layer structure <b>140</b>.</p><p id="p-0124" num="0123">In example embodiments, the upper electrode <b>150</b> may be formed of the same material as the lower electrode <b>110</b>. Alternatively, the upper electrode <b>150</b> may be formed of a material different from that of the lower electrode <b>110</b>.</p><p id="p-0125" num="0124">In example embodiments, the upper electrode <b>150</b> may be formed by a deposition process such as a physical vapor deposition (PVD) process, a chemical vapor deposition (CVD) process, and an atomic layer deposition (ALD) process.</p><p id="p-0126" num="0125">In example embodiments, after forming the upper electrode <b>150</b>, a heat treatment process may be further performed. The layers included in the dielectric layer structure <b>140</b> may be additionally crystallized by the heat treatment process.</p><p id="p-0127" num="0126"><figref idref="DRAWINGS">FIGS. <b>16</b> to <b>17</b></figref> are cross-sectional views illustrating a method of manufacturing a capacitor in accordance with example embodiments.</p><p id="p-0128" num="0127">First, the process described with reference to <figref idref="DRAWINGS">FIG. <b>11</b></figref> may be performed, and then the mold layer is removed.</p><p id="p-0129" num="0128">Referring to <figref idref="DRAWINGS">FIG. <b>16</b></figref>, a first dielectric layer <b>120</b><i>a </i>may be formed on a surface of the lower electrode <b>110</b> having the pillar shape. A first insert layer structure <b>164</b> may be formed on the first dielectric layer <b>120</b><i>a</i>. The first insert layer structure <b>164</b> may include at least two insert layers in the zirconium oxide layers.</p><p id="p-0130" num="0129">In example embodiments, the first insert layer structure <b>164</b> may include a first zirconium oxide layer <b>160</b><i>a</i>, a first insert layer <b>162</b><i>a</i>, a second zirconium oxide layer <b>160</b><i>b</i>, a second insert layer <b>162</b><i>b</i>, and a third zirconium oxide layers <b>160</b><i>c </i>sequentially stacked.</p><p id="p-0131" num="0130">In example embodiments, each of the first to third zirconium oxide layers <b>160</b><i>a</i>, <b>160</b><i>b</i>, and <b>160</b><i>c </i>may be formed by an atomic layer deposition process. For example, each of the first to third zirconium oxide layers <b>160</b><i>a</i>, <b>160</b><i>b</i>, and <b>160</b><i>c </i>may be formed by performing one cycle consisting of inflowing zirconium precursor, purging, inflowing oxidizing agent and purging, once or plural times. The oxidizing agent may include O3, H2O or O2.</p><p id="p-0132" num="0131">Each of the first and second insert layers <b>162</b><i>a </i>and <b>162</b><i>b </i>may be formed of an aluminum oxide layer. In example embodiments, the aluminum oxide layer may be formed by an atomic layer deposition process.</p><p id="p-0133" num="0132">For example, the aluminum oxide layer may be formed by performing one cycle consisting of inflowing aluminum precursor, purging, inflowing oxidizing agent and purging, once or plural times.</p><p id="p-0134" num="0133">For another example, the aluminum oxide layer may be formed by performing one cycle consisting of inflowing zirconium precursor, inflowing aluminum precursor, purging, inflowing oxidizing agent and purging, once or plural times.</p><p id="p-0135" num="0134">By the above process, the first insert layer structure <b>164</b> including two insert layers in the zirconium oxide layer may be formed.</p><p id="p-0136" num="0135">In some example embodiments, as shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the first insert layer structure may be formed such that three or more insert layers are included in the zirconium oxide layer.</p><p id="p-0137" num="0136">Referring to <figref idref="DRAWINGS">FIG. <b>17</b></figref>, a second dielectric layer <b>120</b><i>b </i>may be formed on the first insert layer structure <b>164</b> to form a dielectric layer structure <b>170</b>. The dielectric layer structure <b>170</b> may be the same dielectric layer structure as shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>.</p><p id="p-0138" num="0137">In some example embodiments, an upper interface layer may be further formed on the second dielectric layer <b>120</b><i>b</i>. Thus, a dielectric layer structure as shown in <figref idref="DRAWINGS">FIG. <b>8</b></figref> may be formed.</p><p id="p-0139" num="0138">In some example embodiments, a second insert layer structure and a third dielectric layer may be further formed on the second dielectric layer <b>120</b><i>b</i>. The second insert layer structure may be formed by substantially the same process for forming the first insert layer structure described with reference to <figref idref="DRAWINGS">FIG. <b>16</b></figref>. By the above process, a dielectric layer structure as shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref> may be formed. In some example embodiments, an upper interface layer may be further formed on the third dielectric layer, so that a dielectric layer structure as shown in <figref idref="DRAWINGS">FIG. <b>10</b></figref> may be formed.</p><p id="p-0140" num="0139">Thereafter, the upper electrode <b>150</b> may be formed on the dielectric layer structure <b>170</b>.</p><p id="p-0141" num="0140">In example embodiments, after forming the upper electrode <b>150</b>, a heat treatment process may be further performed. The layers included in the dielectric layer structure <b>140</b> may be additionally crystallized by the heat treatment process.</p><p id="p-0142" num="0141"><figref idref="DRAWINGS">FIGS. <b>18</b> and <b>19</b></figref> are a plan view and a cross-sectional view illustrating a DRAM device including a capacitor in accordance with example embodiments.</p><p id="p-0143" num="0142">Although a DRAM memory device is disclosed in <figref idref="DRAWINGS">FIGS. <b>18</b> and <b>19</b></figref>, the capacitor according to example embodiments may be applied to all memory devices using a data storage unit.</p><p id="p-0144" num="0143"><figref idref="DRAWINGS">FIG. <b>19</b></figref> is a cross-sectional view taken along the line I-I&#x2032; of <figref idref="DRAWINGS">FIG. <b>18</b></figref>.</p><p id="p-0145" num="0144">Hereinafter, an extension direction of the gate structure may be referred to as a first direction, an extension direction of the bit line structure may be referred to as a second direction, and a length direction of the active region may be referred to as a third direction. The third direction may be an oblique direction having an angle with respect to the first direction.</p><p id="p-0146" num="0145">Referring to <figref idref="DRAWINGS">FIGS. <b>18</b> and <b>19</b></figref>, the DRAM device includes a cell transistor, a capacitor <b>180</b>, and a bit line structure <b>260</b> formed on a substrate <b>200</b>. The DRAM device may include a unit cell including one cell transistor and one capacitor.</p><p id="p-0147" num="0146">The substrate <b>200</b> may include an active region <b>201</b> and a field region. The field region may be a region in which an isolation layer <b>220</b> is formed in an isolation trench of the substrate <b>200</b>. The active region <b>201</b> may be a region of the substrate other than the field region.</p><p id="p-0148" num="0147">A gate trench <b>202</b> extending in the first direction parallel to an upper surface of the substrate <b>200</b> may be formed at an upper portion of the substrate <b>200</b>. A gate structure <b>210</b> may be formed in the gate trench <b>202</b>.</p><p id="p-0149" num="0148">In example embodiments, the gate structure <b>210</b> may include a gate insulation layer <b>204</b>, a gate electrode <b>206</b>, and a capping insulation pattern <b>208</b>. A plurality of the gate structures <b>210</b> may be arranged in a second direction parallel to the upper surface of the substrate <b>200</b> and perpendicular to the first direction.</p><p id="p-0150" num="0149">The gate insulation layer <b>204</b> may include silicon oxide. The gate electrode <b>206</b> may include a metal material and/or polysilicon. The capping insulation pattern <b>208</b> may include silicon nitride.</p><p id="p-0151" num="0150">An impurity region <b>230</b> serving as a source/drain region may be formed on an upper portion of the active region of the substrate <b>200</b> between the gate structures <b>210</b>.</p><p id="p-0152" num="0151">For example, the substrate <b>200</b> may include a first impurity region <b>230</b><i>a </i>electrically connected to the bit line structure <b>260</b> and a second impurity region <b>230</b><i>b </i>electrically connected to the capacitor <b>180</b>.</p><p id="p-0153" num="0152">A pad insulation pattern <b>240</b> and a first etch stop pattern <b>242</b> may be formed on the active region <b>201</b>, the device isolation layer <b>220</b>, and the gate structure <b>210</b>. For example, the pad insulation pattern <b>240</b> may include an oxide such as silicon oxide, and the first etch stop pattern <b>242</b> may include a nitride such as silicon nitride.</p><p id="p-0154" num="0153">A recess may be formed through the pad insulation pattern <b>240</b> and the first etch stop pattern <b>242</b> to expose a portion of the substrate <b>200</b> between the gate structures <b>210</b>. An upper surface of the first impurity region <b>230</b><i>a </i>may be exposed on a bottom surface of the recess.</p><p id="p-0155" num="0154">A first conductive pattern <b>248</b> may be formed in the recess. The first conductive pattern <b>248</b> may include, e.g., polysilicon doped with impurities. That is, the first conductive pattern <b>248</b> may contact the first impurity region <b>230</b><i>a. </i></p><p id="p-0156" num="0155">A second conductive pattern <b>250</b> may be stacked on the first conductive pattern <b>248</b>. The second conductive pattern <b>250</b> may include, e.g., polysilicon doped with impurities. The first and second conductive patterns <b>248</b> and <b>250</b> may include substantially the same material, so that the first and second conductive patterns <b>248</b> and <b>250</b> may be merged into one conductive pattern. A barrier metal pattern <b>252</b>, a metal pattern <b>254</b>, and a hard mask pattern <b>256</b> may be stacked on the second conductive pattern <b>250</b>.</p><p id="p-0157" num="0156">A stacked structure of the first conductive pattern <b>248</b>, the second conductive pattern <b>250</b>, the barrier metal pattern <b>252</b>, the metal pattern <b>254</b>, and the hard mask pattern <b>256</b> may serve as a bit line structure <b>260</b>.</p><p id="p-0158" num="0157">For example, the first conductive pattern <b>248</b> may serve as a bit line contact, and the second conductive pattern <b>250</b>, the barrier metal pattern <b>252</b>, and the metal pattern <b>254</b> may serve as a bit line. The bit line structure <b>260</b> may extend in the second direction. A plurality of bit lines may arrange in the first direction.</p><p id="p-0159" num="0158">In example embodiments, a spacer <b>262</b> may be formed on a sidewall of the bit line structure <b>260</b>.</p><p id="p-0160" num="0159">A first insulating interlayer <b>264</b> may be formed to fill a space between the bit line structures <b>260</b>.</p><p id="p-0161" num="0160">A contact plug <b>270</b> may be formed through the first insulating interlayer <b>264</b>, the first etch stop pattern <b>242</b>, and the pad insulating pattern <b>240</b>. The contact plug <b>270</b> may contact the second impurity region <b>230</b><i>b</i>. The contact plug <b>270</b> may be between the bit line structures <b>260</b>.</p><p id="p-0162" num="0161">A capacitor <b>180</b> may be formed on the contact plug <b>270</b>.</p><p id="p-0163" num="0162">The capacitor <b>180</b> may include a lower electrode <b>110</b>, a dielectric layer structure <b>140</b>, and an upper electrode <b>150</b>.</p><p id="p-0164" num="0163">The dielectric layer structure <b>140</b> may include dielectric layers <b>120</b><i>a</i>, <b>120</b><i>b</i>, and <b>120</b><i>c </i>and insert layer structures <b>136</b><i>a </i>and <b>136</b><i>b </i>between the dielectric layers <b>120</b><i>a</i>, <b>120</b><i>b</i>, and <b>120</b><i>c</i>. The insert layer structures <b>136</b><i>a </i>and <b>136</b><i>b </i>may include at least a first zirconium oxide layer, an insert layer and a second zirconium oxide layer sequentially stacked. The dielectric layer structure <b>140</b> may include plurality of insert layers spaced apart from each other.</p><p id="p-0165" num="0164">In example embodiments, the dielectric layer structure <b>140</b> may have a first dielectric layer <b>120</b><i>a</i>, a first insert layer structure <b>136</b><i>a</i>, a second dielectric layer <b>120</b><i>b</i>, a second insert layer structure <b>136</b><i>b </i>and the third dielectric layer <b>120</b><i>c </i>sequentially stacked on an upper surface of the lower electrode <b>110</b>. The capacitor shown in <figref idref="DRAWINGS">FIG. <b>19</b></figref> may have the same structure as that described with reference to <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0166" num="0165">In some example embodiments, although not shown, the capacitor may have a structure of one of the capacitors described with reference to <figref idref="DRAWINGS">FIGS. <b>6</b> and <b>10</b></figref>.</p><p id="p-0167" num="0166">A plate electrode <b>190</b> may be further formed on the upper electrode <b>150</b>. The plate electrode <b>190</b> may include doped polysilicon.</p><p id="p-0168" num="0167">In the DRAM device, the capacitor may have a high capacitance and low leakage currents. Thus, the DRAM device may have excellent electrical characteristics.</p><p id="p-0169" num="0168">Comparative Experiment</p><p id="p-0170" num="0169">A first sample of the capacitor according to the example embodiments may have a structure described with reference to <figref idref="DRAWINGS">FIG. <b>6</b></figref>. That is, as shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the capacitor according to the example embodiments may have a lower electrode <b>110</b>, a dielectric layer structure <b>164</b>, and an upper electrode <b>150</b> stacked. The dielectric layer structure <b>164</b> may include dielectric layers <b>120</b><i>a </i>and <b>120</b><i>b </i>and one insert layer structure <b>164</b>. One insert layer structure may include two insert layers <b>162</b><i>a </i>and <b>162</b><i>b </i>spaced apart from each other. The dielectric layers <b>120</b><i>a </i>and <b>120</b><i>b </i>may be hafnium oxide layers. The insert layer structure <b>164</b> may include a first zirconium oxide layer, a first aluminum oxide layer, a second zirconium oxide layer, a second aluminum oxide layer, and a third zirconium oxide layer stacked.</p><p id="p-0171" num="0170">Particularly, in the first sample of the capacitor according to the example embodiments, the dielectric layer structure may include a first hafnium oxide layer, the first zirconium oxide layer, the first aluminum oxide layer, the second zirconium oxide layer, the second aluminum oxide layer, the third zirconium oxide layer, and a second hafnium oxide layer stacked.</p><p id="p-0172" num="0171">In a comparative sample of a capacitor for comparison with the example embodiments, a lower electrode, a dielectric layer structure, and an upper electrode may be stacked. The dielectric layer structure may include a first hafnium oxide layer, one aluminum oxide layer, and a second hafnium oxide layer stacked.</p><p id="p-0173" num="0172"><figref idref="DRAWINGS">FIG. <b>20</b></figref> shows the number of defects of leakage currents of thicknesses of each equivalent oxide layer in the first sample of the capacitor and the comparative sample of the capacitor according to the present invention.</p><p id="p-0174" num="0173">Referring to <figref idref="DRAWINGS">FIG. <b>20</b></figref>, in thickness of same equivalent oxide layer, the number of defects of leakage currents of the first sample of the capacitor may be smaller than the number of defects of leakage currents of the comparative sample of the capacitor. Thus, in the capacitor according to the example embodiments, defects of leakage currents may decrease.</p><p id="p-0175" num="0174"><figref idref="DRAWINGS">FIG. <b>21</b></figref> is leakage currents values of thicknesses of each equivalent oxide layer in in a capacitor according to the example embodiments and a capacitor for comparison with the example embodiments.</p><p id="p-0176" num="0175">A second sample of the capacitor according to the example embodiments may have a structure described with reference to <figref idref="DRAWINGS">FIG. <b>2</b></figref>. That is, as shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the capacitor according to the example embodiments may include a lower electrode <b>110</b>, a dielectric layer structure <b>140</b>, and an upper electrode <b>150</b> stacked. The dielectric layer structure <b>140</b> may include dielectric layers <b>120</b><i>a</i>, <b>120</b><i>b</i>, and <b>120</b><i>c </i>and two insert layer structures <b>136</b><i>a </i>and <b>136</b><i>b</i>. One insert layer structure may include one insert layer <b>132</b>. The dielectric layers <b>120</b><i>a</i>, <b>120</b><i>b</i>, and <b>120</b><i>c </i>may be hafnium oxide layers. Each of the insert layer structures <b>136</b><i>a </i>and <b>136</b><i>b </i>may include a first zirconium oxide layer, a first aluminum oxide layer, and a second zirconium oxide layer stacked.</p><p id="p-0177" num="0176">Particularly, in the second sample of the capacitor, the dielectric layer structure includes a first hafnium oxide layer, a first insert layer structure including the first zirconium oxide layer, the first aluminum oxide layer, and the second zirconium oxide layer, a second hafnium oxide layer, a second insert layer structure including, the first zirconium oxide layer, the first aluminum oxide layer, the second zirconium oxide layer, and a third hafnium oxide layer stacked.</p><p id="p-0178" num="0177">The comparative sample of a capacitor may include a lower electrode, a dielectric layer structure, and an upper electrode stacked. The dielectric layer structure may include a first hafnium oxide layer, one aluminum oxide layer, and a second hafnium oxide layer stacked.</p><p id="p-0179" num="0178">Referring to <figref idref="DRAWINGS">FIG. <b>21</b></figref>, when the second sample and the comparative sample have the same leakage currents, the second sample of the capacitor may have a small equivalent oxide layer thickness. That is, the capacitor according to the example embodiments may have a high capacitance and low target leakage currents by reducing the equivalent oxide layer thickness of the dielectric layer structure.</p><p id="p-0180" num="0179">The foregoing is illustrative of example embodiments and is not to be construed as limiting thereof. Although a few example embodiments have been described, those skilled in the art will readily appreciate that many modifications are possible in the example embodiments without materially departing from the novel teachings and advantages of the present inventive concept. Accordingly, all such modifications are intended to be included within the scope of the present inventive concept as defined in the claims. In the claims, means-plus-function clauses are intended to cover the structures described herein as performing the recited function and not only structural equivalents but also equivalent structures. Therefore, it is to be understood that the foregoing is illustrative of various example embodiments and is not to be construed as limited to the specific example embodiments disclosed, and that modifications to the disclosed example embodiments, as well as other example embodiments, are intended to be included within the scope of the appended claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A capacitor, comprising:<claim-text>a lower electrode;</claim-text><claim-text>a dielectric layer structure on the lower electrode, the dielectric layer structure comprising a plurality of dielectric layers and at least one insert layer structure between ones of the plurality of dielectric layers; and</claim-text><claim-text>an upper electrode on the dielectric layer structure,</claim-text><claim-text>wherein the insert layer structure includes a plurality of zirconium oxide layers and at least one insert layer, and the insert layer is between ones of the plurality of zirconium oxide layers.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The capacitor of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the insert layer comprises a material selected from Al2O3, MgO, BeO, Y2O3, La2O3, CaO, and SiO2.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The capacitor of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the at least one insert layer comprises a plurality of insert layers.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The capacitor of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the at least one insert layer structure comprises a plurality of insert layer structures spaced apart from each other.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The capacitor of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the at least one insert layer comprises a single insert layer structure included in the dielectric layer structure, and the single insert layer structure includes a plurality of insert layers spaced apart from each other in the single insert layer structure.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The capacitor of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the dielectric layer structure has a thickness of 30 &#x212b; to 60 &#x212b;.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The capacitor according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the at least one insert layer comprises a plurality of insert layers, and a thickness of each of the plurality of insert layers is less than a thickness of each zirconium oxide layer.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The capacitor of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the at least one insert layer comprises a plurality of insert layers, and a sum of thicknesses of the plurality of insert layers included in the dielectric layer structure is 1 &#x212b; to 3 &#x212b;.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The capacitor of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the dielectric layer comprises at least one material selected from HfO2, ZrO2, TiO2, TaO2, and La2O3.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The capacitor of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the dielectric layer structure further includes an upper interface layer between an uppermost dielectric layer and the upper electrode, and wherein the upper interface layer is a material selected from Al2O3, MgO, BeO, Y2O3, La2O3, CaO, and SiO2.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The capacitor of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein each of the plurality of dielectric layers comprises a hafnium oxide layer, and wherein the the insert layer structure comprises a first zirconium oxide layer, an aluminum oxide layer, and a second zirconium oxide layer stacked sequentially.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. A capacitor, comprising:<claim-text>a lower electrode;</claim-text><claim-text>a dielectric layer structure on the lower electrode, the dielectric layer structure including a plurality of dielectric layers and at least one insert layer structure between ones of the plurality of dielectric layers; and</claim-text><claim-text>an upper electrode on the dielectric layer structure;</claim-text><claim-text>wherein the insert layer structure includes at least a first zirconium oxide layer, an aluminum oxide layer, and a second zirconium oxide layer stacked sequentially, and</claim-text><claim-text>wherein the dielectric layer structure includes a plurality of aluminum oxide layers.</claim-text></claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The capacitor of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein a sum of thicknesses of the aluminum oxide layers in the dielectric layer structure is 1 &#x212b; to 3 &#x212b;.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The capacitor of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the at least one insert layer structure comprises a plurality of insert layer structures spaced apart from each other.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The capacitor of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the at least one insert layer structure comprises a single insert layer structure in the dielectric layer structure, and wherein the single insert layer structure includes a plurality of aluminum oxide layers spaced apart from each other.</claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The capacitor of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the plurality of dielectric layers include at least one material selected from HfO2, ZrO2, TiO2, TaO2, and La2O3.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The capacitor of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the dielectric layer structure further includes an upper interface layer between an uppermost dielectric layer and the upper electrode.</claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. A DRAM device, comprising:<claim-text>a cell transistor on a substrate, the cell transistor including a gate structure, a first impurity region, and a second impurity region;</claim-text><claim-text>a bit line structure electrically connected to the first impurity region;</claim-text><claim-text>a capacitor on the bit line structure, the capacitor electrically connected to the second impurity region,</claim-text><claim-text>wherein the capacitor comprises:</claim-text><claim-text>a lower electrode;</claim-text><claim-text>a dielectric layer structure on the lower electrode, the dielectric layer structure including a plurality of dielectric layers and at least one insert layer structure between ones of the plurality of dielectric layers, the dielectric layer structure having a thickness of 30 &#x212b; to 60 &#x212b;; and</claim-text><claim-text>an upper electrode on the dielectric layer structure,</claim-text><claim-text>wherein the insert layer structure comprises at least a first zirconium oxide layer, an aluminum oxide layer, and a second zirconium oxide layer stacked sequentially, and</claim-text><claim-text>wherein the dielectric layer structure includes a plurality of aluminum oxide layers.</claim-text></claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The DRAM device of <claim-ref idref="CLM-00018">claim 18</claim-ref>, wherein a sum of thicknesses of aluminum oxide layers included in the insert layer structure is 1 &#x212b; to 3 &#x212b;.</claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The DRAM device of <claim-ref idref="CLM-00018">claim 18</claim-ref>, wherein the dielectric layer structure includes a plurality of insert layer structures spaced apart from each other.</claim-text></claim></claims></us-patent-application>