Info: Generated by version: 21.4 build 67
Info: Starting: Create simulation model
Info: qsys-generate /home/dirren/IntelHLS/bicg/test-fpga.prj/verification/ip/tb/dpic_bicg.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dirren/IntelHLS/bicg/test-fpga.prj/verification/ip/tb/dpic_bicg --family="Stratix 10" --part=1SX280HH3F55I1VG
Warning: dpic_bicg.dpic_bicg.dpi_control_agents_ready: Interface has no signals
Warning: dpic_bicg.dpic_bicg.dpi_control_agents_done: Interface has no signals
Warning: dpic_bicg.dpic_bicg.dpi_control_stream_writes_active: Interface has no signals
Info: dpic_bicg: "Transforming system: dpic_bicg"
Info: dpic_bicg: "Naming system components in system: dpic_bicg"
Info: dpic_bicg: "Processing generation queue"
Info: dpic_bicg: "Generating: dpic_bicg"
Info: dpic_bicg: "Generating: hls_sim_component_dpi_controller"
Info: dpic_bicg: Done "dpic_bicg" with 2 modules, 5 files
Info: Generating the following file(s) for MODELSIM simulator in /home/dirren/IntelHLS/bicg/test-fpga.prj/verification/ip/tb/dpic_bicg/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/dirren/IntelHLS/bicg/test-fpga.prj/verification/ip/tb/dpic_bicg/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/dirren/IntelHLS/bicg/test-fpga.prj/verification/ip/tb/dpic_bicg/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for VCS simulator in /home/dirren/IntelHLS/bicg/test-fpga.prj/verification/ip/tb/dpic_bicg/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/dirren/IntelHLS/bicg/test-fpga.prj/verification/ip/tb/dpic_bicg/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/dirren/IntelHLS/bicg/test-fpga.prj/verification/ip/tb/dpic_bicg/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/home/dirren/IntelHLS/bicg/test-fpga.prj/verification/ip/tb/dpic_bicg.ip --output-directory=/home/dirren/IntelHLS/bicg/test-fpga.prj/verification/ip/tb/dpic_bicg/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/dirren/IntelHLS/bicg/test-fpga.prj/verification/ip/tb/dpic_bicg/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/dirren/IntelHLS/bicg/test-fpga.prj/verification/ip/tb/dpic_bicg/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /home/dirren/IntelHLS/bicg/test-fpga.prj/verification/ip/tb/dpic_bicg/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/dirren/IntelHLS/bicg/test-fpga.prj/verification/ip/tb/dpic_bicg/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for XCELIUM simulator in /home/dirren/IntelHLS/bicg/test-fpga.prj/verification/ip/tb/dpic_bicg/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/dirren/IntelHLS/bicg/test-fpga.prj/verification/ip/tb/dpic_bicg/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
