
Circuit 1 cell sky130_fd_pr__pfet_01v8_hvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_hvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_hvt     |Circuit 2: sky130_fd_pr__pfet_01v8_hvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_hvt and sky130_fd_pr__pfet_01v8_hvt are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand2_1        |Circuit 2: sky130_fd_sc_hd__nand2_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)            |sky130_fd_pr__pfet_01v8_hvt (2)            
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand2_1        |Circuit 2: sky130_fd_sc_hd__nand2_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
Y                                          |Y                                          
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
B                                          |B                                          
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand2_1 and sky130_fd_sc_hd__nand2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nor2_1         |Circuit 2: sky130_fd_sc_hd__nor2_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)            |sky130_fd_pr__pfet_01v8_hvt (2)            
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nor2_1         |Circuit 2: sky130_fd_sc_hd__nor2_1         
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
A                                          |A                                          
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
B                                          |B                                          
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nor2_1 and sky130_fd_sc_hd__nor2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand4_1        |Circuit 2: sky130_fd_sc_hd__nand4_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand4_1        |Circuit 2: sky130_fd_sc_hd__nand4_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
A                                          |A                                          
C                                          |C                                          
B                                          |B                                          
D                                          |D                                          
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand4_1 and sky130_fd_sc_hd__nand4_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand3_1        |Circuit 2: sky130_fd_sc_hd__nand3_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand3_1        |Circuit 2: sky130_fd_sc_hd__nand3_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
Y                                          |Y                                          
A                                          |A                                          
B                                          |B                                          
C                                          |C                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand3_1 and sky130_fd_sc_hd__nand3_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_1          |Circuit 2: sky130_fd_sc_hd__inv_1          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_1          |Circuit 2: sky130_fd_sc_hd__inv_1          
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
A                                          |A                                          
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_1 and sky130_fd_sc_hd__inv_1 are equivalent.

Subcircuit summary:
Circuit 1: seg_selector_1_logic            |Circuit 2: seg_selector_1_logic            
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__nand2_1 (2)               |sky130_fd_sc_hd__nand2_1 (2)               
sky130_fd_sc_hd__nor2_1 (1)                |sky130_fd_sc_hd__nor2_1 (1)                
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 13 **Mismatch**            |Number of nets: 9 **Mismatch**             
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: seg_selector_1_logic            |Circuit 2: seg_selector_1_logic            

---------------------------------------------------------------------------------------
Net: x1/Y                                  |Net: GND                                   
  sky130_fd_sc_hd__nand2_1/Y = 1           |  sky130_fd_sc_hd__nand2_1/VGND = 2        
                                           |  sky130_fd_sc_hd__nand2_1/VNB = 2         
                                           |  sky130_fd_sc_hd__nor2_1/VGND = 1         
                                           |  sky130_fd_sc_hd__nor2_1/VNB = 1          
                                           |                                           
Net: x2/Y                                  |Net: VDD                                   
  sky130_fd_sc_hd__nand2_1/Y = 1           |  sky130_fd_sc_hd__nand2_1/VPB = 2         
                                           |  sky130_fd_sc_hd__nand2_1/VPWR = 2        
                                           |  sky130_fd_sc_hd__nor2_1/VPB = 1          
                                           |  sky130_fd_sc_hd__nor2_1/VPWR = 1         
                                           |                                           
Net: x3/A                                  |Net: net2                                  
  sky130_fd_sc_hd__nor2_1/A = 1            |  sky130_fd_sc_hd__nand2_1/Y = 1           
                                           |  sky130_fd_sc_hd__nor2_1/A = 1            
                                           |                                           
Net: x3/B                                  |Net: net1                                  
  sky130_fd_sc_hd__nor2_1/B = 1            |  sky130_fd_sc_hd__nor2_1/B = 1            
                                           |  sky130_fd_sc_hd__nand2_1/Y = 1           
                                           |                                           
Net: x3/VGND                               |(no matching net)                          
  sky130_fd_sc_hd__nand2_1/VGND = 2        |                                           
  sky130_fd_sc_hd__nor2_1/VGND = 1         |                                           
                                           |                                           
Net: VSUBS                                 |(no matching net)                          
  sky130_fd_sc_hd__nand2_1/VNB = 2         |                                           
  sky130_fd_sc_hd__nor2_1/VNB = 1          |                                           
                                           |                                           
Net: x3/VPB                                |(no matching net)                          
  sky130_fd_sc_hd__nand2_1/VPB = 2         |                                           
  sky130_fd_sc_hd__nor2_1/VPB = 1          |                                           
                                           |                                           
Net: x3/VPWR                               |(no matching net)                          
  sky130_fd_sc_hd__nand2_1/VPWR = 2        |                                           
  sky130_fd_sc_hd__nor2_1/VPWR = 1         |                                           
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits seg_selector_1_logic seg_selector_1_logic

Subcircuit summary:
Circuit 1: seg_selector_2_logic            |Circuit 2: seg_selector_2_logic            
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__nand2_1 (3)               |sky130_fd_sc_hd__nand2_1 (3)               
sky130_fd_sc_hd__nand4_1 (1)               |sky130_fd_sc_hd__nand4_1 (1)               
sky130_fd_sc_hd__nand3_1 (1)               |sky130_fd_sc_hd__nand3_1 (1)               
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 20 **Mismatch**            |Number of nets: 15 **Mismatch**            
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: seg_selector_2_logic            |Circuit 2: seg_selector_2_logic            

---------------------------------------------------------------------------------------
Net: x1/A                                  |Net: b[6]                                  
  sky130_fd_sc_hd__nand2_1/A = 1           |  sky130_fd_sc_hd__nand2_1/A = 1           
                                           |                                           
Net: x2/A                                  |Net: bb[8]                                 
  sky130_fd_sc_hd__nand2_1/A = 1           |  sky130_fd_sc_hd__nand2_1/A = 1           
                                           |                                           
Net: x3/A                                  |Net: b[7]                                  
  sky130_fd_sc_hd__nand2_1/A = 1           |  sky130_fd_sc_hd__nand2_1/B = 1           
                                           |                                           
Net: x1/B                                  |Net: b[9]                                  
  sky130_fd_sc_hd__nand2_1/B = 1           |  sky130_fd_sc_hd__nand2_1/B = 1           
                                           |                                           
Net: x2/B                                  |Net: bb[9]                                 
  sky130_fd_sc_hd__nand2_1/B = 1           |  sky130_fd_sc_hd__nand2_1/B = 1           
                                           |  sky130_fd_sc_hd__nand2_1/A = 1           
                                           |                                           
Net: x3/B                                  |Net: n1                                    
  sky130_fd_sc_hd__nand2_1/B = 1           |  sky130_fd_sc_hd__nand2_1/Y = 1           
                                           |  sky130_fd_sc_hd__nand4_1/C = 1           
                                           |                                           
Net: x1/Y                                  |Net: n2                                    
  sky130_fd_sc_hd__nand2_1/Y = 1           |  sky130_fd_sc_hd__nand2_1/Y = 1           
                                           |  sky130_fd_sc_hd__nand4_1/B = 1           
                                           |                                           
Net: x2/Y                                  |Net: n3                                    
  sky130_fd_sc_hd__nand2_1/Y = 1           |  sky130_fd_sc_hd__nand2_1/Y = 1           
                                           |  sky130_fd_sc_hd__nand4_1/A = 1           
                                           |                                           
Net: x3/Y                                  |Net: n4                                    
  sky130_fd_sc_hd__nand2_1/Y = 1           |  sky130_fd_sc_hd__nand3_1/Y = 1           
                                           |  sky130_fd_sc_hd__nand4_1/D = 1           
                                           |                                           
Net: x4/A                                  |(no matching net)                          
  sky130_fd_sc_hd__nand4_1/A = 1           |                                           
                                           |                                           
Net: x4/B                                  |(no matching net)                          
  sky130_fd_sc_hd__nand4_1/B = 1           |                                           
                                           |                                           
Net: x4/C                                  |(no matching net)                          
  sky130_fd_sc_hd__nand4_1/C = 1           |                                           
                                           |                                           
Net: x4/D                                  |(no matching net)                          
  sky130_fd_sc_hd__nand4_1/D = 1           |                                           
                                           |                                           
Net: x5/Y                                  |(no matching net)                          
  sky130_fd_sc_hd__nand3_1/Y = 1           |                                           
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits seg_selector_2_logic seg_selector_2_logic

Subcircuit summary:
Circuit 1: seg_selector_3_logic            |Circuit 2: seg_selector_3_logic            
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__nand4_1 (2)               |sky130_fd_sc_hd__nand4_1 (2)               
sky130_fd_sc_hd__nand2_1 (1)               |sky130_fd_sc_hd__nand2_1 (1)               
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 15 **Mismatch**            |Number of nets: 11 **Mismatch**            
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: seg_selector_3_logic            |Circuit 2: seg_selector_3_logic            

---------------------------------------------------------------------------------------
Net: x1/A                                  |Net: bb[7]                                 
  sky130_fd_sc_hd__nand4_1/A = 1           |  sky130_fd_sc_hd__nand4_1/A = 1           
                                           |                                           
Net: x2/A                                  |Net: b[6]                                  
  sky130_fd_sc_hd__nand4_1/A = 1           |  sky130_fd_sc_hd__nand4_1/B = 1           
                                           |                                           
Net: x1/B                                  |Net: bb[6]                                 
  sky130_fd_sc_hd__nand4_1/B = 1           |  sky130_fd_sc_hd__nand4_1/C = 1           
                                           |                                           
Net: x2/B                                  |Net: b[7]                                  
  sky130_fd_sc_hd__nand4_1/B = 1           |  sky130_fd_sc_hd__nand4_1/D = 1           
                                           |                                           
Net: x1/C                                  |Net: b[9]                                  
  sky130_fd_sc_hd__nand4_1/C = 1           |  sky130_fd_sc_hd__nand4_1/A = 1           
                                           |  sky130_fd_sc_hd__nand4_1/D = 1           
                                           |                                           
Net: x2/C                                  |Net: b[8]                                  
  sky130_fd_sc_hd__nand4_1/C = 1           |  sky130_fd_sc_hd__nand4_1/B = 1           
                                           |  sky130_fd_sc_hd__nand4_1/C = 1           
                                           |                                           
Net: x1/D                                  |Net: net1                                  
  sky130_fd_sc_hd__nand4_1/D = 1           |  sky130_fd_sc_hd__nand4_1/Y = 1           
                                           |  sky130_fd_sc_hd__nand2_1/A = 1           
                                           |                                           
Net: x2/D                                  |Net: net2                                  
  sky130_fd_sc_hd__nand4_1/D = 1           |  sky130_fd_sc_hd__nand4_1/Y = 1           
                                           |  sky130_fd_sc_hd__nand2_1/B = 1           
                                           |                                           
Net: x1/Y                                  |(no matching net)                          
  sky130_fd_sc_hd__nand4_1/Y = 1           |                                           
                                           |                                           
Net: x2/Y                                  |(no matching net)                          
  sky130_fd_sc_hd__nand4_1/Y = 1           |                                           
                                           |                                           
Net: x3/A                                  |(no matching net)                          
  sky130_fd_sc_hd__nand2_1/A = 1           |                                           
                                           |                                           
Net: x3/B                                  |(no matching net)                          
  sky130_fd_sc_hd__nand2_1/B = 1           |                                           
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits seg_selector_3_logic seg_selector_3_logic

Subcircuit summary:
Circuit 1: seg_selector_4_logic            |Circuit 2: seg_selector_4_logic            
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__nand2_1 (2)               |sky130_fd_sc_hd__nand2_1 (2)               
sky130_fd_sc_hd__nor2_1 (1)                |sky130_fd_sc_hd__nor2_1 (1)                
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 13 **Mismatch**            |Number of nets: 9 **Mismatch**             
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: seg_selector_4_logic            |Circuit 2: seg_selector_4_logic            

---------------------------------------------------------------------------------------
Net: x1/Y                                  |Net: GND                                   
  sky130_fd_sc_hd__nand2_1/Y = 1           |  sky130_fd_sc_hd__nand2_1/VGND = 2        
                                           |  sky130_fd_sc_hd__nand2_1/VNB = 2         
                                           |  sky130_fd_sc_hd__nor2_1/VGND = 1         
                                           |  sky130_fd_sc_hd__nor2_1/VNB = 1          
                                           |                                           
Net: x2/Y                                  |Net: VDD                                   
  sky130_fd_sc_hd__nand2_1/Y = 1           |  sky130_fd_sc_hd__nand2_1/VPB = 2         
                                           |  sky130_fd_sc_hd__nand2_1/VPWR = 2        
                                           |  sky130_fd_sc_hd__nor2_1/VPB = 1          
                                           |  sky130_fd_sc_hd__nor2_1/VPWR = 1         
                                           |                                           
Net: x3/A                                  |Net: net1                                  
  sky130_fd_sc_hd__nor2_1/A = 1            |  sky130_fd_sc_hd__nand2_1/Y = 1           
                                           |  sky130_fd_sc_hd__nor2_1/A = 1            
                                           |                                           
Net: x3/B                                  |Net: net2                                  
  sky130_fd_sc_hd__nor2_1/B = 1            |  sky130_fd_sc_hd__nand2_1/Y = 1           
                                           |  sky130_fd_sc_hd__nor2_1/B = 1            
                                           |                                           
Net: x3/VGND                               |(no matching net)                          
  sky130_fd_sc_hd__nand2_1/VGND = 2        |                                           
  sky130_fd_sc_hd__nor2_1/VGND = 1         |                                           
                                           |                                           
Net: VSUBS                                 |(no matching net)                          
  sky130_fd_sc_hd__nand2_1/VNB = 2         |                                           
  sky130_fd_sc_hd__nor2_1/VNB = 1          |                                           
                                           |                                           
Net: x3/VPB                                |(no matching net)                          
  sky130_fd_sc_hd__nand2_1/VPB = 2         |                                           
  sky130_fd_sc_hd__nor2_1/VPB = 1          |                                           
                                           |                                           
Net: x3/VPWR                               |(no matching net)                          
  sky130_fd_sc_hd__nand2_1/VPWR = 2        |                                           
  sky130_fd_sc_hd__nor2_1/VPWR = 1         |                                           
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits seg_selector_4_logic seg_selector_4_logic

Cell logic_shift_seg2 (0) disconnected node: m2_7109_n3782#
Subcircuit summary:
Circuit 1: logic_shift_seg2                |Circuit 2: logic_shift_seg2                
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__nand2_1 (5)               |sky130_fd_sc_hd__nand2_1 (5)               
sky130_fd_sc_hd__nand3_1 (3)               |sky130_fd_sc_hd__nand3_1 (3)               
sky130_fd_sc_hd__inv_1 (2)                 |sky130_fd_sc_hd__inv_1 (2)                 
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 19                         |Number of nets: 19                         
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: logic_shift_seg2                |Circuit 2: logic_shift_seg2                
-------------------------------------------|-------------------------------------------
bb[6]                                      |bb[6]                                      
bb[7]                                      |bb[7]                                      
bb[8]                                      |bb[8]                                      
BSB[9]                                     |BSB[9]                                     
BSB[8]                                     |BSB[8]                                     
b[7]                                       |b[7]                                       
b[6]                                       |b[6]                                       
BS[8]                                      |BS[8]                                      
BS[9]                                      |BS[9]                                      
GND                                        |GND                                        
VDD                                        |VDD                                        
b[9]                                       |b[9]                                       
b[8]                                       |b[8]                                       
m2_7109_n3782#                             |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes logic_shift_seg2 and logic_shift_seg2 are equivalent.

Subcircuit summary:
Circuit 1: seg_selector_logic              |Circuit 2: seg_selector_logic              
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__nand2_1 (8)               |sky130_fd_sc_hd__nand2_1 (8)               
sky130_fd_sc_hd__nor2_1 (2)                |sky130_fd_sc_hd__nor2_1 (2)                
sky130_fd_sc_hd__nand4_1 (3)               |sky130_fd_sc_hd__nand4_1 (3)               
sky130_fd_sc_hd__nand3_1 (1)               |sky130_fd_sc_hd__nand3_1 (1)               
sky130_fd_sc_hd__inv_1 (4)                 |sky130_fd_sc_hd__inv_1 (4)                 
Number of devices: 18                      |Number of devices: 18                      
Number of nets: 28                         |Number of nets: 28                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: seg_selector_logic              |Circuit 2: seg_selector_logic              
-------------------------------------------|-------------------------------------------
SB[2]                                      |SB[2]                                      
SB[1]                                      |SB[1]                                      
SB[4]                                      |SB[4]                                      
SB[3]                                      |SB[3]                                      
b[8]                                       |b[8]                                       
b[9]                                       |b[9]                                       
VDD                                        |VDD                                        
GND                                        |GND                                        
bb[6]                                      |bb[6]                                      
bb[7]                                      |bb[7]                                      
bb[9]                                      |bb[9]                                      
b[6]                                       |b[6]                                       
b[7]                                       |b[7]                                       
bb[8]                                      |bb[8]                                      
S[2]                                       |S[2]                                       
S[3]                                       |S[3]                                       
S[4]                                       |S[4]                                       
S[1]                                       |S[1]                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes seg_selector_logic and seg_selector_logic are equivalent.

Subcircuit summary:
Circuit 1: dcell_lv                        |Circuit 2: dcell_lv                        
-------------------------------------------|-------------------------------------------
logic_shift_seg2 (1)                       |logic_shift_seg2 (1)                       
seg_selector_logic (1)                     |seg_selector_logic (1)                     
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 22                         |Number of nets: 22                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: dcell_lv                        |Circuit 2: dcell_lv                        
-------------------------------------------|-------------------------------------------
bb[9]                                      |bb[9]                                      
S[1]                                       |S[1]                                       
S[2]                                       |S[2]                                       
S[3]                                       |S[3]                                       
S[4]                                       |S[4]                                       
SB[1]                                      |SB[1]                                      
SB[2]                                      |SB[2]                                      
SB[3]                                      |SB[3]                                      
SB[4]                                      |SB[4]                                      
DS[8]                                      |DS[8]                                      
DS[9]                                      |DS[9]                                      
DSB[8]                                     |DSB[8]                                     
DSB[9]                                     |DSB[9]                                     
b[6]                                       |b[6]                                       
b[7]                                       |b[7]                                       
b[8]                                       |b[8]                                       
b[9]                                       |b[9]                                       
bb[6]                                      |bb[6]                                      
bb[7]                                      |bb[7]                                      
bb[8]                                      |bb[8]                                      
VDD                                        |VDD                                        
GND                                        |GND                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dcell_lv and dcell_lv are equivalent.

Final result: Circuits match uniquely.
.
