The materials are open source and can be re-used and modified, given that the copyright headers in each file is NOT removed. 
Author: Sajeed Mohammad Shahriat 
Affiliation: Rochester Institute of Technology
Reference(s): http://www.fpga4student.com/p/verilog-project.html
