-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv_kernel_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    noy : IN STD_LOGIC_VECTOR (31 downto 0);
    stride : IN STD_LOGIC_VECTOR (31 downto 0);
    pad : IN STD_LOGIC_VECTOR (31 downto 0);
    add26 : IN STD_LOGIC_VECTOR (31 downto 0);
    mul_ln410_1 : IN STD_LOGIC_VECTOR (95 downto 0);
    out_base_addr : IN STD_LOGIC_VECTOR (31 downto 0);
    act_mem : IN STD_LOGIC_VECTOR (63 downto 0);
    add36 : IN STD_LOGIC_VECTOR (31 downto 0);
    mul_ln410 : IN STD_LOGIC_VECTOR (63 downto 0);
    brmerge_mid132 : IN STD_LOGIC_VECTOR (0 downto 0);
    brmerge46_mid144 : IN STD_LOGIC_VECTOR (0 downto 0);
    brmerge49_mid156 : IN STD_LOGIC_VECTOR (0 downto 0);
    nox : IN STD_LOGIC_VECTOR (31 downto 0);
    icmp_ln422_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    mul35 : IN STD_LOGIC_VECTOR (31 downto 0);
    sub_ln435 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_371_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_371_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_371_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_371_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_371_p_ce : OUT STD_LOGIC );
end;


architecture behav of conv_kernel_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv96_0 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv96_1 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal icmp_ln418_reg_2501 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_6_reg_2624 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op272_readreq_state9 : BOOLEAN;
    signal ap_block_state9_io : BOOLEAN;
    signal icmp_ln418_reg_2501_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_8_reg_2686 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_8_reg_2686_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op375_read_state18 : BOOLEAN;
    signal ap_block_state18_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_state27_pp0_stage8_iter2 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage8 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem0_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal gmem0_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal gmem0_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal gmem0_blk_n_AR : STD_LOGIC;
    signal or_ln431_1_reg_2614 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal or_ln431_3_reg_2652 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal or_ln431_5_reg_2676 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal or_ln431_6_reg_2624_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal or_ln431_7_reg_2662 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_7_reg_2662_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal or_ln431_9_reg_2628 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_9_reg_2628_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_10_reg_2666 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_10_reg_2666_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_11_reg_2690 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln418_reg_2501_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_11_reg_2690_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_reg_356 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_1_reg_368 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_3_reg_380 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_5_reg_392 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_7_reg_404 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_9_reg_416 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_11_reg_428 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_13_reg_440 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val_18_reg_452 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op277_readreq_state10 : BOOLEAN;
    signal ap_block_state10_io : BOOLEAN;
    signal ap_predicate_op399_read_state19 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal mul39_fu_508_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul39_reg_2494 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage1_iter1 : BOOLEAN;
    signal ap_predicate_op283_readreq_state11 : BOOLEAN;
    signal ap_block_state11_io : BOOLEAN;
    signal ap_predicate_op422_read_state20 : BOOLEAN;
    signal ap_block_state20_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state29_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal icmp_ln418_fu_519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_fu_533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_reg_2505 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul39_mid1_fu_538_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul39_mid1_reg_2521 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul40_fu_586_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul40_reg_2528 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage2_iter1 : BOOLEAN;
    signal ap_predicate_op290_readreq_state12 : BOOLEAN;
    signal ap_block_state12_io : BOOLEAN;
    signal ap_predicate_op444_read_state21 : BOOLEAN;
    signal ap_block_state21_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal mul20_fu_590_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul20_reg_2533 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul781_fu_595_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul781_reg_2542 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln418_fu_600_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln418_reg_2547 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln420_fu_803_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln420_reg_2553 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_predicate_op291_read_state13 : BOOLEAN;
    signal ap_block_state13_pp0_stage3_iter1 : BOOLEAN;
    signal ap_predicate_op299_readreq_state13 : BOOLEAN;
    signal ap_block_state13_io : BOOLEAN;
    signal ap_block_state22_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal select_ln420_1_fu_822_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln420_1_reg_2559 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln420_2_fu_858_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln420_2_reg_2564 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln420_3_fu_900_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln420_3_reg_2571 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln420_4_fu_942_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln420_4_reg_2578 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln420_5_fu_950_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln420_5_reg_2585 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln420_6_fu_958_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln420_6_reg_2590 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln420_7_fu_966_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln420_7_reg_2595 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln420_3_fu_1001_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln420_3_reg_2600 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_predicate_op301_read_state14 : BOOLEAN;
    signal ap_block_state14_pp0_stage4_iter1 : BOOLEAN;
    signal ap_predicate_op309_readreq_state14 : BOOLEAN;
    signal ap_block_state14_io : BOOLEAN;
    signal ap_block_state23_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal mul29_fu_1006_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul29_reg_2606 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln431_1_fu_1032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_addr_reg_2618 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln431_6_fu_1080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_9_fu_1085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln420_1_fu_1094_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln420_1_reg_2632 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_predicate_op172_readreq_state6 : BOOLEAN;
    signal ap_block_state6_io : BOOLEAN;
    signal ap_predicate_op313_read_state15 : BOOLEAN;
    signal ap_block_state15_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state24_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal add_ln420_2_fu_1103_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln420_2_reg_2639 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln431_fu_1108_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln431_reg_2646 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln431_3_fu_1135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_addr_1_reg_2656 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln431_7_fu_1182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_10_fu_1187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln431_1_fu_1196_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln431_1_reg_2670 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_predicate_op197_readreq_state7 : BOOLEAN;
    signal ap_block_state7_io : BOOLEAN;
    signal ap_predicate_op324_read_state16 : BOOLEAN;
    signal ap_block_state16_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state25_pp0_stage6_iter2 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal or_ln431_5_fu_1223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_addr_2_reg_2680 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln431_8_fu_1270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_11_fu_1275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_addr_9_reg_2694 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_addr_9_reg_2694_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_addr_3_reg_2700 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_predicate_op226_readreq_state8 : BOOLEAN;
    signal ap_block_state8_io : BOOLEAN;
    signal ap_predicate_op350_read_state17 : BOOLEAN;
    signal ap_block_state17_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_state26_pp0_stage7_iter2 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal gmem0_addr_4_reg_2706 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_addr_5_reg_2712 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_addr_6_reg_2718 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_addr_7_reg_2724 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_addr_8_reg_2730 : STD_LOGIC_VECTOR (63 downto 0);
    signal in_val_fu_1573_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val_reg_2736 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val_2_fu_1577_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val_2_reg_2741 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val_4_fu_1581_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val_4_reg_2746 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val_6_fu_1585_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val_6_reg_2751 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_2_fu_1673_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_2_reg_2756 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val_8_fu_1682_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val_8_reg_2763 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_4_fu_1769_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_4_reg_2768 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val_10_fu_1777_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val_10_reg_2775 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal max_6_fu_1864_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_6_reg_2780 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val_12_fu_1872_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val_12_reg_2787 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_8_fu_1959_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_8_reg_2792 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val_14_fu_1967_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val_14_reg_2799 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_10_fu_2054_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_10_reg_2804 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val_16_fu_2062_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val_16_reg_2811 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_12_fu_2149_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_12_reg_2816 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_14_fu_2240_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_14_reg_2823 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_16_fu_2331_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_16_reg_2830 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_max_reg_356 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_max_reg_356 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_max_1_phi_fu_372_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_max_1_reg_368 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_max_3_phi_fu_384_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_max_3_reg_380 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_max_5_phi_fu_396_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_max_5_reg_392 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_max_7_phi_fu_408_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_max_7_reg_404 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_max_9_phi_fu_420_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_max_9_reg_416 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_max_11_phi_fu_432_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_max_11_reg_428 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_max_13_phi_fu_444_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_max_13_reg_440 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_in_val_18_phi_fu_456_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_in_val_18_reg_452 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln436_fu_1070_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln436_1_fu_1172_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln436_2_fu_1260_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln449_fu_1317_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln436_3_fu_1358_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln436_4_fu_1399_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln436_5_fu_1440_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln436_6_fu_1481_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln436_7_fu_1522_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln436_8_fu_1563_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal x_fu_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln422_fu_981_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal y_fu_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln420_8_fu_974_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_fu_124 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln420_9_fu_560_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal f_fu_128 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln418_11_fu_543_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten66_fu_132 : STD_LOGIC_VECTOR (95 downto 0);
    signal add_ln418_fu_524_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_fu_464_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_464_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_3_fu_513_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_3_fu_513_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln418_11_fu_543_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln420_4_fu_554_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul781_fu_595_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln418_fu_600_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ult_fu_615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub45_fu_607_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmp22_fu_611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev34_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add21_1_fu_636_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ult35_fu_646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp22_1_fu_641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev36_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add21_2_fu_669_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ult37_fu_679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp22_2_fu_674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev38_fu_684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul40_mid1_fu_710_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub45_mid1_fu_714_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal brmerge_fu_630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge46_fu_663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge49_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul417_mid152_fu_749_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul417_fu_690_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul415_mid140_fu_737_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul415_fu_657_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul413_fu_625_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln422_fu_782_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln422_fu_782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln418_10_fu_787_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_fu_798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_3_fu_793_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln418_1_fu_705_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul781_mid1_fu_816_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln418_3_fu_726_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul20_mid1_fu_811_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ult43_fu_835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln418_2_fu_719_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmp22_mid1_fu_830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev44_fu_840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_mid1_fu_852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln418_4_fu_731_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add21_1_mid1_fu_866_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ult45_fu_877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp22_1_mid1_fu_872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev46_fu_882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge46_mid1_fu_894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln418_5_fu_743_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add21_2_mid1_fu_908_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ult47_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp22_2_mid1_fu_914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev48_fu_924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge49_mid1_fu_936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln418_6_fu_755_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul417_mid1_fu_930_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln418_7_fu_761_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul415_mid1_fu_888_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln418_8_fu_768_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul413_mid1_fu_846_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln418_9_fu_775_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln420_3_fu_997_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln431_1_fu_1015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln431_fu_1010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln431_fu_1020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_fu_1026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln436_fu_1037_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln_fu_1043_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln436_fu_1051_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln436_1_fu_1055_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1_fu_1060_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal mul_ln420_1_fu_1090_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln420_2_fu_1099_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln431_3_fu_1118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln431_2_fu_1113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln431_1_fu_1123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_fu_1129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln436_2_fu_1140_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln436_1_fu_1145_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln436_1_fu_1153_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln436_3_fu_1157_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln436_1_fu_1162_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal icmp_ln431_5_fu_1206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln431_4_fu_1201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln431_2_fu_1211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_4_fu_1217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln436_4_fu_1228_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln436_2_fu_1233_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln436_2_fu_1241_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln436_5_fu_1245_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln436_2_fu_1250_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln449_2_fu_1280_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln420_fu_1192_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln449_fu_1284_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln1_fu_1290_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln449_fu_1298_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln449_1_fu_1302_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln3_fu_1307_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln436_6_fu_1327_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln436_3_fu_1331_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln436_3_fu_1339_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln436_7_fu_1343_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln436_3_fu_1348_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln436_8_fu_1368_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln436_4_fu_1372_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln436_4_fu_1380_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln436_9_fu_1384_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln436_4_fu_1389_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln436_10_fu_1409_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln436_5_fu_1413_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln436_5_fu_1421_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln436_11_fu_1425_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln436_5_fu_1430_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln436_12_fu_1450_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln436_6_fu_1454_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln436_6_fu_1462_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln436_13_fu_1466_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln436_6_fu_1471_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln436_14_fu_1491_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln436_7_fu_1495_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln436_7_fu_1503_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln436_15_fu_1507_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln436_7_fu_1512_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln436_16_fu_1532_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln436_8_fu_1536_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln436_8_fu_1544_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln436_17_fu_1548_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln436_8_fu_1553_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal bitcast_ln444_fu_1589_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln444_1_fu_1607_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1593_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln444_fu_1603_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln444_1_fu_1631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_fu_1625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_1611_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln444_1_fu_1621_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln444_3_fu_1649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_2_fu_1643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln444_fu_1637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln444_1_fu_1655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln444_fu_1661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln444_1_fu_1667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln444_2_fu_1686_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln444_3_fu_1704_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_1690_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln444_2_fu_1700_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln444_5_fu_1727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_4_fu_1721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_1707_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln444_3_fu_1717_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln444_7_fu_1745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_6_fu_1739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln444_2_fu_1733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln444_3_fu_1751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln444_2_fu_1757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln444_3_fu_1763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln444_4_fu_1781_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln444_5_fu_1799_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_1785_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln444_4_fu_1795_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln444_9_fu_1822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_8_fu_1816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_1802_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln444_5_fu_1812_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln444_11_fu_1840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_10_fu_1834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln444_4_fu_1828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln444_5_fu_1846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln444_4_fu_1852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln444_5_fu_1858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln444_6_fu_1876_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln444_7_fu_1894_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_1880_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln444_6_fu_1890_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln444_13_fu_1917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_12_fu_1911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_1897_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln444_7_fu_1907_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln444_15_fu_1935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_14_fu_1929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln444_6_fu_1923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln444_7_fu_1941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln444_6_fu_1947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln444_7_fu_1953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln444_8_fu_1971_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln444_9_fu_1989_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_1975_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln444_8_fu_1985_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln444_17_fu_2012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_16_fu_2006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1992_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln444_9_fu_2002_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln444_19_fu_2030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_18_fu_2024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln444_8_fu_2018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln444_9_fu_2036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln444_8_fu_2042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln444_9_fu_2048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln444_10_fu_2066_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln444_11_fu_2084_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_2070_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln444_10_fu_2080_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln444_21_fu_2107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_20_fu_2101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_2087_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln444_11_fu_2097_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln444_23_fu_2125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_22_fu_2119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln444_10_fu_2113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln444_11_fu_2131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln444_10_fu_2137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln444_11_fu_2143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln444_12_fu_2157_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln444_13_fu_2175_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_2161_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln444_12_fu_2171_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln444_25_fu_2198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_24_fu_2192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_2178_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln444_13_fu_2188_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln444_27_fu_2216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_26_fu_2210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln444_12_fu_2204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln444_13_fu_2222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln444_12_fu_2228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln444_13_fu_2234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln444_14_fu_2248_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln444_15_fu_2266_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_2252_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln444_14_fu_2262_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln444_29_fu_2289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_28_fu_2283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_2269_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln444_15_fu_2279_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln444_31_fu_2307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_30_fu_2301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln444_14_fu_2295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln444_15_fu_2313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln444_14_fu_2319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln444_15_fu_2325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_464_ce : STD_LOGIC;
    signal ap_block_pp0_stage5_00001 : BOOLEAN;
    signal ap_block_pp0_stage6_00001 : BOOLEAN;
    signal ap_block_pp0_stage7_00001 : BOOLEAN;
    signal ap_block_pp0_stage8_00001 : BOOLEAN;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal ap_block_pp0_stage3_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter2_stage1 : STD_LOGIC;
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to3 : STD_LOGIC;
    signal ap_done_pending_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_818 : BOOLEAN;
    signal ap_condition_794 : BOOLEAN;
    signal ap_condition_806 : BOOLEAN;
    signal ap_condition_737 : BOOLEAN;
    signal ap_condition_756 : BOOLEAN;
    signal ap_condition_766 : BOOLEAN;
    signal ap_condition_775 : BOOLEAN;
    signal ap_condition_784 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component conv_kernel_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_32s_32s_32_1_1_U347 : component conv_kernel_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => f_fu_128,
        din1 => noy,
        dout => mul39_fu_508_p2);

    mul_32s_32s_32_1_1_U348 : component conv_kernel_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => f_3_fu_513_p2,
        din1 => noy,
        dout => mul39_mid1_fu_538_p2);

    mul_32s_32s_32_1_1_U349 : component conv_kernel_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => mul39_reg_2494,
        din1 => stride,
        dout => mul40_fu_586_p2);

    mul_32s_32s_32_1_1_U350 : component conv_kernel_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => y_fu_120,
        din1 => stride,
        dout => mul20_fu_590_p2);

    mul_32s_32s_32_1_1_U351 : component conv_kernel_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => mul39_mid1_reg_2521,
        din1 => stride,
        dout => mul40_mid1_fu_710_p2);

    mul_32s_32s_32_1_1_U352 : component conv_kernel_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => y_3_fu_793_p2,
        din1 => stride,
        dout => mul20_mid1_fu_811_p2);

    mul_32s_32s_32_1_1_U353 : component conv_kernel_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => select_ln420_7_reg_2595,
        din1 => mul35,
        dout => mul_ln420_3_fu_997_p2);

    mul_32s_32s_32_1_1_U354 : component conv_kernel_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => select_ln420_reg_2553,
        din1 => stride,
        dout => mul29_fu_1006_p2);

    mul_32s_32s_32_1_1_U355 : component conv_kernel_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => select_ln420_5_reg_2585,
        din1 => mul35,
        dout => mul_ln420_1_fu_1090_p2);

    mul_32s_32s_32_1_1_U356 : component conv_kernel_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => select_ln420_6_reg_2590,
        din1 => mul35,
        dout => mul_ln420_2_fu_1099_p2);

    mul_32s_32s_32_1_1_U357 : component conv_kernel_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => select_ln420_1_reg_2559,
        din1 => nox,
        dout => mul_ln420_fu_1192_p2);

    flow_control_loop_pipe_sequential_init_U : component conv_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage8,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage8)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to1 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to1 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage1))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_max_reg_356_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (or_ln431_1_reg_2614 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_max_reg_356 <= in_val_reg_2736;
            elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001))) then 
                ap_phi_reg_pp0_iter1_max_reg_356 <= ap_phi_reg_pp0_iter0_max_reg_356;
            end if; 
        end if;
    end process;

    f_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                f_fu_128 <= ap_const_lv32_0;
            elsif (((icmp_ln418_fu_519_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                f_fu_128 <= select_ln418_11_fu_543_p3;
            end if; 
        end if;
    end process;

    in_val_18_reg_452_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_818)) then
                if (((or_ln431_11_reg_2690_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter2_reg = ap_const_lv1_0))) then 
                    in_val_18_reg_452 <= in_val_16_reg_2811;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    in_val_18_reg_452 <= ap_phi_reg_pp0_iter2_in_val_18_reg_452;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten66_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten66_fu_132 <= ap_const_lv96_0;
            elsif (((icmp_ln418_fu_519_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                indvar_flatten66_fu_132 <= add_ln418_fu_524_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_fu_124 <= ap_const_lv64_0;
            elsif (((icmp_ln418_fu_519_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                indvar_flatten_fu_124 <= select_ln420_9_fu_560_p3;
            end if; 
        end if;
    end process;

    max_11_reg_428_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_794)) then
                if (((or_ln431_9_reg_2628_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0))) then 
                    max_11_reg_428 <= in_val_12_reg_2787;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    max_11_reg_428 <= ap_phi_reg_pp0_iter2_max_11_reg_428;
                end if;
            end if; 
        end if;
    end process;

    max_13_reg_440_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_806)) then
                if (((icmp_ln418_reg_2501_pp0_iter2_reg = ap_const_lv1_0) and (or_ln431_10_reg_2666_pp0_iter1_reg = ap_const_lv1_0))) then 
                    max_13_reg_440 <= in_val_14_reg_2799;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    max_13_reg_440 <= ap_phi_reg_pp0_iter2_max_13_reg_440;
                end if;
            end if; 
        end if;
    end process;

    max_1_reg_368_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_737)) then
                if (((or_ln431_3_reg_2652 = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0))) then 
                    max_1_reg_368 <= in_val_2_reg_2741;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    max_1_reg_368 <= ap_phi_reg_pp0_iter1_max_1_reg_368;
                end if;
            end if; 
        end if;
    end process;

    max_3_reg_380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_756)) then
                if (((or_ln431_5_reg_2676 = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0))) then 
                    max_3_reg_380 <= in_val_4_reg_2746;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    max_3_reg_380 <= ap_phi_reg_pp0_iter1_max_3_reg_380;
                end if;
            end if; 
        end if;
    end process;

    max_5_reg_392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_766)) then
                if (((or_ln431_6_reg_2624_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0))) then 
                    max_5_reg_392 <= in_val_6_reg_2751;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    max_5_reg_392 <= ap_phi_reg_pp0_iter1_max_5_reg_392;
                end if;
            end if; 
        end if;
    end process;

    max_7_reg_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_775)) then
                if (((or_ln431_7_reg_2662_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0))) then 
                    max_7_reg_404 <= in_val_8_reg_2763;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    max_7_reg_404 <= ap_phi_reg_pp0_iter1_max_7_reg_404;
                end if;
            end if; 
        end if;
    end process;

    max_9_reg_416_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_784)) then
                if (((or_ln431_8_reg_2686_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0))) then 
                    max_9_reg_416 <= in_val_10_reg_2775;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    max_9_reg_416 <= ap_phi_reg_pp0_iter2_max_9_reg_416;
                end if;
            end if; 
        end if;
    end process;

    x_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                x_fu_116 <= ap_const_lv32_0;
            elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln418_reg_2501 = ap_const_lv1_0))) then 
                x_fu_116 <= add_ln422_fu_981_p2;
            end if; 
        end if;
    end process;

    y_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                y_fu_120 <= ap_const_lv32_0;
            elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln418_reg_2501 = ap_const_lv1_0))) then 
                y_fu_120 <= select_ln420_8_fu_974_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln418_reg_2501 = ap_const_lv1_0))) then
                add_ln420_1_reg_2632 <= add_ln420_1_fu_1094_p2;
                add_ln420_2_reg_2639 <= add_ln420_2_fu_1103_p2;
                add_ln431_reg_2646 <= add_ln431_fu_1108_p2;
                or_ln431_10_reg_2666 <= or_ln431_10_fu_1187_p2;
                or_ln431_3_reg_2652 <= or_ln431_3_fu_1135_p2;
                or_ln431_7_reg_2662 <= or_ln431_7_fu_1182_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln418_reg_2501 = ap_const_lv1_0))) then
                add_ln420_3_reg_2600 <= add_ln420_3_fu_1001_p2;
                mul29_reg_2606 <= mul29_fu_1006_p2;
                or_ln431_1_reg_2614 <= or_ln431_1_fu_1032_p2;
                or_ln431_6_reg_2624 <= or_ln431_6_fu_1080_p2;
                or_ln431_9_reg_2628 <= or_ln431_9_fu_1085_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln418_reg_2501 = ap_const_lv1_0))) then
                add_ln431_1_reg_2670 <= add_ln431_1_fu_1196_p2;
                gmem0_addr_9_reg_2694 <= sext_ln449_fu_1317_p1;
                or_ln431_11_reg_2690 <= or_ln431_11_fu_1275_p2;
                or_ln431_5_reg_2676 <= or_ln431_5_fu_1223_p2;
                or_ln431_8_reg_2686 <= or_ln431_8_fu_1270_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln431_3_fu_1135_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln418_reg_2501 = ap_const_lv1_0))) then
                gmem0_addr_1_reg_2656 <= sext_ln436_1_fu_1172_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln431_5_fu_1223_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln418_reg_2501 = ap_const_lv1_0))) then
                gmem0_addr_2_reg_2680 <= sext_ln436_2_fu_1260_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (or_ln431_6_reg_2624 = ap_const_lv1_0) and (icmp_ln418_reg_2501 = ap_const_lv1_0))) then
                gmem0_addr_3_reg_2700 <= sext_ln436_3_fu_1358_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln431_7_reg_2662 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln418_reg_2501 = ap_const_lv1_0))) then
                gmem0_addr_4_reg_2706 <= sext_ln436_4_fu_1399_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (or_ln431_8_reg_2686 = ap_const_lv1_0) and (icmp_ln418_reg_2501 = ap_const_lv1_0))) then
                gmem0_addr_5_reg_2712 <= sext_ln436_5_fu_1440_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln431_9_reg_2628 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln418_reg_2501 = ap_const_lv1_0))) then
                gmem0_addr_6_reg_2718 <= sext_ln436_6_fu_1481_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln431_10_reg_2666 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln418_reg_2501 = ap_const_lv1_0))) then
                gmem0_addr_7_reg_2724 <= sext_ln436_7_fu_1522_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln431_11_reg_2690 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln418_reg_2501 = ap_const_lv1_0))) then
                gmem0_addr_8_reg_2730 <= sext_ln436_8_fu_1563_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then
                gmem0_addr_9_reg_2694_pp0_iter1_reg <= gmem0_addr_9_reg_2694;
                max_2_reg_2756 <= max_2_fu_1673_p3;
                or_ln431_11_reg_2690_pp0_iter1_reg <= or_ln431_11_reg_2690;
                or_ln431_8_reg_2686_pp0_iter1_reg <= or_ln431_8_reg_2686;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln431_1_fu_1032_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln418_reg_2501 = ap_const_lv1_0))) then
                gmem0_addr_reg_2618 <= sext_ln436_fu_1070_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                icmp_ln418_reg_2501 <= icmp_ln418_fu_519_p2;
                icmp_ln418_reg_2501_pp0_iter1_reg <= icmp_ln418_reg_2501;
                icmp_ln418_reg_2501_pp0_iter2_reg <= icmp_ln418_reg_2501_pp0_iter1_reg;
                max_10_reg_2804 <= max_10_fu_2054_p3;
                mul39_reg_2494 <= mul39_fu_508_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln418_fu_519_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                icmp_ln420_reg_2505 <= icmp_ln420_fu_533_p2;
                mul39_mid1_reg_2521 <= mul39_mid1_fu_538_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (or_ln431_8_reg_2686_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0))) then
                in_val_10_reg_2775 <= in_val_10_fu_1777_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln431_9_reg_2628_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0))) then
                in_val_12_reg_2787 <= in_val_12_fu_1872_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln431_10_reg_2666_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0))) then
                in_val_14_reg_2799 <= in_val_14_fu_1967_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln431_11_reg_2690_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                in_val_16_reg_2811 <= in_val_16_fu_2062_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln431_3_reg_2652 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0))) then
                in_val_2_reg_2741 <= in_val_2_fu_1577_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln431_5_reg_2676 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0))) then
                in_val_4_reg_2746 <= in_val_4_fu_1581_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln431_6_reg_2624_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0))) then
                in_val_6_reg_2751 <= in_val_6_fu_1585_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln431_7_reg_2662_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0))) then
                in_val_8_reg_2763 <= in_val_8_fu_1682_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln431_1_reg_2614 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0))) then
                in_val_reg_2736 <= in_val_fu_1573_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                max_12_reg_2816 <= max_12_fu_2149_p3;
                mul20_reg_2533 <= mul20_fu_590_p2;
                mul40_reg_2528 <= mul40_fu_586_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                max_14_reg_2823 <= max_14_fu_2240_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                max_16_reg_2830 <= max_16_fu_2331_p3;
                or_ln431_6_reg_2624_pp0_iter1_reg <= or_ln431_6_reg_2624;
                or_ln431_9_reg_2628_pp0_iter1_reg <= or_ln431_9_reg_2628;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then
                max_4_reg_2768 <= max_4_fu_1769_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001))) then
                max_6_reg_2780 <= max_6_fu_1864_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                max_8_reg_2792 <= max_8_fu_1959_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then
                max_reg_356 <= ap_phi_reg_pp0_iter1_max_reg_356;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln420_reg_2505 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                mul781_reg_2542 <= mul781_fu_595_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then
                or_ln431_10_reg_2666_pp0_iter1_reg <= or_ln431_10_reg_2666;
                or_ln431_7_reg_2662_pp0_iter1_reg <= or_ln431_7_reg_2662;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln418_reg_2501 = ap_const_lv1_0))) then
                select_ln418_reg_2547 <= select_ln418_fu_600_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln418_reg_2501 = ap_const_lv1_0))) then
                select_ln420_1_reg_2559 <= select_ln420_1_fu_822_p3;
                select_ln420_2_reg_2564 <= select_ln420_2_fu_858_p3;
                select_ln420_3_reg_2571 <= select_ln420_3_fu_900_p3;
                select_ln420_4_reg_2578 <= select_ln420_4_fu_942_p3;
                select_ln420_5_reg_2585 <= select_ln420_5_fu_950_p3;
                select_ln420_6_reg_2590 <= select_ln420_6_fu_958_p3;
                select_ln420_7_reg_2595 <= select_ln420_7_fu_966_p3;
                select_ln420_reg_2553 <= select_ln420_fu_803_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage8_subdone, ap_block_pp0_stage1_subdone, ap_condition_exit_pp0_iter2_stage1, ap_idle_pp0_0to1, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to3, ap_done_pending_pp0, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_done_pending_pp0 = ap_const_logic_0) and (ap_idle_pp0_1to3 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if (((ap_idle_pp0_0to1 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    add21_1_fu_636_p2 <= std_logic_vector(unsigned(mul20_reg_2533) + unsigned(ap_const_lv32_1));
    add21_1_mid1_fu_866_p2 <= std_logic_vector(unsigned(mul20_mid1_fu_811_p2) + unsigned(ap_const_lv32_1));
    add21_2_fu_669_p2 <= std_logic_vector(unsigned(mul20_reg_2533) + unsigned(ap_const_lv32_2));
    add21_2_mid1_fu_908_p2 <= std_logic_vector(unsigned(mul20_mid1_fu_811_p2) + unsigned(ap_const_lv32_2));
    add_ln418_fu_524_p2 <= std_logic_vector(unsigned(indvar_flatten66_fu_132) + unsigned(ap_const_lv96_1));
    add_ln420_1_fu_1094_p2 <= std_logic_vector(unsigned(mul_ln420_1_fu_1090_p2) + unsigned(sub_ln435));
    add_ln420_2_fu_1103_p2 <= std_logic_vector(unsigned(mul_ln420_2_fu_1099_p2) + unsigned(sub_ln435));
    add_ln420_3_fu_1001_p2 <= std_logic_vector(unsigned(mul_ln420_3_fu_997_p2) + unsigned(sub_ln435));
    add_ln420_4_fu_554_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_124) + unsigned(ap_const_lv64_1));
    add_ln422_fu_981_p2 <= std_logic_vector(signed(select_ln420_fu_803_p3) + signed(ap_const_lv32_1));
    add_ln431_1_fu_1196_p2 <= std_logic_vector(unsigned(mul29_reg_2606) + unsigned(ap_const_lv32_2));
    add_ln431_fu_1108_p2 <= std_logic_vector(unsigned(mul29_reg_2606) + unsigned(ap_const_lv32_1));
    add_ln436_10_fu_1409_p2 <= std_logic_vector(unsigned(add_ln431_1_reg_2670) + unsigned(add_ln420_2_reg_2639));
    add_ln436_11_fu_1425_p2 <= std_logic_vector(unsigned(zext_ln436_5_fu_1421_p1) + unsigned(act_mem));
    add_ln436_12_fu_1450_p2 <= std_logic_vector(unsigned(mul29_reg_2606) + unsigned(add_ln420_1_reg_2632));
    add_ln436_13_fu_1466_p2 <= std_logic_vector(unsigned(zext_ln436_6_fu_1462_p1) + unsigned(act_mem));
    add_ln436_14_fu_1491_p2 <= std_logic_vector(unsigned(add_ln431_reg_2646) + unsigned(add_ln420_1_reg_2632));
    add_ln436_15_fu_1507_p2 <= std_logic_vector(unsigned(zext_ln436_7_fu_1503_p1) + unsigned(act_mem));
    add_ln436_16_fu_1532_p2 <= std_logic_vector(unsigned(add_ln431_1_reg_2670) + unsigned(add_ln420_1_reg_2632));
    add_ln436_17_fu_1548_p2 <= std_logic_vector(unsigned(zext_ln436_8_fu_1544_p1) + unsigned(act_mem));
    add_ln436_1_fu_1055_p2 <= std_logic_vector(unsigned(zext_ln436_fu_1051_p1) + unsigned(act_mem));
    add_ln436_2_fu_1140_p2 <= std_logic_vector(unsigned(add_ln431_fu_1108_p2) + unsigned(add_ln420_3_reg_2600));
    add_ln436_3_fu_1157_p2 <= std_logic_vector(unsigned(zext_ln436_1_fu_1153_p1) + unsigned(act_mem));
    add_ln436_4_fu_1228_p2 <= std_logic_vector(unsigned(add_ln431_1_fu_1196_p2) + unsigned(add_ln420_3_reg_2600));
    add_ln436_5_fu_1245_p2 <= std_logic_vector(unsigned(zext_ln436_2_fu_1241_p1) + unsigned(act_mem));
    add_ln436_6_fu_1327_p2 <= std_logic_vector(unsigned(mul29_reg_2606) + unsigned(add_ln420_2_reg_2639));
    add_ln436_7_fu_1343_p2 <= std_logic_vector(unsigned(zext_ln436_3_fu_1339_p1) + unsigned(act_mem));
    add_ln436_8_fu_1368_p2 <= std_logic_vector(unsigned(add_ln431_reg_2646) + unsigned(add_ln420_2_reg_2639));
    add_ln436_9_fu_1384_p2 <= std_logic_vector(unsigned(zext_ln436_4_fu_1380_p1) + unsigned(act_mem));
    add_ln436_fu_1037_p2 <= std_logic_vector(unsigned(mul29_fu_1006_p2) + unsigned(add_ln420_3_fu_1001_p2));
    add_ln449_1_fu_1302_p2 <= std_logic_vector(unsigned(zext_ln449_fu_1298_p1) + unsigned(act_mem));
    add_ln449_2_fu_1280_p2 <= std_logic_vector(signed(select_ln420_reg_2553) + signed(out_base_addr));
    add_ln449_fu_1284_p2 <= std_logic_vector(unsigned(add_ln449_2_fu_1280_p2) + unsigned(mul_ln420_fu_1192_p2));
    and_ln444_10_fu_2137_p2 <= (or_ln444_11_fu_2131_p2 and or_ln444_10_fu_2113_p2);
    and_ln444_11_fu_2143_p2 <= (grp_fu_371_p_dout0 and and_ln444_10_fu_2137_p2);
    and_ln444_12_fu_2228_p2 <= (or_ln444_13_fu_2222_p2 and or_ln444_12_fu_2204_p2);
    and_ln444_13_fu_2234_p2 <= (grp_fu_371_p_dout0 and and_ln444_12_fu_2228_p2);
    and_ln444_14_fu_2319_p2 <= (or_ln444_15_fu_2313_p2 and or_ln444_14_fu_2295_p2);
    and_ln444_15_fu_2325_p2 <= (grp_fu_371_p_dout0 and and_ln444_14_fu_2319_p2);
    and_ln444_1_fu_1667_p2 <= (grp_fu_371_p_dout0 and and_ln444_fu_1661_p2);
    and_ln444_2_fu_1757_p2 <= (or_ln444_3_fu_1751_p2 and or_ln444_2_fu_1733_p2);
    and_ln444_3_fu_1763_p2 <= (grp_fu_371_p_dout0 and and_ln444_2_fu_1757_p2);
    and_ln444_4_fu_1852_p2 <= (or_ln444_5_fu_1846_p2 and or_ln444_4_fu_1828_p2);
    and_ln444_5_fu_1858_p2 <= (grp_fu_371_p_dout0 and and_ln444_4_fu_1852_p2);
    and_ln444_6_fu_1947_p2 <= (or_ln444_7_fu_1941_p2 and or_ln444_6_fu_1923_p2);
    and_ln444_7_fu_1953_p2 <= (grp_fu_371_p_dout0 and and_ln444_6_fu_1947_p2);
    and_ln444_8_fu_2042_p2 <= (or_ln444_9_fu_2036_p2 and or_ln444_8_fu_2018_p2);
    and_ln444_9_fu_2048_p2 <= (grp_fu_371_p_dout0 and and_ln444_8_fu_2042_p2);
    and_ln444_fu_1661_p2 <= (or_ln444_fu_1637_p2 and or_ln444_1_fu_1655_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_00001_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_gmem0_RVALID, ap_predicate_op399_read_state19)
    begin
                ap_block_pp0_stage0_00001 <= ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op399_read_state19 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, m_axi_gmem0_RVALID, ap_block_state10_io, ap_predicate_op399_read_state19)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_io)) or ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op399_read_state19 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, m_axi_gmem0_RVALID, ap_block_state10_io, ap_predicate_op399_read_state19)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_io)) or ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op399_read_state19 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_00001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, m_axi_gmem0_RVALID, m_axi_gmem0_BVALID, ap_predicate_op422_read_state20)
    begin
                ap_block_pp0_stage1_00001 <= (((m_axi_gmem0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op422_read_state20 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, m_axi_gmem0_RVALID, m_axi_gmem0_BVALID, ap_block_state11_io, ap_predicate_op422_read_state20)
    begin
                ap_block_pp0_stage1_11001 <= (((m_axi_gmem0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_io)) or ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op422_read_state20 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, m_axi_gmem0_RVALID, m_axi_gmem0_BVALID, ap_block_state11_io, ap_predicate_op422_read_state20)
    begin
                ap_block_pp0_stage1_subdone <= (((m_axi_gmem0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_io)) or ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op422_read_state20 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_00001_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_gmem0_RVALID, ap_predicate_op444_read_state21)
    begin
                ap_block_pp0_stage2_00001 <= ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op444_read_state21 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, m_axi_gmem0_RVALID, ap_block_state12_io, ap_predicate_op444_read_state21)
    begin
                ap_block_pp0_stage2_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state12_io)) or ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op444_read_state21 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, m_axi_gmem0_RVALID, ap_block_state12_io, ap_predicate_op444_read_state21)
    begin
                ap_block_pp0_stage2_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state12_io)) or ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op444_read_state21 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_00001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_RVALID, ap_predicate_op291_read_state13)
    begin
                ap_block_pp0_stage3_00001 <= ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op291_read_state13 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_RVALID, ap_predicate_op291_read_state13, ap_block_state13_io)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state13_io) or ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op291_read_state13 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_RVALID, ap_predicate_op291_read_state13, ap_block_state13_io)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state13_io) or ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op291_read_state13 = ap_const_boolean_1))));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, m_axi_gmem0_AWREADY, m_axi_gmem0_RVALID, ap_predicate_op301_read_state14, ap_block_state14_io)
    begin
                ap_block_pp0_stage4_11001 <= (((m_axi_gmem0_AWREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state14_io) or ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op301_read_state14 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, m_axi_gmem0_AWREADY, m_axi_gmem0_RVALID, ap_predicate_op301_read_state14, ap_block_state14_io)
    begin
                ap_block_pp0_stage4_subdone <= (((m_axi_gmem0_AWREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state14_io) or ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op301_read_state14 = ap_const_boolean_1)))));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_00001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_RVALID, ap_predicate_op313_read_state15)
    begin
                ap_block_pp0_stage5_00001 <= ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op313_read_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage5_01001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_RVALID, ap_predicate_op313_read_state15)
    begin
                ap_block_pp0_stage5_01001 <= ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op313_read_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, m_axi_gmem0_WREADY, m_axi_gmem0_RVALID, ap_block_state6_io, ap_predicate_op313_read_state15)
    begin
                ap_block_pp0_stage5_11001 <= (((m_axi_gmem0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op313_read_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io)));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, m_axi_gmem0_WREADY, m_axi_gmem0_RVALID, ap_block_state6_io, ap_predicate_op313_read_state15)
    begin
                ap_block_pp0_stage5_subdone <= (((m_axi_gmem0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op313_read_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io)));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_00001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_RVALID, ap_predicate_op324_read_state16)
    begin
                ap_block_pp0_stage6_00001 <= ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op324_read_state16 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem0_RVALID, ap_block_state7_io, ap_predicate_op324_read_state16)
    begin
                ap_block_pp0_stage6_11001 <= (((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op324_read_state16 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io)));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem0_RVALID, ap_block_state7_io, ap_predicate_op324_read_state16)
    begin
                ap_block_pp0_stage6_subdone <= (((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op324_read_state16 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io)));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_00001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_RVALID, ap_predicate_op350_read_state17)
    begin
                ap_block_pp0_stage7_00001 <= ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op350_read_state17 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem0_RVALID, ap_block_state8_io, ap_predicate_op350_read_state17)
    begin
                ap_block_pp0_stage7_11001 <= (((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op350_read_state17 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_io)));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem0_RVALID, ap_block_state8_io, ap_predicate_op350_read_state17)
    begin
                ap_block_pp0_stage7_subdone <= (((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op350_read_state17 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_io)));
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_00001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_RVALID, ap_predicate_op375_read_state18)
    begin
                ap_block_pp0_stage8_00001 <= ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op375_read_state18 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem0_RVALID, ap_block_state9_io, ap_predicate_op375_read_state18)
    begin
                ap_block_pp0_stage8_11001 <= (((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op375_read_state18 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state9_io)));
    end process;


    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem0_RVALID, ap_block_state9_io, ap_predicate_op375_read_state18)
    begin
                ap_block_pp0_stage8_subdone <= (((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op375_read_state18 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state9_io)));
    end process;


    ap_block_state10_io_assign_proc : process(m_axi_gmem0_ARREADY, ap_predicate_op277_readreq_state10)
    begin
                ap_block_state10_io <= ((m_axi_gmem0_ARREADY = ap_const_logic_0) and (ap_predicate_op277_readreq_state10 = ap_const_boolean_1));
    end process;

        ap_block_state10_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_io_assign_proc : process(m_axi_gmem0_ARREADY, ap_predicate_op283_readreq_state11)
    begin
                ap_block_state11_io <= ((m_axi_gmem0_ARREADY = ap_const_logic_0) and (ap_predicate_op283_readreq_state11 = ap_const_boolean_1));
    end process;

        ap_block_state11_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state12_io_assign_proc : process(m_axi_gmem0_ARREADY, ap_predicate_op290_readreq_state12)
    begin
                ap_block_state12_io <= ((m_axi_gmem0_ARREADY = ap_const_logic_0) and (ap_predicate_op290_readreq_state12 = ap_const_boolean_1));
    end process;

        ap_block_state12_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state13_io_assign_proc : process(m_axi_gmem0_ARREADY, ap_predicate_op299_readreq_state13)
    begin
                ap_block_state13_io <= ((m_axi_gmem0_ARREADY = ap_const_logic_0) and (ap_predicate_op299_readreq_state13 = ap_const_boolean_1));
    end process;


    ap_block_state13_pp0_stage3_iter1_assign_proc : process(m_axi_gmem0_RVALID, ap_predicate_op291_read_state13)
    begin
                ap_block_state13_pp0_stage3_iter1 <= ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op291_read_state13 = ap_const_boolean_1));
    end process;


    ap_block_state14_io_assign_proc : process(m_axi_gmem0_ARREADY, ap_predicate_op309_readreq_state14)
    begin
                ap_block_state14_io <= ((m_axi_gmem0_ARREADY = ap_const_logic_0) and (ap_predicate_op309_readreq_state14 = ap_const_boolean_1));
    end process;


    ap_block_state14_pp0_stage4_iter1_assign_proc : process(m_axi_gmem0_RVALID, ap_predicate_op301_read_state14)
    begin
                ap_block_state14_pp0_stage4_iter1 <= ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op301_read_state14 = ap_const_boolean_1));
    end process;


    ap_block_state15_pp0_stage5_iter1_assign_proc : process(m_axi_gmem0_RVALID, ap_predicate_op313_read_state15)
    begin
                ap_block_state15_pp0_stage5_iter1 <= ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op313_read_state15 = ap_const_boolean_1));
    end process;


    ap_block_state16_pp0_stage6_iter1_assign_proc : process(m_axi_gmem0_RVALID, ap_predicate_op324_read_state16)
    begin
                ap_block_state16_pp0_stage6_iter1 <= ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op324_read_state16 = ap_const_boolean_1));
    end process;


    ap_block_state17_pp0_stage7_iter1_assign_proc : process(m_axi_gmem0_RVALID, ap_predicate_op350_read_state17)
    begin
                ap_block_state17_pp0_stage7_iter1 <= ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op350_read_state17 = ap_const_boolean_1));
    end process;


    ap_block_state18_pp0_stage8_iter1_assign_proc : process(m_axi_gmem0_RVALID, ap_predicate_op375_read_state18)
    begin
                ap_block_state18_pp0_stage8_iter1 <= ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op375_read_state18 = ap_const_boolean_1));
    end process;


    ap_block_state19_pp0_stage0_iter2_assign_proc : process(m_axi_gmem0_RVALID, ap_predicate_op399_read_state19)
    begin
                ap_block_state19_pp0_stage0_iter2 <= ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op399_read_state19 = ap_const_boolean_1));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state20_pp0_stage1_iter2_assign_proc : process(m_axi_gmem0_RVALID, ap_predicate_op422_read_state20)
    begin
                ap_block_state20_pp0_stage1_iter2 <= ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op422_read_state20 = ap_const_boolean_1));
    end process;


    ap_block_state21_pp0_stage2_iter2_assign_proc : process(m_axi_gmem0_RVALID, ap_predicate_op444_read_state21)
    begin
                ap_block_state21_pp0_stage2_iter2 <= ((m_axi_gmem0_RVALID = ap_const_logic_0) and (ap_predicate_op444_read_state21 = ap_const_boolean_1));
    end process;

        ap_block_state22_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage6_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage7_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage8_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state29_pp0_stage1_iter3_assign_proc : process(m_axi_gmem0_BVALID)
    begin
                ap_block_state29_pp0_stage1_iter3 <= (m_axi_gmem0_BVALID = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_io_assign_proc : process(m_axi_gmem0_ARREADY, ap_predicate_op172_readreq_state6)
    begin
                ap_block_state6_io <= ((m_axi_gmem0_ARREADY = ap_const_logic_0) and (ap_predicate_op172_readreq_state6 = ap_const_boolean_1));
    end process;

        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_io_assign_proc : process(m_axi_gmem0_ARREADY, ap_predicate_op197_readreq_state7)
    begin
                ap_block_state7_io <= ((m_axi_gmem0_ARREADY = ap_const_logic_0) and (ap_predicate_op197_readreq_state7 = ap_const_boolean_1));
    end process;

        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_io_assign_proc : process(m_axi_gmem0_ARREADY, ap_predicate_op226_readreq_state8)
    begin
                ap_block_state8_io <= ((m_axi_gmem0_ARREADY = ap_const_logic_0) and (ap_predicate_op226_readreq_state8 = ap_const_boolean_1));
    end process;

        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_io_assign_proc : process(m_axi_gmem0_ARREADY, ap_predicate_op272_readreq_state9)
    begin
                ap_block_state9_io <= ((m_axi_gmem0_ARREADY = ap_const_logic_0) and (ap_predicate_op272_readreq_state9 = ap_const_boolean_1));
    end process;

        ap_block_state9_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_737_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
                ap_condition_737 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001));
    end process;


    ap_condition_756_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
                ap_condition_756 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001));
    end process;


    ap_condition_766_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001)
    begin
                ap_condition_766 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001));
    end process;


    ap_condition_775_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
                ap_condition_775 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001));
    end process;


    ap_condition_784_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
                ap_condition_784 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_794_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_794 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001));
    end process;


    ap_condition_806_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_806 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001));
    end process;


    ap_condition_818_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_818 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001));
    end process;


    ap_condition_exit_pp0_iter0_stage8_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage8, icmp_ln418_reg_2501, ap_block_pp0_stage8_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (icmp_ln418_reg_2501 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage8 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage1_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln418_reg_2501_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter2_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_done_pending_pp0_assign_proc : process(ap_loop_exit_ready, ap_loop_exit_ready_pp0_iter1_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (not(((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0) and (ap_loop_exit_ready = ap_const_logic_0)))) then 
            ap_done_pending_pp0 <= ap_const_logic_1;
        else 
            ap_done_pending_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to3_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to3 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage8;

    ap_phi_mux_in_val_18_phi_fu_456_p4_assign_proc : process(icmp_ln418_reg_2501_pp0_iter2_reg, or_ln431_11_reg_2690_pp0_iter1_reg, in_val_16_reg_2811)
    begin
        if (((or_ln431_11_reg_2690_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter2_reg = ap_const_lv1_0))) then 
            ap_phi_mux_in_val_18_phi_fu_456_p4 <= in_val_16_reg_2811;
        else 
            ap_phi_mux_in_val_18_phi_fu_456_p4 <= ap_const_lv32_0;
        end if; 
    end process;


    ap_phi_mux_max_11_phi_fu_432_p4_assign_proc : process(icmp_ln418_reg_2501_pp0_iter1_reg, or_ln431_9_reg_2628_pp0_iter1_reg, in_val_12_reg_2787)
    begin
        if (((or_ln431_9_reg_2628_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_max_11_phi_fu_432_p4 <= in_val_12_reg_2787;
        else 
            ap_phi_mux_max_11_phi_fu_432_p4 <= ap_const_lv32_0;
        end if; 
    end process;


    ap_phi_mux_max_13_phi_fu_444_p4_assign_proc : process(or_ln431_10_reg_2666_pp0_iter1_reg, icmp_ln418_reg_2501_pp0_iter2_reg, in_val_14_reg_2799)
    begin
        if (((icmp_ln418_reg_2501_pp0_iter2_reg = ap_const_lv1_0) and (or_ln431_10_reg_2666_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_max_13_phi_fu_444_p4 <= in_val_14_reg_2799;
        else 
            ap_phi_mux_max_13_phi_fu_444_p4 <= ap_const_lv32_0;
        end if; 
    end process;


    ap_phi_mux_max_1_phi_fu_372_p4_assign_proc : process(icmp_ln418_reg_2501_pp0_iter1_reg, or_ln431_3_reg_2652, in_val_2_reg_2741)
    begin
        if (((or_ln431_3_reg_2652 = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_max_1_phi_fu_372_p4 <= in_val_2_reg_2741;
        else 
            ap_phi_mux_max_1_phi_fu_372_p4 <= ap_const_lv32_0;
        end if; 
    end process;


    ap_phi_mux_max_3_phi_fu_384_p4_assign_proc : process(icmp_ln418_reg_2501_pp0_iter1_reg, or_ln431_5_reg_2676, in_val_4_reg_2746)
    begin
        if (((or_ln431_5_reg_2676 = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_max_3_phi_fu_384_p4 <= in_val_4_reg_2746;
        else 
            ap_phi_mux_max_3_phi_fu_384_p4 <= ap_const_lv32_0;
        end if; 
    end process;


    ap_phi_mux_max_5_phi_fu_396_p4_assign_proc : process(icmp_ln418_reg_2501_pp0_iter1_reg, or_ln431_6_reg_2624_pp0_iter1_reg, in_val_6_reg_2751)
    begin
        if (((or_ln431_6_reg_2624_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_max_5_phi_fu_396_p4 <= in_val_6_reg_2751;
        else 
            ap_phi_mux_max_5_phi_fu_396_p4 <= ap_const_lv32_0;
        end if; 
    end process;


    ap_phi_mux_max_7_phi_fu_408_p4_assign_proc : process(icmp_ln418_reg_2501_pp0_iter1_reg, or_ln431_7_reg_2662_pp0_iter1_reg, in_val_8_reg_2763)
    begin
        if (((or_ln431_7_reg_2662_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_max_7_phi_fu_408_p4 <= in_val_8_reg_2763;
        else 
            ap_phi_mux_max_7_phi_fu_408_p4 <= ap_const_lv32_0;
        end if; 
    end process;


    ap_phi_mux_max_9_phi_fu_420_p4_assign_proc : process(icmp_ln418_reg_2501_pp0_iter1_reg, or_ln431_8_reg_2686_pp0_iter1_reg, in_val_10_reg_2775)
    begin
        if (((or_ln431_8_reg_2686_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_max_9_phi_fu_420_p4 <= in_val_10_reg_2775;
        else 
            ap_phi_mux_max_9_phi_fu_420_p4 <= ap_const_lv32_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_max_reg_356 <= ap_const_lv32_0;
    ap_phi_reg_pp0_iter1_max_1_reg_368 <= ap_const_lv32_0;
    ap_phi_reg_pp0_iter1_max_3_reg_380 <= ap_const_lv32_0;
    ap_phi_reg_pp0_iter1_max_5_reg_392 <= ap_const_lv32_0;
    ap_phi_reg_pp0_iter1_max_7_reg_404 <= ap_const_lv32_0;
    ap_phi_reg_pp0_iter2_in_val_18_reg_452 <= ap_const_lv32_0;
    ap_phi_reg_pp0_iter2_max_11_reg_428 <= ap_const_lv32_0;
    ap_phi_reg_pp0_iter2_max_13_reg_440 <= ap_const_lv32_0;
    ap_phi_reg_pp0_iter2_max_9_reg_416 <= ap_const_lv32_0;

    ap_predicate_op172_readreq_state6_assign_proc : process(icmp_ln418_reg_2501, or_ln431_1_reg_2614)
    begin
                ap_predicate_op172_readreq_state6 <= ((or_ln431_1_reg_2614 = ap_const_lv1_0) and (icmp_ln418_reg_2501 = ap_const_lv1_0));
    end process;


    ap_predicate_op197_readreq_state7_assign_proc : process(icmp_ln418_reg_2501, or_ln431_3_reg_2652)
    begin
                ap_predicate_op197_readreq_state7 <= ((or_ln431_3_reg_2652 = ap_const_lv1_0) and (icmp_ln418_reg_2501 = ap_const_lv1_0));
    end process;


    ap_predicate_op226_readreq_state8_assign_proc : process(icmp_ln418_reg_2501, or_ln431_5_reg_2676)
    begin
                ap_predicate_op226_readreq_state8 <= ((or_ln431_5_reg_2676 = ap_const_lv1_0) and (icmp_ln418_reg_2501 = ap_const_lv1_0));
    end process;


    ap_predicate_op272_readreq_state9_assign_proc : process(icmp_ln418_reg_2501, or_ln431_6_reg_2624)
    begin
                ap_predicate_op272_readreq_state9 <= ((or_ln431_6_reg_2624 = ap_const_lv1_0) and (icmp_ln418_reg_2501 = ap_const_lv1_0));
    end process;


    ap_predicate_op277_readreq_state10_assign_proc : process(icmp_ln418_reg_2501, or_ln431_7_reg_2662)
    begin
                ap_predicate_op277_readreq_state10 <= ((or_ln431_7_reg_2662 = ap_const_lv1_0) and (icmp_ln418_reg_2501 = ap_const_lv1_0));
    end process;


    ap_predicate_op283_readreq_state11_assign_proc : process(icmp_ln418_reg_2501, or_ln431_8_reg_2686)
    begin
                ap_predicate_op283_readreq_state11 <= ((or_ln431_8_reg_2686 = ap_const_lv1_0) and (icmp_ln418_reg_2501 = ap_const_lv1_0));
    end process;


    ap_predicate_op290_readreq_state12_assign_proc : process(icmp_ln418_reg_2501_pp0_iter1_reg, or_ln431_9_reg_2628)
    begin
                ap_predicate_op290_readreq_state12 <= ((or_ln431_9_reg_2628 = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op291_read_state13_assign_proc : process(icmp_ln418_reg_2501_pp0_iter1_reg, or_ln431_1_reg_2614)
    begin
                ap_predicate_op291_read_state13 <= ((or_ln431_1_reg_2614 = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op299_readreq_state13_assign_proc : process(icmp_ln418_reg_2501_pp0_iter1_reg, or_ln431_10_reg_2666)
    begin
                ap_predicate_op299_readreq_state13 <= ((or_ln431_10_reg_2666 = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op301_read_state14_assign_proc : process(icmp_ln418_reg_2501_pp0_iter1_reg, or_ln431_3_reg_2652)
    begin
                ap_predicate_op301_read_state14 <= ((or_ln431_3_reg_2652 = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op309_readreq_state14_assign_proc : process(icmp_ln418_reg_2501_pp0_iter1_reg, or_ln431_11_reg_2690)
    begin
                ap_predicate_op309_readreq_state14 <= ((or_ln431_11_reg_2690 = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op313_read_state15_assign_proc : process(icmp_ln418_reg_2501_pp0_iter1_reg, or_ln431_5_reg_2676)
    begin
                ap_predicate_op313_read_state15 <= ((or_ln431_5_reg_2676 = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op324_read_state16_assign_proc : process(icmp_ln418_reg_2501_pp0_iter1_reg, or_ln431_6_reg_2624_pp0_iter1_reg)
    begin
                ap_predicate_op324_read_state16 <= ((or_ln431_6_reg_2624_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op350_read_state17_assign_proc : process(icmp_ln418_reg_2501_pp0_iter1_reg, or_ln431_7_reg_2662_pp0_iter1_reg)
    begin
                ap_predicate_op350_read_state17 <= ((or_ln431_7_reg_2662_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op375_read_state18_assign_proc : process(icmp_ln418_reg_2501_pp0_iter1_reg, or_ln431_8_reg_2686_pp0_iter1_reg)
    begin
                ap_predicate_op375_read_state18 <= ((or_ln431_8_reg_2686_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op399_read_state19_assign_proc : process(icmp_ln418_reg_2501_pp0_iter1_reg, or_ln431_9_reg_2628_pp0_iter1_reg)
    begin
                ap_predicate_op399_read_state19 <= ((or_ln431_9_reg_2628_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op422_read_state20_assign_proc : process(icmp_ln418_reg_2501_pp0_iter1_reg, or_ln431_10_reg_2666_pp0_iter1_reg)
    begin
                ap_predicate_op422_read_state20 <= ((or_ln431_10_reg_2666_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op444_read_state21_assign_proc : process(icmp_ln418_reg_2501_pp0_iter2_reg, or_ln431_11_reg_2690_pp0_iter1_reg)
    begin
                ap_predicate_op444_read_state21 <= ((or_ln431_11_reg_2690_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln444_10_fu_2066_p1 <= max_11_reg_428;
    bitcast_ln444_11_fu_2084_p1 <= max_10_reg_2804;
    bitcast_ln444_12_fu_2157_p1 <= max_13_reg_440;
    bitcast_ln444_13_fu_2175_p1 <= max_12_reg_2816;
    bitcast_ln444_14_fu_2248_p1 <= in_val_18_reg_452;
    bitcast_ln444_15_fu_2266_p1 <= max_14_reg_2823;
    bitcast_ln444_1_fu_1607_p1 <= max_reg_356;
    bitcast_ln444_2_fu_1686_p1 <= max_3_reg_380;
    bitcast_ln444_3_fu_1704_p1 <= max_2_reg_2756;
    bitcast_ln444_4_fu_1781_p1 <= max_5_reg_392;
    bitcast_ln444_5_fu_1799_p1 <= max_4_reg_2768;
    bitcast_ln444_6_fu_1876_p1 <= max_7_reg_404;
    bitcast_ln444_7_fu_1894_p1 <= max_6_reg_2780;
    bitcast_ln444_8_fu_1971_p1 <= max_9_reg_416;
    bitcast_ln444_9_fu_1989_p1 <= max_8_reg_2792;
    bitcast_ln444_fu_1589_p1 <= max_1_reg_368;
    brmerge46_fu_663_p2 <= (rev36_fu_651_p2 or cmp22_1_fu_641_p2);
    brmerge46_mid1_fu_894_p2 <= (rev46_fu_882_p2 or cmp22_1_mid1_fu_872_p2);
    brmerge49_fu_696_p2 <= (rev38_fu_684_p2 or cmp22_2_fu_674_p2);
    brmerge49_mid1_fu_936_p2 <= (rev48_fu_924_p2 or cmp22_2_mid1_fu_914_p2);
    brmerge_fu_630_p2 <= (rev34_fu_619_p2 or cmp22_fu_611_p2);
    brmerge_mid1_fu_852_p2 <= (rev44_fu_840_p2 or cmp22_mid1_fu_830_p2);
    cmp22_1_fu_641_p2 <= "1" when (unsigned(add21_1_fu_636_p2) < unsigned(pad)) else "0";
    cmp22_1_mid1_fu_872_p2 <= "1" when (unsigned(add21_1_mid1_fu_866_p2) < unsigned(pad)) else "0";
    cmp22_2_fu_674_p2 <= "1" when (unsigned(add21_2_fu_669_p2) < unsigned(pad)) else "0";
    cmp22_2_mid1_fu_914_p2 <= "1" when (unsigned(add21_2_mid1_fu_908_p2) < unsigned(pad)) else "0";
    cmp22_fu_611_p2 <= "1" when (unsigned(mul20_reg_2533) < unsigned(pad)) else "0";
    cmp22_mid1_fu_830_p2 <= "1" when (unsigned(mul20_mid1_fu_811_p2) < unsigned(pad)) else "0";
    f_3_fu_513_p0 <= f_fu_128;
    f_3_fu_513_p2 <= std_logic_vector(signed(f_3_fu_513_p0) + signed(ap_const_lv32_1));

    gmem0_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, m_axi_gmem0_ARREADY, icmp_ln418_reg_2501, ap_predicate_op272_readreq_state9, icmp_ln418_reg_2501_pp0_iter1_reg, or_ln431_8_reg_2686, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, or_ln431_1_reg_2614, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, or_ln431_3_reg_2652, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, or_ln431_5_reg_2676, ap_block_pp0_stage8, ap_block_pp0_stage0, or_ln431_7_reg_2662, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, or_ln431_9_reg_2628, or_ln431_10_reg_2666, or_ln431_11_reg_2690)
    begin
        if ((((or_ln431_11_reg_2690 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0)) or ((or_ln431_10_reg_2666 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln431_9_reg_2628 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln431_7_reg_2662 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln418_reg_2501 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln431_8_reg_2686 = ap_const_lv1_0) and (icmp_ln418_reg_2501 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_predicate_op272_readreq_state9 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln431_5_reg_2676 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (icmp_ln418_reg_2501 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln431_3_reg_2652 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (icmp_ln418_reg_2501 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (or_ln431_1_reg_2614 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (icmp_ln418_reg_2501 = ap_const_lv1_0)))) then 
            gmem0_blk_n_AR <= m_axi_gmem0_ARREADY;
        else 
            gmem0_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem0_blk_n_AW_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_gmem0_AWREADY, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            gmem0_blk_n_AW <= m_axi_gmem0_AWREADY;
        else 
            gmem0_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem0_blk_n_B_assign_proc : process(ap_enable_reg_pp0_iter3, m_axi_gmem0_BVALID, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            gmem0_blk_n_B <= m_axi_gmem0_BVALID;
        else 
            gmem0_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem0_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage8, m_axi_gmem0_RVALID, icmp_ln418_reg_2501_pp0_iter1_reg, ap_predicate_op375_read_state18, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, or_ln431_1_reg_2614, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, or_ln431_3_reg_2652, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, or_ln431_5_reg_2676, ap_block_pp0_stage8, or_ln431_6_reg_2624_pp0_iter1_reg, ap_block_pp0_stage0, or_ln431_7_reg_2662_pp0_iter1_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, or_ln431_9_reg_2628_pp0_iter1_reg, or_ln431_10_reg_2666_pp0_iter1_reg, icmp_ln418_reg_2501_pp0_iter2_reg, or_ln431_11_reg_2690_pp0_iter1_reg)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln431_11_reg_2690_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln418_reg_2501_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln431_10_reg_2666_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln431_9_reg_2628_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_predicate_op375_read_state18 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln431_7_reg_2662_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln431_6_reg_2624_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln431_5_reg_2676 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln431_3_reg_2652 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln431_1_reg_2614 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln418_reg_2501_pp0_iter1_reg = ap_const_lv1_0)))) then 
            gmem0_blk_n_R <= m_axi_gmem0_RVALID;
        else 
            gmem0_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    gmem0_blk_n_W_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_gmem0_WREADY, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            gmem0_blk_n_W <= m_axi_gmem0_WREADY;
        else 
            gmem0_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_371_p_ce <= grp_fu_464_ce;
    grp_fu_371_p_din0 <= grp_fu_464_p0;
    grp_fu_371_p_din1 <= grp_fu_464_p1;
    grp_fu_371_p_opcode <= ap_const_lv5_2;

    grp_fu_464_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)))) then 
            grp_fu_464_ce <= ap_const_logic_1;
        else 
            grp_fu_464_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_464_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_phi_mux_max_1_phi_fu_372_p4, ap_phi_mux_max_3_phi_fu_384_p4, ap_phi_mux_max_5_phi_fu_396_p4, ap_phi_mux_max_7_phi_fu_408_p4, ap_phi_mux_max_9_phi_fu_420_p4, ap_phi_mux_max_11_phi_fu_432_p4, ap_phi_mux_max_13_phi_fu_444_p4, ap_phi_mux_in_val_18_phi_fu_456_p4)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_464_p0 <= ap_phi_mux_in_val_18_phi_fu_456_p4;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_464_p0 <= ap_phi_mux_max_13_phi_fu_444_p4;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_464_p0 <= ap_phi_mux_max_11_phi_fu_432_p4;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_464_p0 <= ap_phi_mux_max_9_phi_fu_420_p4;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_464_p0 <= ap_phi_mux_max_7_phi_fu_408_p4;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_464_p0 <= ap_phi_mux_max_5_phi_fu_396_p4;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_464_p0 <= ap_phi_mux_max_3_phi_fu_384_p4;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_464_p0 <= ap_phi_mux_max_1_phi_fu_372_p4;
        else 
            grp_fu_464_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_464_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, max_2_fu_1673_p3, max_4_fu_1769_p3, max_6_fu_1864_p3, max_8_fu_1959_p3, max_10_fu_2054_p3, max_12_fu_2149_p3, max_14_fu_2240_p3, ap_phi_reg_pp0_iter1_max_reg_356)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_464_p1 <= max_14_fu_2240_p3;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_464_p1 <= max_12_fu_2149_p3;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_464_p1 <= max_10_fu_2054_p3;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_464_p1 <= max_8_fu_1959_p3;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_464_p1 <= max_6_fu_1864_p3;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_464_p1 <= max_4_fu_1769_p3;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_464_p1 <= max_2_fu_1673_p3;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_464_p1 <= ap_phi_reg_pp0_iter1_max_reg_356;
        else 
            grp_fu_464_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln418_fu_519_p2 <= "1" when (indvar_flatten66_fu_132 = mul_ln410_1) else "0";
    icmp_ln420_fu_533_p2 <= "1" when (indvar_flatten_fu_124 = mul_ln410) else "0";
    icmp_ln422_fu_782_p1 <= nox;
    icmp_ln422_fu_782_p2 <= "1" when (x_fu_116 = icmp_ln422_fu_782_p1) else "0";
    icmp_ln431_1_fu_1015_p2 <= "1" when (unsigned(mul29_fu_1006_p2) < unsigned(add36)) else "0";
    icmp_ln431_2_fu_1113_p2 <= "1" when (unsigned(add_ln431_fu_1108_p2) < unsigned(pad)) else "0";
    icmp_ln431_3_fu_1118_p2 <= "1" when (unsigned(add_ln431_fu_1108_p2) < unsigned(add36)) else "0";
    icmp_ln431_4_fu_1201_p2 <= "1" when (unsigned(add_ln431_1_fu_1196_p2) < unsigned(pad)) else "0";
    icmp_ln431_5_fu_1206_p2 <= "1" when (unsigned(add_ln431_1_fu_1196_p2) < unsigned(add36)) else "0";
    icmp_ln431_fu_1010_p2 <= "1" when (unsigned(mul29_fu_1006_p2) < unsigned(pad)) else "0";
    icmp_ln444_10_fu_1834_p2 <= "0" when (tmp_7_fu_1802_p4 = ap_const_lv8_FF) else "1";
    icmp_ln444_11_fu_1840_p2 <= "1" when (trunc_ln444_5_fu_1812_p1 = ap_const_lv23_0) else "0";
    icmp_ln444_12_fu_1911_p2 <= "0" when (tmp_9_fu_1880_p4 = ap_const_lv8_FF) else "1";
    icmp_ln444_13_fu_1917_p2 <= "1" when (trunc_ln444_6_fu_1890_p1 = ap_const_lv23_0) else "0";
    icmp_ln444_14_fu_1929_p2 <= "0" when (tmp_s_fu_1897_p4 = ap_const_lv8_FF) else "1";
    icmp_ln444_15_fu_1935_p2 <= "1" when (trunc_ln444_7_fu_1907_p1 = ap_const_lv23_0) else "0";
    icmp_ln444_16_fu_2006_p2 <= "0" when (tmp_11_fu_1975_p4 = ap_const_lv8_FF) else "1";
    icmp_ln444_17_fu_2012_p2 <= "1" when (trunc_ln444_8_fu_1985_p1 = ap_const_lv23_0) else "0";
    icmp_ln444_18_fu_2024_p2 <= "0" when (tmp_12_fu_1992_p4 = ap_const_lv8_FF) else "1";
    icmp_ln444_19_fu_2030_p2 <= "1" when (trunc_ln444_9_fu_2002_p1 = ap_const_lv23_0) else "0";
    icmp_ln444_1_fu_1631_p2 <= "1" when (trunc_ln444_fu_1603_p1 = ap_const_lv23_0) else "0";
    icmp_ln444_20_fu_2101_p2 <= "0" when (tmp_14_fu_2070_p4 = ap_const_lv8_FF) else "1";
    icmp_ln444_21_fu_2107_p2 <= "1" when (trunc_ln444_10_fu_2080_p1 = ap_const_lv23_0) else "0";
    icmp_ln444_22_fu_2119_p2 <= "0" when (tmp_15_fu_2087_p4 = ap_const_lv8_FF) else "1";
    icmp_ln444_23_fu_2125_p2 <= "1" when (trunc_ln444_11_fu_2097_p1 = ap_const_lv23_0) else "0";
    icmp_ln444_24_fu_2192_p2 <= "0" when (tmp_17_fu_2161_p4 = ap_const_lv8_FF) else "1";
    icmp_ln444_25_fu_2198_p2 <= "1" when (trunc_ln444_12_fu_2171_p1 = ap_const_lv23_0) else "0";
    icmp_ln444_26_fu_2210_p2 <= "0" when (tmp_18_fu_2178_p4 = ap_const_lv8_FF) else "1";
    icmp_ln444_27_fu_2216_p2 <= "1" when (trunc_ln444_13_fu_2188_p1 = ap_const_lv23_0) else "0";
    icmp_ln444_28_fu_2283_p2 <= "0" when (tmp_20_fu_2252_p4 = ap_const_lv8_FF) else "1";
    icmp_ln444_29_fu_2289_p2 <= "1" when (trunc_ln444_14_fu_2262_p1 = ap_const_lv23_0) else "0";
    icmp_ln444_2_fu_1643_p2 <= "0" when (tmp_1_fu_1611_p4 = ap_const_lv8_FF) else "1";
    icmp_ln444_30_fu_2301_p2 <= "0" when (tmp_21_fu_2269_p4 = ap_const_lv8_FF) else "1";
    icmp_ln444_31_fu_2307_p2 <= "1" when (trunc_ln444_15_fu_2279_p1 = ap_const_lv23_0) else "0";
    icmp_ln444_3_fu_1649_p2 <= "1" when (trunc_ln444_1_fu_1621_p1 = ap_const_lv23_0) else "0";
    icmp_ln444_4_fu_1721_p2 <= "0" when (tmp_3_fu_1690_p4 = ap_const_lv8_FF) else "1";
    icmp_ln444_5_fu_1727_p2 <= "1" when (trunc_ln444_2_fu_1700_p1 = ap_const_lv23_0) else "0";
    icmp_ln444_6_fu_1739_p2 <= "0" when (tmp_4_fu_1707_p4 = ap_const_lv8_FF) else "1";
    icmp_ln444_7_fu_1745_p2 <= "1" when (trunc_ln444_3_fu_1717_p1 = ap_const_lv23_0) else "0";
    icmp_ln444_8_fu_1816_p2 <= "0" when (tmp_6_fu_1785_p4 = ap_const_lv8_FF) else "1";
    icmp_ln444_9_fu_1822_p2 <= "1" when (trunc_ln444_4_fu_1795_p1 = ap_const_lv23_0) else "0";
    icmp_ln444_fu_1625_p2 <= "0" when (tmp_fu_1593_p4 = ap_const_lv8_FF) else "1";
    in_val_10_fu_1777_p1 <= m_axi_gmem0_RDATA;
    in_val_12_fu_1872_p1 <= m_axi_gmem0_RDATA;
    in_val_14_fu_1967_p1 <= m_axi_gmem0_RDATA;
    in_val_16_fu_2062_p1 <= m_axi_gmem0_RDATA;
    in_val_2_fu_1577_p1 <= m_axi_gmem0_RDATA;
    in_val_4_fu_1581_p1 <= m_axi_gmem0_RDATA;
    in_val_6_fu_1585_p1 <= m_axi_gmem0_RDATA;
    in_val_8_fu_1682_p1 <= m_axi_gmem0_RDATA;
    in_val_fu_1573_p1 <= m_axi_gmem0_RDATA;

    m_axi_gmem0_ARADDR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, ap_predicate_op272_readreq_state9, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_predicate_op277_readreq_state10, ap_block_pp0_stage0_11001, ap_predicate_op283_readreq_state11, ap_block_pp0_stage1_11001, ap_predicate_op290_readreq_state12, ap_block_pp0_stage2_11001, ap_predicate_op299_readreq_state13, ap_block_pp0_stage3_11001, ap_predicate_op309_readreq_state14, ap_block_pp0_stage4_11001, gmem0_addr_reg_2618, ap_predicate_op172_readreq_state6, ap_block_pp0_stage5_11001, gmem0_addr_1_reg_2656, ap_predicate_op197_readreq_state7, ap_block_pp0_stage6_11001, gmem0_addr_2_reg_2680, gmem0_addr_3_reg_2700, ap_predicate_op226_readreq_state8, ap_block_pp0_stage7_11001, gmem0_addr_4_reg_2706, gmem0_addr_5_reg_2712, gmem0_addr_6_reg_2718, gmem0_addr_7_reg_2724, gmem0_addr_8_reg_2730, ap_block_pp0_stage8_11001)
    begin
        if (((ap_predicate_op309_readreq_state14 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then 
            m_axi_gmem0_ARADDR <= gmem0_addr_8_reg_2730;
        elsif (((ap_predicate_op299_readreq_state13 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
            m_axi_gmem0_ARADDR <= gmem0_addr_7_reg_2724;
        elsif (((ap_predicate_op290_readreq_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            m_axi_gmem0_ARADDR <= gmem0_addr_6_reg_2718;
        elsif (((ap_predicate_op283_readreq_state11 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            m_axi_gmem0_ARADDR <= gmem0_addr_5_reg_2712;
        elsif (((ap_predicate_op277_readreq_state10 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_gmem0_ARADDR <= gmem0_addr_4_reg_2706;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_predicate_op272_readreq_state9 = ap_const_boolean_1))) then 
            m_axi_gmem0_ARADDR <= gmem0_addr_3_reg_2700;
        elsif (((ap_predicate_op226_readreq_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then 
            m_axi_gmem0_ARADDR <= gmem0_addr_2_reg_2680;
        elsif (((ap_predicate_op197_readreq_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then 
            m_axi_gmem0_ARADDR <= gmem0_addr_1_reg_2656;
        elsif (((ap_predicate_op172_readreq_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then 
            m_axi_gmem0_ARADDR <= gmem0_addr_reg_2618;
        else 
            m_axi_gmem0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem0_ARID <= ap_const_lv1_0;
    m_axi_gmem0_ARLEN <= ap_const_lv32_1;
    m_axi_gmem0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem0_ARUSER <= ap_const_lv1_0;

    m_axi_gmem0_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, ap_predicate_op272_readreq_state9, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_predicate_op277_readreq_state10, ap_block_pp0_stage0_11001, ap_predicate_op283_readreq_state11, ap_block_pp0_stage1_11001, ap_predicate_op290_readreq_state12, ap_block_pp0_stage2_11001, ap_predicate_op299_readreq_state13, ap_block_pp0_stage3_11001, ap_predicate_op309_readreq_state14, ap_block_pp0_stage4_11001, ap_predicate_op172_readreq_state6, ap_block_pp0_stage5_11001, ap_predicate_op197_readreq_state7, ap_block_pp0_stage6_11001, ap_predicate_op226_readreq_state8, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_predicate_op226_readreq_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_predicate_op197_readreq_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_predicate_op172_readreq_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_predicate_op309_readreq_state14 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_predicate_op299_readreq_state13 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_predicate_op290_readreq_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_predicate_op283_readreq_state11 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_predicate_op277_readreq_state10 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_predicate_op272_readreq_state9 = ap_const_boolean_1)))) then 
            m_axi_gmem0_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem0_AWADDR <= gmem0_addr_9_reg_2694_pp0_iter1_reg;
    m_axi_gmem0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem0_AWID <= ap_const_lv1_0;
    m_axi_gmem0_AWLEN <= ap_const_lv32_1;
    m_axi_gmem0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem0_AWUSER <= ap_const_lv1_0;

    m_axi_gmem0_AWVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then 
            m_axi_gmem0_AWVALID <= ap_const_logic_1;
        else 
            m_axi_gmem0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem0_BREADY_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            m_axi_gmem0_BREADY <= ap_const_logic_1;
        else 
            m_axi_gmem0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage8, ap_predicate_op375_read_state18, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_predicate_op399_read_state19, ap_block_pp0_stage0_11001, ap_predicate_op422_read_state20, ap_block_pp0_stage1_11001, ap_predicate_op444_read_state21, ap_block_pp0_stage2_11001, ap_predicate_op291_read_state13, ap_block_pp0_stage3_11001, ap_predicate_op301_read_state14, ap_block_pp0_stage4_11001, ap_predicate_op313_read_state15, ap_block_pp0_stage5_11001, ap_predicate_op324_read_state16, ap_block_pp0_stage6_11001, ap_predicate_op350_read_state17, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_predicate_op350_read_state17 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_predicate_op324_read_state16 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_predicate_op313_read_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_predicate_op301_read_state14 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_predicate_op291_read_state13 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_predicate_op444_read_state21 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_predicate_op422_read_state20 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_predicate_op399_read_state19 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_predicate_op375_read_state18 = ap_const_boolean_1)))) then 
            m_axi_gmem0_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem0_WDATA <= max_16_reg_2830;
    m_axi_gmem0_WID <= ap_const_lv1_0;
    m_axi_gmem0_WLAST <= ap_const_logic_0;
    m_axi_gmem0_WSTRB <= ap_const_lv4_F;
    m_axi_gmem0_WUSER <= ap_const_lv1_0;

    m_axi_gmem0_WVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then 
            m_axi_gmem0_WVALID <= ap_const_logic_1;
        else 
            m_axi_gmem0_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    max_10_fu_2054_p3 <= 
        max_9_reg_416 when (and_ln444_9_fu_2048_p2(0) = '1') else 
        max_8_reg_2792;
    max_12_fu_2149_p3 <= 
        max_11_reg_428 when (and_ln444_11_fu_2143_p2(0) = '1') else 
        max_10_reg_2804;
    max_14_fu_2240_p3 <= 
        max_13_reg_440 when (and_ln444_13_fu_2234_p2(0) = '1') else 
        max_12_reg_2816;
    max_16_fu_2331_p3 <= 
        in_val_18_reg_452 when (and_ln444_15_fu_2325_p2(0) = '1') else 
        max_14_reg_2823;
    max_2_fu_1673_p3 <= 
        max_1_reg_368 when (and_ln444_1_fu_1667_p2(0) = '1') else 
        max_reg_356;
    max_4_fu_1769_p3 <= 
        max_3_reg_380 when (and_ln444_3_fu_1763_p2(0) = '1') else 
        max_2_reg_2756;
    max_6_fu_1864_p3 <= 
        max_5_reg_392 when (and_ln444_5_fu_1858_p2(0) = '1') else 
        max_4_reg_2768;
    max_8_fu_1959_p3 <= 
        max_7_reg_404 when (and_ln444_7_fu_1953_p2(0) = '1') else 
        max_6_reg_2780;
    mul413_fu_625_p2 <= std_logic_vector(unsigned(mul20_reg_2533) + unsigned(sub45_fu_607_p2));
    mul413_mid1_fu_846_p2 <= std_logic_vector(unsigned(mul20_mid1_fu_811_p2) + unsigned(select_ln418_2_fu_719_p3));
    mul415_fu_657_p2 <= std_logic_vector(unsigned(add21_1_fu_636_p2) + unsigned(sub45_fu_607_p2));
    mul415_mid140_fu_737_p2 <= std_logic_vector(unsigned(sub45_mid1_fu_714_p2) + unsigned(ap_const_lv32_1));
    mul415_mid1_fu_888_p2 <= std_logic_vector(unsigned(add21_1_mid1_fu_866_p2) + unsigned(select_ln418_2_fu_719_p3));
    mul417_fu_690_p2 <= std_logic_vector(unsigned(add21_2_fu_669_p2) + unsigned(sub45_fu_607_p2));
    mul417_mid152_fu_749_p2 <= std_logic_vector(unsigned(sub45_mid1_fu_714_p2) + unsigned(ap_const_lv32_2));
    mul417_mid1_fu_930_p2 <= std_logic_vector(unsigned(add21_2_mid1_fu_908_p2) + unsigned(select_ln418_2_fu_719_p3));
    mul781_fu_595_p0 <= y_fu_120;
    mul781_fu_595_p2 <= std_logic_vector(signed(mul781_fu_595_p0) + signed(mul39_reg_2494));
    mul781_mid1_fu_816_p2 <= std_logic_vector(signed(y_3_fu_793_p2) + signed(select_ln418_1_fu_705_p3));
    or_ln420_fu_798_p2 <= (select_ln418_10_fu_787_p3 or icmp_ln420_reg_2505);
    or_ln431_10_fu_1187_p2 <= (select_ln420_4_reg_2578 or or_ln431_2_fu_1129_p2);
    or_ln431_11_fu_1275_p2 <= (select_ln420_4_reg_2578 or or_ln431_4_fu_1217_p2);
    or_ln431_1_fu_1032_p2 <= (select_ln420_2_reg_2564 or or_ln431_fu_1026_p2);
    or_ln431_2_fu_1129_p2 <= (xor_ln431_1_fu_1123_p2 or icmp_ln431_2_fu_1113_p2);
    or_ln431_3_fu_1135_p2 <= (select_ln420_2_reg_2564 or or_ln431_2_fu_1129_p2);
    or_ln431_4_fu_1217_p2 <= (xor_ln431_2_fu_1211_p2 or icmp_ln431_4_fu_1201_p2);
    or_ln431_5_fu_1223_p2 <= (select_ln420_2_reg_2564 or or_ln431_4_fu_1217_p2);
    or_ln431_6_fu_1080_p2 <= (select_ln420_3_reg_2571 or or_ln431_fu_1026_p2);
    or_ln431_7_fu_1182_p2 <= (select_ln420_3_reg_2571 or or_ln431_2_fu_1129_p2);
    or_ln431_8_fu_1270_p2 <= (select_ln420_3_reg_2571 or or_ln431_4_fu_1217_p2);
    or_ln431_9_fu_1085_p2 <= (select_ln420_4_reg_2578 or or_ln431_fu_1026_p2);
    or_ln431_fu_1026_p2 <= (xor_ln431_fu_1020_p2 or icmp_ln431_fu_1010_p2);
    or_ln444_10_fu_2113_p2 <= (icmp_ln444_21_fu_2107_p2 or icmp_ln444_20_fu_2101_p2);
    or_ln444_11_fu_2131_p2 <= (icmp_ln444_23_fu_2125_p2 or icmp_ln444_22_fu_2119_p2);
    or_ln444_12_fu_2204_p2 <= (icmp_ln444_25_fu_2198_p2 or icmp_ln444_24_fu_2192_p2);
    or_ln444_13_fu_2222_p2 <= (icmp_ln444_27_fu_2216_p2 or icmp_ln444_26_fu_2210_p2);
    or_ln444_14_fu_2295_p2 <= (icmp_ln444_29_fu_2289_p2 or icmp_ln444_28_fu_2283_p2);
    or_ln444_15_fu_2313_p2 <= (icmp_ln444_31_fu_2307_p2 or icmp_ln444_30_fu_2301_p2);
    or_ln444_1_fu_1655_p2 <= (icmp_ln444_3_fu_1649_p2 or icmp_ln444_2_fu_1643_p2);
    or_ln444_2_fu_1733_p2 <= (icmp_ln444_5_fu_1727_p2 or icmp_ln444_4_fu_1721_p2);
    or_ln444_3_fu_1751_p2 <= (icmp_ln444_7_fu_1745_p2 or icmp_ln444_6_fu_1739_p2);
    or_ln444_4_fu_1828_p2 <= (icmp_ln444_9_fu_1822_p2 or icmp_ln444_8_fu_1816_p2);
    or_ln444_5_fu_1846_p2 <= (icmp_ln444_11_fu_1840_p2 or icmp_ln444_10_fu_1834_p2);
    or_ln444_6_fu_1923_p2 <= (icmp_ln444_13_fu_1917_p2 or icmp_ln444_12_fu_1911_p2);
    or_ln444_7_fu_1941_p2 <= (icmp_ln444_15_fu_1935_p2 or icmp_ln444_14_fu_1929_p2);
    or_ln444_8_fu_2018_p2 <= (icmp_ln444_17_fu_2012_p2 or icmp_ln444_16_fu_2006_p2);
    or_ln444_9_fu_2036_p2 <= (icmp_ln444_19_fu_2030_p2 or icmp_ln444_18_fu_2024_p2);
    or_ln444_fu_1637_p2 <= (icmp_ln444_fu_1625_p2 or icmp_ln444_1_fu_1631_p2);
    rev34_fu_619_p2 <= (ult_fu_615_p2 xor ap_const_lv1_1);
    rev36_fu_651_p2 <= (ult35_fu_646_p2 xor ap_const_lv1_1);
    rev38_fu_684_p2 <= (ult37_fu_679_p2 xor ap_const_lv1_1);
    rev44_fu_840_p2 <= (ult43_fu_835_p2 xor ap_const_lv1_1);
    rev46_fu_882_p2 <= (ult45_fu_877_p2 xor ap_const_lv1_1);
    rev48_fu_924_p2 <= (ult47_fu_919_p2 xor ap_const_lv1_1);
    select_ln418_10_fu_787_p3 <= 
        icmp_ln422_1 when (icmp_ln420_reg_2505(0) = '1') else 
        icmp_ln422_fu_782_p2;
    select_ln418_11_fu_543_p2 <= f_fu_128;
    select_ln418_11_fu_543_p3 <= 
        f_3_fu_513_p2 when (icmp_ln420_fu_533_p2(0) = '1') else 
        select_ln418_11_fu_543_p2;
    select_ln418_1_fu_705_p3 <= 
        mul39_mid1_reg_2521 when (icmp_ln420_reg_2505(0) = '1') else 
        mul39_reg_2494;
    select_ln418_2_fu_719_p3 <= 
        sub45_mid1_fu_714_p2 when (icmp_ln420_reg_2505(0) = '1') else 
        sub45_fu_607_p2;
    select_ln418_3_fu_726_p3 <= 
        mul39_mid1_reg_2521 when (icmp_ln420_reg_2505(0) = '1') else 
        mul781_reg_2542;
    select_ln418_4_fu_731_p3 <= 
        brmerge_mid132 when (icmp_ln420_reg_2505(0) = '1') else 
        brmerge_fu_630_p2;
    select_ln418_5_fu_743_p3 <= 
        brmerge46_mid144 when (icmp_ln420_reg_2505(0) = '1') else 
        brmerge46_fu_663_p2;
    select_ln418_6_fu_755_p3 <= 
        brmerge49_mid156 when (icmp_ln420_reg_2505(0) = '1') else 
        brmerge49_fu_696_p2;
    select_ln418_7_fu_761_p3 <= 
        mul417_mid152_fu_749_p2 when (icmp_ln420_reg_2505(0) = '1') else 
        mul417_fu_690_p2;
    select_ln418_8_fu_768_p3 <= 
        mul415_mid140_fu_737_p2 when (icmp_ln420_reg_2505(0) = '1') else 
        mul415_fu_657_p2;
    select_ln418_9_fu_775_p3 <= 
        sub45_mid1_fu_714_p2 when (icmp_ln420_reg_2505(0) = '1') else 
        mul413_fu_625_p2;
    select_ln418_fu_600_p2 <= y_fu_120;
    select_ln418_fu_600_p3 <= 
        ap_const_lv32_0 when (icmp_ln420_reg_2505(0) = '1') else 
        select_ln418_fu_600_p2;
    select_ln420_1_fu_822_p3 <= 
        mul781_mid1_fu_816_p2 when (select_ln418_10_fu_787_p3(0) = '1') else 
        select_ln418_3_fu_726_p3;
    select_ln420_2_fu_858_p3 <= 
        brmerge_mid1_fu_852_p2 when (select_ln418_10_fu_787_p3(0) = '1') else 
        select_ln418_4_fu_731_p3;
    select_ln420_3_fu_900_p3 <= 
        brmerge46_mid1_fu_894_p2 when (select_ln418_10_fu_787_p3(0) = '1') else 
        select_ln418_5_fu_743_p3;
    select_ln420_4_fu_942_p3 <= 
        brmerge49_mid1_fu_936_p2 when (select_ln418_10_fu_787_p3(0) = '1') else 
        select_ln418_6_fu_755_p3;
    select_ln420_5_fu_950_p3 <= 
        mul417_mid1_fu_930_p2 when (select_ln418_10_fu_787_p3(0) = '1') else 
        select_ln418_7_fu_761_p3;
    select_ln420_6_fu_958_p3 <= 
        mul415_mid1_fu_888_p2 when (select_ln418_10_fu_787_p3(0) = '1') else 
        select_ln418_8_fu_768_p3;
    select_ln420_7_fu_966_p3 <= 
        mul413_mid1_fu_846_p2 when (select_ln418_10_fu_787_p3(0) = '1') else 
        select_ln418_9_fu_775_p3;
    select_ln420_8_fu_974_p3 <= 
        y_3_fu_793_p2 when (select_ln418_10_fu_787_p3(0) = '1') else 
        select_ln418_reg_2547;
    select_ln420_9_fu_560_p3 <= 
        ap_const_lv64_1 when (icmp_ln420_fu_533_p2(0) = '1') else 
        add_ln420_4_fu_554_p2;
    select_ln420_fu_803_p3 <= 
        ap_const_lv32_0 when (or_ln420_fu_798_p2(0) = '1') else 
        x_fu_116;
        sext_ln436_1_fu_1172_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln436_1_fu_1162_p4),64));

        sext_ln436_2_fu_1260_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln436_2_fu_1250_p4),64));

        sext_ln436_3_fu_1358_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln436_3_fu_1348_p4),64));

        sext_ln436_4_fu_1399_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln436_4_fu_1389_p4),64));

        sext_ln436_5_fu_1440_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln436_5_fu_1430_p4),64));

        sext_ln436_6_fu_1481_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln436_6_fu_1471_p4),64));

        sext_ln436_7_fu_1522_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln436_7_fu_1512_p4),64));

        sext_ln436_8_fu_1563_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln436_8_fu_1553_p4),64));

        sext_ln436_fu_1070_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_fu_1060_p4),64));

        sext_ln449_fu_1317_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln3_fu_1307_p4),64));

    shl_ln1_fu_1290_p3 <= (add_ln449_fu_1284_p2 & ap_const_lv2_0);
    shl_ln436_1_fu_1145_p3 <= (add_ln436_2_fu_1140_p2 & ap_const_lv2_0);
    shl_ln436_2_fu_1233_p3 <= (add_ln436_4_fu_1228_p2 & ap_const_lv2_0);
    shl_ln436_3_fu_1331_p3 <= (add_ln436_6_fu_1327_p2 & ap_const_lv2_0);
    shl_ln436_4_fu_1372_p3 <= (add_ln436_8_fu_1368_p2 & ap_const_lv2_0);
    shl_ln436_5_fu_1413_p3 <= (add_ln436_10_fu_1409_p2 & ap_const_lv2_0);
    shl_ln436_6_fu_1454_p3 <= (add_ln436_12_fu_1450_p2 & ap_const_lv2_0);
    shl_ln436_7_fu_1495_p3 <= (add_ln436_14_fu_1491_p2 & ap_const_lv2_0);
    shl_ln436_8_fu_1536_p3 <= (add_ln436_16_fu_1532_p2 & ap_const_lv2_0);
    shl_ln_fu_1043_p3 <= (add_ln436_fu_1037_p2 & ap_const_lv2_0);
    sub45_fu_607_p2 <= std_logic_vector(unsigned(mul40_reg_2528) - unsigned(pad));
    sub45_mid1_fu_714_p2 <= std_logic_vector(unsigned(mul40_mid1_fu_710_p2) - unsigned(pad));
    tmp_11_fu_1975_p4 <= bitcast_ln444_8_fu_1971_p1(30 downto 23);
    tmp_12_fu_1992_p4 <= bitcast_ln444_9_fu_1989_p1(30 downto 23);
    tmp_14_fu_2070_p4 <= bitcast_ln444_10_fu_2066_p1(30 downto 23);
    tmp_15_fu_2087_p4 <= bitcast_ln444_11_fu_2084_p1(30 downto 23);
    tmp_17_fu_2161_p4 <= bitcast_ln444_12_fu_2157_p1(30 downto 23);
    tmp_18_fu_2178_p4 <= bitcast_ln444_13_fu_2175_p1(30 downto 23);
    tmp_1_fu_1611_p4 <= bitcast_ln444_1_fu_1607_p1(30 downto 23);
    tmp_20_fu_2252_p4 <= bitcast_ln444_14_fu_2248_p1(30 downto 23);
    tmp_21_fu_2269_p4 <= bitcast_ln444_15_fu_2266_p1(30 downto 23);
    tmp_3_fu_1690_p4 <= bitcast_ln444_2_fu_1686_p1(30 downto 23);
    tmp_4_fu_1707_p4 <= bitcast_ln444_3_fu_1704_p1(30 downto 23);
    tmp_6_fu_1785_p4 <= bitcast_ln444_4_fu_1781_p1(30 downto 23);
    tmp_7_fu_1802_p4 <= bitcast_ln444_5_fu_1799_p1(30 downto 23);
    tmp_9_fu_1880_p4 <= bitcast_ln444_6_fu_1876_p1(30 downto 23);
    tmp_fu_1593_p4 <= bitcast_ln444_fu_1589_p1(30 downto 23);
    tmp_s_fu_1897_p4 <= bitcast_ln444_7_fu_1894_p1(30 downto 23);
    trunc_ln1_fu_1060_p4 <= add_ln436_1_fu_1055_p2(63 downto 2);
    trunc_ln3_fu_1307_p4 <= add_ln449_1_fu_1302_p2(63 downto 2);
    trunc_ln436_1_fu_1162_p4 <= add_ln436_3_fu_1157_p2(63 downto 2);
    trunc_ln436_2_fu_1250_p4 <= add_ln436_5_fu_1245_p2(63 downto 2);
    trunc_ln436_3_fu_1348_p4 <= add_ln436_7_fu_1343_p2(63 downto 2);
    trunc_ln436_4_fu_1389_p4 <= add_ln436_9_fu_1384_p2(63 downto 2);
    trunc_ln436_5_fu_1430_p4 <= add_ln436_11_fu_1425_p2(63 downto 2);
    trunc_ln436_6_fu_1471_p4 <= add_ln436_13_fu_1466_p2(63 downto 2);
    trunc_ln436_7_fu_1512_p4 <= add_ln436_15_fu_1507_p2(63 downto 2);
    trunc_ln436_8_fu_1553_p4 <= add_ln436_17_fu_1548_p2(63 downto 2);
    trunc_ln444_10_fu_2080_p1 <= bitcast_ln444_10_fu_2066_p1(23 - 1 downto 0);
    trunc_ln444_11_fu_2097_p1 <= bitcast_ln444_11_fu_2084_p1(23 - 1 downto 0);
    trunc_ln444_12_fu_2171_p1 <= bitcast_ln444_12_fu_2157_p1(23 - 1 downto 0);
    trunc_ln444_13_fu_2188_p1 <= bitcast_ln444_13_fu_2175_p1(23 - 1 downto 0);
    trunc_ln444_14_fu_2262_p1 <= bitcast_ln444_14_fu_2248_p1(23 - 1 downto 0);
    trunc_ln444_15_fu_2279_p1 <= bitcast_ln444_15_fu_2266_p1(23 - 1 downto 0);
    trunc_ln444_1_fu_1621_p1 <= bitcast_ln444_1_fu_1607_p1(23 - 1 downto 0);
    trunc_ln444_2_fu_1700_p1 <= bitcast_ln444_2_fu_1686_p1(23 - 1 downto 0);
    trunc_ln444_3_fu_1717_p1 <= bitcast_ln444_3_fu_1704_p1(23 - 1 downto 0);
    trunc_ln444_4_fu_1795_p1 <= bitcast_ln444_4_fu_1781_p1(23 - 1 downto 0);
    trunc_ln444_5_fu_1812_p1 <= bitcast_ln444_5_fu_1799_p1(23 - 1 downto 0);
    trunc_ln444_6_fu_1890_p1 <= bitcast_ln444_6_fu_1876_p1(23 - 1 downto 0);
    trunc_ln444_7_fu_1907_p1 <= bitcast_ln444_7_fu_1894_p1(23 - 1 downto 0);
    trunc_ln444_8_fu_1985_p1 <= bitcast_ln444_8_fu_1971_p1(23 - 1 downto 0);
    trunc_ln444_9_fu_2002_p1 <= bitcast_ln444_9_fu_1989_p1(23 - 1 downto 0);
    trunc_ln444_fu_1603_p1 <= bitcast_ln444_fu_1589_p1(23 - 1 downto 0);
    ult35_fu_646_p2 <= "1" when (unsigned(add21_1_fu_636_p2) < unsigned(add26)) else "0";
    ult37_fu_679_p2 <= "1" when (unsigned(add21_2_fu_669_p2) < unsigned(add26)) else "0";
    ult43_fu_835_p2 <= "1" when (unsigned(mul20_mid1_fu_811_p2) < unsigned(add26)) else "0";
    ult45_fu_877_p2 <= "1" when (unsigned(add21_1_mid1_fu_866_p2) < unsigned(add26)) else "0";
    ult47_fu_919_p2 <= "1" when (unsigned(add21_2_mid1_fu_908_p2) < unsigned(add26)) else "0";
    ult_fu_615_p2 <= "1" when (unsigned(mul20_reg_2533) < unsigned(add26)) else "0";
    xor_ln431_1_fu_1123_p2 <= (icmp_ln431_3_fu_1118_p2 xor ap_const_lv1_1);
    xor_ln431_2_fu_1211_p2 <= (icmp_ln431_5_fu_1206_p2 xor ap_const_lv1_1);
    xor_ln431_fu_1020_p2 <= (icmp_ln431_1_fu_1015_p2 xor ap_const_lv1_1);
    y_3_fu_793_p2 <= std_logic_vector(unsigned(select_ln418_reg_2547) + unsigned(ap_const_lv32_1));
    zext_ln436_1_fu_1153_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln436_1_fu_1145_p3),64));
    zext_ln436_2_fu_1241_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln436_2_fu_1233_p3),64));
    zext_ln436_3_fu_1339_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln436_3_fu_1331_p3),64));
    zext_ln436_4_fu_1380_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln436_4_fu_1372_p3),64));
    zext_ln436_5_fu_1421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln436_5_fu_1413_p3),64));
    zext_ln436_6_fu_1462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln436_6_fu_1454_p3),64));
    zext_ln436_7_fu_1503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln436_7_fu_1495_p3),64));
    zext_ln436_8_fu_1544_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln436_8_fu_1536_p3),64));
    zext_ln436_fu_1051_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1043_p3),64));
    zext_ln449_fu_1298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_1290_p3),64));
end behav;
