Fitter Status : Successful - Sat Oct 12 00:37:42 2019
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : projetoVerilog
Top-level Entity Name : CPU
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : < 1 %
    Combinational ALUTs : 72 / 12,480 ( < 1 % )
    Dedicated logic registers : 53 / 12,480 ( < 1 % )
Total registers : 53
Total pins : 300 / 343 ( 87 % )
Total virtual pins : 0
Total block memory bits : 64 / 419,328 ( < 1 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
