Analysis & Synthesis Status : Successful - Wed Dec 04 21:16:29 2024
Quartus Prime Version : 20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name : FPGA_Edge_Detection
Top-level Entity Name : FPGA_Edge_Detection
Family : MAX 10
Total logic elements : 3
    Total combinational functions : 3
    Dedicated logic registers : 0
Total registers : 0
Total pins : 44
Total virtual pins : 0
Total memory bits : 0
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0
UFM blocks : 0
ADC blocks : 0
