<!-- HTML header for doxygen 1.8.5-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>Kinetis-M Peripheral Bare-Metal Drivers: PORT Configuration Structures</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script src="http://www.mathjax.org/mathjax/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="drivers.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="fsl_logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Kinetis-M Peripheral Bare-Metal Drivers
   &#160;<span id="projectnumber">EAR2.2</span>
   </div>
   <div id="projectbrief">Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Introduction</span></a></li>
      <li><a href="pages.html"><span>Pages</span></a></li>
      <li><a href="modules.html"><span>Reference</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__port__config.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">PORT Configuration Structures<div class="ingroups"><a class="el" href="group__gpio__drv.html">GPIO Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga05fa9fd6fceee565b5cf359aa5af6972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__config.html#ga05fa9fd6fceee565b5cf359aa5af6972">PORT_MODULE_ALT0_MODE</a></td></tr>
<tr class="memdesc:ga05fa9fd6fceee565b5cf359aa5af6972"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures pin(s) to Alternative 0 (analogue) mode. Digital portion of the port pin logic is disabled. Pins with no analogue functionality as well as their internal pull-up resistors will be disabled.  <a href="#ga05fa9fd6fceee565b5cf359aa5af6972">More...</a><br/></td></tr>
<tr class="separator:ga05fa9fd6fceee565b5cf359aa5af6972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886134b0aae6bcf136351dad6351eec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__config.html#ga886134b0aae6bcf136351dad6351eec5">PORT_MODULE_ALT0_PULLUP_ON_MODE</a></td></tr>
<tr class="memdesc:ga886134b0aae6bcf136351dad6351eec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures pin(s) to Alternative 0 (analogue) mode. Digital portion of the port pin logic is disabled. Pins with no analogue functionality will be disabled keeping their pull-up resistors enabled.  <a href="#ga886134b0aae6bcf136351dad6351eec5">More...</a><br/></td></tr>
<tr class="separator:ga886134b0aae6bcf136351dad6351eec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96362cb5bfe35b7760327312c343426a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__config.html#ga96362cb5bfe35b7760327312c343426a">PORT_MODULE_ALT1_MODE</a></td></tr>
<tr class="memdesc:ga96362cb5bfe35b7760327312c343426a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures pin(s) to Alternative 1 (GPIO) mode.  <a href="#ga96362cb5bfe35b7760327312c343426a">More...</a><br/></td></tr>
<tr class="separator:ga96362cb5bfe35b7760327312c343426a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f6d47d3b414426b69c960af4acb55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__config.html#gad7f6d47d3b414426b69c960af4acb55f">PORT_MODULE_ALT1_PULLUP_ON_MODE</a></td></tr>
<tr class="memdesc:gad7f6d47d3b414426b69c960af4acb55f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures pin(s) to Alternative 1 (gpio) mode with pull-up enabled.  <a href="#gad7f6d47d3b414426b69c960af4acb55f">More...</a><br/></td></tr>
<tr class="separator:gad7f6d47d3b414426b69c960af4acb55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1aacf2aa4e27b62be5c15475fc3b575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__config.html#gac1aacf2aa4e27b62be5c15475fc3b575">PORT_MODULE_ALT1_LOGIC0_IRQ_MODE</a></td></tr>
<tr class="memdesc:gac1aacf2aa4e27b62be5c15475fc3b575"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures pin(s) to Alternative 1 (GPIO) IRQ when logic 0 mode.  <a href="#gac1aacf2aa4e27b62be5c15475fc3b575">More...</a><br/></td></tr>
<tr class="separator:gac1aacf2aa4e27b62be5c15475fc3b575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeddcf9155cf28b15d7a9ecf7bf08a93c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__config.html#gaeddcf9155cf28b15d7a9ecf7bf08a93c">PORT_MODULE_ALT1_LOGIC1_IRQ_MODE</a></td></tr>
<tr class="memdesc:gaeddcf9155cf28b15d7a9ecf7bf08a93c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures pin(s) to Alternative 1 (GPIO) IRQ when logic 1 mode.  <a href="#gaeddcf9155cf28b15d7a9ecf7bf08a93c">More...</a><br/></td></tr>
<tr class="separator:gaeddcf9155cf28b15d7a9ecf7bf08a93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c3eb5c0babdc91e1df7cdd73ea54398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__config.html#ga1c3eb5c0babdc91e1df7cdd73ea54398">PORT_MODULE_ALT1_RISING_EDGE_IRQ_MODE</a></td></tr>
<tr class="memdesc:ga1c3eb5c0babdc91e1df7cdd73ea54398"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures pin(s) to Alternative 1 (GPIO) IRQ on rising edge mode.  <a href="#ga1c3eb5c0babdc91e1df7cdd73ea54398">More...</a><br/></td></tr>
<tr class="separator:ga1c3eb5c0babdc91e1df7cdd73ea54398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047f9586bf65ac2e38e42649c63ec51a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__config.html#ga047f9586bf65ac2e38e42649c63ec51a">PORT_MODULE_ALT1_FALLING_EDGE_IRQ_MODE</a></td></tr>
<tr class="memdesc:ga047f9586bf65ac2e38e42649c63ec51a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures pin(s) to Alternative 1 (GPIO) IRQ on falling edge mode.  <a href="#ga047f9586bf65ac2e38e42649c63ec51a">More...</a><br/></td></tr>
<tr class="separator:ga047f9586bf65ac2e38e42649c63ec51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22bcdcd07f455134160e35f95b194d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__config.html#ga22bcdcd07f455134160e35f95b194d39">PORT_MODULE_ALT1_EITHER_EDGE_IRQ_MODE</a></td></tr>
<tr class="memdesc:ga22bcdcd07f455134160e35f95b194d39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures pin(s) to Alternative 1 (GPIO) IRQ on either edge mode.  <a href="#ga22bcdcd07f455134160e35f95b194d39">More...</a><br/></td></tr>
<tr class="separator:ga22bcdcd07f455134160e35f95b194d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04f71ff96eecc9ab06c8923d7fc715ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__config.html#ga04f71ff96eecc9ab06c8923d7fc715ef">PORT_MODULE_ALT2_MODE</a></td></tr>
<tr class="memdesc:ga04f71ff96eecc9ab06c8923d7fc715ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures pin(s) to Alternative 2 (chip-specific) mode.  <a href="#ga04f71ff96eecc9ab06c8923d7fc715ef">More...</a><br/></td></tr>
<tr class="separator:ga04f71ff96eecc9ab06c8923d7fc715ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305750cfc2b11cbc99a808bcd905a879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__config.html#ga305750cfc2b11cbc99a808bcd905a879">PORT_MODULE_ALT3_MODE</a></td></tr>
<tr class="memdesc:ga305750cfc2b11cbc99a808bcd905a879"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures pin(s) to Alternative 3 (chip-specific) mode.  <a href="#ga305750cfc2b11cbc99a808bcd905a879">More...</a><br/></td></tr>
<tr class="separator:ga305750cfc2b11cbc99a808bcd905a879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae832a77b4ef400fcabed24e25c6cc411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__config.html#gae832a77b4ef400fcabed24e25c6cc411">PORT_MODULE_ALT4_MODE</a></td></tr>
<tr class="memdesc:gae832a77b4ef400fcabed24e25c6cc411"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures pin(s) to Alternative 4 (chip-specific) mode.  <a href="#gae832a77b4ef400fcabed24e25c6cc411">More...</a><br/></td></tr>
<tr class="separator:gae832a77b4ef400fcabed24e25c6cc411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8342756f5074ffa212389e334fe3a41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__config.html#gaa8342756f5074ffa212389e334fe3a41">PORT_MODULE_ALT5_MODE</a></td></tr>
<tr class="memdesc:gaa8342756f5074ffa212389e334fe3a41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures pin(s) to Alternative 5 (chip-specific) mode.  <a href="#gaa8342756f5074ffa212389e334fe3a41">More...</a><br/></td></tr>
<tr class="separator:gaa8342756f5074ffa212389e334fe3a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835cbc94730cb49581f57fd6902d419c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__config.html#ga835cbc94730cb49581f57fd6902d419c">PORT_MODULE_ALT6_MODE</a></td></tr>
<tr class="memdesc:ga835cbc94730cb49581f57fd6902d419c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures pin(s) to Alternative 6 (chip-specific) mode.  <a href="#ga835cbc94730cb49581f57fd6902d419c">More...</a><br/></td></tr>
<tr class="separator:ga835cbc94730cb49581f57fd6902d419c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077de9012ca3f805985ef9bbe913d465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__config.html#ga077de9012ca3f805985ef9bbe913d465">PORT_MODULE_ALT7_MODE</a></td></tr>
<tr class="memdesc:ga077de9012ca3f805985ef9bbe913d465"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures pin(s) to Alternative 7 (chip-specific) mode.  <a href="#ga077de9012ca3f805985ef9bbe913d465">More...</a><br/></td></tr>
<tr class="separator:ga077de9012ca3f805985ef9bbe913d465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbde9270130d213e1dc3b060fb730302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__config.html#gafbde9270130d213e1dc3b060fb730302">PORT_MODULE_BUTTON_MODE</a></td></tr>
<tr class="memdesc:gafbde9270130d213e1dc3b060fb730302"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures pin(s) to Alternative 1 (GPIO) filtered mode ready for button processing using polling.  <a href="#gafbde9270130d213e1dc3b060fb730302">More...</a><br/></td></tr>
<tr class="separator:gafbde9270130d213e1dc3b060fb730302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e7ac74f39766de0665e3d44ad1e4bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__config.html#ga8e7ac74f39766de0665e3d44ad1e4bad">PORT_MODULE_BUTTON_IRQ_MODE</a></td></tr>
<tr class="memdesc:ga8e7ac74f39766de0665e3d44ad1e4bad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures pin(s) to Alternative 1 (GPIO) filtered mode ready for button processing using interrupts.  <a href="#ga8e7ac74f39766de0665e3d44ad1e4bad">More...</a><br/></td></tr>
<tr class="separator:ga8e7ac74f39766de0665e3d44ad1e4bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa55647ae2935b18d66a5697eaddf59b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__config.html#gaa55647ae2935b18d66a5697eaddf59b6">PORT_MODULE_LED_MODE</a></td></tr>
<tr class="memdesc:gaa55647ae2935b18d66a5697eaddf59b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures pin(s) to Alternative 1 (GPIO) mode ready for controlling slow outputs such LEDs.  <a href="#gaa55647ae2935b18d66a5697eaddf59b6">More...</a><br/></td></tr>
<tr class="separator:gaa55647ae2935b18d66a5697eaddf59b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This section specifies default configuration structures for PORT module. Create a new configuration structure if default ones don't initialize on-chip peripheral in required operating mode (see <a class="el" href="group__config__struct__macros.html">Creating Application Specific Peripheral Configuration Structure</a>). </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga05fa9fd6fceee565b5cf359aa5af6972"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_MODULE_ALT0_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPORT){                                                                      \</div>
<div class="line"><span class="comment">/* PCR  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_IRQC(0))|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_LK_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_MUX(0))|  \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_SRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PE_MASK)|                      \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PS_MASK),                                             \</div>
<div class="line"><span class="comment">/* DFER */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_DFER_DFE_MASK), <span class="comment">/* use mask for all pins */</span>               \</div>
<div class="line">}</div>
</div><!-- fragment --><p>Configures port pin(s) with the following characteristics:</p>
<ul>
<li>Internal pull-up disabled</li>
<li>Digital filter disabled</li>
<li>Interrupt disabled</li>
<li>Slew rate control disabled</li>
</ul>
<p>The initialization value of the configuration structure split by peripheral registers is shown above. </p>

</div>
</div>
<a class="anchor" id="ga886134b0aae6bcf136351dad6351eec5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_MODULE_ALT0_PULLUP_ON_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPORT){                                                                      \</div>
<div class="line"><span class="comment">/* PCR  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_IRQC(0))|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_LK_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_MUX(0))|  \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_SRE_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_PE_MASK)|                      \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_PS_MASK),                                             \</div>
<div class="line"><span class="comment">/* DFER */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_DFER_DFE_MASK), <span class="comment">/* use mask for all pins */</span>               \</div>
<div class="line">}</div>
</div><!-- fragment --><p>Configures port pin(s) with the following characteristics:</p>
<ul>
<li>Internal pull-up enabled</li>
<li>Digital filter disabled</li>
<li>Interrupt disabled</li>
<li>Slew rate control disabled</li>
</ul>
<p>The initialization value of the configuration structure split by peripheral registers is shown above. </p>

</div>
</div>
<a class="anchor" id="ga96362cb5bfe35b7760327312c343426a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_MODULE_ALT1_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPORT){                                                                      \</div>
<div class="line"><span class="comment">/* PCR  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_IRQC(0))|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_LK_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_MUX(1))|  \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_SRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PE_MASK)|                      \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PS_MASK),                                             \</div>
<div class="line"><span class="comment">/* DFER */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_DFER_DFE_MASK), <span class="comment">/* use mask for all pins */</span>               \</div>
<div class="line">}</div>
</div><!-- fragment --><p>Configures port pin(s) with the following characteristics:</p>
<ul>
<li>Internal pull-up disabled</li>
<li>Digital filter disabled</li>
<li>Interrupt disabled</li>
<li>Slew rate control disabled</li>
</ul>
<p>The initialization value of the configuration structure split by peripheral registers is shown above. </p>

</div>
</div>
<a class="anchor" id="gad7f6d47d3b414426b69c960af4acb55f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_MODULE_ALT1_PULLUP_ON_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPORT){                                                                      \</div>
<div class="line"><span class="comment">/* PCR  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_IRQC(0))|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_LK_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_MUX(1))|  \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_SRE_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_PE_MASK)|                      \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_PS_MASK),                                             \</div>
<div class="line"><span class="comment">/* DFER */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_DFER_DFE_MASK), <span class="comment">/* use mask for all pins */</span>               \</div>
<div class="line">}</div>
</div><!-- fragment --><p>Configures port pin(s) with the following characteristics:</p>
<ul>
<li>Internal pull-up enabled</li>
<li>Digital filter disabled</li>
<li>Interrupt disabled</li>
<li>Slew rate control disabled</li>
</ul>
<p>The initialization value of the configuration structure split by peripheral registers is shown above. </p>

</div>
</div>
<a class="anchor" id="gac1aacf2aa4e27b62be5c15475fc3b575"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_MODULE_ALT1_LOGIC0_IRQ_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPORT){                                                                      \</div>
<div class="line"><span class="comment">/* PCR  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_IRQC(8))|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_LK_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_MUX(1))|  \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_SRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PE_MASK)|                      \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PS_MASK),                                             \</div>
<div class="line"><span class="comment">/* DFER */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_DFER_DFE_MASK), <span class="comment">/* use mask for all pins */</span>               \</div>
<div class="line">}</div>
</div><!-- fragment --><p>Configures port pin(s) with the following characteristics:</p>
<ul>
<li>Internal pull-up disabled</li>
<li>Digital filter disabled</li>
<li>Interrupt when logic zero enabled</li>
<li>Slew rate control disabled</li>
</ul>
<p>The initialization value of the configuration structure split by peripheral registers is shown above. </p>

</div>
</div>
<a class="anchor" id="gaeddcf9155cf28b15d7a9ecf7bf08a93c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_MODULE_ALT1_LOGIC1_IRQ_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPORT){                                                                      \</div>
<div class="line"><span class="comment">/* PCR  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_IRQC(12))|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_LK_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_MUX(1))| \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_SRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PE_MASK)|                      \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PS_MASK),                                             \</div>
<div class="line"><span class="comment">/* DFER */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_DFER_DFE_MASK), <span class="comment">/* use mask for all pins */</span>               \</div>
<div class="line">}</div>
</div><!-- fragment --><p>Configures port pin(s) with the following characteristics:</p>
<ul>
<li>Internal pull-up disabled</li>
<li>Digital filter disabled</li>
<li>Interrupt when logic one enabled</li>
<li>Slew rate control disabled</li>
</ul>
<p>The initialization value of the configuration structure split by peripheral registers is shown above. </p>

</div>
</div>
<a class="anchor" id="ga1c3eb5c0babdc91e1df7cdd73ea54398"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_MODULE_ALT1_RISING_EDGE_IRQ_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPORT){                                                                      \</div>
<div class="line"><span class="comment">/* PCR  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_IRQC(9))|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_LK_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_MUX(1))|  \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_SRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PE_MASK)|                      \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PS_MASK),                                             \</div>
<div class="line"><span class="comment">/* DFER */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_DFER_DFE_MASK), <span class="comment">/* use mask for all pins */</span>               \</div>
<div class="line">}</div>
</div><!-- fragment --><p>Configures port pin(s) with the following characteristics:</p>
<ul>
<li>Internal pull-up disabled</li>
<li>Digital filter disabled</li>
<li>Interrupt on rising edge enabled</li>
<li>Slew rate control disabled</li>
</ul>
<p>The initialization value of the configuration structure split by peripheral registers is shown above. </p>

</div>
</div>
<a class="anchor" id="ga047f9586bf65ac2e38e42649c63ec51a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_MODULE_ALT1_FALLING_EDGE_IRQ_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPORT){                                                                      \</div>
<div class="line"><span class="comment">/* PCR  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_IRQC(10))|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_LK_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_MUX(1))| \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_SRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PE_MASK)|                      \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PS_MASK),                                             \</div>
<div class="line"><span class="comment">/* DFER */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_DFER_DFE_MASK), <span class="comment">/* use mask for all pins */</span>               \</div>
<div class="line">}</div>
</div><!-- fragment --><p>Configures port pin(s) with the following characteristics:</p>
<ul>
<li>Internal pull-up disabled</li>
<li>Digital filter disabled</li>
<li>Interrupt on falling edge enabled</li>
<li>Slew rate control disabled</li>
</ul>
<p>The initialization value of the configuration structure split by peripheral registers is shown above. </p>

</div>
</div>
<a class="anchor" id="ga22bcdcd07f455134160e35f95b194d39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_MODULE_ALT1_EITHER_EDGE_IRQ_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPORT){                                                                      \</div>
<div class="line"><span class="comment">/* PCR  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_IRQC(11))|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_LK_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_MUX(1))| \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_SRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PE_MASK)|                      \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PS_MASK),                                             \</div>
<div class="line"><span class="comment">/* DFER */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_DFER_DFE_MASK), <span class="comment">/* use mask for all pins */</span>               \</div>
<div class="line">}</div>
</div><!-- fragment --><p>Configures port pin(s) with the following characteristics:</p>
<ul>
<li>Internal pull-up disabled</li>
<li>Digital filter disabled</li>
<li>Interrupt on either edge enabled</li>
<li>Slew rate control disabled</li>
</ul>
<p>The initialization value of the configuration structure split by peripheral registers is shown above. </p>

</div>
</div>
<a class="anchor" id="ga04f71ff96eecc9ab06c8923d7fc715ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_MODULE_ALT2_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPORT){                                                                      \</div>
<div class="line"><span class="comment">/* PCR  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_IRQC(0))|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_LK_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_MUX(2))|  \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_SRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PE_MASK)|                      \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PS_MASK),                                             \</div>
<div class="line"><span class="comment">/* DFER */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_DFER_DFE_MASK), <span class="comment">/* use mask for all pins */</span>               \</div>
<div class="line">}</div>
</div><!-- fragment --><p>Configures port pin(s) with the following characteristics:</p>
<ul>
<li>Internal pull-up disabled</li>
<li>Digital filter disabled</li>
<li>Interrupt disabled</li>
<li>Slew rate control disabled</li>
</ul>
<p>The initialization value of the configuration structure split by peripheral registers is shown above. </p>

</div>
</div>
<a class="anchor" id="ga305750cfc2b11cbc99a808bcd905a879"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_MODULE_ALT3_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPORT){                                                                      \</div>
<div class="line"><span class="comment">/* PCR  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_IRQC(0))|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_LK_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_MUX(3))|  \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_SRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PE_MASK)|                      \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PS_MASK),                                             \</div>
<div class="line"><span class="comment">/* DFER */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_DFER_DFE_MASK), <span class="comment">/* use mask for all pins */</span>               \</div>
<div class="line">}</div>
</div><!-- fragment --><p>Configures port pin(s) with the following characteristics:</p>
<ul>
<li>Internal pull-up disabled</li>
<li>Digital filter disabled</li>
<li>Interrupt disabled</li>
<li>Slew rate control disabled</li>
</ul>
<p>The initialization value of the configuration structure split by peripheral registers is shown above. </p>

</div>
</div>
<a class="anchor" id="gae832a77b4ef400fcabed24e25c6cc411"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_MODULE_ALT4_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPORT){                                                                      \</div>
<div class="line"><span class="comment">/* PCR  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_IRQC(0))|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_LK_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_MUX(4))|  \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_SRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PE_MASK)|                      \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PS_MASK),                                             \</div>
<div class="line"><span class="comment">/* DFER */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_DFER_DFE_MASK), <span class="comment">/* use mask for all pins */</span>               \</div>
<div class="line">}</div>
</div><!-- fragment --><p>Configures port pin(s) with the following characteristics:</p>
<ul>
<li>Internal pull-up disabled</li>
<li>Digital filter disabled</li>
<li>Interrupt disabled</li>
<li>Slew rate control disabled</li>
</ul>
<p>The initialization value of the configuration structure split by peripheral registers is shown above. </p>

</div>
</div>
<a class="anchor" id="gaa8342756f5074ffa212389e334fe3a41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_MODULE_ALT5_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPORT){                                                                      \</div>
<div class="line"><span class="comment">/* PCR  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_IRQC(0))|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_LK_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_MUX(5))|  \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_SRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PE_MASK)|                      \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PS_MASK),                                             \</div>
<div class="line"><span class="comment">/* DFER */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_DFER_DFE_MASK), <span class="comment">/* use mask for all pins */</span>               \</div>
<div class="line">}</div>
</div><!-- fragment --><p>Configures port pin(s) with the following characteristics:</p>
<ul>
<li>Internal pull-up disabled</li>
<li>Digital filter disabled</li>
<li>Interrupt disabled</li>
<li>Slew rate control disabled</li>
</ul>
<p>The initialization value of the configuration structure split by peripheral registers is shown above. </p>

</div>
</div>
<a class="anchor" id="ga835cbc94730cb49581f57fd6902d419c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_MODULE_ALT6_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPORT){                                                                      \</div>
<div class="line"><span class="comment">/* PCR  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_IRQC(0))|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_LK_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_MUX(6))|  \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_SRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PE_MASK)|                      \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PS_MASK),                                             \</div>
<div class="line"><span class="comment">/* DFER */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_DFER_DFE_MASK), <span class="comment">/* use mask for all pins */</span>               \</div>
<div class="line">}</div>
</div><!-- fragment --><p>Configures port pin(s) with the following characteristics:</p>
<ul>
<li>Internal pull-up disabled</li>
<li>Digital filter disabled</li>
<li>Interrupt disabled</li>
<li>Slew rate control disabled</li>
</ul>
<p>The initialization value of the configuration structure split by peripheral registers is shown above. </p>

</div>
</div>
<a class="anchor" id="ga077de9012ca3f805985ef9bbe913d465"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_MODULE_ALT7_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPORT){                                                                      \</div>
<div class="line"><span class="comment">/* PCR  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_IRQC(0))|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_LK_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_MUX(7))|  \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_SRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PE_MASK)|                      \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PS_MASK),                                             \</div>
<div class="line"><span class="comment">/* DFER */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_DFER_DFE_MASK), <span class="comment">/* use mask for all pins */</span>               \</div>
<div class="line">}</div>
</div><!-- fragment --><p>Configures port pin(s) with the following characteristics:</p>
<ul>
<li>Internal pull-up disabled</li>
<li>Digital filter disabled</li>
<li>Interrupt disabled</li>
<li>Slew rate control disabled</li>
</ul>
<p>The initialization value of the configuration structure split by peripheral registers is shown above. </p>

</div>
</div>
<a class="anchor" id="gafbde9270130d213e1dc3b060fb730302"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_MODULE_BUTTON_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPORT){                                                                      \</div>
<div class="line"><span class="comment">/* PCR  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_IRQC(0))|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_LK_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_MUX(1))|  \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_SRE_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_PE_MASK)|                      \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_PS_MASK),                                             \</div>
<div class="line"><span class="comment">/* DFER */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_DFER_DFE_MASK), <span class="comment">/* use mask for all pins */</span>               \</div>
<div class="line">}</div>
</div><!-- fragment --><p>Configures port pin(s) with the following characteristics:</p>
<ul>
<li>Internal pull-up enabled</li>
<li>Digital filter enabled</li>
<li>Interrupt disabled</li>
<li>Slew rate control disabled</li>
</ul>
<p>The initialization value of the configuration structure split by peripheral registers is shown above.</p>
<dl class="section note"><dt>Note</dt><dd>Only PORTE has the digital filter feature for reduced noise and hardware switch de-bouncing. When applying this configuration on other ports the digital filter will be disabled.<br/>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga8e7ac74f39766de0665e3d44ad1e4bad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_MODULE_BUTTON_IRQ_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPORT){                                                                      \</div>
<div class="line"><span class="comment">/* PCR  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_IRQC(10))|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_LK_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_MUX(1))| \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_SRE_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_PE_MASK)|                      \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_PS_MASK),                                             \</div>
<div class="line"><span class="comment">/* DFER */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_DFER_DFE_MASK), <span class="comment">/* use mask for all pins */</span>               \</div>
<div class="line">}</div>
</div><!-- fragment --><p>Configures port pin(s) with the following characteristics:</p>
<ul>
<li>Internal pull-up enabled</li>
<li>Digital filter enabled</li>
<li>Interrupt on falling edge enabled</li>
<li>Slew rate control disabled</li>
</ul>
<p>The initialization value of the configuration structure split by peripheral registers is shown above.</p>
<dl class="section note"><dt>Note</dt><dd>Only PORTE has the digital filter feature for reduced noise and hardware switch de-bouncing. When applying this configuration on other ports the digital filter will be disabled. </dd></dl>

</div>
</div>
<a class="anchor" id="gaa55647ae2935b18d66a5697eaddf59b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_MODULE_LED_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPORT){                                                                      \</div>
<div class="line"><span class="comment">/* PCR  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_IRQC(0))|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_LK_MASK)|<a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_MUX(1))|  \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#gafa5d521d33d7a81bba664181a72b0821" title="Sets register field in peripheral configuration structure. ">SET</a>(PORT_PCR_SRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PE_MASK)|                      \</div>
<div class="line"><span class="comment">/* ...  */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_PCR_PS_MASK),                                             \</div>
<div class="line"><span class="comment">/* DFER */</span> <a class="code" href="group__config__struct__macros.html#ga96290d02d183e39acdb3a1b6669e63f1" title="Clears register field in peripheral configuration structure. ">CLR</a>(PORT_DFER_DFE_MASK), <span class="comment">/* use mask for all pins */</span>               \</div>
<div class="line">}</div>
</div><!-- fragment --><p>Configures port pin(s) with the following characteristics:</p>
<ul>
<li>Internal pull-up disabled</li>
<li>Digital filter disabled</li>
<li>Interrupt disabled</li>
<li>Slew rate control enabled</li>
</ul>
<p>The initialization value of the configuration structure split by peripheral registers is shown above. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.5-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Nov 4 2013 13:45:05 for Kinetis-M Peripheral Bare-Metal Drivers by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.5 </li>
  </ul>
</div>
</body>
</html>
