
---------- Begin Simulation Statistics ----------
final_tick                               1149030083000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 445557                       # Simulator instruction rate (inst/s)
host_mem_usage                                4562380                       # Number of bytes of host memory used
host_op_rate                                   677741                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2917.70                       # Real time elapsed on the host
host_tick_rate                               29606204                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    1977442352                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086382                       # Number of seconds simulated
sim_ticks                                 86381917750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       104647                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        209408                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        69084                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12493515                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      8192644                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      8223280                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        30636                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12652194                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS         82478                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         6754                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       402615140                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      200087445                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        69093                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         12093471                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     27172404                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      3612765                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    378875931                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    172249167                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.199581                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.937179                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     72947131     42.35%     42.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     42198819     24.50%     66.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      2450298      1.42%     68.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     11774674      6.84%     75.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8500798      4.94%     80.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1523758      0.88%     80.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2317715      1.35%     82.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3363570      1.95%     84.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     27172404     15.78%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    172249167                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           936085                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        63846                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       378159233                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107274542                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        75958      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    232487732     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       101440      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        38646      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        50612      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        58968      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       173446      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       129236      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp           37      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       193257      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv        25397      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        13100      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    107077157     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     38252946     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       197385      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          614      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    378875931                       # Class of committed instruction
system.switch_cpus_1.commit.refs            145528102                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           378875931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.691055                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.691055                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    112394869                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    383522248                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10376191                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        32564901                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        72390                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     17354517                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107800133                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                1391                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          38316488                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               11479                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          12652194                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        19544513                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           153112380                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         9735                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            253557910                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          136                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        144780                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.073234                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     19577907                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8275122                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.467656                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    172762879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.229401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.300801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      110448214     63.93%     63.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        4238396      2.45%     66.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2372007      1.37%     67.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        4914474      2.84%     70.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        7924308      4.59%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        1192839      0.69%     75.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1758500      1.02%     76.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6093732      3.53%     80.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       33820409     19.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    172762879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         1890707                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         947538                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                   956                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts        88665                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       12196728                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.205896                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          146160593                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         38316468                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        812695                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107924950                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          444                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          707                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     38394162                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    382488504                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    107844125                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       137615                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    381099028                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        21055                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     17432981                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        72390                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     17473378                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        11002                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7013944                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1563                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3599                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       650383                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       140593                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3599                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        57346                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        31319                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       640221130                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           380910458                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497816                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       318712377                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.204804                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            380957887                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      773999206                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     329386036                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.447062                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.447062                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        90268      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    233977195     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       103478      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        49901      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          129      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        66457      0.02%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        61676      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       183170      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       199080      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp           39      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       227464      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv        32920      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        15583      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    107607288     28.23%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38318921     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       302082      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          993      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    381236644                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1206599                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      2403874                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      1169918                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      1779921                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           1948777                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005112                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        204249     10.48%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            2      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            1      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd         2834      0.15%     10.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt         6625      0.34%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1733329     88.94%     99.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         1670      0.09%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           54      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           13      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    381888554                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    934853960                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    379740540                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    384324589                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        382487177                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       381236644                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1327                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3612492                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        72891                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         1327                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5935973                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    172762879                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.206705                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.171071                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     60948689     35.28%     35.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15280938      8.85%     44.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     26298538     15.22%     59.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22229454     12.87%     72.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     19194991     11.11%     83.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12356887      7.15%     90.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      9411087      5.45%     95.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      4699013      2.72%     98.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2343282      1.36%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    172762879                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.206692                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          19544523                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  25                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5223411                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      6865842                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107924950                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     38394162                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     170754724                       # number of misc regfile reads
system.switch_cpus_1.numCycles              172763835                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      20051932                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    527844130                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2081059                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       17738043                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     32012278                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1618888                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1356271582                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    383052097                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    533369901                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        42500219                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     52355370                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        72390                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     92400285                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5525647                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2312821                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    777249133                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       101285021                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          527565459                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         765495690                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1500530                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          926                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2997212                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            926                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1326556                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        18123                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2651821                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          18123                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1013                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       103729                       # Transaction distribution
system.membus.trans_dist::CleanEvict              915                       # Transaction distribution
system.membus.trans_dist::ReadExReq            103751                       # Transaction distribution
system.membus.trans_dist::ReadExResp           103751                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1013                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       314172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       314172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 314172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     13343552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     13343552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13343552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            104764                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  104764    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              104764                       # Request fanout histogram
system.membus.reqLayer2.occupancy           652752500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          571218750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1149030083000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1149030083000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            774188                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1448516                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           91                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          788426                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3848                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3848                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722494                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722494                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        774188                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4497469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4497742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142269184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142280832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          740351                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46217664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2240881                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000424                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020596                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2239930     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    951      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2240881                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2225062000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2246810500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            136999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           10                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       171382                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171392                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           10                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       171382                       # number of overall hits
system.l2.overall_hits::total                  171392                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           81                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1325209                       # number of demand (read+write) misses
system.l2.demand_misses::total                1325290                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           81                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1325209                       # number of overall misses
system.l2.overall_misses::total               1325290                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      8033000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  45915817000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      45923850000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      8033000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  45915817000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     45923850000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           91                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1496591                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1496682                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           91                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1496591                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1496682                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.890110                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885485                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.885485                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.890110                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885485                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.885485                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 99172.839506                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 34647.981564                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 34651.925239                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 99172.839506                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 34647.981564                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 34651.925239                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              722147                       # number of writebacks
system.l2.writebacks::total                    722147                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           81                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1325209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1325290                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           81                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1325209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1325290                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      7223000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  32663727000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32670950000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      7223000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  32663727000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32670950000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.890110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885485                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.885485                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.890110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885485                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.885485                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 89172.839506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 24647.981564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 24651.925239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 89172.839506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 24647.981564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 24651.925239                       # average overall mshr miss latency
system.l2.replacements                         722228                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       726365                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           726365                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       726365                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       726365                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           91                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               91                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           91                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           91                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       603051                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        603051                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2595                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2595                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         1253                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1253                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3848                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3848                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.325624                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.325624                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         1253                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1253                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     20823500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     20823500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.325624                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.325624                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16618.914605                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16618.914605                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1624                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1624                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       720870                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              720870                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  28600485000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28600485000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       722494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.997752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 39674.955262                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 39674.955262                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       720870                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         720870                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  21391785000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21391785000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.997752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 29674.955262                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 29674.955262                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       169758                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             169768                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           81                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       604339                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           604420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      8033000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  17315332000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17323365000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           91                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       774097                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         774188                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.890110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.780702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.780715                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 99172.839506                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28651.687215                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28661.137950                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           81                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       604339                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       604420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      7223000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  11271942000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11279165000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.890110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.780702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780715                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 89172.839506                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18651.687215                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18661.137950                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.344319                       # Cycle average of tags in use
system.l2.tags.total_refs                     1777162                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730551                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.432632                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4095.344319                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999840                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4094                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          533                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3475                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24703952                       # Number of tag accesses
system.l2.tags.data_accesses                 24703952                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            8                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      1220518                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1220526                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            8                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      1220518                       # number of overall hits
system.l3.overall_hits::total                 1220526                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           73                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       104691                       # number of demand (read+write) misses
system.l3.demand_misses::total                 104764                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           73                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       104691                       # number of overall misses
system.l3.overall_misses::total                104764                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      6629500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   9317012500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       9323642000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      6629500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   9317012500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      9323642000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           81                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1325209                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1325290                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           81                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1325209                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1325290                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.901235                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.079000                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.079050                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.901235                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.079000                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.079050                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 90815.068493                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 88995.352991                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 88996.620977                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 90815.068493                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 88995.352991                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 88996.620977                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              103729                       # number of writebacks
system.l3.writebacks::total                    103729                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           73                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       104691                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            104764                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           73                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       104691                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           104764                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      5753500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   8060720500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   8066474000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      5753500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   8060720500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   8066474000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.901235                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.079000                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.079050                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.901235                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.079000                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.079050                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 78815.068493                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76995.352991                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 76996.620977                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 78815.068493                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76995.352991                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 76996.620977                       # average overall mshr miss latency
system.l3.replacements                         122687                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks           76                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            76                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         1253                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 1253                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         1253                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             1253                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       617119                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                617119                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       103751                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              103751                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   9227988000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    9227988000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       720870                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            720870                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.143925                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.143925                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 88943.605363                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 88943.605363                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       103751                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         103751                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   7982976000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   7982976000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.143925                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.143925                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 76943.605363                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 76943.605363                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            8                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       603399                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             603407                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           73                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data          940                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total             1013                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      6629500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data     89024500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total     95654000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           81                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       604339                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         604420                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.901235                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.001555                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.001676                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 90815.068493                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 94706.914894                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 94426.456071                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           73                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data          940                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total         1013                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5753500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data     77744500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total     83498000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.901235                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.001555                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.001676                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 78815.068493                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 82706.914894                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 82426.456071                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     8547765                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    155455                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     54.985462                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1305.451310                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      9754.019186                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  4091.664489                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    12.734361                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 17604.130654                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.039839                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.297669                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.124868                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000389                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.537235                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          632                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         7159                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         2796                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        22108                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  84980959                       # Number of tag accesses
system.l3.tags.data_accesses                 84980959                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            604420                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       825875                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          622090                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            1253                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           1253                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           720870                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          720870                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        604420                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3978364                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    131035904                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          122687                       # Total snoops (count)
system.tol3bus.snoopTraffic                   6638656                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1449230                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.012505                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.111126                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1431107     98.75%     98.75% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  18123      1.25%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1449230                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2048056500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1988561500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.3                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      6700224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6704896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         4672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6638656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6638656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       104691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              104764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       103729                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             103729                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        54085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     77565122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              77619208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        54085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            54085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       76852380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             76852380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       76852380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        54085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     77565122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            154471588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    103711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        73.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    102025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.029188976500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5999                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5999                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              326618                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              97838                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      104764                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     103729                       # Number of write requests accepted
system.mem_ctrls.readBursts                    104764                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   103729                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2666                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    18                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6524                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1861735500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  510490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3776073000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18234.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36984.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    51062                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82334                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                104764                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               103729                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  101700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    181.931730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.193349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.032888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        47012     64.94%     64.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8083     11.17%     76.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5821      8.04%     84.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4076      5.63%     89.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2005      2.77%     92.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1612      2.23%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1419      1.96%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1290      1.78%     98.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1071      1.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72389                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.018003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.200460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             198      3.30%      3.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           1308     21.80%     25.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4187     69.79%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           190      3.17%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            36      0.60%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            29      0.48%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            13      0.22%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            13      0.22%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             6      0.10%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.05%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             6      0.10%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.02%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5999                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.284714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.250658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.084132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2339     38.99%     38.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               46      0.77%     39.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3270     54.51%     94.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              289      4.82%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               34      0.57%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.22%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5999                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6534272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  170624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6636224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6704896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6638656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        75.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        76.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     77.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   86392455000                       # Total gap between requests
system.mem_ctrls.avgGap                     414366.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         4672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      6529600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6636224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 54085.393351897423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 75589893.927771717310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 76824226.329473912716                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           73                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       104691                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       103729                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2741750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   3773331250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1961293473750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     37558.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     36042.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18907860.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            262737720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            139637025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           356643000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          264445200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6818816160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9878949870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      24851540640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42572769615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        492.843534                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  64322138250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2884440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  19175339500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            254148300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            135079230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           372336720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          276821820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6818816160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9846640560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24878748480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42582591270                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        492.957234                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  64383245250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2884440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  19114232500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     19544391                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1471504183                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793970                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165822                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     19544391                       # number of overall hits
system.cpu.icache.overall_hits::total      1471504183                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          121                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2065                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1944                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          121                       # number of overall misses
system.cpu.icache.overall_misses::total          2065                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     10949000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10949000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     10949000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10949000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     19544512                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1471506248                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     19544512                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1471506248                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 90487.603306                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5302.179177                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 90487.603306                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5302.179177                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          183                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    91.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1523                       # number of writebacks
system.cpu.icache.writebacks::total              1523                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           30                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           30                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           91                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           91                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           91                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           91                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      8278000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8278000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      8278000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8278000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 90967.032967                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90967.032967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 90967.032967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90967.032967                       # average overall mshr miss latency
system.cpu.icache.replacements                   1523                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     19544391                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1471504183                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          121                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2065                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     10949000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10949000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     19544512                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1471506248                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 90487.603306                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5302.179177                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           30                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           91                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           91                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      8278000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8278000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 90967.032967                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90967.032967                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.980877                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1471506218                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2035                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          723098.878624                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.606661                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     4.374216                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991419                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.008543                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999963                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5886027027                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5886027027                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572830860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28810504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    136603264                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        738244628                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572830860                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28810504                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    136603264                       # number of overall hits
system.cpu.dcache.overall_hits::total       738244628                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6158969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       314528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      2435452                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8908949                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6158969                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       314528                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      2435452                       # number of overall misses
system.cpu.dcache.overall_misses::total       8908949                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  11848774000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  66517846391                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  78366620391                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  11848774000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  66517846391                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  78366620391                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    139038716                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    747153577                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    139038716                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    747153577                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017516                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011924                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017516                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011924                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 37671.603164                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 27312.320830                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8796.393423                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 37671.603164                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 27312.320830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8796.393423                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       226545                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12834                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.651940                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3765200                       # number of writebacks
system.cpu.dcache.writebacks::total           3765200                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       935827                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       935827                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       935827                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       935827                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       314528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1499625                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1814153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       314528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1499625                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1814153                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  11534246000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  50056670891                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  61590916891                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  11534246000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  50056670891                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  61590916891                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010786                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010786                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002428                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 36671.603164                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 33379.458792                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33950.232914                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 36671.603164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 33379.458792                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33950.232914                       # average overall mshr miss latency
system.cpu.dcache.replacements                7949707                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423154037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21302592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     99076048                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       543532677                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3266661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       167807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1709110                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5143578                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4457756500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  36011300000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40469056500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    100785158                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    548676255                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.016958                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009375                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26564.782756                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21070.206131                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7867.880394                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       935013                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       935013                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       167807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       774097                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       941904                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4289949500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  20276466500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24566416000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25564.782756                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26193.702469                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26081.655880                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149676823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     37527216                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      194711951                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2892308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       726342                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3765371                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7391017500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  30506546391                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  37897563891                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     38253558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    198477322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 50374.639622                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 42000.251109                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10064.762248                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          814                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          814                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       725528                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       872249                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   7244296500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  29780204391                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  37024500891                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018966                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 49374.639622                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 41046.250994                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42447.169204                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993602                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           746219071                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7950219                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.861448                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   425.223920                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    48.315273                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    38.454409                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.830515                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.094366                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.075106                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          395                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2996564527                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2996564527                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1149030083000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815049000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 196215034000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
