Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 362ef4467f4c4d46b491438db21805f4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISC_V_behav xil_defaultlib.tb_RISC_V xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instructionmemory
Compiling module xil_defaultlib.regfile_default
Compiling module xil_defaultlib.imm_Gen
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datamemory
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.ALUController
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.tb_RISC_V
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RISC_V_behav
