-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Loop_loop_height_pro_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_1_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    img_1_data_stream_0_V_empty_n : IN STD_LOGIC;
    img_1_data_stream_0_V_read : OUT STD_LOGIC;
    Background_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    Background_data_stream_0_V_full_n : IN STD_LOGIC;
    Background_data_stream_0_V_write : OUT STD_LOGIC );
end;


architecture behav of Loop_loop_height_pro_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv9_113 : STD_LOGIC_VECTOR (8 downto 0) := "100010011";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_10E : STD_LOGIC_VECTOR (8 downto 0) := "100001110";
    constant ap_const_lv9_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv9_1FE : STD_LOGIC_VECTOR (8 downto 0) := "111111110";
    constant ap_const_lv9_10D : STD_LOGIC_VECTOR (8 downto 0) := "100001101";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv9_1FD : STD_LOGIC_VECTOR (8 downto 0) := "111111101";
    constant ap_const_lv9_1FC : STD_LOGIC_VECTOR (8 downto 0) := "111111100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv9_1E8 : STD_LOGIC_VECTOR (8 downto 0) := "111101000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv10_3FC : STD_LOGIC_VECTOR (9 downto 0) := "1111111100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_1E0 : STD_LOGIC_VECTOR (9 downto 0) := "0111100000";
    constant ap_const_lv9_1DF : STD_LOGIC_VECTOR (8 downto 0) := "111011111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal img_1_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal and_ln118_reg_3865 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_1_reg_3745 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_reg_3736 : STD_LOGIC_VECTOR (0 downto 0);
    signal Background_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal and_ln512_reg_3941 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3941_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_5_reg_634 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln443_fu_645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_V_fu_651_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_V_reg_3731 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln887_fu_657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln457_fu_663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln457_reg_3740 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_1_fu_669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_fu_675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_reg_3750 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_4_fu_681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_4_reg_3754 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_6_fu_687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_6_reg_3758 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_7_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_7_reg_3762 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_fu_699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_3766 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_reg_3770 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln493_fu_733_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln493_reg_3782 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln493_1_fu_759_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln493_1_reg_3787 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln493_2_fu_785_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln493_2_reg_3792 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln507_fu_823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_reg_3797 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_1_fu_835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_1_reg_3802 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_2_fu_847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_2_reg_3811 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_3_fu_859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_3_reg_3816 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_4_fu_871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_4_reg_3821 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_5_fu_883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_5_reg_3826 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_6_fu_895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_6_reg_3831 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_7_fu_907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_7_reg_3836 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_8_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_8_reg_3841 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_9_fu_931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_9_reg_3846 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_10_fu_943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_10_reg_3851 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_fu_953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3856 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op250_read_state4 : BOOLEAN;
    signal ap_predicate_op273_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln444_reg_3856_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3856_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3856_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3856_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3856_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3856_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3856_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3856_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3856_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3856_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3856_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_959_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal and_ln118_fu_1013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln118_reg_3865_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln458_fu_1056_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln458_reg_3869 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln457_fu_1060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln457_reg_3874 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln457_reg_3874_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_9_addr_reg_3887 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_10_add_reg_3893 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_11_add_reg_3899 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_12_add_reg_3905 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_13_add_reg_3911 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_14_add_reg_3917 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_15_add_reg_3923 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_16_add_reg_3929 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_17_add_reg_3935 : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln512_fu_1065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3941_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3941_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3941_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3941_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3941_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3941_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3941_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3941_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3941_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3941_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_4_fu_1150_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_4_reg_3945 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_9_load_reg_3951 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln493_1_fu_1173_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln493_1_reg_3956 : STD_LOGIC_VECTOR (3 downto 0);
    signal k_buf_0_val_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_10_loa_reg_3964 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_11_loa_reg_3969 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_0_val_3_0_fu_1202_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_0_val_3_0_reg_3974 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_0_val_4_0_fu_1233_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_0_val_4_0_reg_3985 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_0_val_5_0_fu_1264_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_0_val_5_0_reg_3996 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_0_val_6_0_fu_1295_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_0_val_6_0_reg_4006 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_0_val_7_0_fu_1326_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_0_val_7_0_reg_4015 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_184_reg_4023 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_9_fu_1464_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_9_reg_4028 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_10_fu_1472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_10_reg_4033 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_kernel_win_0_va_131_fu_1606_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_4038 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_4038_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_4038_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_4038_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_4038_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_4038_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_4038_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_4038_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_4038_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_4038_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_fu_1738_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_4043 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_4043_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_4043_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_4043_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_4043_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_4043_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_4043_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_4043_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_4043_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_fu_1763_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_4048 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_4048_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_4048_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_4048_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_4048_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_4048_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_4048_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_4048_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_fu_1788_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_4055 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_4055_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_4055_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_4055_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_4055_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_4055_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_fu_1813_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_reg_4062 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_reg_4062_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_reg_4062_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_reg_4062_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_reg_4062_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_127_fu_1838_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_127_reg_4069 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_127_reg_4069_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_127_reg_4069_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_128_fu_1862_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_128_reg_4076 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_15_fu_1975_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_15_reg_4083 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_20_fu_2058_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_20_reg_4089 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_169_reg_4095 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_25_fu_2204_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_25_reg_4100 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_26_fu_2212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_26_reg_4105 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_31_fu_2303_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_31_reg_4110 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_36_fu_2438_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_36_reg_4116 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_37_fu_2446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_37_reg_4121 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_42_fu_2557_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_42_reg_4126 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_47_fu_2671_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_47_reg_4132 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_52_fu_2814_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_52_reg_4138 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_57_fu_2900_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_57_reg_4144 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_136_reg_4150 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_62_fu_3038_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_62_reg_4155 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_63_fu_3046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_63_reg_4160 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal k_buf_0_val_16_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_16_ce0 : STD_LOGIC;
    signal k_buf_0_val_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_16_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_16_ce1 : STD_LOGIC;
    signal k_buf_0_val_16_we1 : STD_LOGIC;
    signal k_buf_0_val_16_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_15_ce0 : STD_LOGIC;
    signal k_buf_0_val_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_15_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_15_ce1 : STD_LOGIC;
    signal k_buf_0_val_15_we1 : STD_LOGIC;
    signal k_buf_0_val_15_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_14_ce0 : STD_LOGIC;
    signal k_buf_0_val_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_14_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_14_ce1 : STD_LOGIC;
    signal k_buf_0_val_14_we1 : STD_LOGIC;
    signal k_buf_0_val_14_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_13_ce0 : STD_LOGIC;
    signal k_buf_0_val_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_13_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_13_ce1 : STD_LOGIC;
    signal k_buf_0_val_13_we1 : STD_LOGIC;
    signal k_buf_0_val_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_12_ce0 : STD_LOGIC;
    signal k_buf_0_val_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_12_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_12_ce1 : STD_LOGIC;
    signal k_buf_0_val_12_we1 : STD_LOGIC;
    signal k_buf_0_val_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_11_ce0 : STD_LOGIC;
    signal k_buf_0_val_11_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_11_ce1 : STD_LOGIC;
    signal k_buf_0_val_11_we1 : STD_LOGIC;
    signal k_buf_0_val_11_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_10_ce0 : STD_LOGIC;
    signal k_buf_0_val_10_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_10_ce1 : STD_LOGIC;
    signal k_buf_0_val_10_we1 : STD_LOGIC;
    signal k_buf_0_val_10_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_9_ce0 : STD_LOGIC;
    signal k_buf_0_val_9_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_9_ce1 : STD_LOGIC;
    signal k_buf_0_val_9_we1 : STD_LOGIC;
    signal k_buf_0_val_17_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_17_ce0 : STD_LOGIC;
    signal k_buf_0_val_17_we0 : STD_LOGIC;
    signal k_buf_0_val_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_17_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_17_ce1 : STD_LOGIC;
    signal k_buf_0_val_17_we1 : STD_LOGIC;
    signal t_V_3_reg_623 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal empty_370_fu_1043_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal src_kernel_win_0_va_fu_114 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_1_fu_118 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_2_fu_122 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_3_fu_126 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_4_fu_130 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_5_fu_134 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_136 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_6_fu_138 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_7_fu_142 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_8_fu_146 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_9_fu_150 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_10_fu_154 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_11_fu_158 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_142 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_12_fu_162 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_143 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_13_fu_166 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_14_fu_170 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_15_fu_174 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_146 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_16_fu_178 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_147 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_17_fu_182 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_148 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_18_fu_186 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_149 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_19_fu_190 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_150 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_83 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_20_fu_194 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_151 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_21_fu_198 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_22_fu_202 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_23_fu_206 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_24_fu_210 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_155 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_25_fu_214 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_156 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_26_fu_218 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_157 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_27_fu_222 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_158 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_28_fu_226 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_159 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_29_fu_230 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_160 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_30_fu_234 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_161 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_31_fu_238 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_162 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_32_fu_242 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_163 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_33_fu_246 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_164 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_95 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_34_fu_250 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_165 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_35_fu_254 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_166 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_36_fu_258 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_167 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_37_fu_262 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_38_fu_266 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_169 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_39_fu_270 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_170 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_40_fu_274 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_171 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_41_fu_278 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_172 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_42_fu_282 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_173 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_43_fu_286 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_174 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_104 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_44_fu_290 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_175 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_45_fu_294 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_46_fu_298 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_47_fu_302 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_48_fu_306 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_179 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_49_fu_310 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_180 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_50_fu_314 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_181 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_51_fu_318 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_182 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_52_fu_322 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_183 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_53_fu_326 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_129_fu_1379_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_54_fu_330 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_55_fu_334 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_56_fu_338 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_57_fu_342 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_58_fu_346 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_59_fu_350 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_190 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_60_fu_354 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_130_fu_1887_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_118 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_61_fu_358 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_191 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_62_fu_362 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_192 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_63_fu_366 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_193 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_64_fu_370 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_194 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_65_fu_374 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_195 : STD_LOGIC_VECTOR (15 downto 0);
    signal right_border_buf_0_s_fu_378 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_0_val_8_0_fu_1693_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal right_border_buf_0_1_fu_382 : STD_LOGIC_VECTOR (15 downto 0);
    signal right_border_buf_0_2_fu_386 : STD_LOGIC_VECTOR (15 downto 0);
    signal right_border_buf_0_3_fu_390 : STD_LOGIC_VECTOR (15 downto 0);
    signal right_border_buf_0_4_fu_394 : STD_LOGIC_VECTOR (15 downto 0);
    signal right_border_buf_0_5_fu_398 : STD_LOGIC_VECTOR (15 downto 0);
    signal right_border_buf_0_6_fu_402 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_0_val_2_0_fu_1664_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal right_border_buf_0_7_fu_406 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_0_val_1_0_fu_1635_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal right_border_buf_0_8_fu_410 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal add_ln506_1_fu_715_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln506_fu_711_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln118_fu_721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln493_fu_727_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln506_fu_741_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln118_1_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln493_fu_753_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln506_2_fu_767_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln118_2_fu_773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln493_1_fu_779_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln507_fu_817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln507_1_fu_829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln507_2_fu_841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln493_2_fu_793_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln507_3_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln507_4_fu_865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln493_3_fu_799_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln507_5_fu_877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln507_6_fu_889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln493_4_fu_805_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln507_7_fu_901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln507_8_fu_913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln493_5_fu_811_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln507_9_fu_925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln507_10_fu_937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_965_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln444_fu_949_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ImagLoc_x_fu_981_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_46_fu_993_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_3_fu_1007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln118_fu_1001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_1019_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln451_1_fu_987_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln121_fu_1027_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal x_fu_1035_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln891_fu_975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_fu_1088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_fu_1094_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_1_fu_1102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_1_fu_1108_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_2_fu_1116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_2_fu_1122_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_3_fu_1130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_3_fu_1136_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_4_fu_1144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_1178_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_fu_1209_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_1240_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_1271_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_1302_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_9_fu_1358_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_10_fu_1365_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln899_6_fu_1372_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_5_fu_1404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_5_fu_1409_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_6_fu_1416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_6_fu_1422_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_7_fu_1430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_7_fu_1436_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_8_fu_1444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_8_fu_1450_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_9_fu_1458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_1583_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_fu_1612_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_1641_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_1670_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_fu_1720_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_fu_1745_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_fu_1770_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_fu_1794_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_1_fu_1800_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln899_fu_1807_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_3_fu_1820_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_4_fu_1826_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln899_4_fu_1832_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_6_fu_1845_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_7_fu_1850_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln899_5_fu_1856_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_12_fu_1869_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_13_fu_1874_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln899_7_fu_1880_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_10_fu_1908_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_11_fu_1913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_11_fu_1919_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_12_fu_1927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_12_fu_1933_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_13_fu_1941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_13_fu_1947_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_14_fu_1955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_14_fu_1961_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_15_fu_1969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_16_fu_2000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_16_fu_2005_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_17_fu_2012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_17_fu_2018_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_18_fu_2026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_18_fu_2032_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_19_fu_2040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_19_fu_2045_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_20_fu_2052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_21_fu_2144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_21_fu_2149_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_22_fu_2156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_22_fu_2162_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_23_fu_2170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_23_fu_2176_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_24_fu_2184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_24_fu_2190_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_25_fu_2198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_26_fu_2238_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_27_fu_2243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_27_fu_2249_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_28_fu_2257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_28_fu_2262_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_29_fu_2269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_29_fu_2275_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_30_fu_2283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_30_fu_2289_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_31_fu_2297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_32_fu_2378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_32_fu_2383_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_33_fu_2390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_33_fu_2396_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_34_fu_2404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_34_fu_2410_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_35_fu_2418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_35_fu_2424_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_36_fu_2432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_37_fu_2490_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_38_fu_2495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_38_fu_2501_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_39_fu_2509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_39_fu_2515_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_40_fu_2523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_40_fu_2529_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_41_fu_2537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_41_fu_2543_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_42_fu_2551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_43_fu_2613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_43_fu_2618_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_44_fu_2625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_44_fu_2631_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_45_fu_2639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_45_fu_2645_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_46_fu_2653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_46_fu_2658_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_47_fu_2665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_48_fu_2754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_48_fu_2759_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_49_fu_2766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_49_fu_2772_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_50_fu_2780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_50_fu_2786_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_51_fu_2794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_51_fu_2800_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_52_fu_2808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_53_fu_2842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_53_fu_2847_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_54_fu_2854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_54_fu_2860_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_55_fu_2868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_55_fu_2873_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_56_fu_2880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_56_fu_2886_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_57_fu_2894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_58_fu_2978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_58_fu_2983_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_59_fu_2990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_59_fu_2996_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_60_fu_3004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_60_fu_3010_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_61_fu_3018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_61_fu_3024_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_62_fu_3032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_63_fu_3116_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_64_fu_3121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_64_fu_3127_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_65_fu_3135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_65_fu_3141_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_66_fu_3149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_66_fu_3155_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_67_fu_3163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_182 : BOOLEAN;
    signal ap_enable_state3_pp0_iter0_stage0 : BOOLEAN;
    signal ap_enable_operation_230 : BOOLEAN;
    signal ap_enable_state4_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op263_store_state4 : BOOLEAN;
    signal ap_enable_operation_263 : BOOLEAN;
    signal ap_predicate_op274_store_state4 : BOOLEAN;
    signal ap_enable_operation_274 : BOOLEAN;
    signal ap_enable_operation_184 : BOOLEAN;
    signal ap_enable_operation_232 : BOOLEAN;
    signal ap_predicate_op261_store_state4 : BOOLEAN;
    signal ap_enable_operation_261 : BOOLEAN;
    signal ap_predicate_op272_store_state4 : BOOLEAN;
    signal ap_enable_operation_272 : BOOLEAN;
    signal ap_enable_operation_186 : BOOLEAN;
    signal ap_enable_operation_233 : BOOLEAN;
    signal ap_predicate_op259_store_state4 : BOOLEAN;
    signal ap_enable_operation_259 : BOOLEAN;
    signal ap_predicate_op271_store_state4 : BOOLEAN;
    signal ap_enable_operation_271 : BOOLEAN;
    signal ap_enable_operation_188 : BOOLEAN;
    signal ap_enable_operation_234 : BOOLEAN;
    signal ap_predicate_op257_store_state4 : BOOLEAN;
    signal ap_enable_operation_257 : BOOLEAN;
    signal ap_predicate_op270_store_state4 : BOOLEAN;
    signal ap_enable_operation_270 : BOOLEAN;
    signal ap_enable_operation_190 : BOOLEAN;
    signal ap_enable_operation_237 : BOOLEAN;
    signal ap_predicate_op255_store_state4 : BOOLEAN;
    signal ap_enable_operation_255 : BOOLEAN;
    signal ap_predicate_op269_store_state4 : BOOLEAN;
    signal ap_enable_operation_269 : BOOLEAN;
    signal ap_enable_operation_192 : BOOLEAN;
    signal ap_enable_operation_240 : BOOLEAN;
    signal ap_predicate_op254_store_state4 : BOOLEAN;
    signal ap_enable_operation_254 : BOOLEAN;
    signal ap_predicate_op268_store_state4 : BOOLEAN;
    signal ap_enable_operation_268 : BOOLEAN;
    signal ap_enable_operation_194 : BOOLEAN;
    signal ap_enable_operation_243 : BOOLEAN;
    signal ap_predicate_op253_store_state4 : BOOLEAN;
    signal ap_enable_operation_253 : BOOLEAN;
    signal ap_predicate_op267_store_state4 : BOOLEAN;
    signal ap_enable_operation_267 : BOOLEAN;
    signal ap_enable_operation_196 : BOOLEAN;
    signal ap_enable_operation_246 : BOOLEAN;
    signal ap_predicate_op252_store_state4 : BOOLEAN;
    signal ap_enable_operation_252 : BOOLEAN;
    signal ap_predicate_op266_store_state4 : BOOLEAN;
    signal ap_enable_operation_266 : BOOLEAN;
    signal ap_predicate_op251_store_state4 : BOOLEAN;
    signal ap_enable_operation_251 : BOOLEAN;
    signal ap_enable_operation_249 : BOOLEAN;
    signal ap_enable_operation_338 : BOOLEAN;
    signal ap_enable_state5_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op265_store_state4 : BOOLEAN;
    signal ap_enable_operation_265 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_2346 : BOOLEAN;

    component net_holes_detectic7D IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Loop_loop_height_cYC IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Loop_loop_height_c6D IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    k_buf_0_val_16_U : component Loop_loop_height_cYC
    generic map (
        DataWidth => 16,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_16_address0,
        ce0 => k_buf_0_val_16_ce0,
        q0 => k_buf_0_val_16_q0,
        address1 => k_buf_0_val_16_address1,
        ce1 => k_buf_0_val_16_ce1,
        we1 => k_buf_0_val_16_we1,
        d1 => k_buf_0_val_16_d1);

    k_buf_0_val_15_U : component Loop_loop_height_cYC
    generic map (
        DataWidth => 16,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_15_address0,
        ce0 => k_buf_0_val_15_ce0,
        q0 => k_buf_0_val_15_q0,
        address1 => k_buf_0_val_15_address1,
        ce1 => k_buf_0_val_15_ce1,
        we1 => k_buf_0_val_15_we1,
        d1 => k_buf_0_val_15_d1);

    k_buf_0_val_14_U : component Loop_loop_height_cYC
    generic map (
        DataWidth => 16,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_14_address0,
        ce0 => k_buf_0_val_14_ce0,
        q0 => k_buf_0_val_14_q0,
        address1 => k_buf_0_val_14_address1,
        ce1 => k_buf_0_val_14_ce1,
        we1 => k_buf_0_val_14_we1,
        d1 => k_buf_0_val_14_d1);

    k_buf_0_val_13_U : component Loop_loop_height_cYC
    generic map (
        DataWidth => 16,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_13_address0,
        ce0 => k_buf_0_val_13_ce0,
        q0 => k_buf_0_val_13_q0,
        address1 => k_buf_0_val_13_address1,
        ce1 => k_buf_0_val_13_ce1,
        we1 => k_buf_0_val_13_we1,
        d1 => k_buf_0_val_13_d1);

    k_buf_0_val_12_U : component Loop_loop_height_cYC
    generic map (
        DataWidth => 16,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_12_address0,
        ce0 => k_buf_0_val_12_ce0,
        q0 => k_buf_0_val_12_q0,
        address1 => k_buf_0_val_12_address1,
        ce1 => k_buf_0_val_12_ce1,
        we1 => k_buf_0_val_12_we1,
        d1 => k_buf_0_val_12_d1);

    k_buf_0_val_11_U : component Loop_loop_height_cYC
    generic map (
        DataWidth => 16,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_11_address0,
        ce0 => k_buf_0_val_11_ce0,
        q0 => k_buf_0_val_11_q0,
        address1 => k_buf_0_val_11_address1,
        ce1 => k_buf_0_val_11_ce1,
        we1 => k_buf_0_val_11_we1,
        d1 => k_buf_0_val_11_d1);

    k_buf_0_val_10_U : component Loop_loop_height_cYC
    generic map (
        DataWidth => 16,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_10_address0,
        ce0 => k_buf_0_val_10_ce0,
        q0 => k_buf_0_val_10_q0,
        address1 => k_buf_0_val_10_address1,
        ce1 => k_buf_0_val_10_ce1,
        we1 => k_buf_0_val_10_we1,
        d1 => k_buf_0_val_10_d1);

    k_buf_0_val_9_U : component Loop_loop_height_cYC
    generic map (
        DataWidth => 16,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_9_address0,
        ce0 => k_buf_0_val_9_ce0,
        q0 => k_buf_0_val_9_q0,
        address1 => k_buf_0_val_9_address1,
        ce1 => k_buf_0_val_9_ce1,
        we1 => k_buf_0_val_9_we1,
        d1 => img_1_data_stream_0_V_dout);

    k_buf_0_val_17_U : component Loop_loop_height_c6D
    generic map (
        DataWidth => 16,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_17_address0,
        ce0 => k_buf_0_val_17_ce0,
        we0 => k_buf_0_val_17_we0,
        d0 => img_1_data_stream_0_V_dout,
        q0 => k_buf_0_val_17_q0,
        address1 => k_buf_0_val_17_address1,
        ce1 => k_buf_0_val_17_ce1,
        we1 => k_buf_0_val_17_we1,
        d1 => k_buf_0_val_16_q0);

    net_holes_detectic7D_U115 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => right_border_buf_0_5_fu_398,
        din1 => ap_const_lv16_0,
        din2 => ap_const_lv16_0,
        din3 => ap_const_lv16_0,
        din4 => ap_const_lv16_0,
        din5 => ap_const_lv16_0,
        din6 => ap_const_lv16_0,
        din7 => ap_const_lv16_0,
        din8 => ap_const_lv16_0,
        din9 => xor_ln493_1_fu_1173_p2,
        dout => tmp_7_fu_1178_p11);

    net_holes_detectic7D_U116 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => right_border_buf_0_4_fu_394,
        din1 => ap_const_lv16_0,
        din2 => ap_const_lv16_0,
        din3 => ap_const_lv16_0,
        din4 => ap_const_lv16_0,
        din5 => ap_const_lv16_0,
        din6 => ap_const_lv16_0,
        din7 => ap_const_lv16_0,
        din8 => ap_const_lv16_0,
        din9 => xor_ln493_1_fu_1173_p2,
        dout => tmp_8_fu_1209_p11);

    net_holes_detectic7D_U117 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => right_border_buf_0_3_fu_390,
        din1 => ap_const_lv16_0,
        din2 => ap_const_lv16_0,
        din3 => ap_const_lv16_0,
        din4 => ap_const_lv16_0,
        din5 => ap_const_lv16_0,
        din6 => ap_const_lv16_0,
        din7 => ap_const_lv16_0,
        din8 => ap_const_lv16_0,
        din9 => xor_ln493_1_fu_1173_p2,
        dout => tmp_9_fu_1240_p11);

    net_holes_detectic7D_U118 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => right_border_buf_0_2_fu_386,
        din1 => ap_const_lv16_0,
        din2 => ap_const_lv16_0,
        din3 => ap_const_lv16_0,
        din4 => ap_const_lv16_0,
        din5 => ap_const_lv16_0,
        din6 => ap_const_lv16_0,
        din7 => ap_const_lv16_0,
        din8 => ap_const_lv16_0,
        din9 => xor_ln493_1_fu_1173_p2,
        dout => tmp_1_fu_1271_p11);

    net_holes_detectic7D_U119 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => right_border_buf_0_1_fu_382,
        din1 => ap_const_lv16_0,
        din2 => ap_const_lv16_0,
        din3 => ap_const_lv16_0,
        din4 => ap_const_lv16_0,
        din5 => ap_const_lv16_0,
        din6 => ap_const_lv16_0,
        din7 => ap_const_lv16_0,
        din8 => ap_const_lv16_0,
        din9 => xor_ln493_1_fu_1173_p2,
        dout => tmp_2_fu_1302_p11);

    net_holes_detectic7D_U120 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => right_border_buf_0_8_fu_410,
        din1 => ap_const_lv16_0,
        din2 => ap_const_lv16_0,
        din3 => ap_const_lv16_0,
        din4 => ap_const_lv16_0,
        din5 => ap_const_lv16_0,
        din6 => ap_const_lv16_0,
        din7 => ap_const_lv16_0,
        din8 => ap_const_lv16_0,
        din9 => xor_ln493_1_reg_3956,
        dout => tmp_3_fu_1583_p11);

    net_holes_detectic7D_U121 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => right_border_buf_0_7_fu_406,
        din1 => ap_const_lv16_0,
        din2 => ap_const_lv16_0,
        din3 => ap_const_lv16_0,
        din4 => ap_const_lv16_0,
        din5 => ap_const_lv16_0,
        din6 => ap_const_lv16_0,
        din7 => ap_const_lv16_0,
        din8 => ap_const_lv16_0,
        din9 => xor_ln493_1_reg_3956,
        dout => tmp_4_fu_1612_p11);

    net_holes_detectic7D_U122 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => right_border_buf_0_6_fu_402,
        din1 => ap_const_lv16_0,
        din2 => ap_const_lv16_0,
        din3 => ap_const_lv16_0,
        din4 => ap_const_lv16_0,
        din5 => ap_const_lv16_0,
        din6 => ap_const_lv16_0,
        din7 => ap_const_lv16_0,
        din8 => ap_const_lv16_0,
        din9 => xor_ln493_1_reg_3956,
        dout => tmp_6_fu_1641_p11);

    net_holes_detectic7D_U123 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => right_border_buf_0_s_fu_378,
        din1 => ap_const_lv16_0,
        din2 => ap_const_lv16_0,
        din3 => ap_const_lv16_0,
        din4 => ap_const_lv16_0,
        din5 => ap_const_lv16_0,
        din6 => ap_const_lv16_0,
        din7 => ap_const_lv16_0,
        din8 => ap_const_lv16_0,
        din9 => xor_ln493_1_reg_3956,
        dout => tmp_10_fu_1670_p11);

    net_holes_detectic7D_U124 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => src_kernel_win_0_va_131_fu_1606_p3,
        din1 => col_buf_0_val_1_0_fu_1635_p3,
        din2 => col_buf_0_val_2_0_fu_1664_p3,
        din3 => col_buf_0_val_3_0_reg_3974,
        din4 => col_buf_0_val_4_0_reg_3985,
        din5 => col_buf_0_val_5_0_reg_3996,
        din6 => col_buf_0_val_6_0_reg_4006,
        din7 => col_buf_0_val_7_0_reg_4015,
        din8 => col_buf_0_val_8_0_fu_1693_p3,
        din9 => select_ln493_reg_3782,
        dout => tmp_11_fu_1720_p11);

    net_holes_detectic7D_U125 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => src_kernel_win_0_va_131_fu_1606_p3,
        din1 => col_buf_0_val_1_0_fu_1635_p3,
        din2 => col_buf_0_val_2_0_fu_1664_p3,
        din3 => col_buf_0_val_3_0_reg_3974,
        din4 => col_buf_0_val_4_0_reg_3985,
        din5 => col_buf_0_val_5_0_reg_3996,
        din6 => col_buf_0_val_6_0_reg_4006,
        din7 => col_buf_0_val_7_0_reg_4015,
        din8 => col_buf_0_val_8_0_fu_1693_p3,
        din9 => select_ln493_1_reg_3787,
        dout => tmp_12_fu_1745_p11);

    net_holes_detectic7D_U126 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => src_kernel_win_0_va_131_fu_1606_p3,
        din1 => col_buf_0_val_1_0_fu_1635_p3,
        din2 => col_buf_0_val_2_0_fu_1664_p3,
        din3 => col_buf_0_val_3_0_reg_3974,
        din4 => col_buf_0_val_4_0_reg_3985,
        din5 => col_buf_0_val_5_0_reg_3996,
        din6 => col_buf_0_val_6_0_reg_4006,
        din7 => col_buf_0_val_7_0_reg_4015,
        din8 => col_buf_0_val_8_0_fu_1693_p3,
        din9 => select_ln493_2_reg_3792,
        dout => tmp_13_fu_1770_p11);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln443_fu_645_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln443_fu_645_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                elsif (((icmp_ln443_fu_645_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    t_V_3_reg_623_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                t_V_3_reg_623 <= i_V_reg_3731;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_3_reg_623 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    t_V_5_reg_634_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_fu_953_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_5_reg_634 <= j_V_fu_959_p2;
            elsif (((icmp_ln443_fu_645_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_5_reg_634 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_fu_953_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln118_reg_3865 <= and_ln118_fu_1013_p2;
                and_ln512_reg_3941 <= and_ln512_fu_1065_p2;
                k_buf_0_val_10_add_reg_3893 <= empty_370_fu_1043_p1(9 - 1 downto 0);
                k_buf_0_val_11_add_reg_3899 <= empty_370_fu_1043_p1(9 - 1 downto 0);
                k_buf_0_val_12_add_reg_3905 <= empty_370_fu_1043_p1(9 - 1 downto 0);
                k_buf_0_val_13_add_reg_3911 <= empty_370_fu_1043_p1(9 - 1 downto 0);
                k_buf_0_val_14_add_reg_3917 <= empty_370_fu_1043_p1(9 - 1 downto 0);
                k_buf_0_val_15_add_reg_3923 <= empty_370_fu_1043_p1(9 - 1 downto 0);
                k_buf_0_val_16_add_reg_3929 <= empty_370_fu_1043_p1(9 - 1 downto 0);
                k_buf_0_val_17_add_reg_3935 <= empty_370_fu_1043_p1(9 - 1 downto 0);
                k_buf_0_val_9_addr_reg_3887 <= empty_370_fu_1043_p1(9 - 1 downto 0);
                or_ln457_reg_3874 <= or_ln457_fu_1060_p2;
                trunc_ln458_reg_3869 <= trunc_ln458_fu_1056_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln118_reg_3865_pp0_iter1_reg <= and_ln118_reg_3865;
                and_ln512_reg_3941_pp0_iter1_reg <= and_ln512_reg_3941;
                col_buf_0_val_3_0_reg_3974 <= col_buf_0_val_3_0_fu_1202_p3;
                col_buf_0_val_4_0_reg_3985 <= col_buf_0_val_4_0_fu_1233_p3;
                col_buf_0_val_5_0_reg_3996 <= col_buf_0_val_5_0_fu_1264_p3;
                col_buf_0_val_6_0_reg_4006 <= col_buf_0_val_6_0_fu_1295_p3;
                col_buf_0_val_7_0_reg_4015 <= col_buf_0_val_7_0_fu_1326_p3;
                icmp_ln444_reg_3856 <= icmp_ln444_fu_953_p2;
                icmp_ln444_reg_3856_pp0_iter1_reg <= icmp_ln444_reg_3856;
                or_ln457_reg_3874_pp0_iter1_reg <= or_ln457_reg_3874;
                xor_ln493_1_reg_3956 <= xor_ln493_1_fu_1173_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln443_fu_645_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                and_ln507_10_reg_3851 <= and_ln507_10_fu_943_p2;
                and_ln507_1_reg_3802 <= and_ln507_1_fu_835_p2;
                and_ln507_2_reg_3811 <= and_ln507_2_fu_847_p2;
                and_ln507_3_reg_3816 <= and_ln507_3_fu_859_p2;
                and_ln507_4_reg_3821 <= and_ln507_4_fu_871_p2;
                and_ln507_5_reg_3826 <= and_ln507_5_fu_883_p2;
                and_ln507_6_reg_3831 <= and_ln507_6_fu_895_p2;
                and_ln507_7_reg_3836 <= and_ln507_7_fu_907_p2;
                and_ln507_8_reg_3841 <= and_ln507_8_fu_919_p2;
                and_ln507_9_reg_3846 <= and_ln507_9_fu_931_p2;
                and_ln507_reg_3797 <= and_ln507_fu_823_p2;
                icmp_ln879_2_reg_3750 <= icmp_ln879_2_fu_675_p2;
                icmp_ln879_4_reg_3754 <= icmp_ln879_4_fu_681_p2;
                icmp_ln879_6_reg_3758 <= icmp_ln879_6_fu_687_p2;
                icmp_ln879_7_reg_3762 <= icmp_ln879_7_fu_693_p2;
                icmp_ln879_reg_3766 <= icmp_ln879_fu_699_p2;
                icmp_ln887_reg_3736 <= icmp_ln887_fu_657_p2;
                icmp_ln899_1_reg_3745 <= icmp_ln899_1_fu_669_p2;
                icmp_ln899_reg_3770 <= icmp_ln899_fu_705_p2;
                select_ln493_1_reg_3787 <= select_ln493_1_fu_759_p3;
                select_ln493_2_reg_3792 <= select_ln493_2_fu_785_p3;
                select_ln493_reg_3782 <= select_ln493_fu_733_p3;
                xor_ln457_reg_3740 <= xor_ln457_fu_663_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln512_reg_3941_pp0_iter10_reg <= and_ln512_reg_3941_pp0_iter9_reg;
                and_ln512_reg_3941_pp0_iter11_reg <= and_ln512_reg_3941_pp0_iter10_reg;
                and_ln512_reg_3941_pp0_iter2_reg <= and_ln512_reg_3941_pp0_iter1_reg;
                and_ln512_reg_3941_pp0_iter3_reg <= and_ln512_reg_3941_pp0_iter2_reg;
                and_ln512_reg_3941_pp0_iter4_reg <= and_ln512_reg_3941_pp0_iter3_reg;
                and_ln512_reg_3941_pp0_iter5_reg <= and_ln512_reg_3941_pp0_iter4_reg;
                and_ln512_reg_3941_pp0_iter6_reg <= and_ln512_reg_3941_pp0_iter5_reg;
                and_ln512_reg_3941_pp0_iter7_reg <= and_ln512_reg_3941_pp0_iter6_reg;
                and_ln512_reg_3941_pp0_iter8_reg <= and_ln512_reg_3941_pp0_iter7_reg;
                and_ln512_reg_3941_pp0_iter9_reg <= and_ln512_reg_3941_pp0_iter8_reg;
                icmp_ln444_reg_3856_pp0_iter10_reg <= icmp_ln444_reg_3856_pp0_iter9_reg;
                icmp_ln444_reg_3856_pp0_iter11_reg <= icmp_ln444_reg_3856_pp0_iter10_reg;
                icmp_ln444_reg_3856_pp0_iter2_reg <= icmp_ln444_reg_3856_pp0_iter1_reg;
                icmp_ln444_reg_3856_pp0_iter3_reg <= icmp_ln444_reg_3856_pp0_iter2_reg;
                icmp_ln444_reg_3856_pp0_iter4_reg <= icmp_ln444_reg_3856_pp0_iter3_reg;
                icmp_ln444_reg_3856_pp0_iter5_reg <= icmp_ln444_reg_3856_pp0_iter4_reg;
                icmp_ln444_reg_3856_pp0_iter6_reg <= icmp_ln444_reg_3856_pp0_iter5_reg;
                icmp_ln444_reg_3856_pp0_iter7_reg <= icmp_ln444_reg_3856_pp0_iter6_reg;
                icmp_ln444_reg_3856_pp0_iter8_reg <= icmp_ln444_reg_3856_pp0_iter7_reg;
                icmp_ln444_reg_3856_pp0_iter9_reg <= icmp_ln444_reg_3856_pp0_iter8_reg;
                src_kernel_win_0_va_123_reg_4043 <= src_kernel_win_0_va_123_fu_1738_p3;
                src_kernel_win_0_va_123_reg_4043_pp0_iter10_reg <= src_kernel_win_0_va_123_reg_4043_pp0_iter9_reg;
                src_kernel_win_0_va_123_reg_4043_pp0_iter3_reg <= src_kernel_win_0_va_123_reg_4043;
                src_kernel_win_0_va_123_reg_4043_pp0_iter4_reg <= src_kernel_win_0_va_123_reg_4043_pp0_iter3_reg;
                src_kernel_win_0_va_123_reg_4043_pp0_iter5_reg <= src_kernel_win_0_va_123_reg_4043_pp0_iter4_reg;
                src_kernel_win_0_va_123_reg_4043_pp0_iter6_reg <= src_kernel_win_0_va_123_reg_4043_pp0_iter5_reg;
                src_kernel_win_0_va_123_reg_4043_pp0_iter7_reg <= src_kernel_win_0_va_123_reg_4043_pp0_iter6_reg;
                src_kernel_win_0_va_123_reg_4043_pp0_iter8_reg <= src_kernel_win_0_va_123_reg_4043_pp0_iter7_reg;
                src_kernel_win_0_va_123_reg_4043_pp0_iter9_reg <= src_kernel_win_0_va_123_reg_4043_pp0_iter8_reg;
                src_kernel_win_0_va_124_reg_4048 <= src_kernel_win_0_va_124_fu_1763_p3;
                src_kernel_win_0_va_124_reg_4048_pp0_iter3_reg <= src_kernel_win_0_va_124_reg_4048;
                src_kernel_win_0_va_124_reg_4048_pp0_iter4_reg <= src_kernel_win_0_va_124_reg_4048_pp0_iter3_reg;
                src_kernel_win_0_va_124_reg_4048_pp0_iter5_reg <= src_kernel_win_0_va_124_reg_4048_pp0_iter4_reg;
                src_kernel_win_0_va_124_reg_4048_pp0_iter6_reg <= src_kernel_win_0_va_124_reg_4048_pp0_iter5_reg;
                src_kernel_win_0_va_124_reg_4048_pp0_iter7_reg <= src_kernel_win_0_va_124_reg_4048_pp0_iter6_reg;
                src_kernel_win_0_va_124_reg_4048_pp0_iter8_reg <= src_kernel_win_0_va_124_reg_4048_pp0_iter7_reg;
                src_kernel_win_0_va_124_reg_4048_pp0_iter9_reg <= src_kernel_win_0_va_124_reg_4048_pp0_iter8_reg;
                src_kernel_win_0_va_125_reg_4055 <= src_kernel_win_0_va_125_fu_1788_p3;
                src_kernel_win_0_va_125_reg_4055_pp0_iter3_reg <= src_kernel_win_0_va_125_reg_4055;
                src_kernel_win_0_va_125_reg_4055_pp0_iter4_reg <= src_kernel_win_0_va_125_reg_4055_pp0_iter3_reg;
                src_kernel_win_0_va_125_reg_4055_pp0_iter5_reg <= src_kernel_win_0_va_125_reg_4055_pp0_iter4_reg;
                src_kernel_win_0_va_125_reg_4055_pp0_iter6_reg <= src_kernel_win_0_va_125_reg_4055_pp0_iter5_reg;
                src_kernel_win_0_va_125_reg_4055_pp0_iter7_reg <= src_kernel_win_0_va_125_reg_4055_pp0_iter6_reg;
                src_kernel_win_0_va_126_reg_4062 <= src_kernel_win_0_va_126_fu_1813_p3;
                src_kernel_win_0_va_126_reg_4062_pp0_iter3_reg <= src_kernel_win_0_va_126_reg_4062;
                src_kernel_win_0_va_126_reg_4062_pp0_iter4_reg <= src_kernel_win_0_va_126_reg_4062_pp0_iter3_reg;
                src_kernel_win_0_va_126_reg_4062_pp0_iter5_reg <= src_kernel_win_0_va_126_reg_4062_pp0_iter4_reg;
                src_kernel_win_0_va_126_reg_4062_pp0_iter6_reg <= src_kernel_win_0_va_126_reg_4062_pp0_iter5_reg;
                src_kernel_win_0_va_127_reg_4069 <= src_kernel_win_0_va_127_fu_1838_p3;
                src_kernel_win_0_va_127_reg_4069_pp0_iter3_reg <= src_kernel_win_0_va_127_reg_4069;
                src_kernel_win_0_va_127_reg_4069_pp0_iter4_reg <= src_kernel_win_0_va_127_reg_4069_pp0_iter3_reg;
                src_kernel_win_0_va_128_reg_4076 <= src_kernel_win_0_va_128_fu_1862_p3;
                src_kernel_win_0_va_131_reg_4038 <= src_kernel_win_0_va_131_fu_1606_p3;
                src_kernel_win_0_va_131_reg_4038_pp0_iter10_reg <= src_kernel_win_0_va_131_reg_4038_pp0_iter9_reg;
                src_kernel_win_0_va_131_reg_4038_pp0_iter11_reg <= src_kernel_win_0_va_131_reg_4038_pp0_iter10_reg;
                src_kernel_win_0_va_131_reg_4038_pp0_iter3_reg <= src_kernel_win_0_va_131_reg_4038;
                src_kernel_win_0_va_131_reg_4038_pp0_iter4_reg <= src_kernel_win_0_va_131_reg_4038_pp0_iter3_reg;
                src_kernel_win_0_va_131_reg_4038_pp0_iter5_reg <= src_kernel_win_0_va_131_reg_4038_pp0_iter4_reg;
                src_kernel_win_0_va_131_reg_4038_pp0_iter6_reg <= src_kernel_win_0_va_131_reg_4038_pp0_iter5_reg;
                src_kernel_win_0_va_131_reg_4038_pp0_iter7_reg <= src_kernel_win_0_va_131_reg_4038_pp0_iter6_reg;
                src_kernel_win_0_va_131_reg_4038_pp0_iter8_reg <= src_kernel_win_0_va_131_reg_4038_pp0_iter7_reg;
                src_kernel_win_0_va_131_reg_4038_pp0_iter9_reg <= src_kernel_win_0_va_131_reg_4038_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_V_reg_3731 <= i_V_fu_651_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3941) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln188_10_reg_4033 <= icmp_ln188_10_fu_1472_p2;
                select_ln188_9_reg_4028 <= select_ln188_9_fu_1464_p3;
                src_kernel_win_0_va_184_reg_4023 <= src_kernel_win_0_va_53_fu_326;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3941_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln188_26_reg_4105 <= icmp_ln188_26_fu_2212_p2;
                select_ln188_25_reg_4100 <= select_ln188_25_fu_2204_p3;
                src_kernel_win_0_va_169_reg_4095 <= ap_sig_allocacmp_src_kernel_win_0_va_169;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3941_pp0_iter5_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln188_37_reg_4121 <= icmp_ln188_37_fu_2446_p2;
                select_ln188_36_reg_4116 <= select_ln188_36_fu_2438_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3941_pp0_iter10_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln188_63_reg_4160 <= icmp_ln188_63_fu_3046_p2;
                select_ln188_62_reg_4155 <= select_ln188_62_fu_3038_p3;
                src_kernel_win_0_va_136_reg_4150 <= ap_sig_allocacmp_src_kernel_win_0_va_136;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                k_buf_0_val_10_loa_reg_3964 <= k_buf_0_val_10_q0;
                k_buf_0_val_11_loa_reg_3969 <= k_buf_0_val_11_q0;
                k_buf_0_val_9_load_reg_3951 <= k_buf_0_val_9_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                right_border_buf_0_1_fu_382 <= col_buf_0_val_7_0_fu_1326_p3;
                right_border_buf_0_2_fu_386 <= col_buf_0_val_6_0_fu_1295_p3;
                right_border_buf_0_3_fu_390 <= col_buf_0_val_5_0_fu_1264_p3;
                right_border_buf_0_4_fu_394 <= col_buf_0_val_4_0_fu_1233_p3;
                right_border_buf_0_5_fu_398 <= col_buf_0_val_3_0_fu_1202_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                right_border_buf_0_6_fu_402 <= col_buf_0_val_2_0_fu_1664_p3;
                right_border_buf_0_7_fu_406 <= col_buf_0_val_1_0_fu_1635_p3;
                right_border_buf_0_8_fu_410 <= src_kernel_win_0_va_131_fu_1606_p3;
                right_border_buf_0_s_fu_378 <= col_buf_0_val_8_0_fu_1693_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3941_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_15_reg_4083 <= select_ln188_15_fu_1975_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3941_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_20_reg_4089 <= select_ln188_20_fu_2058_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3941_pp0_iter4_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_31_reg_4110 <= select_ln188_31_fu_2303_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3941_pp0_iter6_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_42_reg_4126 <= select_ln188_42_fu_2557_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3941_pp0_iter7_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_47_reg_4132 <= select_ln188_47_fu_2671_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_fu_953_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln512_fu_1065_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_4_reg_3945 <= select_ln188_4_fu_1150_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3941_pp0_iter8_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_52_reg_4138 <= select_ln188_52_fu_2814_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3941_pp0_iter9_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_57_reg_4144 <= select_ln188_57_fu_2900_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3856_pp0_iter10_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_10_fu_154 <= src_kernel_win_0_va_9_fu_150;
                src_kernel_win_0_va_11_fu_158 <= src_kernel_win_0_va_10_fu_154;
                src_kernel_win_0_va_12_fu_162 <= src_kernel_win_0_va_11_fu_158;
                src_kernel_win_0_va_6_fu_138 <= src_kernel_win_0_va_123_reg_4043_pp0_iter10_reg;
                src_kernel_win_0_va_7_fu_142 <= src_kernel_win_0_va_6_fu_138;
                src_kernel_win_0_va_8_fu_146 <= src_kernel_win_0_va_7_fu_142;
                src_kernel_win_0_va_9_fu_150 <= src_kernel_win_0_va_8_fu_146;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3856_pp0_iter9_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_13_fu_166 <= src_kernel_win_0_va_124_reg_4048_pp0_iter9_reg;
                src_kernel_win_0_va_14_fu_170 <= src_kernel_win_0_va_13_fu_166;
                src_kernel_win_0_va_15_fu_174 <= src_kernel_win_0_va_14_fu_170;
                src_kernel_win_0_va_16_fu_178 <= src_kernel_win_0_va_15_fu_174;
                src_kernel_win_0_va_17_fu_182 <= src_kernel_win_0_va_16_fu_178;
                src_kernel_win_0_va_18_fu_186 <= src_kernel_win_0_va_17_fu_182;
                src_kernel_win_0_va_19_fu_190 <= src_kernel_win_0_va_18_fu_186;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3856_pp0_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_1_fu_118 <= src_kernel_win_0_va_fu_114;
                src_kernel_win_0_va_2_fu_122 <= src_kernel_win_0_va_1_fu_118;
                src_kernel_win_0_va_3_fu_126 <= src_kernel_win_0_va_2_fu_122;
                src_kernel_win_0_va_4_fu_130 <= src_kernel_win_0_va_3_fu_126;
                src_kernel_win_0_va_5_fu_134 <= src_kernel_win_0_va_4_fu_130;
                src_kernel_win_0_va_fu_114 <= src_kernel_win_0_va_131_reg_4038_pp0_iter11_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3856_pp0_iter8_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_20_fu_194 <= ap_sig_allocacmp_src_kernel_win_0_va_83;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3856_pp0_iter7_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_21_fu_198 <= src_kernel_win_0_va_125_reg_4055_pp0_iter7_reg;
                src_kernel_win_0_va_22_fu_202 <= src_kernel_win_0_va_21_fu_198;
                src_kernel_win_0_va_23_fu_206 <= src_kernel_win_0_va_22_fu_202;
                src_kernel_win_0_va_24_fu_210 <= src_kernel_win_0_va_23_fu_206;
                src_kernel_win_0_va_25_fu_214 <= src_kernel_win_0_va_24_fu_210;
                src_kernel_win_0_va_26_fu_218 <= src_kernel_win_0_va_25_fu_214;
                src_kernel_win_0_va_27_fu_222 <= src_kernel_win_0_va_26_fu_218;
                src_kernel_win_0_va_28_fu_226 <= src_kernel_win_0_va_27_fu_222;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3856_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_29_fu_230 <= src_kernel_win_0_va_126_reg_4062_pp0_iter6_reg;
                src_kernel_win_0_va_30_fu_234 <= src_kernel_win_0_va_29_fu_230;
                src_kernel_win_0_va_31_fu_238 <= src_kernel_win_0_va_30_fu_234;
                src_kernel_win_0_va_32_fu_242 <= src_kernel_win_0_va_31_fu_238;
                src_kernel_win_0_va_33_fu_246 <= src_kernel_win_0_va_32_fu_242;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3856_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_34_fu_250 <= ap_sig_allocacmp_src_kernel_win_0_va_95;
                src_kernel_win_0_va_35_fu_254 <= src_kernel_win_0_va_34_fu_250;
                src_kernel_win_0_va_36_fu_258 <= src_kernel_win_0_va_35_fu_254;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3856_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_37_fu_262 <= src_kernel_win_0_va_127_reg_4069_pp0_iter4_reg;
                src_kernel_win_0_va_38_fu_266 <= src_kernel_win_0_va_37_fu_262;
                src_kernel_win_0_va_39_fu_270 <= src_kernel_win_0_va_38_fu_266;
                src_kernel_win_0_va_40_fu_274 <= src_kernel_win_0_va_39_fu_270;
                src_kernel_win_0_va_41_fu_278 <= src_kernel_win_0_va_40_fu_274;
                src_kernel_win_0_va_42_fu_282 <= src_kernel_win_0_va_41_fu_278;
                src_kernel_win_0_va_43_fu_286 <= src_kernel_win_0_va_42_fu_282;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3856_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_44_fu_290 <= ap_sig_allocacmp_src_kernel_win_0_va_104;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3856_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_45_fu_294 <= src_kernel_win_0_va_128_reg_4076;
                src_kernel_win_0_va_46_fu_298 <= src_kernel_win_0_va_45_fu_294;
                src_kernel_win_0_va_47_fu_302 <= src_kernel_win_0_va_46_fu_298;
                src_kernel_win_0_va_48_fu_306 <= src_kernel_win_0_va_47_fu_302;
                src_kernel_win_0_va_49_fu_310 <= src_kernel_win_0_va_48_fu_306;
                src_kernel_win_0_va_50_fu_314 <= src_kernel_win_0_va_49_fu_310;
                src_kernel_win_0_va_51_fu_318 <= src_kernel_win_0_va_50_fu_314;
                src_kernel_win_0_va_52_fu_322 <= src_kernel_win_0_va_51_fu_318;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3856 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_53_fu_326 <= src_kernel_win_0_va_129_fu_1379_p3;
                src_kernel_win_0_va_54_fu_330 <= src_kernel_win_0_va_53_fu_326;
                src_kernel_win_0_va_55_fu_334 <= src_kernel_win_0_va_54_fu_330;
                src_kernel_win_0_va_56_fu_338 <= src_kernel_win_0_va_55_fu_334;
                src_kernel_win_0_va_57_fu_342 <= src_kernel_win_0_va_56_fu_338;
                src_kernel_win_0_va_58_fu_346 <= src_kernel_win_0_va_57_fu_342;
                src_kernel_win_0_va_59_fu_350 <= src_kernel_win_0_va_58_fu_346;
                src_kernel_win_0_va_61_fu_358 <= ap_sig_allocacmp_src_kernel_win_0_va_118;
                src_kernel_win_0_va_62_fu_362 <= src_kernel_win_0_va_61_fu_358;
                src_kernel_win_0_va_63_fu_366 <= src_kernel_win_0_va_62_fu_362;
                src_kernel_win_0_va_64_fu_370 <= src_kernel_win_0_va_63_fu_366;
                src_kernel_win_0_va_65_fu_374 <= src_kernel_win_0_va_64_fu_370;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3856_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_60_fu_354 <= src_kernel_win_0_va_130_fu_1887_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter12, icmp_ln443_fu_645_p2, ap_CS_fsm_state2, icmp_ln444_fu_953_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter11)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln443_fu_645_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((icmp_ln444_fu_953_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1)) or ((icmp_ln444_fu_953_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    Background_data_stream_0_V_blk_n_assign_proc : process(Background_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter12, and_ln512_reg_3941_pp0_iter11_reg)
    begin
        if (((ap_const_lv1_1 = and_ln512_reg_3941_pp0_iter11_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            Background_data_stream_0_V_blk_n <= Background_data_stream_0_V_full_n;
        else 
            Background_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    Background_data_stream_0_V_din <= 
        src_kernel_win_0_va_1_fu_118 when (icmp_ln188_67_fu_3163_p2(0) = '1') else 
        select_ln188_66_fu_3155_p3;

    Background_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter12, and_ln512_reg_3941_pp0_iter11_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_lv1_1 = and_ln512_reg_3941_pp0_iter11_reg) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            Background_data_stream_0_V_write <= ap_const_logic_1;
        else 
            Background_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;

    ImagLoc_x_fu_981_p2 <= std_logic_vector(signed(ap_const_lv10_3FC) + signed(zext_ln444_fu_949_p1));
    add_ln451_1_fu_987_p2 <= std_logic_vector(signed(ap_const_lv9_1FC) + signed(t_V_5_reg_634));
    add_ln506_1_fu_715_p2 <= std_logic_vector(signed(ap_const_lv9_1FE) + signed(t_V_3_reg_623));
    add_ln506_2_fu_767_p2 <= std_logic_vector(signed(ap_const_lv9_1FC) + signed(t_V_3_reg_623));
    add_ln506_fu_741_p2 <= std_logic_vector(signed(ap_const_lv9_1FD) + signed(t_V_3_reg_623));
    and_ln118_fu_1013_p2 <= (xor_ln118_fu_1001_p2 and icmp_ln118_3_fu_1007_p2);
    and_ln507_10_fu_943_p2 <= (icmp_ln899_fu_705_p2 and icmp_ln507_10_fu_937_p2);
    and_ln507_1_fu_835_p2 <= (icmp_ln899_fu_705_p2 and icmp_ln507_1_fu_829_p2);
    and_ln507_2_fu_847_p2 <= (icmp_ln899_fu_705_p2 and icmp_ln507_2_fu_841_p2);
    and_ln507_3_fu_859_p2 <= (icmp_ln899_fu_705_p2 and icmp_ln507_3_fu_853_p2);
    and_ln507_4_fu_871_p2 <= (icmp_ln899_fu_705_p2 and icmp_ln507_4_fu_865_p2);
    and_ln507_5_fu_883_p2 <= (icmp_ln899_fu_705_p2 and icmp_ln507_5_fu_877_p2);
    and_ln507_6_fu_895_p2 <= (icmp_ln899_fu_705_p2 and icmp_ln507_6_fu_889_p2);
    and_ln507_7_fu_907_p2 <= (icmp_ln899_fu_705_p2 and icmp_ln507_7_fu_901_p2);
    and_ln507_8_fu_919_p2 <= (icmp_ln899_fu_705_p2 and icmp_ln507_8_fu_913_p2);
    and_ln507_9_fu_931_p2 <= (icmp_ln899_fu_705_p2 and icmp_ln507_9_fu_925_p2);
    and_ln507_fu_823_p2 <= (icmp_ln899_fu_705_p2 and icmp_ln507_fu_817_p2);
    and_ln512_fu_1065_p2 <= (icmp_ln899_1_reg_3745 and icmp_ln891_fu_975_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state16 <= ap_CS_fsm(3);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(img_1_data_stream_0_V_empty_n, Background_data_stream_0_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter12, and_ln512_reg_3941_pp0_iter11_reg, ap_predicate_op250_read_state4, ap_predicate_op273_read_state4)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_const_lv1_1 = and_ln512_reg_3941_pp0_iter11_reg) and (ap_const_logic_0 = Background_data_stream_0_V_full_n) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((img_1_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op273_read_state4 = ap_const_boolean_1)) or ((img_1_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op250_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(img_1_data_stream_0_V_empty_n, Background_data_stream_0_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter12, and_ln512_reg_3941_pp0_iter11_reg, ap_predicate_op250_read_state4, ap_predicate_op273_read_state4)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_lv1_1 = and_ln512_reg_3941_pp0_iter11_reg) and (ap_const_logic_0 = Background_data_stream_0_V_full_n) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((img_1_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op273_read_state4 = ap_const_boolean_1)) or ((img_1_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op250_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(img_1_data_stream_0_V_empty_n, Background_data_stream_0_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter12, and_ln512_reg_3941_pp0_iter11_reg, ap_predicate_op250_read_state4, ap_predicate_op273_read_state4)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_lv1_1 = and_ln512_reg_3941_pp0_iter11_reg) and (ap_const_logic_0 = Background_data_stream_0_V_full_n) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((img_1_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op273_read_state4 = ap_const_boolean_1)) or ((img_1_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op250_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state15_pp0_stage0_iter12_assign_proc : process(Background_data_stream_0_V_full_n, and_ln512_reg_3941_pp0_iter11_reg)
    begin
                ap_block_state15_pp0_stage0_iter12 <= ((ap_const_lv1_1 = and_ln512_reg_3941_pp0_iter11_reg) and (ap_const_logic_0 = Background_data_stream_0_V_full_n));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter1_assign_proc : process(img_1_data_stream_0_V_empty_n, ap_predicate_op250_read_state4, ap_predicate_op273_read_state4)
    begin
                ap_block_state4_pp0_stage0_iter1 <= (((img_1_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op273_read_state4 = ap_const_boolean_1)) or ((img_1_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op250_read_state4 = ap_const_boolean_1)));
    end process;

        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_2346_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, and_ln118_reg_3865)
    begin
                ap_condition_2346 <= ((ap_const_lv1_1 = and_ln118_reg_3865) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state3_assign_proc : process(icmp_ln444_fu_953_p2)
    begin
        if ((icmp_ln444_fu_953_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, icmp_ln443_fu_645_p2, ap_CS_fsm_state2)
    begin
        if (((icmp_ln443_fu_645_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_182_assign_proc : process(icmp_ln444_fu_953_p2)
    begin
                ap_enable_operation_182 <= (icmp_ln444_fu_953_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_184_assign_proc : process(icmp_ln444_fu_953_p2)
    begin
                ap_enable_operation_184 <= (icmp_ln444_fu_953_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_186_assign_proc : process(icmp_ln444_fu_953_p2)
    begin
                ap_enable_operation_186 <= (icmp_ln444_fu_953_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_188_assign_proc : process(icmp_ln444_fu_953_p2)
    begin
                ap_enable_operation_188 <= (icmp_ln444_fu_953_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_190_assign_proc : process(icmp_ln444_fu_953_p2)
    begin
                ap_enable_operation_190 <= (icmp_ln444_fu_953_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_192_assign_proc : process(icmp_ln444_fu_953_p2)
    begin
                ap_enable_operation_192 <= (icmp_ln444_fu_953_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_194_assign_proc : process(icmp_ln444_fu_953_p2)
    begin
                ap_enable_operation_194 <= (icmp_ln444_fu_953_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_196_assign_proc : process(icmp_ln444_fu_953_p2)
    begin
                ap_enable_operation_196 <= (icmp_ln444_fu_953_p2 = ap_const_lv1_0);
    end process;

        ap_enable_operation_230 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_232 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_233 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_234 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_237 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_240 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_243 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_246 <= (ap_const_boolean_1 = ap_const_boolean_1);

    ap_enable_operation_249_assign_proc : process(or_ln457_reg_3874)
    begin
                ap_enable_operation_249 <= (or_ln457_reg_3874 = ap_const_lv1_1);
    end process;


    ap_enable_operation_251_assign_proc : process(ap_predicate_op251_store_state4)
    begin
                ap_enable_operation_251 <= (ap_predicate_op251_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_252_assign_proc : process(ap_predicate_op252_store_state4)
    begin
                ap_enable_operation_252 <= (ap_predicate_op252_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_253_assign_proc : process(ap_predicate_op253_store_state4)
    begin
                ap_enable_operation_253 <= (ap_predicate_op253_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_254_assign_proc : process(ap_predicate_op254_store_state4)
    begin
                ap_enable_operation_254 <= (ap_predicate_op254_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_255_assign_proc : process(ap_predicate_op255_store_state4)
    begin
                ap_enable_operation_255 <= (ap_predicate_op255_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_257_assign_proc : process(ap_predicate_op257_store_state4)
    begin
                ap_enable_operation_257 <= (ap_predicate_op257_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_259_assign_proc : process(ap_predicate_op259_store_state4)
    begin
                ap_enable_operation_259 <= (ap_predicate_op259_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_261_assign_proc : process(ap_predicate_op261_store_state4)
    begin
                ap_enable_operation_261 <= (ap_predicate_op261_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_263_assign_proc : process(ap_predicate_op263_store_state4)
    begin
                ap_enable_operation_263 <= (ap_predicate_op263_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_265_assign_proc : process(ap_predicate_op265_store_state4)
    begin
                ap_enable_operation_265 <= (ap_predicate_op265_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_266_assign_proc : process(ap_predicate_op266_store_state4)
    begin
                ap_enable_operation_266 <= (ap_predicate_op266_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_267_assign_proc : process(ap_predicate_op267_store_state4)
    begin
                ap_enable_operation_267 <= (ap_predicate_op267_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_268_assign_proc : process(ap_predicate_op268_store_state4)
    begin
                ap_enable_operation_268 <= (ap_predicate_op268_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_269_assign_proc : process(ap_predicate_op269_store_state4)
    begin
                ap_enable_operation_269 <= (ap_predicate_op269_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_270_assign_proc : process(ap_predicate_op270_store_state4)
    begin
                ap_enable_operation_270 <= (ap_predicate_op270_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_271_assign_proc : process(ap_predicate_op271_store_state4)
    begin
                ap_enable_operation_271 <= (ap_predicate_op271_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_272_assign_proc : process(ap_predicate_op272_store_state4)
    begin
                ap_enable_operation_272 <= (ap_predicate_op272_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_274_assign_proc : process(ap_predicate_op274_store_state4)
    begin
                ap_enable_operation_274 <= (ap_predicate_op274_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_338_assign_proc : process(or_ln457_reg_3874_pp0_iter1_reg)
    begin
                ap_enable_operation_338 <= (or_ln457_reg_3874_pp0_iter1_reg = ap_const_lv1_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state3_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
                ap_enable_state3_pp0_iter0_stage0 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_enable_state4_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state4_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state5_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state5_pp0_iter2_stage0 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op250_read_state4_assign_proc : process(and_ln118_reg_3865, icmp_ln899_1_reg_3745)
    begin
                ap_predicate_op250_read_state4 <= ((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln118_reg_3865));
    end process;


    ap_predicate_op251_store_state4_assign_proc : process(and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln879_2_reg_3750)
    begin
                ap_predicate_op251_store_state4 <= ((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_2_reg_3750 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865));
    end process;


    ap_predicate_op252_store_state4_assign_proc : process(and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln879_2_reg_3750)
    begin
                ap_predicate_op252_store_state4 <= ((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_2_reg_3750 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865));
    end process;


    ap_predicate_op253_store_state4_assign_proc : process(and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln879_2_reg_3750)
    begin
                ap_predicate_op253_store_state4 <= ((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_2_reg_3750 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865));
    end process;


    ap_predicate_op254_store_state4_assign_proc : process(and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln879_2_reg_3750)
    begin
                ap_predicate_op254_store_state4 <= ((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_2_reg_3750 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865));
    end process;


    ap_predicate_op255_store_state4_assign_proc : process(and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln879_2_reg_3750)
    begin
                ap_predicate_op255_store_state4 <= ((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_2_reg_3750 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865));
    end process;


    ap_predicate_op257_store_state4_assign_proc : process(and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln879_4_reg_3754)
    begin
                ap_predicate_op257_store_state4 <= ((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_4_reg_3754 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865));
    end process;


    ap_predicate_op259_store_state4_assign_proc : process(and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln879_6_reg_3758)
    begin
                ap_predicate_op259_store_state4 <= ((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_6_reg_3758 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865));
    end process;


    ap_predicate_op261_store_state4_assign_proc : process(and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln879_7_reg_3762)
    begin
                ap_predicate_op261_store_state4 <= ((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_7_reg_3762 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865));
    end process;


    ap_predicate_op263_store_state4_assign_proc : process(and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln879_reg_3766)
    begin
                ap_predicate_op263_store_state4 <= ((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_reg_3766 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865));
    end process;


    ap_predicate_op265_store_state4_assign_proc : process(and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736)
    begin
                ap_predicate_op265_store_state4 <= ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865));
    end process;


    ap_predicate_op266_store_state4_assign_proc : process(and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736)
    begin
                ap_predicate_op266_store_state4 <= ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865));
    end process;


    ap_predicate_op267_store_state4_assign_proc : process(and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736)
    begin
                ap_predicate_op267_store_state4 <= ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865));
    end process;


    ap_predicate_op268_store_state4_assign_proc : process(and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736)
    begin
                ap_predicate_op268_store_state4 <= ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865));
    end process;


    ap_predicate_op269_store_state4_assign_proc : process(and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736)
    begin
                ap_predicate_op269_store_state4 <= ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865));
    end process;


    ap_predicate_op270_store_state4_assign_proc : process(and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736)
    begin
                ap_predicate_op270_store_state4 <= ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865));
    end process;


    ap_predicate_op271_store_state4_assign_proc : process(and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736)
    begin
                ap_predicate_op271_store_state4 <= ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865));
    end process;


    ap_predicate_op272_store_state4_assign_proc : process(and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736)
    begin
                ap_predicate_op272_store_state4 <= ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865));
    end process;


    ap_predicate_op273_read_state4_assign_proc : process(and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736)
    begin
                ap_predicate_op273_read_state4 <= ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865));
    end process;


    ap_predicate_op274_store_state4_assign_proc : process(and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736)
    begin
                ap_predicate_op274_store_state4 <= ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865));
    end process;


    ap_ready_assign_proc : process(icmp_ln443_fu_645_p2, ap_CS_fsm_state2)
    begin
        if (((icmp_ln443_fu_645_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_104_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter4_reg, ap_enable_reg_pp0_iter5, src_kernel_win_0_va_42_fu_282, src_kernel_win_0_va_43_fu_286)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_104 <= src_kernel_win_0_va_42_fu_282;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_104 <= src_kernel_win_0_va_43_fu_286;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_118_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter1_reg, ap_enable_reg_pp0_iter2, src_kernel_win_0_va_60_fu_354, src_kernel_win_0_va_130_fu_1887_p3)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_118 <= src_kernel_win_0_va_130_fu_1887_p3;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_118 <= src_kernel_win_0_va_60_fu_354;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_136_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter12, icmp_ln444_reg_3856_pp0_iter11_reg, src_kernel_win_0_va_4_fu_130, src_kernel_win_0_va_5_fu_134)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_136 <= src_kernel_win_0_va_4_fu_130;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_136 <= src_kernel_win_0_va_5_fu_134;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_142_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter10_reg, ap_enable_reg_pp0_iter11, src_kernel_win_0_va_10_fu_154, src_kernel_win_0_va_11_fu_158)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_142 <= src_kernel_win_0_va_10_fu_154;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_142 <= src_kernel_win_0_va_11_fu_158;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_143_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter10_reg, ap_enable_reg_pp0_iter11, src_kernel_win_0_va_11_fu_158, src_kernel_win_0_va_12_fu_162)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_143 <= src_kernel_win_0_va_11_fu_158;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_143 <= src_kernel_win_0_va_12_fu_162;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_146_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter9_reg, ap_enable_reg_pp0_iter10, src_kernel_win_0_va_14_fu_170, src_kernel_win_0_va_15_fu_174)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_146 <= src_kernel_win_0_va_14_fu_170;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_146 <= src_kernel_win_0_va_15_fu_174;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_147_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter9_reg, ap_enable_reg_pp0_iter10, src_kernel_win_0_va_15_fu_174, src_kernel_win_0_va_16_fu_178)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_147 <= src_kernel_win_0_va_15_fu_174;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_147 <= src_kernel_win_0_va_16_fu_178;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_148_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter9_reg, ap_enable_reg_pp0_iter10, src_kernel_win_0_va_16_fu_178, src_kernel_win_0_va_17_fu_182)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_148 <= src_kernel_win_0_va_16_fu_178;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_148 <= src_kernel_win_0_va_17_fu_182;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_149_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter9_reg, ap_enable_reg_pp0_iter10, src_kernel_win_0_va_17_fu_182, src_kernel_win_0_va_18_fu_186)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_149 <= src_kernel_win_0_va_17_fu_182;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_149 <= src_kernel_win_0_va_18_fu_186;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_150_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter9_reg, ap_enable_reg_pp0_iter10, src_kernel_win_0_va_18_fu_186, src_kernel_win_0_va_19_fu_190)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_150 <= src_kernel_win_0_va_18_fu_186;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_150 <= src_kernel_win_0_va_19_fu_190;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_151_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter8_reg, ap_enable_reg_pp0_iter9, ap_sig_allocacmp_src_kernel_win_0_va_83, src_kernel_win_0_va_20_fu_194)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_151 <= ap_sig_allocacmp_src_kernel_win_0_va_83;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_151 <= src_kernel_win_0_va_20_fu_194;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_155_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter7_reg, ap_enable_reg_pp0_iter8, src_kernel_win_0_va_23_fu_206, src_kernel_win_0_va_24_fu_210)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_155 <= src_kernel_win_0_va_23_fu_206;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_155 <= src_kernel_win_0_va_24_fu_210;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_156_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter7_reg, ap_enable_reg_pp0_iter8, src_kernel_win_0_va_24_fu_210, src_kernel_win_0_va_25_fu_214)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_156 <= src_kernel_win_0_va_24_fu_210;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_156 <= src_kernel_win_0_va_25_fu_214;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_157_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter7_reg, ap_enable_reg_pp0_iter8, src_kernel_win_0_va_25_fu_214, src_kernel_win_0_va_26_fu_218)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_157 <= src_kernel_win_0_va_25_fu_214;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_157 <= src_kernel_win_0_va_26_fu_218;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_158_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter7_reg, ap_enable_reg_pp0_iter8, src_kernel_win_0_va_26_fu_218, src_kernel_win_0_va_27_fu_222)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_158 <= src_kernel_win_0_va_26_fu_218;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_158 <= src_kernel_win_0_va_27_fu_222;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_159_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter7_reg, ap_enable_reg_pp0_iter8, src_kernel_win_0_va_27_fu_222, src_kernel_win_0_va_28_fu_226)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_159 <= src_kernel_win_0_va_27_fu_222;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_159 <= src_kernel_win_0_va_28_fu_226;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_160_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter6_reg, src_kernel_win_0_va_126_reg_4062_pp0_iter6_reg, ap_enable_reg_pp0_iter7, src_kernel_win_0_va_29_fu_230)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_160 <= src_kernel_win_0_va_126_reg_4062_pp0_iter6_reg;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_160 <= src_kernel_win_0_va_29_fu_230;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_161_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter6_reg, ap_enable_reg_pp0_iter7, src_kernel_win_0_va_29_fu_230, src_kernel_win_0_va_30_fu_234)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_161 <= src_kernel_win_0_va_29_fu_230;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_161 <= src_kernel_win_0_va_30_fu_234;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_162_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter6_reg, ap_enable_reg_pp0_iter7, src_kernel_win_0_va_30_fu_234, src_kernel_win_0_va_31_fu_238)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_162 <= src_kernel_win_0_va_30_fu_234;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_162 <= src_kernel_win_0_va_31_fu_238;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_163_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter6_reg, ap_enable_reg_pp0_iter7, src_kernel_win_0_va_31_fu_238, src_kernel_win_0_va_32_fu_242)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_163 <= src_kernel_win_0_va_31_fu_238;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_163 <= src_kernel_win_0_va_32_fu_242;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_164_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter6_reg, ap_enable_reg_pp0_iter7, src_kernel_win_0_va_32_fu_242, src_kernel_win_0_va_33_fu_246)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_164 <= src_kernel_win_0_va_32_fu_242;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_164 <= src_kernel_win_0_va_33_fu_246;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_165_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_sig_allocacmp_src_kernel_win_0_va_95, src_kernel_win_0_va_34_fu_250)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_165 <= ap_sig_allocacmp_src_kernel_win_0_va_95;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_165 <= src_kernel_win_0_va_34_fu_250;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_166_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter5_reg, ap_enable_reg_pp0_iter6, src_kernel_win_0_va_34_fu_250, src_kernel_win_0_va_35_fu_254)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_166 <= src_kernel_win_0_va_34_fu_250;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_166 <= src_kernel_win_0_va_35_fu_254;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_167_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter5_reg, ap_enable_reg_pp0_iter6, src_kernel_win_0_va_35_fu_254, src_kernel_win_0_va_36_fu_258)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_167 <= src_kernel_win_0_va_35_fu_254;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_167 <= src_kernel_win_0_va_36_fu_258;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_169_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter4_reg, ap_enable_reg_pp0_iter5, src_kernel_win_0_va_37_fu_262, src_kernel_win_0_va_38_fu_266)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_169 <= src_kernel_win_0_va_37_fu_262;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_169 <= src_kernel_win_0_va_38_fu_266;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_170_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter4_reg, ap_enable_reg_pp0_iter5, src_kernel_win_0_va_38_fu_266, src_kernel_win_0_va_39_fu_270)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_170 <= src_kernel_win_0_va_38_fu_266;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_170 <= src_kernel_win_0_va_39_fu_270;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_171_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter4_reg, ap_enable_reg_pp0_iter5, src_kernel_win_0_va_39_fu_270, src_kernel_win_0_va_40_fu_274)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_171 <= src_kernel_win_0_va_39_fu_270;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_171 <= src_kernel_win_0_va_40_fu_274;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_172_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter4_reg, ap_enable_reg_pp0_iter5, src_kernel_win_0_va_40_fu_274, src_kernel_win_0_va_41_fu_278)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_172 <= src_kernel_win_0_va_40_fu_274;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_172 <= src_kernel_win_0_va_41_fu_278;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_173_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter4_reg, ap_enable_reg_pp0_iter5, src_kernel_win_0_va_41_fu_278, src_kernel_win_0_va_42_fu_282)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_173 <= src_kernel_win_0_va_41_fu_278;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_173 <= src_kernel_win_0_va_42_fu_282;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_174_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter4_reg, ap_enable_reg_pp0_iter5, src_kernel_win_0_va_42_fu_282, src_kernel_win_0_va_43_fu_286)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_174 <= src_kernel_win_0_va_42_fu_282;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_174 <= src_kernel_win_0_va_43_fu_286;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_175_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_sig_allocacmp_src_kernel_win_0_va_104, src_kernel_win_0_va_44_fu_290)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_175 <= ap_sig_allocacmp_src_kernel_win_0_va_104;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_175 <= src_kernel_win_0_va_44_fu_290;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_179_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter2_reg, ap_enable_reg_pp0_iter3, src_kernel_win_0_va_47_fu_302, src_kernel_win_0_va_48_fu_306)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_179 <= src_kernel_win_0_va_47_fu_302;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_179 <= src_kernel_win_0_va_48_fu_306;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_180_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter2_reg, ap_enable_reg_pp0_iter3, src_kernel_win_0_va_48_fu_306, src_kernel_win_0_va_49_fu_310)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_180 <= src_kernel_win_0_va_48_fu_306;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_180 <= src_kernel_win_0_va_49_fu_310;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_181_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter2_reg, ap_enable_reg_pp0_iter3, src_kernel_win_0_va_49_fu_310, src_kernel_win_0_va_50_fu_314)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_181 <= src_kernel_win_0_va_49_fu_310;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_181 <= src_kernel_win_0_va_50_fu_314;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_182_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter2_reg, ap_enable_reg_pp0_iter3, src_kernel_win_0_va_50_fu_314, src_kernel_win_0_va_51_fu_318)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_182 <= src_kernel_win_0_va_50_fu_314;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_182 <= src_kernel_win_0_va_51_fu_318;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_183_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter2_reg, ap_enable_reg_pp0_iter3, src_kernel_win_0_va_51_fu_318, src_kernel_win_0_va_52_fu_322)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_183 <= src_kernel_win_0_va_51_fu_318;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_183 <= src_kernel_win_0_va_52_fu_322;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_190_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln444_reg_3856, src_kernel_win_0_va_58_fu_346, src_kernel_win_0_va_59_fu_350)
    begin
        if (((icmp_ln444_reg_3856 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_190 <= src_kernel_win_0_va_58_fu_346;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_190 <= src_kernel_win_0_va_59_fu_350;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_191_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln444_reg_3856, ap_sig_allocacmp_src_kernel_win_0_va_118, src_kernel_win_0_va_61_fu_358)
    begin
        if (((icmp_ln444_reg_3856 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_191 <= ap_sig_allocacmp_src_kernel_win_0_va_118;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_191 <= src_kernel_win_0_va_61_fu_358;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_192_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln444_reg_3856, src_kernel_win_0_va_61_fu_358, src_kernel_win_0_va_62_fu_362)
    begin
        if (((icmp_ln444_reg_3856 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_192 <= src_kernel_win_0_va_61_fu_358;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_192 <= src_kernel_win_0_va_62_fu_362;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_193_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln444_reg_3856, src_kernel_win_0_va_62_fu_362, src_kernel_win_0_va_63_fu_366)
    begin
        if (((icmp_ln444_reg_3856 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_193 <= src_kernel_win_0_va_62_fu_362;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_193 <= src_kernel_win_0_va_63_fu_366;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_194_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln444_reg_3856, src_kernel_win_0_va_63_fu_366, src_kernel_win_0_va_64_fu_370)
    begin
        if (((icmp_ln444_reg_3856 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_194 <= src_kernel_win_0_va_63_fu_366;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_194 <= src_kernel_win_0_va_64_fu_370;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_195_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln444_reg_3856, src_kernel_win_0_va_64_fu_370, src_kernel_win_0_va_65_fu_374)
    begin
        if (((icmp_ln444_reg_3856 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_195 <= src_kernel_win_0_va_64_fu_370;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_195 <= src_kernel_win_0_va_65_fu_374;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_83_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter9_reg, ap_enable_reg_pp0_iter10, src_kernel_win_0_va_18_fu_186, src_kernel_win_0_va_19_fu_190)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_83 <= src_kernel_win_0_va_18_fu_186;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_83 <= src_kernel_win_0_va_19_fu_190;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_95_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_3856_pp0_iter6_reg, ap_enable_reg_pp0_iter7, src_kernel_win_0_va_32_fu_242, src_kernel_win_0_va_33_fu_246)
    begin
        if (((icmp_ln444_reg_3856_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_95 <= src_kernel_win_0_va_32_fu_242;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_95 <= src_kernel_win_0_va_33_fu_246;
        end if; 
    end process;

    col_buf_0_val_1_0_fu_1635_p3 <= 
        k_buf_0_val_10_loa_reg_3964 when (or_ln457_reg_3874_pp0_iter1_reg(0) = '1') else 
        tmp_4_fu_1612_p11;
    col_buf_0_val_2_0_fu_1664_p3 <= 
        k_buf_0_val_11_loa_reg_3969 when (or_ln457_reg_3874_pp0_iter1_reg(0) = '1') else 
        tmp_6_fu_1641_p11;
    col_buf_0_val_3_0_fu_1202_p3 <= 
        k_buf_0_val_12_q0 when (or_ln457_reg_3874(0) = '1') else 
        tmp_7_fu_1178_p11;
    col_buf_0_val_4_0_fu_1233_p3 <= 
        k_buf_0_val_13_q0 when (or_ln457_reg_3874(0) = '1') else 
        tmp_8_fu_1209_p11;
    col_buf_0_val_5_0_fu_1264_p3 <= 
        k_buf_0_val_14_q0 when (or_ln457_reg_3874(0) = '1') else 
        tmp_9_fu_1240_p11;
    col_buf_0_val_6_0_fu_1295_p3 <= 
        k_buf_0_val_15_q0 when (or_ln457_reg_3874(0) = '1') else 
        tmp_1_fu_1271_p11;
    col_buf_0_val_7_0_fu_1326_p3 <= 
        k_buf_0_val_16_q0 when (or_ln457_reg_3874(0) = '1') else 
        tmp_2_fu_1302_p11;
    col_buf_0_val_8_0_fu_1693_p3 <= 
        k_buf_0_val_17_q0 when (or_ln457_reg_3874_pp0_iter1_reg(0) = '1') else 
        tmp_10_fu_1670_p11;
    empty_370_fu_1043_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_fu_1035_p3),64));
    i_V_fu_651_p2 <= std_logic_vector(unsigned(t_V_3_reg_623) + unsigned(ap_const_lv9_1));
    icmp_ln118_1_fu_747_p2 <= "1" when (unsigned(add_ln506_fu_741_p2) > unsigned(ap_const_lv9_10D)) else "0";
    icmp_ln118_2_fu_773_p2 <= "1" when (unsigned(add_ln506_2_fu_767_p2) > unsigned(ap_const_lv9_10D)) else "0";
    icmp_ln118_3_fu_1007_p2 <= "1" when (signed(ImagLoc_x_fu_981_p2) < signed(ap_const_lv10_1E0)) else "0";
    icmp_ln118_fu_721_p2 <= "1" when (unsigned(add_ln506_1_fu_715_p2) > unsigned(ap_const_lv9_10D)) else "0";
    icmp_ln188_10_fu_1472_p2 <= "1" when (unsigned(src_kernel_win_0_va_53_fu_326) > unsigned(select_ln188_9_fu_1464_p3)) else "0";
    icmp_ln188_11_fu_1913_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_183) > unsigned(select_ln188_10_fu_1908_p3)) else "0";
    icmp_ln188_12_fu_1927_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_182) > unsigned(select_ln188_11_fu_1919_p3)) else "0";
    icmp_ln188_13_fu_1941_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_181) > unsigned(select_ln188_12_fu_1933_p3)) else "0";
    icmp_ln188_14_fu_1955_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_180) > unsigned(select_ln188_13_fu_1947_p3)) else "0";
    icmp_ln188_15_fu_1969_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_179) > unsigned(select_ln188_14_fu_1961_p3)) else "0";
    icmp_ln188_16_fu_2000_p2 <= "1" when (unsigned(src_kernel_win_0_va_47_fu_302) > unsigned(select_ln188_15_reg_4083)) else "0";
    icmp_ln188_17_fu_2012_p2 <= "1" when (unsigned(src_kernel_win_0_va_46_fu_298) > unsigned(select_ln188_16_fu_2005_p3)) else "0";
    icmp_ln188_18_fu_2026_p2 <= "1" when (unsigned(src_kernel_win_0_va_45_fu_294) > unsigned(select_ln188_17_fu_2018_p3)) else "0";
    icmp_ln188_19_fu_2040_p2 <= "1" when (unsigned(src_kernel_win_0_va_128_reg_4076) > unsigned(select_ln188_18_fu_2032_p3)) else "0";
    icmp_ln188_1_fu_1102_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_193) > unsigned(select_ln188_fu_1094_p3)) else "0";
    icmp_ln188_20_fu_2052_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_175) > unsigned(select_ln188_19_fu_2045_p3)) else "0";
    icmp_ln188_21_fu_2144_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_174) > unsigned(select_ln188_20_reg_4089)) else "0";
    icmp_ln188_22_fu_2156_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_173) > unsigned(select_ln188_21_fu_2149_p3)) else "0";
    icmp_ln188_23_fu_2170_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_172) > unsigned(select_ln188_22_fu_2162_p3)) else "0";
    icmp_ln188_24_fu_2184_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_171) > unsigned(select_ln188_23_fu_2176_p3)) else "0";
    icmp_ln188_25_fu_2198_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_170) > unsigned(select_ln188_24_fu_2190_p3)) else "0";
    icmp_ln188_26_fu_2212_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_169) > unsigned(select_ln188_25_fu_2204_p3)) else "0";
    icmp_ln188_27_fu_2243_p2 <= "1" when (unsigned(src_kernel_win_0_va_37_fu_262) > unsigned(select_ln188_26_fu_2238_p3)) else "0";
    icmp_ln188_28_fu_2257_p2 <= "1" when (unsigned(src_kernel_win_0_va_127_reg_4069_pp0_iter4_reg) > unsigned(select_ln188_27_fu_2249_p3)) else "0";
    icmp_ln188_29_fu_2269_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_167) > unsigned(select_ln188_28_fu_2262_p3)) else "0";
    icmp_ln188_2_fu_1116_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_192) > unsigned(select_ln188_1_fu_1108_p3)) else "0";
    icmp_ln188_30_fu_2283_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_166) > unsigned(select_ln188_29_fu_2275_p3)) else "0";
    icmp_ln188_31_fu_2297_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_165) > unsigned(select_ln188_30_fu_2289_p3)) else "0";
    icmp_ln188_32_fu_2378_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_164) > unsigned(select_ln188_31_reg_4110)) else "0";
    icmp_ln188_33_fu_2390_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_163) > unsigned(select_ln188_32_fu_2383_p3)) else "0";
    icmp_ln188_34_fu_2404_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_162) > unsigned(select_ln188_33_fu_2396_p3)) else "0";
    icmp_ln188_35_fu_2418_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_161) > unsigned(select_ln188_34_fu_2410_p3)) else "0";
    icmp_ln188_36_fu_2432_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_160) > unsigned(select_ln188_35_fu_2424_p3)) else "0";
    icmp_ln188_37_fu_2446_p2 <= "1" when (unsigned(src_kernel_win_0_va_126_reg_4062_pp0_iter5_reg) > unsigned(select_ln188_36_fu_2438_p3)) else "0";
    icmp_ln188_38_fu_2495_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_159) > unsigned(select_ln188_37_fu_2490_p3)) else "0";
    icmp_ln188_39_fu_2509_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_158) > unsigned(select_ln188_38_fu_2501_p3)) else "0";
    icmp_ln188_3_fu_1130_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_191) > unsigned(select_ln188_2_fu_1122_p3)) else "0";
    icmp_ln188_40_fu_2523_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_157) > unsigned(select_ln188_39_fu_2515_p3)) else "0";
    icmp_ln188_41_fu_2537_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_156) > unsigned(select_ln188_40_fu_2529_p3)) else "0";
    icmp_ln188_42_fu_2551_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_155) > unsigned(select_ln188_41_fu_2543_p3)) else "0";
    icmp_ln188_43_fu_2613_p2 <= "1" when (unsigned(src_kernel_win_0_va_23_fu_206) > unsigned(select_ln188_42_reg_4126)) else "0";
    icmp_ln188_44_fu_2625_p2 <= "1" when (unsigned(src_kernel_win_0_va_22_fu_202) > unsigned(select_ln188_43_fu_2618_p3)) else "0";
    icmp_ln188_45_fu_2639_p2 <= "1" when (unsigned(src_kernel_win_0_va_21_fu_198) > unsigned(select_ln188_44_fu_2631_p3)) else "0";
    icmp_ln188_46_fu_2653_p2 <= "1" when (unsigned(src_kernel_win_0_va_125_reg_4055_pp0_iter7_reg) > unsigned(select_ln188_45_fu_2645_p3)) else "0";
    icmp_ln188_47_fu_2665_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_151) > unsigned(select_ln188_46_fu_2658_p3)) else "0";
    icmp_ln188_48_fu_2754_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_150) > unsigned(select_ln188_47_reg_4132)) else "0";
    icmp_ln188_49_fu_2766_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_149) > unsigned(select_ln188_48_fu_2759_p3)) else "0";
    icmp_ln188_4_fu_1144_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_190) > unsigned(select_ln188_3_fu_1136_p3)) else "0";
    icmp_ln188_50_fu_2780_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_148) > unsigned(select_ln188_49_fu_2772_p3)) else "0";
    icmp_ln188_51_fu_2794_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_147) > unsigned(select_ln188_50_fu_2786_p3)) else "0";
    icmp_ln188_52_fu_2808_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_146) > unsigned(select_ln188_51_fu_2800_p3)) else "0";
    icmp_ln188_53_fu_2842_p2 <= "1" when (unsigned(src_kernel_win_0_va_14_fu_170) > unsigned(select_ln188_52_reg_4138)) else "0";
    icmp_ln188_54_fu_2854_p2 <= "1" when (unsigned(src_kernel_win_0_va_13_fu_166) > unsigned(select_ln188_53_fu_2847_p3)) else "0";
    icmp_ln188_55_fu_2868_p2 <= "1" when (unsigned(src_kernel_win_0_va_124_reg_4048_pp0_iter9_reg) > unsigned(select_ln188_54_fu_2860_p3)) else "0";
    icmp_ln188_56_fu_2880_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_143) > unsigned(select_ln188_55_fu_2873_p3)) else "0";
    icmp_ln188_57_fu_2894_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_142) > unsigned(select_ln188_56_fu_2886_p3)) else "0";
    icmp_ln188_58_fu_2978_p2 <= "1" when (unsigned(src_kernel_win_0_va_10_fu_154) > unsigned(select_ln188_57_reg_4144)) else "0";
    icmp_ln188_59_fu_2990_p2 <= "1" when (unsigned(src_kernel_win_0_va_9_fu_150) > unsigned(select_ln188_58_fu_2983_p3)) else "0";
    icmp_ln188_5_fu_1404_p2 <= "1" when (unsigned(src_kernel_win_0_va_58_fu_346) > unsigned(select_ln188_4_reg_3945)) else "0";
    icmp_ln188_60_fu_3004_p2 <= "1" when (unsigned(src_kernel_win_0_va_8_fu_146) > unsigned(select_ln188_59_fu_2996_p3)) else "0";
    icmp_ln188_61_fu_3018_p2 <= "1" when (unsigned(src_kernel_win_0_va_7_fu_142) > unsigned(select_ln188_60_fu_3010_p3)) else "0";
    icmp_ln188_62_fu_3032_p2 <= "1" when (unsigned(src_kernel_win_0_va_6_fu_138) > unsigned(select_ln188_61_fu_3024_p3)) else "0";
    icmp_ln188_63_fu_3046_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_136) > unsigned(select_ln188_62_fu_3038_p3)) else "0";
    icmp_ln188_64_fu_3121_p2 <= "1" when (unsigned(src_kernel_win_0_va_4_fu_130) > unsigned(select_ln188_63_fu_3116_p3)) else "0";
    icmp_ln188_65_fu_3135_p2 <= "1" when (unsigned(src_kernel_win_0_va_3_fu_126) > unsigned(select_ln188_64_fu_3127_p3)) else "0";
    icmp_ln188_66_fu_3149_p2 <= "1" when (unsigned(src_kernel_win_0_va_2_fu_122) > unsigned(select_ln188_65_fu_3141_p3)) else "0";
    icmp_ln188_67_fu_3163_p2 <= "1" when (unsigned(src_kernel_win_0_va_1_fu_118) > unsigned(select_ln188_66_fu_3155_p3)) else "0";
    icmp_ln188_6_fu_1416_p2 <= "1" when (unsigned(src_kernel_win_0_va_57_fu_342) > unsigned(select_ln188_5_fu_1409_p3)) else "0";
    icmp_ln188_7_fu_1430_p2 <= "1" when (unsigned(src_kernel_win_0_va_56_fu_338) > unsigned(select_ln188_6_fu_1422_p3)) else "0";
    icmp_ln188_8_fu_1444_p2 <= "1" when (unsigned(src_kernel_win_0_va_55_fu_334) > unsigned(select_ln188_7_fu_1436_p3)) else "0";
    icmp_ln188_9_fu_1458_p2 <= "1" when (unsigned(src_kernel_win_0_va_54_fu_330) > unsigned(select_ln188_8_fu_1450_p3)) else "0";
    icmp_ln188_fu_1088_p2 <= "1" when (unsigned(ap_sig_allocacmp_src_kernel_win_0_va_194) > unsigned(ap_sig_allocacmp_src_kernel_win_0_va_195)) else "0";
    icmp_ln443_fu_645_p2 <= "1" when (t_V_3_reg_623 = ap_const_lv9_113) else "0";
    icmp_ln444_fu_953_p2 <= "1" when (t_V_5_reg_634 = ap_const_lv9_1E8) else "0";
    icmp_ln507_10_fu_937_p2 <= "1" when (sub_ln493_5_fu_811_p2 = ap_const_lv4_4) else "0";
    icmp_ln507_1_fu_829_p2 <= "1" when (trunc_ln506_fu_711_p1 = ap_const_lv4_0) else "0";
    icmp_ln507_2_fu_841_p2 <= "1" when (trunc_ln506_fu_711_p1 = ap_const_lv4_2) else "0";
    icmp_ln507_3_fu_853_p2 <= "1" when (sub_ln493_2_fu_793_p2 = ap_const_lv4_2) else "0";
    icmp_ln507_4_fu_865_p2 <= "1" when (sub_ln493_2_fu_793_p2 = ap_const_lv4_1) else "0";
    icmp_ln507_5_fu_877_p2 <= "1" when (sub_ln493_3_fu_799_p2 = ap_const_lv4_3) else "0";
    icmp_ln507_6_fu_889_p2 <= "1" when (sub_ln493_3_fu_799_p2 = ap_const_lv4_2) else "0";
    icmp_ln507_7_fu_901_p2 <= "1" when (sub_ln493_4_fu_805_p2 = ap_const_lv4_4) else "0";
    icmp_ln507_8_fu_913_p2 <= "1" when (sub_ln493_4_fu_805_p2 = ap_const_lv4_3) else "0";
    icmp_ln507_9_fu_925_p2 <= "1" when (sub_ln493_5_fu_811_p2 = ap_const_lv4_5) else "0";
    icmp_ln507_fu_817_p2 <= "1" when (trunc_ln506_fu_711_p1 = ap_const_lv4_1) else "0";
    icmp_ln879_2_fu_675_p2 <= "1" when (t_V_3_reg_623 = ap_const_lv9_0) else "0";
    icmp_ln879_4_fu_681_p2 <= "1" when (t_V_3_reg_623 = ap_const_lv9_1) else "0";
    icmp_ln879_6_fu_687_p2 <= "1" when (t_V_3_reg_623 = ap_const_lv9_2) else "0";
    icmp_ln879_7_fu_693_p2 <= "1" when (t_V_3_reg_623 = ap_const_lv9_3) else "0";
    icmp_ln879_fu_699_p2 <= "1" when (t_V_3_reg_623 = ap_const_lv9_4) else "0";
    icmp_ln887_fu_657_p2 <= "1" when (unsigned(t_V_3_reg_623) < unsigned(ap_const_lv9_10E)) else "0";
    icmp_ln891_fu_975_p2 <= "0" when (tmp_fu_965_p4 = ap_const_lv6_0) else "1";
    icmp_ln899_1_fu_669_p2 <= "1" when (unsigned(t_V_3_reg_623) > unsigned(ap_const_lv9_4)) else "0";
    icmp_ln899_fu_705_p2 <= "1" when (unsigned(t_V_3_reg_623) > unsigned(ap_const_lv9_10E)) else "0";

    img_1_data_stream_0_V_blk_n_assign_proc : process(img_1_data_stream_0_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736)
    begin
        if ((((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            img_1_data_stream_0_V_blk_n <= img_1_data_stream_0_V_empty_n;
        else 
            img_1_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_1_data_stream_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op250_read_state4, ap_predicate_op273_read_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op273_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op250_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            img_1_data_stream_0_V_read <= ap_const_logic_1;
        else 
            img_1_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;

    j_V_fu_959_p2 <= std_logic_vector(unsigned(t_V_5_reg_634) + unsigned(ap_const_lv9_1));
    k_buf_0_val_10_address0 <= empty_370_fu_1043_p1(9 - 1 downto 0);
    k_buf_0_val_10_address1 <= k_buf_0_val_10_add_reg_3893;

    k_buf_0_val_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_10_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_10_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_7_reg_3762, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_7_reg_3762 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_10_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_10_d1_assign_proc : process(img_1_data_stream_0_V_dout, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_7_reg_3762, k_buf_0_val_9_q0, ap_condition_2346)
    begin
        if ((ap_const_boolean_1 = ap_condition_2346)) then
            if (((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1))) then 
                k_buf_0_val_10_d1 <= k_buf_0_val_9_q0;
            elsif (((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_7_reg_3762 = ap_const_lv1_1))) then 
                k_buf_0_val_10_d1 <= img_1_data_stream_0_V_dout;
            else 
                k_buf_0_val_10_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            k_buf_0_val_10_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_10_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_7_reg_3762, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_7_reg_3762 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_10_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_10_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_11_address0 <= empty_370_fu_1043_p1(9 - 1 downto 0);
    k_buf_0_val_11_address1 <= k_buf_0_val_11_add_reg_3899;

    k_buf_0_val_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_11_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_11_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_6_reg_3758, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_6_reg_3758 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_11_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_11_d1_assign_proc : process(img_1_data_stream_0_V_dout, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_6_reg_3758, k_buf_0_val_10_q0, ap_condition_2346)
    begin
        if ((ap_const_boolean_1 = ap_condition_2346)) then
            if (((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1))) then 
                k_buf_0_val_11_d1 <= k_buf_0_val_10_q0;
            elsif (((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_6_reg_3758 = ap_const_lv1_1))) then 
                k_buf_0_val_11_d1 <= img_1_data_stream_0_V_dout;
            else 
                k_buf_0_val_11_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            k_buf_0_val_11_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_11_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_6_reg_3758, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_6_reg_3758 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_11_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_11_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_12_address0 <= empty_370_fu_1043_p1(9 - 1 downto 0);
    k_buf_0_val_12_address1 <= k_buf_0_val_12_add_reg_3905;

    k_buf_0_val_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_12_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_12_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_4_reg_3754, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_4_reg_3754 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_12_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_12_d1_assign_proc : process(img_1_data_stream_0_V_dout, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_4_reg_3754, k_buf_0_val_11_q0, ap_condition_2346)
    begin
        if ((ap_const_boolean_1 = ap_condition_2346)) then
            if (((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1))) then 
                k_buf_0_val_12_d1 <= k_buf_0_val_11_q0;
            elsif (((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_4_reg_3754 = ap_const_lv1_1))) then 
                k_buf_0_val_12_d1 <= img_1_data_stream_0_V_dout;
            else 
                k_buf_0_val_12_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            k_buf_0_val_12_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_12_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_4_reg_3754, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_4_reg_3754 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_12_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_12_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_13_address0 <= empty_370_fu_1043_p1(9 - 1 downto 0);
    k_buf_0_val_13_address1 <= k_buf_0_val_13_add_reg_3911;

    k_buf_0_val_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_13_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_13_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_2_reg_3750, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_2_reg_3750 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_13_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_13_d1_assign_proc : process(img_1_data_stream_0_V_dout, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_2_reg_3750, k_buf_0_val_12_q0, ap_condition_2346)
    begin
        if ((ap_const_boolean_1 = ap_condition_2346)) then
            if (((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1))) then 
                k_buf_0_val_13_d1 <= k_buf_0_val_12_q0;
            elsif (((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_2_reg_3750 = ap_const_lv1_1))) then 
                k_buf_0_val_13_d1 <= img_1_data_stream_0_V_dout;
            else 
                k_buf_0_val_13_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            k_buf_0_val_13_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_13_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_2_reg_3750, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_2_reg_3750 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_13_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_13_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_14_address0 <= empty_370_fu_1043_p1(9 - 1 downto 0);
    k_buf_0_val_14_address1 <= k_buf_0_val_14_add_reg_3917;

    k_buf_0_val_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_14_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_14_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_2_reg_3750, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_2_reg_3750 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_14_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_14_d1_assign_proc : process(img_1_data_stream_0_V_dout, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_2_reg_3750, k_buf_0_val_13_q0, ap_condition_2346)
    begin
        if ((ap_const_boolean_1 = ap_condition_2346)) then
            if (((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1))) then 
                k_buf_0_val_14_d1 <= k_buf_0_val_13_q0;
            elsif (((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_2_reg_3750 = ap_const_lv1_1))) then 
                k_buf_0_val_14_d1 <= img_1_data_stream_0_V_dout;
            else 
                k_buf_0_val_14_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            k_buf_0_val_14_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_14_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_2_reg_3750, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_2_reg_3750 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_14_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_14_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_15_address0 <= empty_370_fu_1043_p1(9 - 1 downto 0);
    k_buf_0_val_15_address1 <= k_buf_0_val_15_add_reg_3923;

    k_buf_0_val_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_15_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_15_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_2_reg_3750, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_2_reg_3750 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_15_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_15_d1_assign_proc : process(img_1_data_stream_0_V_dout, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_2_reg_3750, k_buf_0_val_14_q0, ap_condition_2346)
    begin
        if ((ap_const_boolean_1 = ap_condition_2346)) then
            if (((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1))) then 
                k_buf_0_val_15_d1 <= k_buf_0_val_14_q0;
            elsif (((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_2_reg_3750 = ap_const_lv1_1))) then 
                k_buf_0_val_15_d1 <= img_1_data_stream_0_V_dout;
            else 
                k_buf_0_val_15_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            k_buf_0_val_15_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_15_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_2_reg_3750, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_2_reg_3750 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_15_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_15_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_16_address0 <= empty_370_fu_1043_p1(9 - 1 downto 0);
    k_buf_0_val_16_address1 <= k_buf_0_val_16_add_reg_3929;

    k_buf_0_val_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_16_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_16_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_2_reg_3750, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_2_reg_3750 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_16_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_16_d1_assign_proc : process(img_1_data_stream_0_V_dout, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_2_reg_3750, k_buf_0_val_15_q0, ap_condition_2346)
    begin
        if ((ap_const_boolean_1 = ap_condition_2346)) then
            if (((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1))) then 
                k_buf_0_val_16_d1 <= k_buf_0_val_15_q0;
            elsif (((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_2_reg_3750 = ap_const_lv1_1))) then 
                k_buf_0_val_16_d1 <= img_1_data_stream_0_V_dout;
            else 
                k_buf_0_val_16_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            k_buf_0_val_16_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_16_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_2_reg_3750, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_2_reg_3750 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_16_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_16_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_17_address0 <= k_buf_0_val_17_add_reg_3935;
    k_buf_0_val_17_address1 <= k_buf_0_val_17_add_reg_3935;

    k_buf_0_val_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln879_2_reg_3750, ap_block_pp0_stage0_11001, or_ln457_reg_3874)
    begin
        if ((((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_2_reg_3750 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_ln457_reg_3874 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_17_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_17_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_17_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_17_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln879_2_reg_3750, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_2_reg_3750 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_17_we0 <= ap_const_logic_1;
        else 
            k_buf_0_val_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_17_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_17_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_17_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_9_address0 <= empty_370_fu_1043_p1(9 - 1 downto 0);
    k_buf_0_val_9_address1 <= k_buf_0_val_9_addr_reg_3887;

    k_buf_0_val_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_9_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_9_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_reg_3766, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_reg_3766 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_9_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_9_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3865, icmp_ln899_1_reg_3745, icmp_ln887_reg_3736, icmp_ln879_reg_3766, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3745 = ap_const_lv1_0) and (icmp_ln879_reg_3766 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3736 = ap_const_lv1_1) and (icmp_ln899_1_reg_3745 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3865) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_9_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln457_fu_1060_p2 <= (xor_ln457_reg_3740 or icmp_ln118_3_fu_1007_p2);
    select_ln121_fu_1027_p3 <= 
        ap_const_lv9_0 when (tmp_47_fu_1019_p3(0) = '1') else 
        ap_const_lv9_1DF;
    select_ln188_10_fu_1908_p3 <= 
        src_kernel_win_0_va_184_reg_4023 when (icmp_ln188_10_reg_4033(0) = '1') else 
        select_ln188_9_reg_4028;
    select_ln188_11_fu_1919_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_183 when (icmp_ln188_11_fu_1913_p2(0) = '1') else 
        select_ln188_10_fu_1908_p3;
    select_ln188_12_fu_1933_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_182 when (icmp_ln188_12_fu_1927_p2(0) = '1') else 
        select_ln188_11_fu_1919_p3;
    select_ln188_13_fu_1947_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_181 when (icmp_ln188_13_fu_1941_p2(0) = '1') else 
        select_ln188_12_fu_1933_p3;
    select_ln188_14_fu_1961_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_180 when (icmp_ln188_14_fu_1955_p2(0) = '1') else 
        select_ln188_13_fu_1947_p3;
    select_ln188_15_fu_1975_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_179 when (icmp_ln188_15_fu_1969_p2(0) = '1') else 
        select_ln188_14_fu_1961_p3;
    select_ln188_16_fu_2005_p3 <= 
        src_kernel_win_0_va_47_fu_302 when (icmp_ln188_16_fu_2000_p2(0) = '1') else 
        select_ln188_15_reg_4083;
    select_ln188_17_fu_2018_p3 <= 
        src_kernel_win_0_va_46_fu_298 when (icmp_ln188_17_fu_2012_p2(0) = '1') else 
        select_ln188_16_fu_2005_p3;
    select_ln188_18_fu_2032_p3 <= 
        src_kernel_win_0_va_45_fu_294 when (icmp_ln188_18_fu_2026_p2(0) = '1') else 
        select_ln188_17_fu_2018_p3;
    select_ln188_19_fu_2045_p3 <= 
        src_kernel_win_0_va_128_reg_4076 when (icmp_ln188_19_fu_2040_p2(0) = '1') else 
        select_ln188_18_fu_2032_p3;
    select_ln188_1_fu_1108_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_193 when (icmp_ln188_1_fu_1102_p2(0) = '1') else 
        select_ln188_fu_1094_p3;
    select_ln188_20_fu_2058_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_175 when (icmp_ln188_20_fu_2052_p2(0) = '1') else 
        select_ln188_19_fu_2045_p3;
    select_ln188_21_fu_2149_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_174 when (icmp_ln188_21_fu_2144_p2(0) = '1') else 
        select_ln188_20_reg_4089;
    select_ln188_22_fu_2162_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_173 when (icmp_ln188_22_fu_2156_p2(0) = '1') else 
        select_ln188_21_fu_2149_p3;
    select_ln188_23_fu_2176_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_172 when (icmp_ln188_23_fu_2170_p2(0) = '1') else 
        select_ln188_22_fu_2162_p3;
    select_ln188_24_fu_2190_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_171 when (icmp_ln188_24_fu_2184_p2(0) = '1') else 
        select_ln188_23_fu_2176_p3;
    select_ln188_25_fu_2204_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_170 when (icmp_ln188_25_fu_2198_p2(0) = '1') else 
        select_ln188_24_fu_2190_p3;
    select_ln188_26_fu_2238_p3 <= 
        src_kernel_win_0_va_169_reg_4095 when (icmp_ln188_26_reg_4105(0) = '1') else 
        select_ln188_25_reg_4100;
    select_ln188_27_fu_2249_p3 <= 
        src_kernel_win_0_va_37_fu_262 when (icmp_ln188_27_fu_2243_p2(0) = '1') else 
        select_ln188_26_fu_2238_p3;
    select_ln188_28_fu_2262_p3 <= 
        src_kernel_win_0_va_127_reg_4069_pp0_iter4_reg when (icmp_ln188_28_fu_2257_p2(0) = '1') else 
        select_ln188_27_fu_2249_p3;
    select_ln188_29_fu_2275_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_167 when (icmp_ln188_29_fu_2269_p2(0) = '1') else 
        select_ln188_28_fu_2262_p3;
    select_ln188_2_fu_1122_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_192 when (icmp_ln188_2_fu_1116_p2(0) = '1') else 
        select_ln188_1_fu_1108_p3;
    select_ln188_30_fu_2289_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_166 when (icmp_ln188_30_fu_2283_p2(0) = '1') else 
        select_ln188_29_fu_2275_p3;
    select_ln188_31_fu_2303_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_165 when (icmp_ln188_31_fu_2297_p2(0) = '1') else 
        select_ln188_30_fu_2289_p3;
    select_ln188_32_fu_2383_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_164 when (icmp_ln188_32_fu_2378_p2(0) = '1') else 
        select_ln188_31_reg_4110;
    select_ln188_33_fu_2396_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_163 when (icmp_ln188_33_fu_2390_p2(0) = '1') else 
        select_ln188_32_fu_2383_p3;
    select_ln188_34_fu_2410_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_162 when (icmp_ln188_34_fu_2404_p2(0) = '1') else 
        select_ln188_33_fu_2396_p3;
    select_ln188_35_fu_2424_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_161 when (icmp_ln188_35_fu_2418_p2(0) = '1') else 
        select_ln188_34_fu_2410_p3;
    select_ln188_36_fu_2438_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_160 when (icmp_ln188_36_fu_2432_p2(0) = '1') else 
        select_ln188_35_fu_2424_p3;
    select_ln188_37_fu_2490_p3 <= 
        src_kernel_win_0_va_126_reg_4062_pp0_iter6_reg when (icmp_ln188_37_reg_4121(0) = '1') else 
        select_ln188_36_reg_4116;
    select_ln188_38_fu_2501_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_159 when (icmp_ln188_38_fu_2495_p2(0) = '1') else 
        select_ln188_37_fu_2490_p3;
    select_ln188_39_fu_2515_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_158 when (icmp_ln188_39_fu_2509_p2(0) = '1') else 
        select_ln188_38_fu_2501_p3;
    select_ln188_3_fu_1136_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_191 when (icmp_ln188_3_fu_1130_p2(0) = '1') else 
        select_ln188_2_fu_1122_p3;
    select_ln188_40_fu_2529_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_157 when (icmp_ln188_40_fu_2523_p2(0) = '1') else 
        select_ln188_39_fu_2515_p3;
    select_ln188_41_fu_2543_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_156 when (icmp_ln188_41_fu_2537_p2(0) = '1') else 
        select_ln188_40_fu_2529_p3;
    select_ln188_42_fu_2557_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_155 when (icmp_ln188_42_fu_2551_p2(0) = '1') else 
        select_ln188_41_fu_2543_p3;
    select_ln188_43_fu_2618_p3 <= 
        src_kernel_win_0_va_23_fu_206 when (icmp_ln188_43_fu_2613_p2(0) = '1') else 
        select_ln188_42_reg_4126;
    select_ln188_44_fu_2631_p3 <= 
        src_kernel_win_0_va_22_fu_202 when (icmp_ln188_44_fu_2625_p2(0) = '1') else 
        select_ln188_43_fu_2618_p3;
    select_ln188_45_fu_2645_p3 <= 
        src_kernel_win_0_va_21_fu_198 when (icmp_ln188_45_fu_2639_p2(0) = '1') else 
        select_ln188_44_fu_2631_p3;
    select_ln188_46_fu_2658_p3 <= 
        src_kernel_win_0_va_125_reg_4055_pp0_iter7_reg when (icmp_ln188_46_fu_2653_p2(0) = '1') else 
        select_ln188_45_fu_2645_p3;
    select_ln188_47_fu_2671_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_151 when (icmp_ln188_47_fu_2665_p2(0) = '1') else 
        select_ln188_46_fu_2658_p3;
    select_ln188_48_fu_2759_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_150 when (icmp_ln188_48_fu_2754_p2(0) = '1') else 
        select_ln188_47_reg_4132;
    select_ln188_49_fu_2772_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_149 when (icmp_ln188_49_fu_2766_p2(0) = '1') else 
        select_ln188_48_fu_2759_p3;
    select_ln188_4_fu_1150_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_190 when (icmp_ln188_4_fu_1144_p2(0) = '1') else 
        select_ln188_3_fu_1136_p3;
    select_ln188_50_fu_2786_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_148 when (icmp_ln188_50_fu_2780_p2(0) = '1') else 
        select_ln188_49_fu_2772_p3;
    select_ln188_51_fu_2800_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_147 when (icmp_ln188_51_fu_2794_p2(0) = '1') else 
        select_ln188_50_fu_2786_p3;
    select_ln188_52_fu_2814_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_146 when (icmp_ln188_52_fu_2808_p2(0) = '1') else 
        select_ln188_51_fu_2800_p3;
    select_ln188_53_fu_2847_p3 <= 
        src_kernel_win_0_va_14_fu_170 when (icmp_ln188_53_fu_2842_p2(0) = '1') else 
        select_ln188_52_reg_4138;
    select_ln188_54_fu_2860_p3 <= 
        src_kernel_win_0_va_13_fu_166 when (icmp_ln188_54_fu_2854_p2(0) = '1') else 
        select_ln188_53_fu_2847_p3;
    select_ln188_55_fu_2873_p3 <= 
        src_kernel_win_0_va_124_reg_4048_pp0_iter9_reg when (icmp_ln188_55_fu_2868_p2(0) = '1') else 
        select_ln188_54_fu_2860_p3;
    select_ln188_56_fu_2886_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_143 when (icmp_ln188_56_fu_2880_p2(0) = '1') else 
        select_ln188_55_fu_2873_p3;
    select_ln188_57_fu_2900_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_142 when (icmp_ln188_57_fu_2894_p2(0) = '1') else 
        select_ln188_56_fu_2886_p3;
    select_ln188_58_fu_2983_p3 <= 
        src_kernel_win_0_va_10_fu_154 when (icmp_ln188_58_fu_2978_p2(0) = '1') else 
        select_ln188_57_reg_4144;
    select_ln188_59_fu_2996_p3 <= 
        src_kernel_win_0_va_9_fu_150 when (icmp_ln188_59_fu_2990_p2(0) = '1') else 
        select_ln188_58_fu_2983_p3;
    select_ln188_5_fu_1409_p3 <= 
        src_kernel_win_0_va_58_fu_346 when (icmp_ln188_5_fu_1404_p2(0) = '1') else 
        select_ln188_4_reg_3945;
    select_ln188_60_fu_3010_p3 <= 
        src_kernel_win_0_va_8_fu_146 when (icmp_ln188_60_fu_3004_p2(0) = '1') else 
        select_ln188_59_fu_2996_p3;
    select_ln188_61_fu_3024_p3 <= 
        src_kernel_win_0_va_7_fu_142 when (icmp_ln188_61_fu_3018_p2(0) = '1') else 
        select_ln188_60_fu_3010_p3;
    select_ln188_62_fu_3038_p3 <= 
        src_kernel_win_0_va_6_fu_138 when (icmp_ln188_62_fu_3032_p2(0) = '1') else 
        select_ln188_61_fu_3024_p3;
    select_ln188_63_fu_3116_p3 <= 
        src_kernel_win_0_va_136_reg_4150 when (icmp_ln188_63_reg_4160(0) = '1') else 
        select_ln188_62_reg_4155;
    select_ln188_64_fu_3127_p3 <= 
        src_kernel_win_0_va_4_fu_130 when (icmp_ln188_64_fu_3121_p2(0) = '1') else 
        select_ln188_63_fu_3116_p3;
    select_ln188_65_fu_3141_p3 <= 
        src_kernel_win_0_va_3_fu_126 when (icmp_ln188_65_fu_3135_p2(0) = '1') else 
        select_ln188_64_fu_3127_p3;
    select_ln188_66_fu_3155_p3 <= 
        src_kernel_win_0_va_2_fu_122 when (icmp_ln188_66_fu_3149_p2(0) = '1') else 
        select_ln188_65_fu_3141_p3;
    select_ln188_6_fu_1422_p3 <= 
        src_kernel_win_0_va_57_fu_342 when (icmp_ln188_6_fu_1416_p2(0) = '1') else 
        select_ln188_5_fu_1409_p3;
    select_ln188_7_fu_1436_p3 <= 
        src_kernel_win_0_va_56_fu_338 when (icmp_ln188_7_fu_1430_p2(0) = '1') else 
        select_ln188_6_fu_1422_p3;
    select_ln188_8_fu_1450_p3 <= 
        src_kernel_win_0_va_55_fu_334 when (icmp_ln188_8_fu_1444_p2(0) = '1') else 
        select_ln188_7_fu_1436_p3;
    select_ln188_9_fu_1464_p3 <= 
        src_kernel_win_0_va_54_fu_330 when (icmp_ln188_9_fu_1458_p2(0) = '1') else 
        select_ln188_8_fu_1450_p3;
    select_ln188_fu_1094_p3 <= 
        ap_sig_allocacmp_src_kernel_win_0_va_194 when (icmp_ln188_fu_1088_p2(0) = '1') else 
        ap_sig_allocacmp_src_kernel_win_0_va_195;
    select_ln493_1_fu_759_p3 <= 
        ap_const_lv4_0 when (icmp_ln118_1_fu_747_p2(0) = '1') else 
        sub_ln493_fu_753_p2;
    select_ln493_2_fu_785_p3 <= 
        ap_const_lv4_0 when (icmp_ln118_2_fu_773_p2(0) = '1') else 
        sub_ln493_1_fu_779_p2;
    select_ln493_fu_733_p3 <= 
        ap_const_lv4_0 when (icmp_ln118_fu_721_p2(0) = '1') else 
        xor_ln493_fu_727_p2;
    select_ln507_10_fu_1365_p3 <= 
        col_buf_0_val_5_0_fu_1264_p3 when (and_ln507_1_reg_3802(0) = '1') else 
        select_ln507_9_fu_1358_p3;
    select_ln507_12_fu_1869_p3 <= 
        col_buf_0_val_5_0_reg_3996 when (and_ln507_9_reg_3846(0) = '1') else 
        col_buf_0_val_7_0_reg_4015;
    select_ln507_13_fu_1874_p3 <= 
        col_buf_0_val_6_0_reg_4006 when (and_ln507_1_reg_3802(0) = '1') else 
        select_ln507_12_fu_1869_p3;
    select_ln507_1_fu_1800_p3 <= 
        col_buf_0_val_2_0_fu_1664_p3 when (and_ln507_1_reg_3802(0) = '1') else 
        select_ln507_fu_1794_p3;
    select_ln507_3_fu_1820_p3 <= 
        col_buf_0_val_2_0_fu_1664_p3 when (and_ln507_3_reg_3816(0) = '1') else 
        col_buf_0_val_4_0_reg_3985;
    select_ln507_4_fu_1826_p3 <= 
        col_buf_0_val_3_0_reg_3974 when (and_ln507_1_reg_3802(0) = '1') else 
        select_ln507_3_fu_1820_p3;
    select_ln507_6_fu_1845_p3 <= 
        col_buf_0_val_3_0_reg_3974 when (and_ln507_5_reg_3826(0) = '1') else 
        col_buf_0_val_5_0_reg_3996;
    select_ln507_7_fu_1850_p3 <= 
        col_buf_0_val_4_0_reg_3985 when (and_ln507_1_reg_3802(0) = '1') else 
        select_ln507_6_fu_1845_p3;
    select_ln507_9_fu_1358_p3 <= 
        col_buf_0_val_4_0_fu_1233_p3 when (and_ln507_7_reg_3836(0) = '1') else 
        col_buf_0_val_6_0_fu_1295_p3;
    select_ln507_fu_1794_p3 <= 
        col_buf_0_val_1_0_fu_1635_p3 when (and_ln507_reg_3797(0) = '1') else 
        col_buf_0_val_3_0_reg_3974;
    select_ln899_4_fu_1832_p3 <= 
        select_ln507_4_fu_1826_p3 when (icmp_ln899_reg_3770(0) = '1') else 
        col_buf_0_val_5_0_reg_3996;
    select_ln899_5_fu_1856_p3 <= 
        select_ln507_7_fu_1850_p3 when (icmp_ln899_reg_3770(0) = '1') else 
        col_buf_0_val_6_0_reg_4006;
    select_ln899_6_fu_1372_p3 <= 
        select_ln507_10_fu_1365_p3 when (icmp_ln899_reg_3770(0) = '1') else 
        col_buf_0_val_7_0_fu_1326_p3;
    select_ln899_7_fu_1880_p3 <= 
        select_ln507_13_fu_1874_p3 when (icmp_ln899_reg_3770(0) = '1') else 
        col_buf_0_val_8_0_fu_1693_p3;
    select_ln899_fu_1807_p3 <= 
        select_ln507_1_fu_1800_p3 when (icmp_ln899_reg_3770(0) = '1') else 
        col_buf_0_val_4_0_reg_3985;
    src_kernel_win_0_va_123_fu_1738_p3 <= 
        tmp_11_fu_1720_p11 when (icmp_ln899_reg_3770(0) = '1') else 
        col_buf_0_val_1_0_fu_1635_p3;
    src_kernel_win_0_va_124_fu_1763_p3 <= 
        tmp_12_fu_1745_p11 when (icmp_ln899_reg_3770(0) = '1') else 
        col_buf_0_val_2_0_fu_1664_p3;
    src_kernel_win_0_va_125_fu_1788_p3 <= 
        tmp_13_fu_1770_p11 when (icmp_ln899_reg_3770(0) = '1') else 
        col_buf_0_val_3_0_reg_3974;
    src_kernel_win_0_va_126_fu_1813_p3 <= 
        src_kernel_win_0_va_131_fu_1606_p3 when (and_ln507_2_reg_3811(0) = '1') else 
        select_ln899_fu_1807_p3;
    src_kernel_win_0_va_127_fu_1838_p3 <= 
        col_buf_0_val_1_0_fu_1635_p3 when (and_ln507_4_reg_3821(0) = '1') else 
        select_ln899_4_fu_1832_p3;
    src_kernel_win_0_va_128_fu_1862_p3 <= 
        col_buf_0_val_2_0_fu_1664_p3 when (and_ln507_6_reg_3831(0) = '1') else 
        select_ln899_5_fu_1856_p3;
    src_kernel_win_0_va_129_fu_1379_p3 <= 
        col_buf_0_val_3_0_fu_1202_p3 when (and_ln507_8_reg_3841(0) = '1') else 
        select_ln899_6_fu_1372_p3;
    src_kernel_win_0_va_130_fu_1887_p3 <= 
        col_buf_0_val_4_0_reg_3985 when (and_ln507_10_reg_3851(0) = '1') else 
        select_ln899_7_fu_1880_p3;
    src_kernel_win_0_va_131_fu_1606_p3 <= 
        k_buf_0_val_9_load_reg_3951 when (or_ln457_reg_3874_pp0_iter1_reg(0) = '1') else 
        tmp_3_fu_1583_p11;
    sub_ln493_1_fu_779_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) - unsigned(trunc_ln506_fu_711_p1));
    sub_ln493_2_fu_793_p2 <= std_logic_vector(unsigned(ap_const_lv4_3) - unsigned(trunc_ln506_fu_711_p1));
    sub_ln493_3_fu_799_p2 <= std_logic_vector(unsigned(ap_const_lv4_4) - unsigned(trunc_ln506_fu_711_p1));
    sub_ln493_4_fu_805_p2 <= std_logic_vector(unsigned(ap_const_lv4_5) - unsigned(trunc_ln506_fu_711_p1));
    sub_ln493_5_fu_811_p2 <= std_logic_vector(unsigned(ap_const_lv4_6) - unsigned(trunc_ln506_fu_711_p1));
    sub_ln493_fu_753_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(trunc_ln506_fu_711_p1));
    tmp_46_fu_993_p3 <= ImagLoc_x_fu_981_p2(9 downto 9);
    tmp_47_fu_1019_p3 <= ImagLoc_x_fu_981_p2(9 downto 9);
    tmp_fu_965_p4 <= t_V_5_reg_634(8 downto 3);
    trunc_ln458_fu_1056_p1 <= x_fu_1035_p3(4 - 1 downto 0);
    trunc_ln506_fu_711_p1 <= t_V_3_reg_623(4 - 1 downto 0);
    x_fu_1035_p3 <= 
        add_ln451_1_fu_987_p2 when (and_ln118_fu_1013_p2(0) = '1') else 
        select_ln121_fu_1027_p3;
    xor_ln118_fu_1001_p2 <= (tmp_46_fu_993_p3 xor ap_const_lv1_1);
    xor_ln457_fu_663_p2 <= (icmp_ln887_fu_657_p2 xor ap_const_lv1_1);
    xor_ln493_1_fu_1173_p2 <= (trunc_ln458_reg_3869 xor ap_const_lv4_F);
    xor_ln493_fu_727_p2 <= (trunc_ln506_fu_711_p1 xor ap_const_lv4_F);
    zext_ln444_fu_949_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_5_reg_634),10));
end behav;
