<!DOCTYPE html>
<html lang="ja">
   <head>
   <meta charset="utf-8">
   <meta name="viewport" content="width=device-width">
   <meta name="format-detection" content="telephone=no, address=no, email=no">
   <base href="https://www.coelacanth-dream.com/posts/2020/01/14/amdgpu-abbreviation/">

   <meta property="og:site_name" content="Coelacanth&#39;s Dream">
   <meta name="twitter:card" content="summary">
   <meta property="og:type" content="article">
   <title>AMDGPU関連用語略称まとめ | Coelacanth&#39;s Dream</title>
   <meta property="og:title" content="AMDGPU関連用語略称まとめ | Coelacanth&#39;s Dream">
   <meta name="twitter:title" content="AMDGPU関連用語略称まとめ | Coelacanth&#39;s Dream">

   <link rel="canonical" href="https://www.coelacanth-dream.com/posts/2020/01/14/amdgpu-abbreviation/">
   <meta name="description" content="個人的なメモ Software Abbr Full memo UMD User Mode graphics Drivers KMD Kernel Mode graphics Drivers KDG Kernel Graphics Driver KMS Kernal Mode Setting drm1 TTM Translation Table Maps drm1 MMU Memory Managiment Unit MN MMU Notifier drm1 GEM Graphics Execution Manager drm1 GTT Graphics Address Remapping Table drm1 PD Primitive Discard RadeonSI /RADV HSA Heterogeneous System Architecture HMM Heterogeneous Memory Management OA Ordered Append MSI Massage Signaled">
   <meta property="og:description" content="個人的なメモ Software Abbr Full memo UMD User Mode graphics Drivers KMD Kernel Mode graphics Drivers KDG Kernel Graphics Driver KMS Kernal Mode Setting drm1 TTM Translation Table Maps drm1 MMU Memory Managiment Unit MN MMU Notifier drm1 GEM Graphics Execution Manager drm1 GTT Graphics Address Remapping Table drm1 PD Primitive Discard RadeonSI /RADV HSA Heterogeneous System Architecture HMM Heterogeneous Memory Management OA Ordered Append MSI Massage Signaled">
   <meta name="twitter:description" content="個人的なメモ Software Abbr Full memo UMD User Mode graphics Drivers KMD Kernel Mode graphics Drivers KDG Kernel Graphics Driver KMS Kernal Mode Setting drm1 TTM Translation Table Maps drm1 MMU Memory Managiment Unit MN MMU Notifier drm1 GEM Graphics Execution Manager drm1 GTT Graphics Address Remapping Table drm1 PD Primitive Discard RadeonSI /RADV HSA Heterogeneous System Architecture HMM Heterogeneous Memory Management OA Ordered Append MSI Massage Signaled">
   <meta property="og:image" content="https://www.coelacanth-dream.com/image/coelacanth_dream.png">
   <meta name="twitter:image" content="https://www.coelacanth-dream.com/image/coelacanth_dream.png">
   <meta name="url" content="https://www.coelacanth-dream.com/posts/2020/01/14/amdgpu-abbreviation/">
   <meta property="og:url" content="https://www.coelacanth-dream.com/posts/2020/01/14/amdgpu-abbreviation/">
   <meta property="og:locale" content="ja_JP">
   <meta name="author" content="Umio Yasuno">
   <meta name="copyright" content="&copy; 2019 - 2020 Umio Yasuno">
   <meta name="keywords" content="Database">

      <link rel="preload" href="https://www.coelacanth-dream.com/css/side.min.css" as="style">
      <link rel="preload" href="https://www.coelacanth-dream.com/css/footer.min.css" as="style">
            <link rel="prefetch" href="https://www.coelacanth-dream.com/css/ds.min.css" as="style">
            <link rel="preload" href="https://www.coelacanth-dream.com/css/page.min.css" as="style">
   <style>
html {
   background-size: cover;
   background-attachment: fixed;
   background-image: radial-gradient(farthest-corner, #2A4747 86%, #172727 96%, #040707 99%);
   background-repeat: no-repeat;
   font-size: .98em;
}
main {
   display: grid;
   grid-template-rows: repeat(6, auto) 3rem;
   grid-template-columns: 1vw 1vw auto 4vw;
   row-gap: 20px;
}
header {
   grid-row: 2 / 3;
   grid-column: 3 / -2;
   word-spacing: 100vw;
}
.site_title {
   font: normal 1.9rem/2.3rem monospace;
   text-decoration: none;
   margin-left: auto;
   text-align: end;
}
.site_title a {
   color: #819BA1;
   text-shadow: -4px 2px 1.8rem #748B90;
   word-break: keep-all;
   padding: 0;
}
.site_title a:hover {
   color: #90B4BD;
   text-shadow: -4px 2px 1.8rem #81A2AA;
   text-decoration: none;
}
.site_title .lain_e {
   display: inline-block;
   font: normal 1.6rem/1.2rem monospace;
   padding: 0 .3rem .24rem .3rem;
   vertical-align: middle;
   margin: 0 -2px 0 0;

   background-color: rgba(0,0,0, .2);
   border-radius: 100%;
   transform: rotateZ(-24deg);
}
.site_title a:hover .lain_e {
   background-color: rgba(0,0,0, .5);
}
a {
   color: #75D1FF;
   text-decoration: none;
   padding: 0 .3rem 0 .3rem;
   margin: 0;
   word-break: break-all;
}
.text {
   color: snow;
   box-sizing: border-box;
   overflow-wrap: break-word;
   font-size: .98rem;
   line-height: 1.7rem;
   overflow-x: scroll;
   scrollbar-width: thin;
   scrollbar-color: rgba(0,128,128, .5) rgba(0,0,0,0);
   grid-row: 3 / 5;
   grid-column: 1 / -1;
   opacity: 0;
}
article > p {
   letter-spacing: .015rem;
   margin: 0;
}
article > p::before {
   padding-right: .55rem;
   content: ' ';
}
footer, .side, .home, .posts, .tags, .categories {
   display: none;
}
footer {
   grid-row: 6 / -2;
   grid-column: 1 / -1;
}
article {
   display: grid;
   grid-template-rows: auto;
   grid-template-columns: .5% 1% auto 1%;
   row-gap: 16px;
}
article > p ~ * {
   display: none;

}
article > * {
   grid-column: 3 / -1;
   padding-bottom: 100vh;
}
h1 {
   color: #FFA319;
   font: normal 1.2rem/1.7rem sans-serif;
   grid-column: 2 / -1;
   margin: 1rem 0 .5rem 0;
   overflow-wrap: anywhere;
}
.breakcrumb {
   grid-column: 3 / -2;
   display: flex;
   flex-flow: row wrap;
   column-gap: .2em;
   font: italic .95rem/1.5rem monospace;
   color: #D5FDD5;

   border: 1px solid #326654;
   max-width: max-content;
   padding: 2px .8rem 2px .2rem;
   word-break: keep-all;
   overflow-wrap: anywhere;
}
@media (min-width: 840px) {
   main {
      display: grid;
      grid-template-rows: 8px 8px repeat(3, auto) 6vh;
      grid-template-columns: 224px 12px 12px auto;
      row-gap: 36px;
   }
   .text {
      grid-row: 1 / -2;
      grid-column: 3 / -1;
      padding-top: 12px;
   }
   header > .site_title {
      display: none;
   }
   .site_title {
      font-size: 1.8rem;
      line-height: 2.4rem;
      max-width: 100%;
   }
   .page_title {
      grid-row: 2 / 3;
      grid-column: 3 / -1;
      padding-left: 4px;
   }
   .side {
      display: unset;
      height: 92vh;
      width: 208px;
      position: fixed;
         top: 2vh;
      padding: 28px 12px 0 8px;
      color: #20B2AA;
      border-right: 1px solid #468E76;
      font-size: 1rem;

      overflow: scroll;
      scrollbar-width: thin;
      scrollbar-color: rgba(0,128,128, .2) rgba(0,0,0,0);
   }
   .side_block {
      display: none;
      opacity: 0;
   }
}
</style>
<link rel="icon" href="https://www.coelacanth-dream.com/favicon.ico">
      <link rel="apple-touch-icon" sizes="180x180" href="https://www.coelacanth-dream.com/image/coelacanth_dream-180x180.png">
   </head>
   <body>
      <main>
         <header><div class="site_title">
   <a href="https://www.coelacanth-dream.com/">Co<span class="lain_e">e</span>lacanth's Dream</a><br>

</div>
</header>
         <link rel="stylesheet" href="https://www.coelacanth-dream.com/css/page.min.css">
<article class="text"><div class="breakcrumb">
      <a href="https://www.coelacanth-dream.com/">Coelacanth&#39;s Dream</a> >
      <a href="https://www.coelacanth-dream.com/posts/">Archive</a> >
      <a href="https://www.coelacanth-dream.com/posts/2020/">2020</a> >
      <a href="https://www.coelacanth-dream.com/posts/2020/01/">2020/01</a> >
</div>

   <h1>AMDGPU関連用語略称まとめ</h1>

<p>個人的なメモ</p>

<h2 id="software">Software</h2>

<table>
<thead>
<tr>
<th align="center">Abbr</th>
<th align="center">Full</th>
<th align="center">memo</th>
</tr>
</thead>

<tbody>
<tr>
<td align="center">UMD</td>
<td align="center">User Mode graphics Drivers</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">KMD</td>
<td align="center">Kernel Mode graphics Drivers</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">KDG</td>
<td align="center">Kernel Graphics Driver</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">KMS</td>
<td align="center">Kernal Mode Setting</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">TTM</td>
<td align="center">Translation Table Maps</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">MMU</td>
<td align="center">Memory Managiment Unit</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">MN</td>
<td align="center">MMU Notifier</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">GEM</td>
<td align="center">Graphics Execution Manager</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">GTT</td>
<td align="center">Graphics Address Remapping Table</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">PD</td>
<td align="center">Primitive Discard</td>
<td align="center">RadeonSI /RADV</td>
</tr>

<tr>
<td align="center">HSA</td>
<td align="center">Heterogeneous System Architecture</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">HMM</td>
<td align="center">Heterogeneous Memory Management</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">OA</td>
<td align="center">Ordered Append</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">MSI</td>
<td align="center">Massage Signaled Interrupts</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">EMU</td>
<td align="center">Emulation mode</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">ABM</td>
<td align="center">Adaptive Backlight Management</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">BAPM</td>
<td align="center">Bidirectional Application Power Management</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">LBPW</td>
<td align="center">Load Balancing Per Watt</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DPM</td>
<td align="center">Dynamic Power Management</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DPMS</td>
<td align="center">DMP State?</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">CWSR</td>
<td align="center">Compute Wave Save and Restore</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">GWS</td>
<td align="center">Global Wave Sync</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">CRAT</td>
<td align="center">Component Resource Association Table</td>
<td align="center">GPU cache info</td>
</tr>

<tr>
<td align="center">VF</td>
<td align="center">Virtual Function</td>
<td align="center">MxGPU</td>
</tr>

<tr>
<td align="center">DPBB</td>
<td align="center">Deferred Primitive Batch Binning</td>
<td align="center">DSBR, partial primitive binning</td>
</tr>

<tr>
<td align="center">DFSM</td>
<td align="center">Deterministic Finite State Machine</td>
<td align="center">DSBR, full primitive binning</td>
</tr>
</tbody>
</table>

<h2 id="hardware">Hardware</h2>

<table>
<thead>
<tr>
<th align="center">Abbr</th>
<th align="center">Full</th>
<th align="center">memo</th>
</tr>
</thead>

<tbody>
<tr>
<td align="center">SE</td>
<td align="center">Shader Engine</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">SA/SH</td>
<td align="center">Shader Array</td>
<td align="center">GCN(1SE =1SA =16CU), RDNA(1SE =2SA =10WGP =20CU)</td>
</tr>

<tr>
<td align="center">HWS</td>
<td align="center">Hardware Schedulers</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">ACE</td>
<td align="center">Asynchronous Compute Engine</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">RB</td>
<td align="center">Render Backend</td>
<td align="center">=4 ROPs</td>
</tr>

<tr>
<td align="center">ROP</td>
<td align="center">Render Output Pipeline</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">GMC</td>
<td align="center">Graphics(GFX?) Memory Controller</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">GDS</td>
<td align="center">Global Data Share</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">LDS</td>
<td align="center">Local Data Share</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DMA</td>
<td align="center">Direct Memory Access</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">SDMA</td>
<td align="center">System DMA</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">GCP</td>
<td align="center">Graphics Command Processor</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">MCBP</td>
<td align="center">Mid Command Buffer Preemption</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">CS</td>
<td align="center">Command Stream</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">EOP</td>
<td align="center">End Of Packet</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">SMU</td>
<td align="center">System Manasgement Unit</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PG</td>
<td align="center">Powergating</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">RLC</td>
<td align="center">Rear left Center?</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PFP</td>
<td align="center">Prefetch Parser</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">CE</td>
<td align="center">Constant Engine</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DE</td>
<td align="center">Dispatch Engine</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">ME</td>
<td align="center">Micro Engine</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">MES</td>
<td align="center">Micro Engine Scheduler</td>
<td align="center">GFX10?</td>
</tr>

<tr>
<td align="center">MEC</td>
<td align="center">Micro Engine Compute?</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PSP</td>
<td align="center">Platform Security Processor</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">SDP</td>
<td align="center">Scalable Data Port</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PA</td>
<td align="center">Primitive Assembly</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">IA</td>
<td align="center">Input Assembly</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">HTILE</td>
<td align="center"></td>
<td align="center">Hi-Z Depth Compression</td>
</tr>

<tr>
<td align="center">IB</td>
<td align="center">Indirect Buffer</td>
<td align="center">= GPU command buffer</td>
</tr>

<tr>
<td align="center">LRU</td>
<td align="center">Least Recently Used</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">CGPG</td>
<td align="center">Coarse Grained PoweGating</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">UVD</td>
<td align="center">Unified Video Decoder</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">VCE</td>
<td align="center">Video Compression (/Codec) Engine</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">VCN</td>
<td align="center">Video Core Next</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DC</td>
<td align="center">Display Core</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PSR</td>
<td align="center">Panel Self-Refresh</td>
<td align="center">eDP PowerSave</td>
</tr>

<tr>
<td align="center">DCE</td>
<td align="center">Display Core Engine?</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DMCUB</td>
<td align="center">Display Micro Controller Unit B</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">HBCC</td>
<td align="center">High Bandwidth Cache Controller</td>
<td align="center">GFX9+</td>
</tr>

<tr>
<td align="center">DSBR</td>
<td align="center">Draw Stream Binning Rasterrizer</td>
<td align="center">GFX9+</td>
</tr>

<tr>
<td align="center">SGPR</td>
<td align="center">Scalar General-Purpose Register</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">VGPR</td>
<td align="center">Vector General-Purpose Register</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">ALU</td>
<td align="center">Arithmetc Logic Unit</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">SPI</td>
<td align="center">Shader Processor Interpolator</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PRT</td>
<td align="center">Partially Resident Textures</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DIO</td>
<td align="center">Display IO</td>
<td align="center">DCN3</td>
</tr>

<tr>
<td align="center">OPP</td>
<td align="center">Output Plane Processing</td>
<td align="center">DCN3</td>
</tr>

<tr>
<td align="center">MPC</td>
<td align="center">Multiple pipe and plane combine</td>
<td align="center">DCN3</td>
</tr>

<tr>
<td align="center">DPP</td>
<td align="center"></td>
<td align="center">DCN3</td>
</tr>

<tr>
<td align="center">HUBBUB</td>
<td align="center"></td>
<td align="center">DCN memory HUB interface /DCN3</td>
</tr>

<tr>
<td align="center">MMHUBBUB</td>
<td align="center"></td>
<td align="center">Multimedia HUB interface /DCN3</td>
</tr>

<tr>
<td align="center">HUBP</td>
<td align="center"></td>
<td align="center">Display to data fabric interface /DCN3</td>
</tr>

<tr>
<td align="center">DWB</td>
<td align="center">Display Writeback</td>
<td align="center">DCN3</td>
</tr>

<tr>
<td align="center">DML</td>
<td align="center">Display mode library</td>
<td align="center">DCN3</td>
</tr>

<tr>
<td align="center">AMFT</td>
<td align="center">Audio formating</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">VPG</td>
<td align="center">Video Package ganerator</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">SPL</td>
<td align="center">Security patch level</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PC_LINES</td>
<td align="center">Parameter Cache Lines?</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">HPD</td>
<td align="center">Host Data Path<sup class="footnote-ref" id="fnref:hpd"><a href="#fn:hpd">2</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">MGCG</td>
<td align="center">Medium Grain Clock Gating</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">MGLS</td>
<td align="center">Medium Grain Light Sleep</td>
<td align="center"></td>
</tr>
</tbody>
</table>

<h2 id="other">Other</h2>

<table>
<thead>
<tr>
<th align="center">Abbr</th>
<th align="center">Full</th>
<th align="center">memo</th>
</tr>
</thead>

<tbody>
<tr>
<td align="center">CDIT</td>
<td align="center">Component locality Distance Information Table</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">AO</td>
<td align="center">Always On</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DCC</td>
<td align="center">Delta Color Compression</td>
<td align="center">lossless</td>
</tr>

<tr>
<td align="center">DSC</td>
<td align="center">Display Stream Compression</td>
<td align="center">DCN 2.0+</td>
</tr>

<tr>
<td align="center">TDP</td>
<td align="center">Thermal Design Power</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">TBP</td>
<td align="center">Typical Board Power</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">TMZ</td>
<td align="center">Trusted Memory Zone</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DWB</td>
<td align="center">Display WriteBack</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">RAS</td>
<td align="center">Reliability, Availability, Serviceability</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">HDCP</td>
<td align="center">Highbandwidth Digital Content Protection</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">TA</td>
<td align="center">Texture Address /Trusted Application?<sup class="footnote-ref" id="fnref:trusted-application"><a href="#fn:trusted-application">3</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">TC</td>
<td align="center">Texture Cache</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">BACO</td>
<td align="center">Bus Active, Chip Off<sup class="footnote-ref" id="fnref:2"><a href="#fn:2">4</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">BOCO</td>
<td align="center">Bus Off, Chip Off<sup class="footnote-ref" id="fnref:2"><a href="#fn:2">4</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">OPN</td>
<td align="center">ordering Part Number</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">ULV</td>
<td align="center">Ultra Low Voltage</td>
<td align="center"></td>
</tr>
</tbody>
</table>
<div class="footnotes">

<hr />

<ol>
<li id="fn:1"><a href="https://www.kernel.org/doc/html/latest/gpu/amdgpu.html" rel="noreferrer" target="_blank">drm/amdgpu AMDgpu driver — The Linux Kernel documentation</a>
 <a class="footnote-return" href="#fnref:1"><sup>[return]</sup></a></li>
<li id="fn:hpd"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/drivers/gpu/drm/amd?h=amd-staging-drm-next&amp;id=bcfb47cdd76a20b3c596981ea7b35fa23abac4c8" rel="noreferrer" target="_blank">drm/amdgpu: add the HDP 4.0 register headers</a>
 <a class="footnote-return" href="#fnref:hpd"><sup>[return]</sup></a></li>
<li id="fn:trusted-application"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/drivers/gpu/drm/amd?h=amd-staging-drm-next&amp;id=f0cfa19579fae3bd06366ebccdba26020bb6214a" rel="noreferrer" target="_blank">drm/amdgpu/psp: add structure for xgmi ta and its shared buffer</a>
 <a class="footnote-return" href="#fnref:trusted-application"><sup>[return]</sup></a></li>
<li id="fn:2"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/?h=tmz&amp;id=31af062acfbd5db8b0b99d0ad418b33d4458e206" rel="noreferrer" target="_blank">drm/amdgpu: rename amdgpu_device_is_px to amdgpu_device_supports_boco (v2)</a>
 <a class="footnote-return" href="#fnref:2"><sup>[return]</sup></a></li>
</ol>
</div>

</article><link rel="stylesheet" href="https://www.coelacanth-dream.com/css/side.min.css"><div class="side"><div class="site_title">
   <a href="https://www.coelacanth-dream.com/">Co<span class="lain_e">e</span>lacanth's Dream</a><br>

</div>
<div class="side_block"><nav class="side_links">
   <a href="https://www.coelacanth-dream.com/posts/">Archive</a>
   <a href="https://www.coelacanth-dream.com/lastmod/">Lastmod</a><a href="https://www.coelacanth-dream.com/tags/database/">Database</a>
</nav>
<div class="side_tag_block">
   <a href="https://www.coelacanth-dream.com/tags/" class="side_tag_title">Tag :</a>
   <nav class="side_tag">
         <a href="https://www.coelacanth-dream.com/tags/database/" class="side_tag_lower">Database</a>
   </nav>
</div>
<div class="side_category_block">
   <a href="https://www.coelacanth-dream.com/categories/" class="side_category_title">Category :</a>
   <nav class="side_category">
         <a href="https://www.coelacanth-dream.com/categories/amd/" class="side_category_lower">AMD</a>
         <a href="https://www.coelacanth-dream.com/categories/gpu/" class="side_category_lower">GPU</a>
         <a href="https://www.coelacanth-dream.com/categories/hardware/" class="side_category_lower">Hardware</a>
   </nav>
</div>
<div class="side_time">
   <time datetime="2020-01-14 14:38">Post:<br>&emsp;2020/01/14 14:38&emsp;UTC</time>
   <div class="side_time_update">Update:<br>&emsp;2020/07/21 12:53&emsp;UTC</div>
</div>
<nav class="side_about"><a class="side_history" href="https://github.com/Umio-Yasuno/coelacanth-dream/commits/master/content/posts/2020/01/14/amdgpu-abbreviation.md" target="_blank" rel="noreferrer noopener">History</a>
<a href="https://www.coelacanth-dream.com/about/">About</a>
         <a href="https://www.coelacanth-dream.com/privacy/">Privacy</a>
         <a href="https://www.coelacanth-dream.com/about/#contact">Contact</a>
         <a href="https://www.coelacanth-dream.com/about/#support">Donate</a>
         <a href="https://www.coelacanth-dream.com/index.xml">RSS</a>
      </nav>
<nav class="side_share">
   Share:
   <a href="https://twitter.com/intent/tweet?text=AMDGPU%e9%96%a2%e9%80%a3%e7%94%a8%e8%aa%9e%e7%95%a5%e7%a7%b0%e3%81%be%e3%81%a8%e3%82%81%20%7c%20Coelacanth%27s%20Dream%0a&url=https://www.coelacanth-dream.com/posts/2020/01/14/amdgpu-abbreviation/&hashtags=Database" rel="noreferrer" target="_blank">Tweet</a>
</nav>
<a href="https://cse.google.com/cse?cx=008927884807684957224:v2eqv96o8pu" target="_blank" rel="noopenner noreferrer" class="side_site_search">Site Search by Google</a>

   <small class="copyright">&copy; 2019 - 2020 Umio Yasuno</small>
   </div>
</div>
<link rel="stylesheet" href="https://www.coelacanth-dream.com/css/footer.min.css">
<footer><hr><div class="foot_tag_block">
   <a href="https://www.coelacanth-dream.com/tags/" class="foot_tag_title">Tag :</a>
   <nav class="foot_tag">
         <a href="https://www.coelacanth-dream.com/tags/database/" class="foot_tag_lower">Database</a>
   </nav>
</div>
<div class="foot_category_block">
   <a href="https://www.coelacanth-dream.com/categories/" class="foot_category_title">Category :</a>
   <nav class="foot_category">
         <a href="https://www.coelacanth-dream.com/categories/amd/" class="foot_category_lower">AMD</a>
         <a href="https://www.coelacanth-dream.com/categories/gpu/" class="foot_category_lower">GPU</a>
         <a href="https://www.coelacanth-dream.com/categories/hardware/" class="foot_category_lower">Hardware</a>
   </nav>
</div>
<nav class="foot_links">
   <a href="https://www.coelacanth-dream.com/posts/">Archive</a>
   <a href="https://www.coelacanth-dream.com/lastmod/">Lastmod</a><a href="https://www.coelacanth-dream.com/tags/database/">Database</a>
</nav>
<nav class="foot_about"><a class="foot_history" href="https://github.com/Umio-Yasuno/coelacanth-dream/commits/master/content/posts/2020/01/14/amdgpu-abbreviation.md" target="_blank" rel="noreferrer noopener">History</a>
<a href="https://www.coelacanth-dream.com/about/">About</a>
      <a href="https://www.coelacanth-dream.com/privacy/">Privacy</a>
      <a href="https://www.coelacanth-dream.com/about/#contact">Contact</a>
      <a href="https://www.coelacanth-dream.com/about/#support">Donate</a>
      <a href="https://www.coelacanth-dream.com/index.xml">RSS</a>
<a href="#" class="pagetop">Page Top</a></nav><div class="foot_time">
   <time datetime="2020-01-14 14:38">Post:<br>&emsp;2020/01/14 14:38&emsp;UTC</time>
   <div class="foot_time_update">Update:<br>&emsp;2020/07/21 12:53&emsp;UTC</div>
</div>

<nav class="foot_share">
   Share:
   <a href="https://twitter.com/intent/tweet?text=AMDGPU%e9%96%a2%e9%80%a3%e7%94%a8%e8%aa%9e%e7%95%a5%e7%a7%b0%e3%81%be%e3%81%a8%e3%82%81%20%7c%20Coelacanth%27s%20Dream%0a&url=https://www.coelacanth-dream.com/posts/2020/01/14/amdgpu-abbreviation/&hashtags=Database" rel="noreferrer" target="_blank">Tweet</a>
</nav>
<a href="https://cse.google.com/cse?cx=008927884807684957224:v2eqv96o8pu" target="_blank" rel="noopenner noreferrer" class="foot_site_search">Site Search by Google</a>

   <small class="copyright">&copy; 2019 - 2020 Umio Yasuno</small>
</footer>
</main>
   </body>
</html>
