Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 11:53:49 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_105_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 Delay1No7_instance/Y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.894ns (26.379%)  route 2.495ns (73.621%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 5.866 - 4.000 ) 
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.480ns (routing 0.338ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.309ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=19397, routed)       1.480     2.431    Delay1No7_instance/clk_IBUF_BUFG
    SLICE_X147Y440       FDCE                                         r  Delay1No7_instance/Y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y440       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.510 r  Delay1No7_instance/Y_reg[9]/Q
                         net (fo=4, routed)           0.784     3.294    Delay1No6_instance/Y_reg[33]_0[9]
    SLICE_X132Y453       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     3.417 r  Delay1No6_instance/geqOp_carry_i_12__2/O
                         net (fo=1, routed)           0.007     3.424    Sum1_0_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X132Y453       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.577 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.603    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X132Y454       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.618 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.644    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X132Y455       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.696 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.346     4.042    Delay1No7_instance/CO[0]
    SLICE_X132Y458       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     4.175 r  Delay1No7_instance/shiftedFracY_d1[12]_i_4__2/O
                         net (fo=3, routed)           0.164     4.339    Delay1No6_instance/Y_reg[23]_0[0]
    SLICE_X131Y458       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.429 r  Delay1No6_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.158     4.587    Delay1No6_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X132Y458       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     4.638 r  Delay1No6_instance/shiftedFracY_d1[12]_i_3__2/O
                         net (fo=33, routed)          0.383     5.021    Delay1No7_instance/shiftVal__5[0]
    SLICE_X135Y451       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     5.072 r  Delay1No7_instance/shiftedFracY_d1[18]_i_2__2/O
                         net (fo=5, routed)           0.280     5.352    Delay1No7_instance/shiftedFracY_d1_reg[38][1]
    SLICE_X130Y452       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     5.499 r  Delay1No7_instance/shiftedFracY_d1[6]_i_1__2/O
                         net (fo=2, routed)           0.321     5.820    Sum1_0_impl_instance/FPAddSubOp_instance/level4__0[6]
    SLICE_X132Y451       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=19397, routed)       1.206     5.866    Sum1_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X132Y451       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/C
                         clock pessimism              0.373     6.238    
                         clock uncertainty           -0.035     6.203    
    SLICE_X132Y451       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     6.228    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -5.820    
  -------------------------------------------------------------------
                         slack                                  0.408    




