###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID c125m-16.EECS.Berkeley.EDU)
#  Generated on:      Sun Dec 13 20:04:29 2020
#  Design:            riscv_top
#  Command:           opt_design -post_route -setup -hold
###############################################################
Path 1: MET (372.365 ps) Clock Gating Setup Check with Pin cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[0]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   84.600 (P)   138.100 (P)
            Arrival:=  839.038        -7.462

 Clock Gating Setup:-   73.435
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  665.603
       Launch Clock:=   -7.462
          Data Path:+  300.700
              Slack:=  372.365
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |   Arc   | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |         |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+---------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk     |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |         |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y    |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 34.500 |  -97.762 | 
     | CTS_1                                              |       |         |  R   | (net)                  |      6 |         |        |          | 
     | mem/CTS_ccl_a_buf_00121/Y                          |       | A->Y    |  R   | BUFx2_ASAP7_75t_SRAM   |      1 |  33.400 | 39.600 |  -58.162 | 
     | mem/CTS_1                                          |       |         |  R   | (net)                  |      1 |         |        |          | 
     | mem/CTS_ccl_a_buf_00096/Y                          |       | A->Y    |  R   | BUFx12f_ASAP7_75t_SRAM |     70 |  28.000 | 50.700 |   -7.462 | 
     | mem/CTS_2                                          |       |         |  R   | (net)                  |     70 |         |        |          | 
     | mem/dcache/STATE_reg[0]/QN                         |       | CLK->QN |  R   | DFFHQNx1_ASAP7_75t_SL  |      1 |  61.500 | 36.400 |   28.938 | 
     | mem/dcache/STATE[0]                                |       |         |  R   | (net)                  |      1 |         |        |          | 
     | mem/dcache/FE_OFC353_STATE_0/Y                     |       | A->Y    |  R   | BUFx2_ASAP7_75t_SL     |     40 |  12.500 | 76.700 |  105.638 | 
     | mem/dcache/FE_OFN353_STATE_0                       |       |         |  R   | (net)                  |     40 |         |        |          | 
     | mem/dcache/g10587/Y                                |       | A->Y    |  F   | NAND3xp33_ASAP7_75t_SL |      2 | 186.700 | 28.000 |  133.638 | 
     | mem/dcache/n_690                                   |       |         |  F   | (net)                  |      2 |         |        |          | 
     | mem/dcache/g10585/Y                                |       | A->Y    |  R   | NAND2xp5_ASAP7_75t_SL  |      1 |  73.400 | 38.100 |  171.738 | 
     | mem/d_stall_n                                      |       |         |  R   | (net)                  |      1 |         |        |          | 
     | mem/g21/Y                                          |       | A->Y    |  F   | NAND2x1_ASAP7_75t_SL   |     41 |  59.000 | 91.000 |  262.738 | 
     | stall                                              |       |         |  F   | (net)                  |     41 |         |        |          | 
     | cpu/stage1/pcreg/g189__5107/Y                      |       | B->Y    |  R   | NAND2xp5_ASAP7_75t_SL  |      1 | 190.200 | 30.500 |  293.238 | 
     | cpu/stage1/pcreg/n_35                              |       |         |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | ENA     |  R   | ICGx1_ASAP7_75t_SRAM   |      1 |  59.900 |  0.200 |  293.238 | 
     | INST/ENA                                           |       |         |      |                        |        |         |        |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 33.300 | 800.338 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 30.100 | 38.700 | 839.038 | 
     | cpu/CTS_1                                          |       |      |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK  |  R   | ICGx1_ASAP7_75t_SRAM  |      3 | 35.000 |  7.500 | 839.038 | 
     | INST/CLK                                           |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET (399.969 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   93.400 (P)   158.400 (P)
            Arrival:=  847.838        12.838

 Clock Gating Setup:-   34.131
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  713.707
       Launch Clock:=   12.838
          Data Path:+  300.900
              Slack:=  399.969
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 50.000 |  246.038 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70325/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 108.000 | 28.700 |  274.738 | 
     | cpu/stage1/regfile/n_1639                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/FE_PH |       | A->Y      |  R   | HB1xp67_ASAP7_75t_SRAM |      1 |  54.300 | 39.000 |  313.738 | 
     | C1429_n_1639/Y                                     |       |           |      |                        |        |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/FE_PH |       |           |  R   | (net)                  |      1 |         |        |          | 
     | N1429_n_1639                                       |       |           |      |                        |        |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  15.500 |  0.000 |  313.738 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 41.200 | 847.838 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 31.500 |  5.700 | 847.838 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET (404.009 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   94.600 (P)   158.400 (P)
            Arrival:=  849.038        12.838

 Clock Gating Setup:-   35.891
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  713.147
       Launch Clock:=   12.838
          Data Path:+  296.300
              Slack:=  404.009
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 48.900 |  244.938 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70320/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 107.900 | 21.900 |  266.838 | 
     | cpu/stage1/regfile/FE_PHN1383_n_1646               |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/FE_PHC1383_n_1646/Y             |       | A->Y      |  R   | HB1xp67_ASAP7_75t_SRAM |      1 |  58.100 | 42.300 |  309.138 | 
     | cpu/stage1/regfile/n_1646                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  19.200 |  0.100 |  309.138 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 42.400 | 849.038 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 31.700 |  6.900 | 849.038 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET (404.575 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   94.700 (P)   158.400 (P)
            Arrival:=  849.138        12.838

 Clock Gating Setup:-   33.925
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  715.213
       Launch Clock:=   12.838
          Data Path:+  297.800
              Slack:=  404.575
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 49.000 |  245.038 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70316/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 107.900 | 32.700 |  277.738 | 
     | cpu/stage1/regfile/n_1641                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/FE_PH |       | A->Y      |  R   | HB3xp67_ASAP7_75t_SL   |      1 |  60.900 | 32.900 |  310.638 | 
     | C1410_n_1641/Y                                     |       |           |      |                        |        |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/FE_PH |       |           |  R   | (net)                  |      1 |         |        |          | 
     | N1410_n_1641                                       |       |           |      |                        |        |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  14.900 |  0.000 |  310.638 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 42.500 | 849.138 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 31.700 |  7.000 | 849.138 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET (405.394 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   93.100 (P)   158.400 (P)
            Arrival:=  847.538        12.838

 Clock Gating Setup:-   36.006
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  711.532
       Launch Clock:=   12.838
          Data Path:+  293.300
              Slack:=  405.394
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 48.700 |  244.738 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70317/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 107.900 | 22.100 |  266.838 | 
     | cpu/stage1/regfile/FE_PHN1378_n_1645               |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/FE_PHC1378_n_1645/Y             |       | A->Y      |  R   | HB1xp67_ASAP7_75t_SRAM |      1 |  44.500 | 39.300 |  306.138 | 
     | cpu/stage1/regfile/n_1645                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  21.800 |  0.200 |  306.138 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 40.900 | 847.538 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 31.500 |  5.400 | 847.538 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET (414.768 ps) Clock Gating Setup Check with Pin cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+  107.600 (P)   138.100 (P)
            Arrival:=  862.038        -7.462

 Clock Gating Setup:-   37.332
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  724.706
       Launch Clock:=   -7.462
          Data Path:+  317.400
              Slack:=  414.768
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |   Arc   | Edge |          Cell          | Fanout |  Trans  |  Delay  |  Arrival | 
     |                                                    |       |         |      |                        |        |  (ps)   |  (ps)   |   (ps)   | 
     |----------------------------------------------------+-------+---------+------+------------------------+--------+---------+---------+----------| 
     | clk                                                |       | clk     |  R   | (arrival)              |      2 |   4.100 |  13.300 | -132.262 | 
     | clk                                                |       |         |  R   | (net)                  |      2 |         |         |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y    |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 |  34.500 |  -97.762 | 
     | CTS_1                                              |       |         |  R   | (net)                  |      6 |         |         |          | 
     | mem/CTS_ccl_a_buf_00121/Y                          |       | A->Y    |  R   | BUFx2_ASAP7_75t_SRAM   |      1 |  33.400 |  39.600 |  -58.162 | 
     | mem/CTS_1                                          |       |         |  R   | (net)                  |      1 |         |         |          | 
     | mem/CTS_ccl_a_buf_00096/Y                          |       | A->Y    |  R   | BUFx12f_ASAP7_75t_SRAM |     70 |  28.000 |  50.700 |   -7.462 | 
     | mem/CTS_2                                          |       |         |  R   | (net)                  |     70 |         |         |          | 
     | mem/dcache/STATE_reg[1]/QN                         |       | CLK->QN |  R   | DFFHQNx1_ASAP7_75t_SL  |      1 |  61.500 |  36.500 |   29.038 | 
     | mem/dcache/STATE[1]                                |       |         |  R   | (net)                  |      1 |         |         |          | 
     | mem/dcache/FE_OFC352_STATE_1/Y                     |       | A->Y    |  R   | BUFx2_ASAP7_75t_SL     |     35 |  12.700 |  59.800 |   88.838 | 
     | mem/dcache/FE_OFN352_STATE_1                       |       |         |  R   | (net)                  |     35 |         |         |          | 
     | mem/dcache/g10588/Y                                |       | A->Y    |  R   | OR2x2_ASAP7_75t_SL     |      4 | 155.300 |  29.900 |  118.738 | 
     | mem/dcache/n_661                                   |       |         |  R   | (net)                  |      4 |         |         |          | 
     | mem/dcache/g10586/Y                                |       | A->Y    |  R   | OR2x2_ASAP7_75t_SL     |      3 |  19.400 |  17.800 |  136.538 | 
     | mem/dcache/n_691                                   |       |         |  R   | (net)                  |      3 |         |         |          | 
     | mem/dcache/g10585/Y                                |       | B->Y    |  F   | NAND2xp5_ASAP7_75t_SL  |      1 |  20.600 |  22.000 |  158.538 | 
     | mem/d_stall_n                                      |       |         |  F   | (net)                  |      1 |         |         |          | 
     | mem/g21/Y                                          |       | A->Y    |  R   | NAND2x1_ASAP7_75t_SL   |     41 |  46.700 | 137.100 |  295.638 | 
     | stall                                              |       |         |  R   | (net)                  |     41 |         |         |          | 
     | cpu/s2_to_s3_inst/g191__3680/Y                     |       | B->Y    |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 274.800 |  14.300 |  309.938 | 
     | cpu/s2_to_s3_inst/n_18                             |       |         |  F   | (net)                  |      1 |         |         |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | ENA     |  F   | ICGx1_ASAP7_75t_SL     |      1 |  82.000 |   0.400 |  309.938 | 
     | _INST/ENA                                          |       |         |      |                        |        |         |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 36.500 | 803.538 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 33.900 | 58.500 | 862.038 | 
     | cpu/CTS_2                                          |       |      |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      8 | 52.000 |  4.800 | 862.038 | 
     | _INST/CLK                                          |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET (415.147 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   92.600 (P)   158.400 (P)
            Arrival:=  847.038        12.838

 Clock Gating Setup:-   33.953
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  713.085
       Launch Clock:=   12.838
          Data Path:+  285.100
              Slack:=  415.147
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                 |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                       |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                 |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_L  |      8 |  69.400 | 83.300 |   96.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  F   | (net)                 |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  F   | HB1xp67_ASAP7_75t_L   |      5 |  72.200 | 58.300 |  154.438 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  F   | (net)                 |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  F   | OR2x2_ASAP7_75t_SL    |      8 |  68.900 | 33.800 |  188.238 | 
     | cpu/stage1/regfile/n_218                           |       |           |  F   | (net)                 |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  R   | OAI21x1_ASAP7_75t_SL  |     31 |  26.300 | 68.500 |  256.738 | 
     | cpu/stage1/regfile/n_796                           |       |           |  R   | (net)                 |     31 |         |        |          | 
     | cpu/stage1/regfile/g70350/Y                        |       | A1->Y     |  F   | OAI31xp33_ASAP7_75t_R |      1 | 148.200 | 41.200 |  297.938 | 
     | cpu/stage1/regfile/n_1627                          |       |           |  F   | (net)                 |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL    |      1 |  69.400 |  0.200 |  297.938 | 
     | IC_INST/ENA                                        |       |           |      |                       |        |         |        |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 40.800 | 847.038 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 35.300 |  3.700 | 847.038 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET (417.252 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   94.000 (P)   158.400 (P)
            Arrival:=  848.438        12.838

 Clock Gating Setup:-   34.748
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  713.690
       Launch Clock:=   12.838
          Data Path:+  283.600
              Slack:=  417.252
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 48.800 |  244.838 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70299/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 107.900 | 25.500 |  270.338 | 
     | cpu/stage1/regfile/FE_PHN1377_n_1653               |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/FE_PHC1377_n_1653/Y             |       | A->Y      |  R   | HB2xp67_ASAP7_75t_SL   |      1 |  49.600 | 26.100 |  296.438 | 
     | cpu/stage1/regfile/n_1653                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  16.700 |  0.200 |  296.438 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 41.800 | 848.438 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 31.600 |  6.300 | 848.438 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET (417.708 ps) Clock Gating Setup Check with Pin cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+  103.900 (P)   138.100 (P)
            Arrival:=  858.338        -7.462

 Clock Gating Setup:-   34.592
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  723.746
       Launch Clock:=   -7.462
          Data Path:+  313.500
              Slack:=  417.708
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |   Arc   | Edge |          Cell          | Fanout |  Trans  |  Delay  |  Arrival | 
     |                                                    |       |         |      |                        |        |  (ps)   |  (ps)   |   (ps)   | 
     |----------------------------------------------------+-------+---------+------+------------------------+--------+---------+---------+----------| 
     | clk                                                |       | clk     |  R   | (arrival)              |      2 |   4.100 |  13.300 | -132.262 | 
     | clk                                                |       |         |  R   | (net)                  |      2 |         |         |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y    |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 |  34.500 |  -97.762 | 
     | CTS_1                                              |       |         |  R   | (net)                  |      6 |         |         |          | 
     | mem/CTS_ccl_a_buf_00121/Y                          |       | A->Y    |  R   | BUFx2_ASAP7_75t_SRAM   |      1 |  33.400 |  39.600 |  -58.162 | 
     | mem/CTS_1                                          |       |         |  R   | (net)                  |      1 |         |         |          | 
     | mem/CTS_ccl_a_buf_00096/Y                          |       | A->Y    |  R   | BUFx12f_ASAP7_75t_SRAM |     70 |  28.000 |  50.700 |   -7.462 | 
     | mem/CTS_2                                          |       |         |  R   | (net)                  |     70 |         |         |          | 
     | mem/dcache/STATE_reg[1]/QN                         |       | CLK->QN |  R   | DFFHQNx1_ASAP7_75t_SL  |      1 |  61.500 |  36.500 |   29.038 | 
     | mem/dcache/STATE[1]                                |       |         |  R   | (net)                  |      1 |         |         |          | 
     | mem/dcache/FE_OFC352_STATE_1/Y                     |       | A->Y    |  R   | BUFx2_ASAP7_75t_SL     |     35 |  12.700 |  59.800 |   88.838 | 
     | mem/dcache/FE_OFN352_STATE_1                       |       |         |  R   | (net)                  |     35 |         |         |          | 
     | mem/dcache/g10588/Y                                |       | A->Y    |  R   | OR2x2_ASAP7_75t_SL     |      4 | 155.300 |  29.900 |  118.738 | 
     | mem/dcache/n_661                                   |       |         |  R   | (net)                  |      4 |         |         |          | 
     | mem/dcache/g10586/Y                                |       | A->Y    |  R   | OR2x2_ASAP7_75t_SL     |      3 |  19.400 |  17.800 |  136.538 | 
     | mem/dcache/n_691                                   |       |         |  R   | (net)                  |      3 |         |         |          | 
     | mem/dcache/g10585/Y                                |       | B->Y    |  F   | NAND2xp5_ASAP7_75t_SL  |      1 |  20.600 |  22.000 |  158.538 | 
     | mem/d_stall_n                                      |       |         |  F   | (net)                  |      1 |         |         |          | 
     | mem/g21/Y                                          |       | A->Y    |  R   | NAND2x1_ASAP7_75t_SL   |     41 |  46.700 | 135.800 |  294.338 | 
     | stall                                              |       |         |  R   | (net)                  |     41 |         |         |          | 
     | cpu/s1_to_s2_imm/g420__5107/Y                      |       | B->Y    |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 274.700 |  11.700 |  306.038 | 
     | cpu/s1_to_s2_imm/n_33                              |       |         |  F   | (net)                  |      1 |         |         |          | 
     | cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_ |       | ENA     |  F   | ICGx3_ASAP7_75t_SL     |      1 |  79.700 |   0.200 |  306.038 | 
     | INST/ENA                                           |       |         |      |                        |        |         |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 36.500 | 803.538 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 33.900 | 54.800 | 858.338 | 
     | cpu/CTS_2                                          |       |      |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_ |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      8 | 51.300 |  1.100 | 858.338 | 
     | INST/CLK                                           |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET (419.429 ps) Clock Gating Setup Check with Pin cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+  103.900 (P)   138.100 (P)
            Arrival:=  858.338        -7.462

 Clock Gating Setup:-   34.371
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  723.967
       Launch Clock:=   -7.462
          Data Path:+  312.000
              Slack:=  419.429
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |   Arc   | Edge |          Cell          | Fanout |  Trans  |  Delay  |  Arrival | 
     |                                                    |       |         |      |                        |        |  (ps)   |  (ps)   |   (ps)   | 
     |----------------------------------------------------+-------+---------+------+------------------------+--------+---------+---------+----------| 
     | clk                                                |       | clk     |  R   | (arrival)              |      2 |   4.100 |  13.300 | -132.262 | 
     | clk                                                |       |         |  R   | (net)                  |      2 |         |         |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y    |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 |  34.500 |  -97.762 | 
     | CTS_1                                              |       |         |  R   | (net)                  |      6 |         |         |          | 
     | mem/CTS_ccl_a_buf_00121/Y                          |       | A->Y    |  R   | BUFx2_ASAP7_75t_SRAM   |      1 |  33.400 |  39.600 |  -58.162 | 
     | mem/CTS_1                                          |       |         |  R   | (net)                  |      1 |         |         |          | 
     | mem/CTS_ccl_a_buf_00096/Y                          |       | A->Y    |  R   | BUFx12f_ASAP7_75t_SRAM |     70 |  28.000 |  50.700 |   -7.462 | 
     | mem/CTS_2                                          |       |         |  R   | (net)                  |     70 |         |         |          | 
     | mem/dcache/STATE_reg[1]/QN                         |       | CLK->QN |  R   | DFFHQNx1_ASAP7_75t_SL  |      1 |  61.500 |  36.500 |   29.038 | 
     | mem/dcache/STATE[1]                                |       |         |  R   | (net)                  |      1 |         |         |          | 
     | mem/dcache/FE_OFC352_STATE_1/Y                     |       | A->Y    |  R   | BUFx2_ASAP7_75t_SL     |     35 |  12.700 |  59.800 |   88.838 | 
     | mem/dcache/FE_OFN352_STATE_1                       |       |         |  R   | (net)                  |     35 |         |         |          | 
     | mem/dcache/g10588/Y                                |       | A->Y    |  R   | OR2x2_ASAP7_75t_SL     |      4 | 155.300 |  29.900 |  118.738 | 
     | mem/dcache/n_661                                   |       |         |  R   | (net)                  |      4 |         |         |          | 
     | mem/dcache/g10586/Y                                |       | A->Y    |  R   | OR2x2_ASAP7_75t_SL     |      3 |  19.400 |  17.800 |  136.538 | 
     | mem/dcache/n_691                                   |       |         |  R   | (net)                  |      3 |         |         |          | 
     | mem/dcache/g10585/Y                                |       | B->Y    |  F   | NAND2xp5_ASAP7_75t_SL  |      1 |  20.600 |  22.000 |  158.538 | 
     | mem/d_stall_n                                      |       |         |  F   | (net)                  |      1 |         |         |          | 
     | mem/g21/Y                                          |       | A->Y    |  R   | NAND2x1_ASAP7_75t_SL   |     41 |  46.700 | 135.700 |  294.238 | 
     | stall                                              |       |         |  R   | (net)                  |     41 |         |         |          | 
     | cpu/s1_to_s2_rs1/g213__1881/Y                      |       | B->Y    |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 274.700 |  10.300 |  304.538 | 
     | cpu/s1_to_s2_rs1/n_34                              |       |         |  F   | (net)                  |      1 |         |         |          | 
     | cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_ |       | ENA     |  F   | ICGx3_ASAP7_75t_SL     |      1 |  78.400 |   0.200 |  304.538 | 
     | INST/ENA                                           |       |         |      |                        |        |         |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 36.500 | 803.538 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 33.900 | 54.800 | 858.338 | 
     | cpu/CTS_2                                          |       |      |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_ |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      8 | 51.300 |  1.100 | 858.338 | 
     | INST/CLK                                           |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET (421.878 ps) Clock Gating Setup Check with Pin cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+  104.000 (P)   138.100 (P)
            Arrival:=  858.438        -7.462

 Clock Gating Setup:-   34.422
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  724.016
       Launch Clock:=   -7.462
          Data Path:+  309.600
              Slack:=  421.878
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |   Arc   | Edge |          Cell          | Fanout |  Trans  |  Delay  |  Arrival | 
     |                                                    |       |         |      |                        |        |  (ps)   |  (ps)   |   (ps)   | 
     |----------------------------------------------------+-------+---------+------+------------------------+--------+---------+---------+----------| 
     | clk                                                |       | clk     |  R   | (arrival)              |      2 |   4.100 |  13.300 | -132.262 | 
     | clk                                                |       |         |  R   | (net)                  |      2 |         |         |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y    |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 |  34.500 |  -97.762 | 
     | CTS_1                                              |       |         |  R   | (net)                  |      6 |         |         |          | 
     | mem/CTS_ccl_a_buf_00121/Y                          |       | A->Y    |  R   | BUFx2_ASAP7_75t_SRAM   |      1 |  33.400 |  39.600 |  -58.162 | 
     | mem/CTS_1                                          |       |         |  R   | (net)                  |      1 |         |         |          | 
     | mem/CTS_ccl_a_buf_00096/Y                          |       | A->Y    |  R   | BUFx12f_ASAP7_75t_SRAM |     70 |  28.000 |  50.700 |   -7.462 | 
     | mem/CTS_2                                          |       |         |  R   | (net)                  |     70 |         |         |          | 
     | mem/dcache/STATE_reg[1]/QN                         |       | CLK->QN |  R   | DFFHQNx1_ASAP7_75t_SL  |      1 |  61.500 |  36.500 |   29.038 | 
     | mem/dcache/STATE[1]                                |       |         |  R   | (net)                  |      1 |         |         |          | 
     | mem/dcache/FE_OFC352_STATE_1/Y                     |       | A->Y    |  R   | BUFx2_ASAP7_75t_SL     |     35 |  12.700 |  59.800 |   88.838 | 
     | mem/dcache/FE_OFN352_STATE_1                       |       |         |  R   | (net)                  |     35 |         |         |          | 
     | mem/dcache/g10588/Y                                |       | A->Y    |  R   | OR2x2_ASAP7_75t_SL     |      4 | 155.300 |  29.900 |  118.738 | 
     | mem/dcache/n_661                                   |       |         |  R   | (net)                  |      4 |         |         |          | 
     | mem/dcache/g10586/Y                                |       | A->Y    |  R   | OR2x2_ASAP7_75t_SL     |      3 |  19.400 |  17.800 |  136.538 | 
     | mem/dcache/n_691                                   |       |         |  R   | (net)                  |      3 |         |         |          | 
     | mem/dcache/g10585/Y                                |       | B->Y    |  F   | NAND2xp5_ASAP7_75t_SL  |      1 |  20.600 |  22.000 |  158.538 | 
     | mem/d_stall_n                                      |       |         |  F   | (net)                  |      1 |         |         |          | 
     | mem/g21/Y                                          |       | A->Y    |  R   | NAND2x1_ASAP7_75t_SL   |     41 |  46.700 | 133.000 |  291.538 | 
     | stall                                              |       |         |  R   | (net)                  |     41 |         |         |          | 
     | cpu/s1_to_s2_pc/g213__1705/Y                       |       | B->Y    |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 274.700 |  10.600 |  302.138 | 
     | cpu/s1_to_s2_pc/n_34                               |       |         |  F   | (net)                  |      1 |         |         |          | 
     | cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_I |       | ENA     |  F   | ICGx3_ASAP7_75t_SL     |      1 |  78.700 |   0.200 |  302.138 | 
     | NST/ENA                                            |       |         |      |                        |        |         |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 36.500 | 803.538 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 33.900 | 54.900 | 858.438 | 
     | cpu/CTS_2                                          |       |      |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_I |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      8 | 51.300 |  1.200 | 858.438 | 
     | NST/CLK                                            |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET (421.961 ps) Clock Gating Setup Check with Pin cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+  105.000 (P)   138.100 (P)
            Arrival:=  859.438        -7.462

 Clock Gating Setup:-   34.439
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  724.999
       Launch Clock:=   -7.462
          Data Path:+  310.500
              Slack:=  421.961
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |   Arc   | Edge |          Cell          | Fanout |  Trans  |  Delay  |  Arrival | 
     |                                                    |       |         |      |                        |        |  (ps)   |  (ps)   |   (ps)   | 
     |----------------------------------------------------+-------+---------+------+------------------------+--------+---------+---------+----------| 
     | clk                                                |       | clk     |  R   | (arrival)              |      2 |   4.100 |  13.300 | -132.262 | 
     | clk                                                |       |         |  R   | (net)                  |      2 |         |         |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y    |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 |  34.500 |  -97.762 | 
     | CTS_1                                              |       |         |  R   | (net)                  |      6 |         |         |          | 
     | mem/CTS_ccl_a_buf_00121/Y                          |       | A->Y    |  R   | BUFx2_ASAP7_75t_SRAM   |      1 |  33.400 |  39.600 |  -58.162 | 
     | mem/CTS_1                                          |       |         |  R   | (net)                  |      1 |         |         |          | 
     | mem/CTS_ccl_a_buf_00096/Y                          |       | A->Y    |  R   | BUFx12f_ASAP7_75t_SRAM |     70 |  28.000 |  50.700 |   -7.462 | 
     | mem/CTS_2                                          |       |         |  R   | (net)                  |     70 |         |         |          | 
     | mem/dcache/STATE_reg[1]/QN                         |       | CLK->QN |  R   | DFFHQNx1_ASAP7_75t_SL  |      1 |  61.500 |  36.500 |   29.038 | 
     | mem/dcache/STATE[1]                                |       |         |  R   | (net)                  |      1 |         |         |          | 
     | mem/dcache/FE_OFC352_STATE_1/Y                     |       | A->Y    |  R   | BUFx2_ASAP7_75t_SL     |     35 |  12.700 |  59.800 |   88.838 | 
     | mem/dcache/FE_OFN352_STATE_1                       |       |         |  R   | (net)                  |     35 |         |         |          | 
     | mem/dcache/g10588/Y                                |       | A->Y    |  R   | OR2x2_ASAP7_75t_SL     |      4 | 155.300 |  29.900 |  118.738 | 
     | mem/dcache/n_661                                   |       |         |  R   | (net)                  |      4 |         |         |          | 
     | mem/dcache/g10586/Y                                |       | A->Y    |  R   | OR2x2_ASAP7_75t_SL     |      3 |  19.400 |  17.800 |  136.538 | 
     | mem/dcache/n_691                                   |       |         |  R   | (net)                  |      3 |         |         |          | 
     | mem/dcache/g10585/Y                                |       | B->Y    |  F   | NAND2xp5_ASAP7_75t_SL  |      1 |  20.600 |  22.000 |  158.538 | 
     | mem/d_stall_n                                      |       |         |  F   | (net)                  |      1 |         |         |          | 
     | mem/g21/Y                                          |       | A->Y    |  R   | NAND2x1_ASAP7_75t_SL   |     41 |  46.700 | 133.700 |  292.238 | 
     | stall                                              |       |         |  R   | (net)                  |     41 |         |         |          | 
     | cpu/s2_to_s3_pc/g213__4733/Y                       |       | B->Y    |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 274.700 |  10.800 |  303.038 | 
     | cpu/s2_to_s3_pc/n_34                               |       |         |  F   | (net)                  |      1 |         |         |          | 
     | cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_I |       | ENA     |  F   | ICGx3_ASAP7_75t_SL     |      1 |  78.800 |   0.200 |  303.038 | 
     | NST/ENA                                            |       |         |      |                        |        |         |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 36.500 | 803.538 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 33.900 | 55.900 | 859.438 | 
     | cpu/CTS_2                                          |       |      |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_I |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      8 | 51.400 |  2.200 | 859.438 | 
     | NST/CLK                                            |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET (424.133 ps) Clock Gating Setup Check with Pin cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+  105.100 (P)   138.100 (P)
            Arrival:=  859.538        -7.462

 Clock Gating Setup:-   34.167
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  725.371
       Launch Clock:=   -7.462
          Data Path:+  308.700
              Slack:=  424.133
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |   Arc   | Edge |          Cell          | Fanout |  Trans  |  Delay  |  Arrival | 
     |                                                    |       |         |      |                        |        |  (ps)   |  (ps)   |   (ps)   | 
     |----------------------------------------------------+-------+---------+------+------------------------+--------+---------+---------+----------| 
     | clk                                                |       | clk     |  R   | (arrival)              |      2 |   4.100 |  13.300 | -132.262 | 
     | clk                                                |       |         |  R   | (net)                  |      2 |         |         |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y    |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 |  34.500 |  -97.762 | 
     | CTS_1                                              |       |         |  R   | (net)                  |      6 |         |         |          | 
     | mem/CTS_ccl_a_buf_00121/Y                          |       | A->Y    |  R   | BUFx2_ASAP7_75t_SRAM   |      1 |  33.400 |  39.600 |  -58.162 | 
     | mem/CTS_1                                          |       |         |  R   | (net)                  |      1 |         |         |          | 
     | mem/CTS_ccl_a_buf_00096/Y                          |       | A->Y    |  R   | BUFx12f_ASAP7_75t_SRAM |     70 |  28.000 |  50.700 |   -7.462 | 
     | mem/CTS_2                                          |       |         |  R   | (net)                  |     70 |         |         |          | 
     | mem/dcache/STATE_reg[1]/QN                         |       | CLK->QN |  R   | DFFHQNx1_ASAP7_75t_SL  |      1 |  61.500 |  36.500 |   29.038 | 
     | mem/dcache/STATE[1]                                |       |         |  R   | (net)                  |      1 |         |         |          | 
     | mem/dcache/FE_OFC352_STATE_1/Y                     |       | A->Y    |  R   | BUFx2_ASAP7_75t_SL     |     35 |  12.700 |  59.800 |   88.838 | 
     | mem/dcache/FE_OFN352_STATE_1                       |       |         |  R   | (net)                  |     35 |         |         |          | 
     | mem/dcache/g10588/Y                                |       | A->Y    |  R   | OR2x2_ASAP7_75t_SL     |      4 | 155.300 |  29.900 |  118.738 | 
     | mem/dcache/n_661                                   |       |         |  R   | (net)                  |      4 |         |         |          | 
     | mem/dcache/g10586/Y                                |       | A->Y    |  R   | OR2x2_ASAP7_75t_SL     |      3 |  19.400 |  17.800 |  136.538 | 
     | mem/dcache/n_691                                   |       |         |  R   | (net)                  |      3 |         |         |          | 
     | mem/dcache/g10585/Y                                |       | B->Y    |  F   | NAND2xp5_ASAP7_75t_SL  |      1 |  20.600 |  22.000 |  158.538 | 
     | mem/d_stall_n                                      |       |         |  F   | (net)                  |      1 |         |         |          | 
     | mem/g21/Y                                          |       | A->Y    |  R   | NAND2x1_ASAP7_75t_SL   |     41 |  46.700 | 133.700 |  292.238 | 
     | stall                                              |       |         |  R   | (net)                  |     41 |         |         |          | 
     | cpu/s2_to_s3_alu/g213__7410/Y                      |       | B->Y    |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 274.600 |   9.000 |  301.238 | 
     | cpu/s2_to_s3_alu/n_34                              |       |         |  F   | (net)                  |      1 |         |         |          | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | ENA     |  F   | ICGx3_ASAP7_75t_SL     |      1 |  77.200 |   0.100 |  301.238 | 
     | INST/ENA                                           |       |         |      |                        |        |         |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 36.500 | 803.538 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 33.900 | 56.000 | 859.538 | 
     | cpu/CTS_2                                          |       |      |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      8 | 51.400 |  2.300 | 859.538 | 
     | INST/CLK                                           |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET (424.744 ps) Clock Gating Setup Check with Pin cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+  104.800 (P)   138.100 (P)
            Arrival:=  859.238        -7.462

 Clock Gating Setup:-   34.056
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  725.182
       Launch Clock:=   -7.462
          Data Path:+  307.900
              Slack:=  424.744
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |   Arc   | Edge |          Cell          | Fanout |  Trans  |  Delay  |  Arrival | 
     |                                                    |       |         |      |                        |        |  (ps)   |  (ps)   |   (ps)   | 
     |----------------------------------------------------+-------+---------+------+------------------------+--------+---------+---------+----------| 
     | clk                                                |       | clk     |  R   | (arrival)              |      2 |   4.100 |  13.300 | -132.262 | 
     | clk                                                |       |         |  R   | (net)                  |      2 |         |         |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y    |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 |  34.500 |  -97.762 | 
     | CTS_1                                              |       |         |  R   | (net)                  |      6 |         |         |          | 
     | mem/CTS_ccl_a_buf_00121/Y                          |       | A->Y    |  R   | BUFx2_ASAP7_75t_SRAM   |      1 |  33.400 |  39.600 |  -58.162 | 
     | mem/CTS_1                                          |       |         |  R   | (net)                  |      1 |         |         |          | 
     | mem/CTS_ccl_a_buf_00096/Y                          |       | A->Y    |  R   | BUFx12f_ASAP7_75t_SRAM |     70 |  28.000 |  50.700 |   -7.462 | 
     | mem/CTS_2                                          |       |         |  R   | (net)                  |     70 |         |         |          | 
     | mem/dcache/STATE_reg[1]/QN                         |       | CLK->QN |  R   | DFFHQNx1_ASAP7_75t_SL  |      1 |  61.500 |  36.500 |   29.038 | 
     | mem/dcache/STATE[1]                                |       |         |  R   | (net)                  |      1 |         |         |          | 
     | mem/dcache/FE_OFC352_STATE_1/Y                     |       | A->Y    |  R   | BUFx2_ASAP7_75t_SL     |     35 |  12.700 |  59.800 |   88.838 | 
     | mem/dcache/FE_OFN352_STATE_1                       |       |         |  R   | (net)                  |     35 |         |         |          | 
     | mem/dcache/g10588/Y                                |       | A->Y    |  R   | OR2x2_ASAP7_75t_SL     |      4 | 155.300 |  29.900 |  118.738 | 
     | mem/dcache/n_661                                   |       |         |  R   | (net)                  |      4 |         |         |          | 
     | mem/dcache/g10586/Y                                |       | A->Y    |  R   | OR2x2_ASAP7_75t_SL     |      3 |  19.400 |  17.800 |  136.538 | 
     | mem/dcache/n_691                                   |       |         |  R   | (net)                  |      3 |         |         |          | 
     | mem/dcache/g10585/Y                                |       | B->Y    |  F   | NAND2xp5_ASAP7_75t_SL  |      1 |  20.600 |  22.000 |  158.538 | 
     | mem/d_stall_n                                      |       |         |  F   | (net)                  |      1 |         |         |          | 
     | mem/g21/Y                                          |       | A->Y    |  R   | NAND2x1_ASAP7_75t_SL   |     41 |  46.700 | 133.700 |  292.238 | 
     | stall                                              |       |         |  R   | (net)                  |     41 |         |         |          | 
     | cpu/s1_to_s2_rs2/g432__6161/Y                      |       | B->Y    |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 274.700 |   8.200 |  300.438 | 
     | cpu/s1_to_s2_rs2/n_34                              |       |         |  F   | (net)                  |      1 |         |         |          | 
     | cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_ |       | ENA     |  F   | ICGx3_ASAP7_75t_SL     |      1 |  76.500 |   0.100 |  300.438 | 
     | INST/ENA                                           |       |         |      |                        |        |         |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 36.500 | 803.538 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 33.900 | 55.700 | 859.238 | 
     | cpu/CTS_2                                          |       |      |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_ |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      8 | 51.500 |  2.000 | 859.238 | 
     | INST/CLK                                           |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET (426.720 ps) Clock Gating Setup Check with Pin cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+  107.200 (P)   138.100 (P)
            Arrival:=  861.638        -7.462

 Clock Gating Setup:-   33.680
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  727.958
       Launch Clock:=   -7.462
          Data Path:+  308.700
              Slack:=  426.720
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |   Arc   | Edge |          Cell          | Fanout |  Trans  |  Delay  |  Arrival | 
     |                                                    |       |         |      |                        |        |  (ps)   |  (ps)   |   (ps)   | 
     |----------------------------------------------------+-------+---------+------+------------------------+--------+---------+---------+----------| 
     | clk                                                |       | clk     |  R   | (arrival)              |      2 |   4.100 |  13.300 | -132.262 | 
     | clk                                                |       |         |  R   | (net)                  |      2 |         |         |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y    |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 |  34.500 |  -97.762 | 
     | CTS_1                                              |       |         |  R   | (net)                  |      6 |         |         |          | 
     | mem/CTS_ccl_a_buf_00121/Y                          |       | A->Y    |  R   | BUFx2_ASAP7_75t_SRAM   |      1 |  33.400 |  39.600 |  -58.162 | 
     | mem/CTS_1                                          |       |         |  R   | (net)                  |      1 |         |         |          | 
     | mem/CTS_ccl_a_buf_00096/Y                          |       | A->Y    |  R   | BUFx12f_ASAP7_75t_SRAM |     70 |  28.000 |  50.700 |   -7.462 | 
     | mem/CTS_2                                          |       |         |  R   | (net)                  |     70 |         |         |          | 
     | mem/dcache/STATE_reg[1]/QN                         |       | CLK->QN |  R   | DFFHQNx1_ASAP7_75t_SL  |      1 |  61.500 |  36.500 |   29.038 | 
     | mem/dcache/STATE[1]                                |       |         |  R   | (net)                  |      1 |         |         |          | 
     | mem/dcache/FE_OFC352_STATE_1/Y                     |       | A->Y    |  R   | BUFx2_ASAP7_75t_SL     |     35 |  12.700 |  59.800 |   88.838 | 
     | mem/dcache/FE_OFN352_STATE_1                       |       |         |  R   | (net)                  |     35 |         |         |          | 
     | mem/dcache/g10588/Y                                |       | A->Y    |  R   | OR2x2_ASAP7_75t_SL     |      4 | 155.300 |  29.900 |  118.738 | 
     | mem/dcache/n_661                                   |       |         |  R   | (net)                  |      4 |         |         |          | 
     | mem/dcache/g10586/Y                                |       | A->Y    |  R   | OR2x2_ASAP7_75t_SL     |      3 |  19.400 |  17.800 |  136.538 | 
     | mem/dcache/n_691                                   |       |         |  R   | (net)                  |      3 |         |         |          | 
     | mem/dcache/g10585/Y                                |       | B->Y    |  F   | NAND2xp5_ASAP7_75t_SL  |      1 |  20.600 |  22.000 |  158.538 | 
     | mem/d_stall_n                                      |       |         |  F   | (net)                  |      1 |         |         |          | 
     | mem/g21/Y                                          |       | A->Y    |  R   | NAND2x1_ASAP7_75t_SL   |     41 |  46.700 | 137.000 |  295.538 | 
     | stall                                              |       |         |  R   | (net)                  |     41 |         |         |          | 
     | cpu/s1_to_s2_inst/g307__1881/Y                     |       | B->Y    |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 274.800 |   5.700 |  301.238 | 
     | cpu/s1_to_s2_inst/n_34                             |       |         |  F   | (net)                  |      1 |         |         |          | 
     | cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC |       | ENA     |  F   | ICGx3_ASAP7_75t_SL     |      1 |  74.200 |   0.100 |  301.238 | 
     | _INST/ENA                                          |       |         |      |                        |        |         |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 36.500 | 803.538 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 33.900 | 58.100 | 861.638 | 
     | cpu/CTS_2                                          |       |      |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      8 | 52.000 |  4.400 | 861.638 | 
     | _INST/CLK                                          |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET (429.062 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   92.100 (P)   158.400 (P)
            Arrival:=  846.538        12.838

 Clock Gating Setup:-   35.738
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  710.800
       Launch Clock:=   12.838
          Data Path:+  268.900
              Slack:=  429.062
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 50.400 |  246.438 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70310/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 108.000 | 35.300 |  281.738 | 
     | cpu/stage1/regfile/n_1636                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  72.400 |  0.300 |  281.738 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 40.300 | 846.538 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 35.200 |  3.200 | 846.538 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET (430.490 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   91.600 (P)   158.400 (P)
            Arrival:=  846.038        12.838

 Clock Gating Setup:-   35.310
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  710.728
       Launch Clock:=   12.838
          Data Path:+  267.400
              Slack:=  430.490
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 49.700 |  245.738 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70297/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 108.000 | 34.500 |  280.238 | 
     | cpu/stage1/regfile/n_1626                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  63.600 |  0.300 |  280.238 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 39.800 | 846.038 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 34.900 |  2.700 | 846.038 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET (430.881 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   86.400 (P)   158.400 (P)
            Arrival:=  840.838        12.838

 Clock Gating Setup:-   33.819
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  707.019
       Launch Clock:=   12.838
          Data Path:+  263.300
              Slack:=  430.881
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 50.300 |  246.338 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70311/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 108.000 | 29.800 |  276.138 | 
     | cpu/stage1/regfile/n_1651                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  56.100 |  0.200 |  276.138 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 33.300 | 800.338 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 30.100 | 40.500 | 840.838 | 
     | cpu/CTS_1                                          |       |      |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      3 | 35.300 |  9.300 | 840.838 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET (431.179 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   94.700 (P)   158.400 (P)
            Arrival:=  849.138        12.838

 Clock Gating Setup:-   35.621
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  713.517
       Launch Clock:=   12.838
          Data Path:+  269.500
              Slack:=  431.179
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 50.300 |  246.338 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70278/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 108.000 | 36.000 |  282.338 | 
     | cpu/stage1/regfile/n_1632                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  66.000 |  0.300 |  282.338 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 42.900 | 849.138 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 35.500 |  5.800 | 849.138 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET (432.160 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   88.200 (P)   158.400 (P)
            Arrival:=  842.638        12.838

 Clock Gating Setup:-   32.940
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  709.698
       Launch Clock:=   12.838
          Data Path:+  264.700
              Slack:=  432.160
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 50.300 |  246.338 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70315/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 108.000 | 31.200 |  277.538 | 
     | cpu/stage1/regfile/n_1644                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  58.500 |  0.200 |  277.538 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00123/Y           |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 34.600 | 36.400 | 842.638 | 
     | cpu/stage1/regfile/CTS_66                          |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      5 | 28.900 |  1.100 | 842.638 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET (432.227 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   93.800 (P)   158.400 (P)
            Arrival:=  848.238        12.838

 Clock Gating Setup:-   35.373
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  712.865
       Launch Clock:=   12.838
          Data Path:+  267.800
              Slack:=  432.227
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 50.400 |  246.438 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70322/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 108.000 | 34.200 |  280.638 | 
     | cpu/stage1/regfile/n_1633                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  71.000 |  0.400 |  280.638 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 41.600 | 848.238 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 31.600 |  6.100 | 848.238 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET (432.467 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   91.700 (P)   158.400 (P)
            Arrival:=  846.138        12.838

 Clock Gating Setup:-   35.233
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  710.905
       Launch Clock:=   12.838
          Data Path:+  265.600
              Slack:=  432.467
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 49.100 |  245.138 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70298/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 108.000 | 33.300 |  278.438 | 
     | cpu/stage1/regfile/n_1649                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  61.600 |  0.300 |  278.438 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 39.900 | 846.138 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 34.900 |  2.800 | 846.138 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET (433.538 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   91.200 (P)   158.400 (P)
            Arrival:=  845.638        12.838

 Clock Gating Setup:-   35.062
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  710.576
       Launch Clock:=   12.838
          Data Path:+  264.200
              Slack:=  433.538
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 50.300 |  246.338 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70326/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 108.000 | 30.700 |  277.038 | 
     | cpu/stage1/regfile/n_1652                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  57.700 |  0.200 |  277.038 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 39.400 | 845.638 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 34.900 |  2.300 | 845.638 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET (433.553 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   94.800 (P)   158.400 (P)
            Arrival:=  849.238        12.838

 Clock Gating Setup:-   35.247
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  713.991
       Launch Clock:=   12.838
          Data Path:+  267.600
              Slack:=  433.553
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 48.000 |  244.038 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70300/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 108.000 | 36.400 |  280.438 | 
     | cpu/stage1/regfile/n_1655                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGI |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  66.500 |  0.400 |  280.438 | 
     | C_INST/ENA                                         |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 42.600 | 849.238 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGI |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 31.800 |  7.100 | 849.238 | 
     | C_INST/CLK                                         |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET (433.689 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   92.000 (P)   158.400 (P)
            Arrival:=  846.438        12.838

 Clock Gating Setup:-   35.111
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  711.327
       Launch Clock:=   12.838
          Data Path:+  264.800
              Slack:=  433.689
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 48.400 |  244.438 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70296/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 107.900 | 33.200 |  277.638 | 
     | cpu/stage1/regfile/n_1630                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  68.700 |  0.300 |  277.638 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 39.800 | 846.438 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 31.200 |  4.300 | 846.438 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET (433.944 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   91.800 (P)   158.400 (P)
            Arrival:=  846.238        12.838

 Clock Gating Setup:-   35.456
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  710.782
       Launch Clock:=   12.838
          Data Path:+  264.000
              Slack:=  433.944
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 50.000 |  246.038 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70293/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 108.000 | 30.800 |  276.838 | 
     | cpu/stage1/regfile/n_1628                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  67.400 |  0.200 |  276.838 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 40.000 | 846.238 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 34.900 |  2.900 | 846.238 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET (434.034 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   93.000 (P)   158.400 (P)
            Arrival:=  847.438        12.838

 Clock Gating Setup:-   35.466
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  711.972
       Launch Clock:=   12.838
          Data Path:+  265.100
              Slack:=  434.034
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 47.200 |  243.238 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70295/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 108.000 | 34.700 |  277.938 | 
     | cpu/stage1/regfile/n_1648                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  63.700 |  0.400 |  277.938 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 41.200 | 847.438 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 35.400 |  4.100 | 847.438 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET (434.807 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   89.700 (P)   158.400 (P)
            Arrival:=  844.138        12.838

 Clock Gating Setup:-   33.093
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  711.045
       Launch Clock:=   12.838
          Data Path:+  263.400
              Slack:=  434.807
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 49.100 |  245.138 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70301/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 108.000 | 31.100 |  276.238 | 
     | cpu/stage1/regfile/n_1650                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  58.100 |  0.300 |  276.238 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00123/Y           |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 34.600 | 37.900 | 844.138 | 
     | cpu/stage1/regfile/CTS_66                          |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      5 | 29.400 |  2.600 | 844.138 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET (435.858 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   91.100 (P)   158.400 (P)
            Arrival:=  845.538        12.838

 Clock Gating Setup:-   33.542
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  711.996
       Launch Clock:=   12.838
          Data Path:+  263.300
              Slack:=  435.858
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 49.000 |  245.038 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70313/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 107.900 | 31.100 |  276.138 | 
     | cpu/stage1/regfile/n_1634                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  67.300 |  0.200 |  276.138 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00123/Y           |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 34.600 | 39.300 | 845.538 | 
     | cpu/stage1/regfile/CTS_66                          |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      5 | 29.600 |  4.000 | 845.538 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET (436.114 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   90.500 (P)   158.400 (P)
            Arrival:=  844.938        12.838

 Clock Gating Setup:-   33.486
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  711.452
       Launch Clock:=   12.838
          Data Path:+  262.500
              Slack:=  436.114
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 48.700 |  244.738 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70318/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 107.900 | 30.600 |  275.338 | 
     | cpu/stage1/regfile/n_1642                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  66.500 |  0.200 |  275.338 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00123/Y           |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 34.600 | 38.700 | 844.938 | 
     | cpu/stage1/regfile/CTS_66                          |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      5 | 29.500 |  3.400 | 844.938 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET (436.128 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   94.000 (P)   158.400 (P)
            Arrival:=  848.438        12.838

 Clock Gating Setup:-   35.672
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  712.766
       Launch Clock:=   12.838
          Data Path:+  263.800
              Slack:=  436.128
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 50.400 |  246.438 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70321/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 108.000 | 30.200 |  276.638 | 
     | cpu/stage1/regfile/n_1625                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  67.300 |  0.200 |  276.638 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 42.200 | 848.438 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 35.500 |  5.100 | 848.438 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET (437.081 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   94.300 (P)   158.400 (P)
            Arrival:=  848.738        12.838

 Clock Gating Setup:-   34.919
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  713.819
       Launch Clock:=   12.838
          Data Path:+  263.900
              Slack:=  437.081
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 49.500 |  245.538 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70277/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 108.000 | 31.200 |  276.738 | 
     | cpu/stage1/regfile/n_1647                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  58.400 |  0.200 |  276.738 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 42.100 | 848.738 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 31.700 |  6.600 | 848.738 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET (437.579 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   93.400 (P)   158.400 (P)
            Arrival:=  847.838        12.838

 Clock Gating Setup:-   34.821
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  713.017
       Launch Clock:=   12.838
          Data Path:+  262.600
              Slack:=  437.579
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 48.800 |  244.838 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70323/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 107.900 | 30.600 |  275.438 | 
     | cpu/stage1/regfile/n_1637                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  57.500 |  0.200 |  275.438 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 41.200 | 847.838 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 31.500 |  5.700 | 847.838 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET (437.879 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   93.700 (P)   158.400 (P)
            Arrival:=  848.138        12.838

 Clock Gating Setup:-   36.221
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  711.917
       Launch Clock:=   12.838
          Data Path:+  261.200
              Slack:=  437.879
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 50.200 |  246.238 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70324/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 108.000 | 27.800 |  274.038 | 
     | cpu/stage1/regfile/n_1635                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CG |       | ENA       |  R   | ICGx3_ASAP7_75t_SL     |      1 |  64.800 |  0.100 |  274.038 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 41.900 | 848.138 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CG |       | CLK  |  R   | ICGx3_ASAP7_75t_SL     |     14 | 35.500 |  4.800 | 848.138 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET (438.008 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   94.200 (P)   158.400 (P)
            Arrival:=  848.638        12.838

 Clock Gating Setup:-   36.092
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  712.546
       Launch Clock:=   12.838
          Data Path:+  261.700
              Slack:=  438.008
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 50.200 |  246.238 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70294/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 108.000 | 28.300 |  274.538 | 
     | cpu/stage1/regfile/n_1643                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CG |       | ENA       |  R   | ICGx3_ASAP7_75t_SL     |      1 |  53.800 |  0.100 |  274.538 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 42.400 | 848.638 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CG |       | CLK  |  R   | ICGx3_ASAP7_75t_SL     |     14 | 35.600 |  5.300 | 848.638 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET (438.749 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   94.900 (P)   158.400 (P)
            Arrival:=  849.338        12.838

 Clock Gating Setup:-   35.251
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  714.087
       Launch Clock:=   12.838
          Data Path:+  262.500
              Slack:=  438.749
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 48.800 |  244.838 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70319/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 107.900 | 30.500 |  275.338 | 
     | cpu/stage1/regfile/n_1629                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  66.600 |  0.200 |  275.338 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 42.700 | 849.338 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 31.800 |  7.200 | 849.338 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET (438.827 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   93.400 (P)   158.400 (P)
            Arrival:=  847.838        12.838

 Clock Gating Setup:-   35.073
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  712.765
       Launch Clock:=   12.838
          Data Path:+  261.100
              Slack:=  438.827
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 50.100 |  246.138 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70308/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 108.000 | 27.800 |  273.938 | 
     | cpu/stage1/regfile/n_1631                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  53.100 |  0.100 |  273.938 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 41.600 | 847.838 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 35.500 |  4.500 | 847.838 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET (439.726 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   94.600 (P)   158.400 (P)
            Arrival:=  849.038        12.838

 Clock Gating Setup:-   35.574
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  713.464
       Launch Clock:=   12.838
          Data Path:+  260.900
              Slack:=  439.726
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 48.000 |  244.038 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70314/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 108.000 | 29.700 |  273.738 | 
     | cpu/stage1/regfile/n_1638                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  64.800 |  0.200 |  273.738 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 42.800 | 849.038 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 35.600 |  5.700 | 849.038 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET (440.726 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   91.200 (P)   158.400 (P)
            Arrival:=  845.638        12.838

 Clock Gating Setup:-   33.374
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  712.264
       Launch Clock:=   12.838
          Data Path:+  258.700
              Slack:=  440.726
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 48.900 |  244.938 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70302/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 107.900 | 26.600 |  271.538 | 
     | cpu/stage1/regfile/n_1654                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  62.700 |  0.100 |  271.538 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00123/Y           |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 34.600 | 39.400 | 845.638 | 
     | cpu/stage1/regfile/CTS_66                          |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      5 | 29.600 |  4.100 | 845.638 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET (440.969 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+   94.300 (P)   158.400 (P)
            Arrival:=  848.738        12.838

 Clock Gating Setup:-   35.131
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  713.607
       Launch Clock:=   12.838
          Data Path:+  259.800
              Slack:=  440.969
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans  |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)   |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+---------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |   4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |         |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |         |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 |  38.000 | 67.400 |  -26.162 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 |  66.400 | 39.000 |   12.838 | 
     | _INST/GCLK                                         |       |           |      |                        |        |         |        |          | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |         |        |          | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      8 |  69.400 | 87.300 |  100.138 | 
     | cpu/stage3_inst[9]                                 |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/FE_PHC1016_stage3_inst_9/Y              |       | A->Y      |  R   | HB1xp67_ASAP7_75t_L    |      5 |  91.800 | 64.900 |  165.038 | 
     | cpu/stage1/FE_PHN1016_stage3_inst_9                |       |           |  R   | (net)                  |      5 |         |        |          | 
     | cpu/stage1/regfile/g72905/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 |  96.400 | 31.000 |  196.038 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |         |        |          | 
     | cpu/stage1/regfile/g70946/Y                        |       | A2->Y     |  F   | OAI21x1_ASAP7_75t_SL   |     31 |  32.700 | 48.500 |  244.538 | 
     | cpu/stage1/regfile/n_796                           |       |           |  F   | (net)                  |     31 |         |        |          | 
     | cpu/stage1/regfile/g70312/Y                        |       | A1->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 108.000 | 28.100 |  272.638 | 
     | cpu/stage1/regfile/n_1640                          |       |           |  R   | (net)                  |      1 |         |        |          | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  53.500 |  0.100 |  272.638 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |         |        |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 42.500 | 848.738 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 35.600 |  5.400 | 848.738 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET (461.744 ps) Clock Gating Setup Check with Pin cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s1_to_s2_inst/register_reg[5]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture        Launch
         Clock Edge:+  900.000         0.000
        Src Latency:+ -145.562      -145.562
        Net Latency:+  114.000 (P)   155.600 (P)
            Arrival:=  868.438        10.038

 Clock Gating Setup:-   30.556
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  737.882
       Launch Clock:=   10.038
          Data Path:+  266.100
              Slack:=  461.744
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay |  Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |   (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+----------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 13.300 | -132.262 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |          | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 30.400 | 38.700 |  -93.562 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |          | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 38.000 | 66.900 |  -26.662 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |          | 
     | cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 66.400 | 36.700 |   10.038 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |          | 
     | cpu/s1_to_s2_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     32 |        |        |          | 
     | cpu/s1_to_s2_inst/register_reg[5]/Q                |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_SL   |     17 | 54.600 | 56.800 |   66.838 | 
     | cpu/stage2_inst[5]                                 |       |           |  R   | (net)                  |     17 |        |        |          | 
     | cpu/FE_PHC1020_stage2_inst_5/Y                     |       | A->Y      |  R   | HB2xp67_ASAP7_75t_SRAM |      4 | 30.800 | 73.500 |  140.338 | 
     | cpu/FE_PHN1020_stage2_inst_5                       |       |           |  R   | (net)                  |      4 |        |        |          | 
     | cpu/stage3/csrsel/g215/Y                           |       | C->Y      |  R   | AND4x1_ASAP7_75t_SL    |      1 | 76.500 | 24.100 |  164.438 | 
     | cpu/stage3/csrsel/n_3                              |       |           |  R   | (net)                  |      1 |        |        |          | 
     | cpu/stage3/csrsel/g212/Y                           |       | A->Y      |  R   | AND5x1_ASAP7_75t_SL    |      1 | 14.500 | 40.200 |  204.638 | 
     | cpu/stage3/CSRSelect                               |       |           |  R   | (net)                  |      1 |        |        |          | 
     | cpu/stage3/csr/g195/Y                              |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      1 | 54.500 | 21.900 |  226.538 | 
     | cpu/stage3/csr/n_33                                |       |           |  R   | (net)                  |      1 |        |        |          | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/FE_PHC104 |       | A->Y      |  R   | HB4xp67_ASAP7_75t_R    |      1 | 16.500 | 49.600 |  276.138 | 
     | 3_n_33/Y                                           |       |           |      |                        |        |        |        |          | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/FE_PHN104 |       |           |  R   | (net)                  |      1 |        |        |          | 
     | 3_n_33                                             |       |           |      |                        |        |        |        |          | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | ENA       |  R   | ICGx3_ASAP7_75t_SL     |      1 | 19.700 |  0.000 |  276.138 | 
     | NST/ENA                                            |       |           |      |                        |        |        |        |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 33.300 | 800.338 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 30.100 | 33.400 | 833.738 | 
     | cpu/CTS_1                                          |       |      |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 29.100 | 34.700 | 868.438 | 
     | uf_00168/Y                                         |       |      |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |      |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      1 | 21.600 |  1.000 | 868.438 | 
     | NST/CLK                                            |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 

