# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:22:41 on Sep 11,2025
# vlog -reportprogress 300 half_adder.v 
# -- Compiling module half_adder
# 
# Top level modules:
# 	half_adder
# End time: 22:22:41 on Sep 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:22:42 on Sep 11,2025
# vlog -reportprogress 300 full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 22:22:42 on Sep 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:22:42 on Sep 11,2025
# vlog -reportprogress 300 addN.v 
# -- Compiling module addN
# 
# Top level modules:
# 	addN
# End time: 22:22:42 on Sep 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:22:42 on Sep 11,2025
# vlog -reportprogress 300 tb_addN.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:22:42 on Sep 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:22:43 on Sep 11,2025, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
# vsim work.tb -l add1.log 
# Start time: 22:22:45 on Sep 11,2025
# Loading work.tb
# Loading work.addN
# Loading work.half_adder
# Loading work.full_adder
# 4 1  5
# 1 3  4
# 5 5 10
# 5 2  7
# 1 5  6
# 6 5 11
# 5 4  9
# 1 6  7
# 5 2  7
# 5 7 12
# 2 7  9
# 2 6  8
# 0 5  5
# 4 5  9
# 5 5 10
# 3 2  5
# 0 0  0
# 2 5  7
# 6 3  9
# 5 3  8
# 3 5  8
# 2 6  8
# 5 7 12
# 3 2  5
# 2 4  6
# 2 2  4
# 1 0  1
# 0 1  1
# 3 6  9
# 6 6 12
# 4 2  6
# 3 1  4
# 5 7 12
# 3 2  5
# 6 5 11
# 1 1  2
# 2 4  6
# 7 7 14
# 0 7  7
# 7 4 11