{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730147077918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730147077918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 04:24:37 2024 " "Processing started: Tue Oct 29 04:24:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730147077918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730147077918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avoid_latch -c avoid_latch " "Command: quartus_map --read_settings_files=on --write_settings_files=off avoid_latch -c avoid_latch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730147077919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730147078224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730147078224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/lab2/avoid_latch/rtl/latch_1_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/lab2/avoid_latch/rtl/latch_1_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_1_1 " "Found entity 1: latch_1_1" {  } { { "../RTL/latch_1_1.v" "" { Text "D:/FPGA/Lab2/avoid_latch/RTL/latch_1_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730147085994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730147085994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/lab2/avoid_latch/rtl/latch_1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/lab2/avoid_latch/rtl/latch_1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_1_2 " "Found entity 1: latch_1_2" {  } { { "../RTL/latch_1_2.v" "" { Text "D:/FPGA/Lab2/avoid_latch/RTL/latch_1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730147085995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730147085995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/lab2/avoid_latch/rtl/latch_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/lab2/avoid_latch/rtl/latch_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_2_1 " "Found entity 1: latch_2_1" {  } { { "../RTL/latch_2_1.v" "" { Text "D:/FPGA/Lab2/avoid_latch/RTL/latch_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730147085996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730147085996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/lab2/avoid_latch/rtl/latch_2_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/lab2/avoid_latch/rtl/latch_2_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_2_2 " "Found entity 1: latch_2_2" {  } { { "../RTL/latch_2_2.v" "" { Text "D:/FPGA/Lab2/avoid_latch/RTL/latch_2_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730147085996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730147085996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/lab2/avoid_latch/rtl/latch_3_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/lab2/avoid_latch/rtl/latch_3_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_3_2 " "Found entity 1: latch_3_2" {  } { { "../RTL/latch_3_2.v" "" { Text "D:/FPGA/Lab2/avoid_latch/RTL/latch_3_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730147085997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730147085997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "latch_3_2 " "Elaborating entity \"latch_3_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730147086015 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out latch_3_2.v(11) " "Verilog HDL Always Construct warning at latch_3_2.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/latch_3_2.v" "" { Text "D:/FPGA/Lab2/avoid_latch/RTL/latch_3_2.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730147086016 "|latch_3_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] latch_3_2.v(13) " "Inferred latch for \"out\[0\]\" at latch_3_2.v(13)" {  } { { "../RTL/latch_3_2.v" "" { Text "D:/FPGA/Lab2/avoid_latch/RTL/latch_3_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730147086017 "|latch_3_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] latch_3_2.v(13) " "Inferred latch for \"out\[1\]\" at latch_3_2.v(13)" {  } { { "../RTL/latch_3_2.v" "" { Text "D:/FPGA/Lab2/avoid_latch/RTL/latch_3_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730147086017 "|latch_3_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] latch_3_2.v(13) " "Inferred latch for \"out\[2\]\" at latch_3_2.v(13)" {  } { { "../RTL/latch_3_2.v" "" { Text "D:/FPGA/Lab2/avoid_latch/RTL/latch_3_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730147086017 "|latch_3_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] latch_3_2.v(13) " "Inferred latch for \"out\[3\]\" at latch_3_2.v(13)" {  } { { "../RTL/latch_3_2.v" "" { Text "D:/FPGA/Lab2/avoid_latch/RTL/latch_3_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730147086017 "|latch_3_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] latch_3_2.v(13) " "Inferred latch for \"out\[4\]\" at latch_3_2.v(13)" {  } { { "../RTL/latch_3_2.v" "" { Text "D:/FPGA/Lab2/avoid_latch/RTL/latch_3_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730147086017 "|latch_3_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] latch_3_2.v(13) " "Inferred latch for \"out\[5\]\" at latch_3_2.v(13)" {  } { { "../RTL/latch_3_2.v" "" { Text "D:/FPGA/Lab2/avoid_latch/RTL/latch_3_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730147086017 "|latch_3_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] latch_3_2.v(13) " "Inferred latch for \"out\[6\]\" at latch_3_2.v(13)" {  } { { "../RTL/latch_3_2.v" "" { Text "D:/FPGA/Lab2/avoid_latch/RTL/latch_3_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730147086017 "|latch_3_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] latch_3_2.v(13) " "Inferred latch for \"out\[7\]\" at latch_3_2.v(13)" {  } { { "../RTL/latch_3_2.v" "" { Text "D:/FPGA/Lab2/avoid_latch/RTL/latch_3_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730147086017 "|latch_3_2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730147086395 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730147086755 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730147086755 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730147086784 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730147086784 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730147086784 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730147086784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730147086799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 04:24:46 2024 " "Processing ended: Tue Oct 29 04:24:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730147086799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730147086799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730147086799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730147086799 ""}
