#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul  4 13:43:00 2023
# Process ID: 4192
# Current directory: H:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1
# Command line: vivado.exe -log uart_tx_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source uart_tx_test.tcl -notrace
# Log file: H:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1/uart_tx_test.vdi
# Journal file: H:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source uart_tx_test.tcl -notrace
