// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLAtomicAutomata_1(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [27:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [27:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        auto_in_a_valid_0 = auto_in_a_valid;
  wire [2:0]  auto_in_a_bits_opcode_0 = auto_in_a_bits_opcode;
  wire [2:0]  auto_in_a_bits_param_0 = auto_in_a_bits_param;
  wire [3:0]  auto_in_a_bits_size_0 = auto_in_a_bits_size;
  wire [4:0]  auto_in_a_bits_source_0 = auto_in_a_bits_source;
  wire [27:0] auto_in_a_bits_address_0 = auto_in_a_bits_address;
  wire [7:0]  auto_in_a_bits_mask_0 = auto_in_a_bits_mask;
  wire [63:0] auto_in_a_bits_data_0 = auto_in_a_bits_data;
  wire        auto_in_a_bits_corrupt_0 = auto_in_a_bits_corrupt;
  wire        auto_in_d_ready_0 = auto_in_d_ready;
  wire        auto_out_a_ready_0 = auto_out_a_ready;
  wire        auto_out_d_valid_0 = auto_out_d_valid;
  wire [2:0]  auto_out_d_bits_opcode_0 = auto_out_d_bits_opcode;
  wire [1:0]  auto_out_d_bits_param_0 = auto_out_d_bits_param;
  wire [3:0]  auto_out_d_bits_size_0 = auto_out_d_bits_size;
  wire [4:0]  auto_out_d_bits_source_0 = auto_out_d_bits_source;
  wire        auto_out_d_bits_sink_0 = auto_out_d_bits_sink;
  wire        auto_out_d_bits_denied_0 = auto_out_d_bits_denied;
  wire [63:0] auto_out_d_bits_data_0 = auto_out_d_bits_data;
  wire        auto_out_d_bits_corrupt_0 = auto_out_d_bits_corrupt;
  wire [2:0]  source_c_bits_opcode = 3'h0;	// src/main/scala/tilelink/AtomicAutomata.scala:161:28
  wire [2:0]  source_c_bits_param = 3'h0;	// src/main/scala/tilelink/AtomicAutomata.scala:161:28
  wire [2:0]  source_c_bits_a_opcode = 3'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire [2:0]  source_c_bits_a_param = 3'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire        readys_0 = 1'h1;	// src/main/scala/tilelink/Arbiter.scala:68:27
  wire        maskedBeats_0 = 1'h0;	// src/main/scala/tilelink/Arbiter.scala:82:69
  wire [1:0]  initval_state = 2'h0;	// src/main/scala/tilelink/AtomicAutomata.scala:76:27
  wire        nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_valid = auto_in_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_opcode = auto_in_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_param = auto_in_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_a_bits_size = auto_in_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  nodeIn_a_bits_source = auto_in_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [27:0] nodeIn_a_bits_address = auto_in_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_a_bits_mask = auto_in_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_a_bits_data = auto_in_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_corrupt = auto_in_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_ready = auto_in_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeOut_a_ready = auto_out_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [27:0] nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_valid = auto_out_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_d_bits_opcode = auto_out_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  nodeOut_d_bits_param = auto_out_d_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_d_bits_size = auto_out_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  nodeOut_d_bits_source = auto_out_d_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_sink = auto_out_d_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_denied = auto_out_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_d_bits_data = auto_out_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_corrupt = auto_out_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_in_a_ready_0 = nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  source_i_bits_size = nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:150:28
  wire [4:0]  source_i_bits_source = nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:150:28
  wire [27:0] source_i_bits_address = nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:150:28
  wire [7:0]  source_i_bits_mask = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:150:28
  wire [63:0] source_i_bits_data = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:150:28
  wire        source_i_bits_corrupt = nodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:150:28
  wire        auto_in_d_valid_0 = nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_in_d_bits_opcode_0 = nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_d_bits_param_0 = nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  auto_in_d_bits_size_0 = nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  auto_in_d_bits_source_0 = nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_d_bits_sink_0 = nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_d_bits_denied_0 = nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] auto_in_d_bits_data_0 = nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_d_bits_corrupt_0 = nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_out_a_valid_0 = nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_a_bits_opcode_0 = nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_a_bits_param_0 = nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  auto_out_a_bits_size_0 = nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  auto_out_a_bits_source_0 = nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [27:0] auto_out_a_bits_address_0 = nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  auto_out_a_bits_mask_0 = nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] auto_out_a_bits_data_0 = nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_a_bits_corrupt_0 = nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_d_ready_0 = nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeIn_d_bits_param = nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeIn_d_bits_size = nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeIn_d_bits_source = nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeIn_d_bits_sink = nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  reg  [1:0]  cam_s_0_state;	// src/main/scala/tilelink/AtomicAutomata.scala:78:28
  reg  [2:0]  cam_a_0_bits_opcode;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
  reg  [2:0]  cam_a_0_bits_param;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
  reg  [3:0]  cam_a_0_bits_size;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
  wire [3:0]  source_c_bits_a_size = cam_a_0_bits_size;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, src/main/scala/tilelink/Edges.scala:473:17
  reg  [4:0]  cam_a_0_bits_source;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
  wire [4:0]  source_c_bits_a_source = cam_a_0_bits_source;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, src/main/scala/tilelink/Edges.scala:473:17
  reg  [27:0] cam_a_0_bits_address;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
  wire [27:0] source_c_bits_a_address = cam_a_0_bits_address;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, src/main/scala/tilelink/Edges.scala:473:17
  reg  [7:0]  cam_a_0_bits_mask;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
  reg  [63:0] cam_a_0_bits_data;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
  reg         cam_a_0_bits_corrupt;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
  reg  [3:0]  cam_a_0_lut;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
  reg  [63:0] cam_d_0_data;	// src/main/scala/tilelink/AtomicAutomata.scala:80:24
  reg         cam_d_0_denied;	// src/main/scala/tilelink/AtomicAutomata.scala:80:24
  reg         cam_d_0_corrupt;	// src/main/scala/tilelink/AtomicAutomata.scala:80:24
  wire        cam_free_0 = ~(|cam_s_0_state);	// src/main/scala/tilelink/AtomicAutomata.scala:78:28, :82:44
  wire        a_cam_sel_free_0 = cam_free_0;	// src/main/scala/tilelink/AtomicAutomata.scala:82:44, :112:82
  wire        cam_amo_0 = cam_s_0_state == 2'h2;	// src/main/scala/tilelink/AtomicAutomata.scala:78:28, :83:44
  wire        a_cam_sel_put_0 = cam_amo_0;	// src/main/scala/tilelink/AtomicAutomata.scala:83:44, :99:80
  wire        source_c_valid = cam_amo_0;	// src/main/scala/tilelink/AtomicAutomata.scala:83:44, :161:28
  wire        cam_abusy_0 = (&cam_s_0_state) | cam_amo_0;	// src/main/scala/tilelink/AtomicAutomata.scala:78:28, :83:44, :84:{49,57}
  wire        a_cam_busy = cam_abusy_0;	// src/main/scala/tilelink/AtomicAutomata.scala:84:57, :107:96
  wire        cam_dmatch_0 = |cam_s_0_state;	// src/main/scala/tilelink/AtomicAutomata.scala:78:28, :82:44, :85:49
  wire        _a_canArithmetic_T_3 = nodeIn_a_bits_size < 4'h4;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:92:38
  wire [3:0]  _GEN =
    {nodeIn_a_bits_address[27],
     nodeIn_a_bits_address[25],
     nodeIn_a_bits_address[16],
     ~(nodeIn_a_bits_address[13])};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}
  wire        a_canLogical = _a_canArithmetic_T_3 & ~(|_GEN);	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,46,59}, src/main/scala/tilelink/AtomicAutomata.scala:90:45, src/main/scala/tilelink/Parameters.scala:671:54
  wire        a_canArithmetic = _a_canArithmetic_T_3 & ~(|_GEN);	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,46,59}, src/main/scala/tilelink/AtomicAutomata.scala:91:45, src/main/scala/tilelink/Parameters.scala:671:54
  wire        a_isLogical = nodeIn_a_bits_opcode == 3'h3;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:92:47
  wire        a_isArithmetic = nodeIn_a_bits_opcode == 3'h2;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:93:47
  wire        a_isSupported =
    a_isLogical ? a_canLogical : ~a_isArithmetic | a_canArithmetic;	// src/main/scala/tilelink/AtomicAutomata.scala:90:45, :91:45, :92:47, :93:47, :94:{32,63}
  wire [1:0]  indexes_0 = {cam_a_0_bits_data[0], cam_d_0_data[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_1 = {cam_a_0_bits_data[1], cam_d_0_data[1]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_2 = {cam_a_0_bits_data[2], cam_d_0_data[2]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_3 = {cam_a_0_bits_data[3], cam_d_0_data[3]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_4 = {cam_a_0_bits_data[4], cam_d_0_data[4]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_5 = {cam_a_0_bits_data[5], cam_d_0_data[5]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_6 = {cam_a_0_bits_data[6], cam_d_0_data[6]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_7 = {cam_a_0_bits_data[7], cam_d_0_data[7]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_8 = {cam_a_0_bits_data[8], cam_d_0_data[8]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_9 = {cam_a_0_bits_data[9], cam_d_0_data[9]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_10 = {cam_a_0_bits_data[10], cam_d_0_data[10]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_11 = {cam_a_0_bits_data[11], cam_d_0_data[11]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_12 = {cam_a_0_bits_data[12], cam_d_0_data[12]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_13 = {cam_a_0_bits_data[13], cam_d_0_data[13]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_14 = {cam_a_0_bits_data[14], cam_d_0_data[14]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_15 = {cam_a_0_bits_data[15], cam_d_0_data[15]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_16 = {cam_a_0_bits_data[16], cam_d_0_data[16]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_17 = {cam_a_0_bits_data[17], cam_d_0_data[17]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_18 = {cam_a_0_bits_data[18], cam_d_0_data[18]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_19 = {cam_a_0_bits_data[19], cam_d_0_data[19]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_20 = {cam_a_0_bits_data[20], cam_d_0_data[20]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_21 = {cam_a_0_bits_data[21], cam_d_0_data[21]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_22 = {cam_a_0_bits_data[22], cam_d_0_data[22]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_23 = {cam_a_0_bits_data[23], cam_d_0_data[23]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_24 = {cam_a_0_bits_data[24], cam_d_0_data[24]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_25 = {cam_a_0_bits_data[25], cam_d_0_data[25]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_26 = {cam_a_0_bits_data[26], cam_d_0_data[26]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_27 = {cam_a_0_bits_data[27], cam_d_0_data[27]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_28 = {cam_a_0_bits_data[28], cam_d_0_data[28]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_29 = {cam_a_0_bits_data[29], cam_d_0_data[29]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_30 = {cam_a_0_bits_data[30], cam_d_0_data[30]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_31 = {cam_a_0_bits_data[31], cam_d_0_data[31]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_32 = {cam_a_0_bits_data[32], cam_d_0_data[32]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_33 = {cam_a_0_bits_data[33], cam_d_0_data[33]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_34 = {cam_a_0_bits_data[34], cam_d_0_data[34]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_35 = {cam_a_0_bits_data[35], cam_d_0_data[35]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_36 = {cam_a_0_bits_data[36], cam_d_0_data[36]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_37 = {cam_a_0_bits_data[37], cam_d_0_data[37]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_38 = {cam_a_0_bits_data[38], cam_d_0_data[38]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_39 = {cam_a_0_bits_data[39], cam_d_0_data[39]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_40 = {cam_a_0_bits_data[40], cam_d_0_data[40]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_41 = {cam_a_0_bits_data[41], cam_d_0_data[41]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_42 = {cam_a_0_bits_data[42], cam_d_0_data[42]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_43 = {cam_a_0_bits_data[43], cam_d_0_data[43]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_44 = {cam_a_0_bits_data[44], cam_d_0_data[44]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_45 = {cam_a_0_bits_data[45], cam_d_0_data[45]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_46 = {cam_a_0_bits_data[46], cam_d_0_data[46]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_47 = {cam_a_0_bits_data[47], cam_d_0_data[47]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_48 = {cam_a_0_bits_data[48], cam_d_0_data[48]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_49 = {cam_a_0_bits_data[49], cam_d_0_data[49]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_50 = {cam_a_0_bits_data[50], cam_d_0_data[50]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_51 = {cam_a_0_bits_data[51], cam_d_0_data[51]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_52 = {cam_a_0_bits_data[52], cam_d_0_data[52]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_53 = {cam_a_0_bits_data[53], cam_d_0_data[53]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_54 = {cam_a_0_bits_data[54], cam_d_0_data[54]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_55 = {cam_a_0_bits_data[55], cam_d_0_data[55]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_56 = {cam_a_0_bits_data[56], cam_d_0_data[56]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_57 = {cam_a_0_bits_data[57], cam_d_0_data[57]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_58 = {cam_a_0_bits_data[58], cam_d_0_data[58]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_59 = {cam_a_0_bits_data[59], cam_d_0_data[59]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_60 = {cam_a_0_bits_data[60], cam_d_0_data[60]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_61 = {cam_a_0_bits_data[61], cam_d_0_data[61]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_62 = {cam_a_0_bits_data[62], cam_d_0_data[62]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [1:0]  indexes_63 = {cam_a_0_bits_data[63], cam_d_0_data[63]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{59,63,73}
  wire [3:0]  _logic_out_T = cam_a_0_lut >> indexes_0;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_2 = cam_a_0_lut >> indexes_1;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_4 = cam_a_0_lut >> indexes_2;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_6 = cam_a_0_lut >> indexes_3;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_8 = cam_a_0_lut >> indexes_4;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_10 = cam_a_0_lut >> indexes_5;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_12 = cam_a_0_lut >> indexes_6;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_14 = cam_a_0_lut >> indexes_7;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_16 = cam_a_0_lut >> indexes_8;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_18 = cam_a_0_lut >> indexes_9;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_20 = cam_a_0_lut >> indexes_10;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_22 = cam_a_0_lut >> indexes_11;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_24 = cam_a_0_lut >> indexes_12;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_26 = cam_a_0_lut >> indexes_13;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_28 = cam_a_0_lut >> indexes_14;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_30 = cam_a_0_lut >> indexes_15;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_32 = cam_a_0_lut >> indexes_16;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_34 = cam_a_0_lut >> indexes_17;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_36 = cam_a_0_lut >> indexes_18;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_38 = cam_a_0_lut >> indexes_19;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_40 = cam_a_0_lut >> indexes_20;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_42 = cam_a_0_lut >> indexes_21;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_44 = cam_a_0_lut >> indexes_22;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_46 = cam_a_0_lut >> indexes_23;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_48 = cam_a_0_lut >> indexes_24;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_50 = cam_a_0_lut >> indexes_25;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_52 = cam_a_0_lut >> indexes_26;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_54 = cam_a_0_lut >> indexes_27;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_56 = cam_a_0_lut >> indexes_28;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_58 = cam_a_0_lut >> indexes_29;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_60 = cam_a_0_lut >> indexes_30;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_62 = cam_a_0_lut >> indexes_31;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_64 = cam_a_0_lut >> indexes_32;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_66 = cam_a_0_lut >> indexes_33;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_68 = cam_a_0_lut >> indexes_34;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_70 = cam_a_0_lut >> indexes_35;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_72 = cam_a_0_lut >> indexes_36;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_74 = cam_a_0_lut >> indexes_37;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_76 = cam_a_0_lut >> indexes_38;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_78 = cam_a_0_lut >> indexes_39;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_80 = cam_a_0_lut >> indexes_40;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_82 = cam_a_0_lut >> indexes_41;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_84 = cam_a_0_lut >> indexes_42;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_86 = cam_a_0_lut >> indexes_43;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_88 = cam_a_0_lut >> indexes_44;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_90 = cam_a_0_lut >> indexes_45;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_92 = cam_a_0_lut >> indexes_46;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_94 = cam_a_0_lut >> indexes_47;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_96 = cam_a_0_lut >> indexes_48;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_98 = cam_a_0_lut >> indexes_49;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_100 = cam_a_0_lut >> indexes_50;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_102 = cam_a_0_lut >> indexes_51;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_104 = cam_a_0_lut >> indexes_52;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_106 = cam_a_0_lut >> indexes_53;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_108 = cam_a_0_lut >> indexes_54;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_110 = cam_a_0_lut >> indexes_55;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_112 = cam_a_0_lut >> indexes_56;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_114 = cam_a_0_lut >> indexes_57;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_116 = cam_a_0_lut >> indexes_58;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_118 = cam_a_0_lut >> indexes_59;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_120 = cam_a_0_lut >> indexes_60;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_122 = cam_a_0_lut >> indexes_61;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_124 = cam_a_0_lut >> indexes_62;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [3:0]  _logic_out_T_126 = cam_a_0_lut >> indexes_63;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:59, :116:57
  wire [1:0]  logic_out_lo_lo_lo_lo_lo = {_logic_out_T_2[0], _logic_out_T[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [1:0]  logic_out_lo_lo_lo_lo_hi = {_logic_out_T_6[0], _logic_out_T_4[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [3:0]  logic_out_lo_lo_lo_lo =
    {logic_out_lo_lo_lo_lo_hi, logic_out_lo_lo_lo_lo_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [1:0]  logic_out_lo_lo_lo_hi_lo = {_logic_out_T_10[0], _logic_out_T_8[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [1:0]  logic_out_lo_lo_lo_hi_hi = {_logic_out_T_14[0], _logic_out_T_12[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [3:0]  logic_out_lo_lo_lo_hi =
    {logic_out_lo_lo_lo_hi_hi, logic_out_lo_lo_lo_hi_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [7:0]  logic_out_lo_lo_lo = {logic_out_lo_lo_lo_hi, logic_out_lo_lo_lo_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [1:0]  logic_out_lo_lo_hi_lo_lo = {_logic_out_T_18[0], _logic_out_T_16[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [1:0]  logic_out_lo_lo_hi_lo_hi = {_logic_out_T_22[0], _logic_out_T_20[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [3:0]  logic_out_lo_lo_hi_lo =
    {logic_out_lo_lo_hi_lo_hi, logic_out_lo_lo_hi_lo_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [1:0]  logic_out_lo_lo_hi_hi_lo = {_logic_out_T_26[0], _logic_out_T_24[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [1:0]  logic_out_lo_lo_hi_hi_hi = {_logic_out_T_30[0], _logic_out_T_28[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [3:0]  logic_out_lo_lo_hi_hi =
    {logic_out_lo_lo_hi_hi_hi, logic_out_lo_lo_hi_hi_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [7:0]  logic_out_lo_lo_hi = {logic_out_lo_lo_hi_hi, logic_out_lo_lo_hi_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [15:0] logic_out_lo_lo = {logic_out_lo_lo_hi, logic_out_lo_lo_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [1:0]  logic_out_lo_hi_lo_lo_lo = {_logic_out_T_34[0], _logic_out_T_32[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [1:0]  logic_out_lo_hi_lo_lo_hi = {_logic_out_T_38[0], _logic_out_T_36[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [3:0]  logic_out_lo_hi_lo_lo =
    {logic_out_lo_hi_lo_lo_hi, logic_out_lo_hi_lo_lo_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [1:0]  logic_out_lo_hi_lo_hi_lo = {_logic_out_T_42[0], _logic_out_T_40[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [1:0]  logic_out_lo_hi_lo_hi_hi = {_logic_out_T_46[0], _logic_out_T_44[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [3:0]  logic_out_lo_hi_lo_hi =
    {logic_out_lo_hi_lo_hi_hi, logic_out_lo_hi_lo_hi_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [7:0]  logic_out_lo_hi_lo = {logic_out_lo_hi_lo_hi, logic_out_lo_hi_lo_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [1:0]  logic_out_lo_hi_hi_lo_lo = {_logic_out_T_50[0], _logic_out_T_48[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [1:0]  logic_out_lo_hi_hi_lo_hi = {_logic_out_T_54[0], _logic_out_T_52[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [3:0]  logic_out_lo_hi_hi_lo =
    {logic_out_lo_hi_hi_lo_hi, logic_out_lo_hi_hi_lo_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [1:0]  logic_out_lo_hi_hi_hi_lo = {_logic_out_T_58[0], _logic_out_T_56[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [1:0]  logic_out_lo_hi_hi_hi_hi = {_logic_out_T_62[0], _logic_out_T_60[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [3:0]  logic_out_lo_hi_hi_hi =
    {logic_out_lo_hi_hi_hi_hi, logic_out_lo_hi_hi_hi_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [7:0]  logic_out_lo_hi_hi = {logic_out_lo_hi_hi_hi, logic_out_lo_hi_hi_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [15:0] logic_out_lo_hi = {logic_out_lo_hi_hi, logic_out_lo_hi_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [31:0] logic_out_lo = {logic_out_lo_hi, logic_out_lo_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [1:0]  logic_out_hi_lo_lo_lo_lo = {_logic_out_T_66[0], _logic_out_T_64[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [1:0]  logic_out_hi_lo_lo_lo_hi = {_logic_out_T_70[0], _logic_out_T_68[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [3:0]  logic_out_hi_lo_lo_lo =
    {logic_out_hi_lo_lo_lo_hi, logic_out_hi_lo_lo_lo_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [1:0]  logic_out_hi_lo_lo_hi_lo = {_logic_out_T_74[0], _logic_out_T_72[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [1:0]  logic_out_hi_lo_lo_hi_hi = {_logic_out_T_78[0], _logic_out_T_76[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [3:0]  logic_out_hi_lo_lo_hi =
    {logic_out_hi_lo_lo_hi_hi, logic_out_hi_lo_lo_hi_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [7:0]  logic_out_hi_lo_lo = {logic_out_hi_lo_lo_hi, logic_out_hi_lo_lo_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [1:0]  logic_out_hi_lo_hi_lo_lo = {_logic_out_T_82[0], _logic_out_T_80[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [1:0]  logic_out_hi_lo_hi_lo_hi = {_logic_out_T_86[0], _logic_out_T_84[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [3:0]  logic_out_hi_lo_hi_lo =
    {logic_out_hi_lo_hi_lo_hi, logic_out_hi_lo_hi_lo_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [1:0]  logic_out_hi_lo_hi_hi_lo = {_logic_out_T_90[0], _logic_out_T_88[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [1:0]  logic_out_hi_lo_hi_hi_hi = {_logic_out_T_94[0], _logic_out_T_92[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [3:0]  logic_out_hi_lo_hi_hi =
    {logic_out_hi_lo_hi_hi_hi, logic_out_hi_lo_hi_hi_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [7:0]  logic_out_hi_lo_hi = {logic_out_hi_lo_hi_hi, logic_out_hi_lo_hi_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [15:0] logic_out_hi_lo = {logic_out_hi_lo_hi, logic_out_hi_lo_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [1:0]  logic_out_hi_hi_lo_lo_lo = {_logic_out_T_98[0], _logic_out_T_96[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [1:0]  logic_out_hi_hi_lo_lo_hi = {_logic_out_T_102[0], _logic_out_T_100[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [3:0]  logic_out_hi_hi_lo_lo =
    {logic_out_hi_hi_lo_lo_hi, logic_out_hi_hi_lo_lo_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [1:0]  logic_out_hi_hi_lo_hi_lo = {_logic_out_T_106[0], _logic_out_T_104[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [1:0]  logic_out_hi_hi_lo_hi_hi = {_logic_out_T_110[0], _logic_out_T_108[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [3:0]  logic_out_hi_hi_lo_hi =
    {logic_out_hi_hi_lo_hi_hi, logic_out_hi_hi_lo_hi_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [7:0]  logic_out_hi_hi_lo = {logic_out_hi_hi_lo_hi, logic_out_hi_hi_lo_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [1:0]  logic_out_hi_hi_hi_lo_lo = {_logic_out_T_114[0], _logic_out_T_112[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [1:0]  logic_out_hi_hi_hi_lo_hi = {_logic_out_T_118[0], _logic_out_T_116[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [3:0]  logic_out_hi_hi_hi_lo =
    {logic_out_hi_hi_hi_lo_hi, logic_out_hi_hi_hi_lo_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [1:0]  logic_out_hi_hi_hi_hi_lo = {_logic_out_T_122[0], _logic_out_T_120[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [1:0]  logic_out_hi_hi_hi_hi_hi = {_logic_out_T_126[0], _logic_out_T_124[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:116:{28,57}
  wire [3:0]  logic_out_hi_hi_hi_hi =
    {logic_out_hi_hi_hi_hi_hi, logic_out_hi_hi_hi_hi_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [7:0]  logic_out_hi_hi_hi = {logic_out_hi_hi_hi_hi, logic_out_hi_hi_hi_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [15:0] logic_out_hi_hi = {logic_out_hi_hi_hi, logic_out_hi_hi_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [31:0] logic_out_hi = {logic_out_hi_hi, logic_out_hi_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire [63:0] logic_out = {logic_out_hi, logic_out_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:116:28
  wire        unsigned_0 = cam_a_0_bits_param[1];	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :119:42
  wire        take_max = cam_a_0_bits_param[0];	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :120:42
  wire        adder = cam_a_0_bits_param[2];	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :121:39
  wire [7:0]  _signSel_T = ~cam_a_0_bits_mask;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :123:25
  wire [7:0]  signSel = ~{_signSel_T[7], _signSel_T[6:0] | cam_a_0_bits_mask[7:1]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :123:{23,25,31,39}
  wire [1:0]  signbits_a_lo_lo = {cam_a_0_bits_data[15], cam_a_0_bits_data[7]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:63, :124:29
  wire [1:0]  signbits_a_lo_hi = {cam_a_0_bits_data[31], cam_a_0_bits_data[23]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:63, :124:29
  wire [3:0]  signbits_a_lo = {signbits_a_lo_hi, signbits_a_lo_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:124:29
  wire [1:0]  signbits_a_hi_lo = {cam_a_0_bits_data[47], cam_a_0_bits_data[39]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:63, :124:29
  wire [1:0]  signbits_a_hi_hi = {cam_a_0_bits_data[63], cam_a_0_bits_data[55]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:63, :124:29
  wire [3:0]  signbits_a_hi = {signbits_a_hi_hi, signbits_a_hi_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:124:29
  wire [7:0]  signbits_a = {signbits_a_hi, signbits_a_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:124:29
  wire [1:0]  signbits_d_lo_lo = {cam_d_0_data[15], cam_d_0_data[7]};	// src/main/scala/tilelink/AtomicAutomata.scala:80:24, :115:73, :125:29
  wire [1:0]  signbits_d_lo_hi = {cam_d_0_data[31], cam_d_0_data[23]};	// src/main/scala/tilelink/AtomicAutomata.scala:80:24, :115:73, :125:29
  wire [3:0]  signbits_d_lo = {signbits_d_lo_hi, signbits_d_lo_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:125:29
  wire [1:0]  signbits_d_hi_lo = {cam_d_0_data[47], cam_d_0_data[39]};	// src/main/scala/tilelink/AtomicAutomata.scala:80:24, :115:73, :125:29
  wire [1:0]  signbits_d_hi_hi = {cam_d_0_data[63], cam_d_0_data[55]};	// src/main/scala/tilelink/AtomicAutomata.scala:80:24, :115:73, :125:29
  wire [3:0]  signbits_d_hi = {signbits_d_hi_hi, signbits_d_hi_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:125:29
  wire [7:0]  signbits_d = {signbits_d_hi, signbits_d_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:125:29
  wire [7:0]  signbit_a = {signbits_a[6:0] & signSel[6:0], 1'h0};	// src/main/scala/tilelink/AtomicAutomata.scala:123:23, :124:29, :127:{38,54}
  wire [7:0]  signbit_d = {signbits_d[6:0] & signSel[6:0], 1'h0};	// src/main/scala/tilelink/AtomicAutomata.scala:123:23, :125:29, :128:{38,54}
  wire [7:0]  _signext_a_T_2 = signbit_a | {signbit_a[6:0], 1'h0};	// src/main/scala/tilelink/AtomicAutomata.scala:127:54, src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  _signext_a_T_5 = _signext_a_T_2 | {_signext_a_T_2[5:0], 2'h0};	// src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  _signext_a_T_9 = _signext_a_T_5 | {_signext_a_T_5[3:0], 4'h0};	// src/main/scala/util/package.scala:245:{43,53}
  wire [15:0] signext_a_lo_lo = {{8{_signext_a_T_9[1]}}, {8{_signext_a_T_9[0]}}};	// src/main/scala/tilelink/AtomicAutomata.scala:129:40, src/main/scala/util/package.scala:245:43
  wire [15:0] signext_a_lo_hi = {{8{_signext_a_T_9[3]}}, {8{_signext_a_T_9[2]}}};	// src/main/scala/tilelink/AtomicAutomata.scala:129:40, src/main/scala/util/package.scala:245:43
  wire [31:0] signext_a_lo = {signext_a_lo_hi, signext_a_lo_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:129:40
  wire [15:0] signext_a_hi_lo = {{8{_signext_a_T_9[5]}}, {8{_signext_a_T_9[4]}}};	// src/main/scala/tilelink/AtomicAutomata.scala:129:40, src/main/scala/util/package.scala:245:43
  wire [15:0] signext_a_hi_hi = {{8{_signext_a_T_9[7]}}, {8{_signext_a_T_9[6]}}};	// src/main/scala/tilelink/AtomicAutomata.scala:129:40, src/main/scala/util/package.scala:245:43
  wire [31:0] signext_a_hi = {signext_a_hi_hi, signext_a_hi_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:129:40
  wire [63:0] signext_a = {signext_a_hi, signext_a_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:129:40
  wire [7:0]  _signext_d_T_2 = signbit_d | {signbit_d[6:0], 1'h0};	// src/main/scala/tilelink/AtomicAutomata.scala:128:54, src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  _signext_d_T_5 = _signext_d_T_2 | {_signext_d_T_2[5:0], 2'h0};	// src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  _signext_d_T_9 = _signext_d_T_5 | {_signext_d_T_5[3:0], 4'h0};	// src/main/scala/util/package.scala:245:{43,53}
  wire [15:0] signext_d_lo_lo = {{8{_signext_d_T_9[1]}}, {8{_signext_d_T_9[0]}}};	// src/main/scala/tilelink/AtomicAutomata.scala:130:40, src/main/scala/util/package.scala:245:43
  wire [15:0] signext_d_lo_hi = {{8{_signext_d_T_9[3]}}, {8{_signext_d_T_9[2]}}};	// src/main/scala/tilelink/AtomicAutomata.scala:130:40, src/main/scala/util/package.scala:245:43
  wire [31:0] signext_d_lo = {signext_d_lo_hi, signext_d_lo_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:130:40
  wire [15:0] signext_d_hi_lo = {{8{_signext_d_T_9[5]}}, {8{_signext_d_T_9[4]}}};	// src/main/scala/tilelink/AtomicAutomata.scala:130:40, src/main/scala/util/package.scala:245:43
  wire [15:0] signext_d_hi_hi = {{8{_signext_d_T_9[7]}}, {8{_signext_d_T_9[6]}}};	// src/main/scala/tilelink/AtomicAutomata.scala:130:40, src/main/scala/util/package.scala:245:43
  wire [31:0] signext_d_hi = {signext_d_hi_hi, signext_d_hi_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:130:40
  wire [63:0] signext_d = {signext_d_hi, signext_d_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:130:40
  wire [15:0] wide_mask_lo_lo = {{8{cam_a_0_bits_mask[1]}}, {8{cam_a_0_bits_mask[0]}}};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :132:40
  wire [15:0] wide_mask_lo_hi = {{8{cam_a_0_bits_mask[3]}}, {8{cam_a_0_bits_mask[2]}}};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :132:40
  wire [31:0] wide_mask_lo = {wide_mask_lo_hi, wide_mask_lo_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:132:40
  wire [15:0] wide_mask_hi_lo = {{8{cam_a_0_bits_mask[5]}}, {8{cam_a_0_bits_mask[4]}}};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :132:40
  wire [15:0] wide_mask_hi_hi = {{8{cam_a_0_bits_mask[7]}}, {8{cam_a_0_bits_mask[6]}}};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :132:40
  wire [31:0] wide_mask_hi = {wide_mask_hi_hi, wide_mask_hi_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:132:40
  wire [63:0] wide_mask = {wide_mask_hi, wide_mask_lo};	// src/main/scala/tilelink/AtomicAutomata.scala:132:40
  wire [63:0] a_a_ext = cam_a_0_bits_data & wide_mask | signext_a;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :129:40, :132:40, :133:{28,41}
  wire [63:0] a_d_ext = cam_d_0_data & wide_mask | signext_d;	// src/main/scala/tilelink/AtomicAutomata.scala:80:24, :130:40, :132:40, :134:{28,41}
  wire [63:0] a_d_inv = {64{~adder}} ^ a_d_ext;	// src/main/scala/tilelink/AtomicAutomata.scala:121:39, :134:41, :135:26
  wire [63:0] adder_out = a_a_ext + a_d_inv;	// src/main/scala/tilelink/AtomicAutomata.scala:133:41, :135:26, :136:33
  wire        a_bigger_uneq = unsigned_0 == a_a_ext[63];	// src/main/scala/tilelink/AtomicAutomata.scala:119:42, :133:41, :138:{38,49}
  wire        a_bigger = a_a_ext[63] == a_d_ext[63] ? ~(adder_out[63]) : a_bigger_uneq;	// src/main/scala/tilelink/AtomicAutomata.scala:133:41, :134:41, :136:33, :138:{38,49}, :139:{27,39,50,55,65}
  wire        pick_a = take_max == a_bigger;	// src/main/scala/tilelink/AtomicAutomata.scala:120:42, :139:27, :140:31
  wire [63:0] arith_out = adder ? adder_out : pick_a ? cam_a_0_bits_data : cam_d_0_data;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :121:39, :136:33, :140:31, :141:{28,50}
  wire [63:0] amo_data = cam_a_0_bits_opcode[0] ? logic_out : arith_out;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :116:28, :141:28, :147:{14,34}
  wire [63:0] source_c_bits_a_data = amo_data;	// src/main/scala/tilelink/AtomicAutomata.scala:147:14, src/main/scala/tilelink/Edges.scala:473:17
  wire        a_allow = ~a_cam_busy & (a_isSupported | cam_free_0);	// src/main/scala/tilelink/AtomicAutomata.scala:82:44, :94:32, :107:96, :151:{23,35,53}
  wire        source_i_ready;	// src/main/scala/tilelink/AtomicAutomata.scala:150:28
  assign nodeIn_a_ready = source_i_ready & a_allow;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:150:28, :151:35, :152:38
  wire        source_i_valid = nodeIn_a_valid & a_allow;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:150:28, :151:35, :153:38
  wire [2:0]  source_i_bits_opcode = a_isSupported ? nodeIn_a_bits_opcode : 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:94:32, :150:28, :154:24, :155:31, :156:32
  wire [2:0]  source_i_bits_param = a_isSupported ? nodeIn_a_bits_param : 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:94:32, :150:28, :154:24, :155:31, :157:32
  wire [7:0]  source_c_bits_a_mask;	// src/main/scala/tilelink/Edges.scala:473:17
  wire        source_c_bits_a_corrupt;	// src/main/scala/tilelink/Edges.scala:473:17
  assign source_c_bits_a_corrupt = cam_a_0_bits_corrupt | cam_d_0_corrupt;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :168:45, src/main/scala/tilelink/Edges.scala:473:17
  wire        source_c_bits_legal =
    cam_a_0_bits_size < 4'hD
    & {cam_a_0_bits_address[27],
       cam_a_0_bits_address[25],
       cam_a_0_bits_address[16],
       ~(cam_a_0_bits_address[13])} == 4'h0 | cam_a_0_bits_size < 4'h7
    & ({cam_a_0_bits_address[27],
        cam_a_0_bits_address[25],
        cam_a_0_bits_address[16],
        cam_a_0_bits_address[13]} == 4'h0
       | {cam_a_0_bits_address[27],
          ~(cam_a_0_bits_address[25]),
          cam_a_0_bits_address[16]} == 3'h0 | cam_a_0_bits_address[27]);	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{31,41,46,59}, src/main/scala/tilelink/AtomicAutomata.scala:79:24, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [3:0]  source_c_bits_size = source_c_bits_a_size;	// src/main/scala/tilelink/AtomicAutomata.scala:161:28, src/main/scala/tilelink/Edges.scala:473:17
  wire [4:0]  source_c_bits_source = source_c_bits_a_source;	// src/main/scala/tilelink/AtomicAutomata.scala:161:28, src/main/scala/tilelink/Edges.scala:473:17
  wire [27:0] source_c_bits_address = source_c_bits_a_address;	// src/main/scala/tilelink/AtomicAutomata.scala:161:28, src/main/scala/tilelink/Edges.scala:473:17
  wire [7:0]  source_c_bits_mask = source_c_bits_a_mask;	// src/main/scala/tilelink/AtomicAutomata.scala:161:28, src/main/scala/tilelink/Edges.scala:473:17
  wire [63:0] source_c_bits_data = source_c_bits_a_data;	// src/main/scala/tilelink/AtomicAutomata.scala:161:28, src/main/scala/tilelink/Edges.scala:473:17
  wire        source_c_bits_corrupt = source_c_bits_a_corrupt;	// src/main/scala/tilelink/AtomicAutomata.scala:161:28, src/main/scala/tilelink/Edges.scala:473:17
  wire [1:0]  source_c_bits_a_mask_sizeOH_shiftAmount = cam_a_0_bits_size[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/AtomicAutomata.scala:79:24
  wire [3:0]  _source_c_bits_a_mask_sizeOH_T_1 =
    4'h1 << source_c_bits_a_mask_sizeOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]  source_c_bits_a_mask_sizeOH = {_source_c_bits_a_mask_sizeOH_T_1[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/util/Misc.scala:202:81
  wire        _source_c_bits_a_mask_T = cam_a_0_bits_size > 4'h2;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, src/main/scala/util/Misc.scala:206:21
  wire        source_c_bits_a_mask_size = source_c_bits_a_mask_sizeOH[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        source_c_bits_a_mask_bit = cam_a_0_bits_address[2];	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, src/main/scala/util/Misc.scala:210:26
  wire        source_c_bits_a_mask_eq_1 = source_c_bits_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        source_c_bits_a_mask_nbit = ~source_c_bits_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        source_c_bits_a_mask_eq = source_c_bits_a_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        source_c_bits_a_mask_acc =
    _source_c_bits_a_mask_T | source_c_bits_a_mask_size & source_c_bits_a_mask_eq;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire        source_c_bits_a_mask_acc_1 =
    _source_c_bits_a_mask_T | source_c_bits_a_mask_size & source_c_bits_a_mask_eq_1;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire        source_c_bits_a_mask_size_1 = source_c_bits_a_mask_sizeOH[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        source_c_bits_a_mask_bit_1 = cam_a_0_bits_address[1];	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, src/main/scala/util/Misc.scala:210:26
  wire        source_c_bits_a_mask_nbit_1 = ~source_c_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        source_c_bits_a_mask_eq_2 =
    source_c_bits_a_mask_eq & source_c_bits_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        source_c_bits_a_mask_acc_2 =
    source_c_bits_a_mask_acc | source_c_bits_a_mask_size_1 & source_c_bits_a_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        source_c_bits_a_mask_eq_3 =
    source_c_bits_a_mask_eq & source_c_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        source_c_bits_a_mask_acc_3 =
    source_c_bits_a_mask_acc | source_c_bits_a_mask_size_1 & source_c_bits_a_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        source_c_bits_a_mask_eq_4 =
    source_c_bits_a_mask_eq_1 & source_c_bits_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        source_c_bits_a_mask_acc_4 =
    source_c_bits_a_mask_acc_1 | source_c_bits_a_mask_size_1 & source_c_bits_a_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        source_c_bits_a_mask_eq_5 =
    source_c_bits_a_mask_eq_1 & source_c_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        source_c_bits_a_mask_acc_5 =
    source_c_bits_a_mask_acc_1 | source_c_bits_a_mask_size_1 & source_c_bits_a_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        source_c_bits_a_mask_size_2 = source_c_bits_a_mask_sizeOH[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        source_c_bits_a_mask_bit_2 = cam_a_0_bits_address[0];	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, src/main/scala/util/Misc.scala:210:26
  wire        source_c_bits_a_mask_nbit_2 = ~source_c_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        source_c_bits_a_mask_eq_6 =
    source_c_bits_a_mask_eq_2 & source_c_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        source_c_bits_a_mask_acc_6 =
    source_c_bits_a_mask_acc_2 | source_c_bits_a_mask_size_2 & source_c_bits_a_mask_eq_6;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        source_c_bits_a_mask_eq_7 =
    source_c_bits_a_mask_eq_2 & source_c_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        source_c_bits_a_mask_acc_7 =
    source_c_bits_a_mask_acc_2 | source_c_bits_a_mask_size_2 & source_c_bits_a_mask_eq_7;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        source_c_bits_a_mask_eq_8 =
    source_c_bits_a_mask_eq_3 & source_c_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        source_c_bits_a_mask_acc_8 =
    source_c_bits_a_mask_acc_3 | source_c_bits_a_mask_size_2 & source_c_bits_a_mask_eq_8;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        source_c_bits_a_mask_eq_9 =
    source_c_bits_a_mask_eq_3 & source_c_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        source_c_bits_a_mask_acc_9 =
    source_c_bits_a_mask_acc_3 | source_c_bits_a_mask_size_2 & source_c_bits_a_mask_eq_9;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        source_c_bits_a_mask_eq_10 =
    source_c_bits_a_mask_eq_4 & source_c_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        source_c_bits_a_mask_acc_10 =
    source_c_bits_a_mask_acc_4 | source_c_bits_a_mask_size_2 & source_c_bits_a_mask_eq_10;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        source_c_bits_a_mask_eq_11 =
    source_c_bits_a_mask_eq_4 & source_c_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        source_c_bits_a_mask_acc_11 =
    source_c_bits_a_mask_acc_4 | source_c_bits_a_mask_size_2 & source_c_bits_a_mask_eq_11;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        source_c_bits_a_mask_eq_12 =
    source_c_bits_a_mask_eq_5 & source_c_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        source_c_bits_a_mask_acc_12 =
    source_c_bits_a_mask_acc_5 | source_c_bits_a_mask_size_2 & source_c_bits_a_mask_eq_12;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        source_c_bits_a_mask_eq_13 =
    source_c_bits_a_mask_eq_5 & source_c_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        source_c_bits_a_mask_acc_13 =
    source_c_bits_a_mask_acc_5 | source_c_bits_a_mask_size_2 & source_c_bits_a_mask_eq_13;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]  source_c_bits_a_mask_lo_lo =
    {source_c_bits_a_mask_acc_7, source_c_bits_a_mask_acc_6};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]  source_c_bits_a_mask_lo_hi =
    {source_c_bits_a_mask_acc_9, source_c_bits_a_mask_acc_8};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]  source_c_bits_a_mask_lo =
    {source_c_bits_a_mask_lo_hi, source_c_bits_a_mask_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  source_c_bits_a_mask_hi_lo =
    {source_c_bits_a_mask_acc_11, source_c_bits_a_mask_acc_10};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]  source_c_bits_a_mask_hi_hi =
    {source_c_bits_a_mask_acc_13, source_c_bits_a_mask_acc_12};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]  source_c_bits_a_mask_hi =
    {source_c_bits_a_mask_hi_hi, source_c_bits_a_mask_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  assign source_c_bits_a_mask = {source_c_bits_a_mask_hi, source_c_bits_a_mask_lo};	// src/main/scala/tilelink/Edges.scala:473:17, src/main/scala/util/Misc.scala:222:10
  wire [26:0] _decode_T_1 = 27'hFFF << nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:235:71
  wire [8:0]  decode = ~(_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        opdata = ~(nodeIn_a_bits_opcode[2]);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:93:{28,37}
  reg  [8:0]  beatsLeft;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle = beatsLeft == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch = idle & nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  wire        readys_1 = ~source_c_valid;	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:27, src/main/scala/tilelink/AtomicAutomata.scala:161:28
  wire        winner_0 = readys_0 & source_c_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/AtomicAutomata.scala:161:28
  wire        winner_1 = readys_1 & source_i_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/AtomicAutomata.scala:150:28
  wire        prefixOR_1 = winner_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _nodeOut_a_valid_T = source_c_valid | source_i_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/AtomicAutomata.scala:150:28, :161:28
  `ifndef SYNTHESIS	// src/main/scala/tilelink/Arbiter.scala:77:13
    always @(posedge clock) begin	// src/main/scala/tilelink/Arbiter.scala:77:13
      if (~reset & ~(~prefixOR_1 | ~winner_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset & ~(~_nodeOut_a_valid_T | winner_0 | winner_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :77:13, :79:{14,15,31,36,54}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [8:0]  maskedBeats_1 = winner_1 & opdata ? decode : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [8:0]  initBeats = maskedBeats_1;	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_0 = idle ? winner_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1 = idle ? winner_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_0 = idle ? readys_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1 = idle ? readys_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        source_c_ready = nodeOut_a_ready & allowed_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/AtomicAutomata.scala:161:28
  assign source_i_ready = nodeOut_a_ready & allowed_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/AtomicAutomata.scala:150:28
  assign nodeOut_a_valid =
    idle ? _nodeOut_a_valid_T : state_0 & source_c_valid | state_1 & source_i_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, src/main/scala/tilelink/AtomicAutomata.scala:150:28, :161:28
  assign nodeOut_a_bits_corrupt =
    muxState_0 & source_c_bits_corrupt | muxState_1 & source_i_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/AtomicAutomata.scala:150:28, :161:28
  assign nodeOut_a_bits_data =
    (muxState_0 ? source_c_bits_data : 64'h0) | (muxState_1 ? source_i_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/AtomicAutomata.scala:150:28, :161:28
  assign nodeOut_a_bits_mask =
    (muxState_0 ? source_c_bits_mask : 8'h0) | (muxState_1 ? source_i_bits_mask : 8'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/AtomicAutomata.scala:150:28, :161:28
  assign nodeOut_a_bits_address =
    (muxState_0 ? source_c_bits_address : 28'h0)
    | (muxState_1 ? source_i_bits_address : 28'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/AtomicAutomata.scala:150:28, :161:28
  assign nodeOut_a_bits_source =
    (muxState_0 ? source_c_bits_source : 5'h0)
    | (muxState_1 ? source_i_bits_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/AtomicAutomata.scala:150:28, :161:28
  assign nodeOut_a_bits_size =
    (muxState_0 ? source_c_bits_size : 4'h0) | (muxState_1 ? source_i_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/AtomicAutomata.scala:150:28, :161:28
  assign nodeOut_a_bits_param = muxState_1 ? source_i_bits_param : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/AtomicAutomata.scala:150:28
  assign nodeOut_a_bits_opcode = muxState_1 ? source_i_bits_opcode : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/AtomicAutomata.scala:150:28
  wire        _d_first_T = nodeOut_d_ready & nodeOut_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [26:0] _d_first_beats1_decode_T_1 = 27'hFFF << nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:235:71
  wire [8:0]  d_first_beats1_decode = ~(_d_first_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        d_first_beats1_opdata = nodeOut_d_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:107:36
  wire [8:0]  d_first_beats1 = d_first_beats1_opdata ? d_first_beats1_decode : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  reg  [8:0]  d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [8:0]  d_first_counter1 = d_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire        d_first = d_first_counter == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        d_first_last = d_first_counter == 9'h1 | d_first_beats1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire        d_first_done = d_first_last & _d_first_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [8:0]  d_first_count = d_first_beats1 & ~d_first_counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire        d_cam_sel_raw_0 = cam_a_0_bits_source == nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:79:24, :206:53
  wire        d_cam_sel_match_0 = d_cam_sel_raw_0 & cam_dmatch_0;	// src/main/scala/tilelink/AtomicAutomata.scala:85:49, :206:53, :207:83
  wire        d_cam_sel_0 = d_cam_sel_match_0;	// src/main/scala/tilelink/AtomicAutomata.scala:207:83, :213:85
  wire        d_cam_sel_any = d_cam_sel_match_0;	// src/main/scala/tilelink/AtomicAutomata.scala:207:83, :214:46
  wire        d_ackd = nodeOut_d_bits_opcode == 3'h1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/AtomicAutomata.scala:215:40
  wire        d_ack = nodeOut_d_bits_opcode == 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/AtomicAutomata.scala:216:40
  wire        d_drop = d_first & d_ackd & d_cam_sel_any;	// src/main/scala/tilelink/AtomicAutomata.scala:214:46, :215:40, :234:{30,40}, src/main/scala/tilelink/Edges.scala:232:25
  wire        d_replace = d_first & d_ack & d_cam_sel_match_0;	// src/main/scala/tilelink/AtomicAutomata.scala:207:83, :216:40, :235:{33,42}, src/main/scala/tilelink/Edges.scala:232:25
  assign nodeIn_d_valid = nodeOut_d_valid & ~d_drop;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/AtomicAutomata.scala:234:40, :237:{35,38}
  assign nodeOut_d_ready = nodeIn_d_ready | d_drop;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/AtomicAutomata.scala:234:40, :238:35
  assign nodeIn_d_bits_opcode = d_replace ? 3'h1 : nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/AtomicAutomata.scala:235:42, :240:19, :241:26, :242:28
  assign nodeIn_d_bits_data = d_replace ? cam_d_0_data : nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/AtomicAutomata.scala:80:24, :235:42, :240:19, :241:26, :243:26
  assign nodeIn_d_bits_corrupt =
    d_replace ? cam_d_0_corrupt | nodeOut_d_bits_denied : nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/AtomicAutomata.scala:80:24, :235:42, :240:19, :241:26, :244:{29,46}
  assign nodeIn_d_bits_denied = d_replace & cam_d_0_denied | nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/AtomicAutomata.scala:80:24, :235:42, :240:19, :241:26, :245:29
  always @(posedge clock) begin
    automatic logic _GEN_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/AtomicAutomata.scala:79:24, :176:{29,48}, :178:23, :180:24
    automatic logic _GEN_1;	// src/main/scala/tilelink/AtomicAutomata.scala:218:26
    _GEN_0 = source_i_ready & source_i_valid & ~a_isSupported & a_cam_sel_free_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/AtomicAutomata.scala:79:24, :94:32, :112:82, :150:28, :155:15, :176:{29,48}, :178:23, :180:24
    _GEN_1 = _d_first_T & d_first;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/AtomicAutomata.scala:218:26, src/main/scala/tilelink/Edges.scala:232:25
    if (reset) begin
      cam_s_0_state <= 2'h0;	// src/main/scala/tilelink/AtomicAutomata.scala:78:28
      beatsLeft <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      state_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      d_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
    end
    else begin
      if (_GEN_1 & d_cam_sel_0)	// src/main/scala/tilelink/AtomicAutomata.scala:196:30, :213:85, :218:{26,38}, :227:23, :229:23
        cam_s_0_state <= {d_ackd, 1'h0};	// src/main/scala/tilelink/AtomicAutomata.scala:78:28, :215:40, :229:29
      else if (source_c_ready & source_c_valid & a_cam_sel_put_0)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/AtomicAutomata.scala:99:80, :161:28, :176:48, :196:30, :198:23, :199:23
        cam_s_0_state <= 2'h1;	// src/main/scala/tilelink/AtomicAutomata.scala:78:28
      else if (_GEN_0)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/AtomicAutomata.scala:79:24, :176:{29,48}, :178:23, :180:24
        cam_s_0_state <= 2'h3;	// src/main/scala/tilelink/AtomicAutomata.scala:78:28
      if (latch)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <= initBeats;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <= beatsLeft - {8'h0, nodeOut_a_ready & nodeOut_a_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52
      state_0 <= muxState_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1 <= muxState_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (_d_first_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (d_first)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <= d_first_beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <= d_first_counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
    end
    if (_GEN_0) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/AtomicAutomata.scala:79:24, :176:{29,48}, :178:23, :180:24
      automatic logic [3:0][3:0] _GEN_2 = '{4'hC, 4'h8, 4'hE, 4'h6};
      cam_a_0_bits_opcode <= nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:79:24
      cam_a_0_bits_param <= nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:79:24
      cam_a_0_bits_size <= nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:79:24
      cam_a_0_bits_source <= nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:79:24
      cam_a_0_bits_address <= nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:79:24
      cam_a_0_bits_mask <= nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:79:24
      cam_a_0_bits_data <= nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:79:24
      cam_a_0_bits_corrupt <= nodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:79:24
      cam_a_0_lut <= _GEN_2[nodeIn_a_bits_param[1:0]];	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/AtomicAutomata.scala:79:24, :181:52
    end
    if (_GEN_1 & d_cam_sel_0 & d_ackd) begin	// src/main/scala/tilelink/AtomicAutomata.scala:80:24, :213:85, :215:40, :218:{26,38}, :220:{22,33}, :221:22
      cam_d_0_data <= nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/AtomicAutomata.scala:80:24
      cam_d_0_denied <= nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/AtomicAutomata.scala:80:24
      cam_d_0_corrupt <= nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/AtomicAutomata.scala:80:24
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:6];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        cam_s_0_state = _RANDOM[3'h0][1:0];	// src/main/scala/tilelink/AtomicAutomata.scala:78:28
        cam_a_0_bits_opcode = _RANDOM[3'h0][4:2];	// src/main/scala/tilelink/AtomicAutomata.scala:78:28, :79:24
        cam_a_0_bits_param = _RANDOM[3'h0][7:5];	// src/main/scala/tilelink/AtomicAutomata.scala:78:28, :79:24
        cam_a_0_bits_size = _RANDOM[3'h0][11:8];	// src/main/scala/tilelink/AtomicAutomata.scala:78:28, :79:24
        cam_a_0_bits_source = _RANDOM[3'h0][16:12];	// src/main/scala/tilelink/AtomicAutomata.scala:78:28, :79:24
        cam_a_0_bits_address = {_RANDOM[3'h0][31:17], _RANDOM[3'h1][12:0]};	// src/main/scala/tilelink/AtomicAutomata.scala:78:28, :79:24
        cam_a_0_bits_mask = _RANDOM[3'h1][20:13];	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
        cam_a_0_bits_data = {_RANDOM[3'h1][31:21], _RANDOM[3'h2], _RANDOM[3'h3][20:0]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
        cam_a_0_bits_corrupt = _RANDOM[3'h3][21];	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
        cam_a_0_lut = _RANDOM[3'h3][26:23];	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
        cam_d_0_data = {_RANDOM[3'h3][31:27], _RANDOM[3'h4], _RANDOM[3'h5][26:0]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24
        cam_d_0_denied = _RANDOM[3'h5][27];	// src/main/scala/tilelink/AtomicAutomata.scala:80:24
        cam_d_0_corrupt = _RANDOM[3'h5][28];	// src/main/scala/tilelink/AtomicAutomata.scala:80:24
        beatsLeft = {_RANDOM[3'h5][31:29], _RANDOM[3'h6][5:0]};	// src/main/scala/tilelink/Arbiter.scala:60:30, src/main/scala/tilelink/AtomicAutomata.scala:80:24
        state_0 = _RANDOM[3'h6][6];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_1 = _RANDOM[3'h6][7];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        d_first_counter = _RANDOM[3'h6][16:8];	// src/main/scala/tilelink/Arbiter.scala:60:30, src/main/scala/tilelink/Edges.scala:230:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLMonitor_17 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_param   (nodeIn_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_sink    (nodeIn_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied  (nodeIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt (nodeIn_d_bits_corrupt)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_in_a_ready = auto_in_a_ready_0;
  assign auto_in_d_valid = auto_in_d_valid_0;
  assign auto_in_d_bits_opcode = auto_in_d_bits_opcode_0;
  assign auto_in_d_bits_param = auto_in_d_bits_param_0;
  assign auto_in_d_bits_size = auto_in_d_bits_size_0;
  assign auto_in_d_bits_source = auto_in_d_bits_source_0;
  assign auto_in_d_bits_sink = auto_in_d_bits_sink_0;
  assign auto_in_d_bits_denied = auto_in_d_bits_denied_0;
  assign auto_in_d_bits_data = auto_in_d_bits_data_0;
  assign auto_in_d_bits_corrupt = auto_in_d_bits_corrupt_0;
  assign auto_out_a_valid = auto_out_a_valid_0;
  assign auto_out_a_bits_opcode = auto_out_a_bits_opcode_0;
  assign auto_out_a_bits_param = auto_out_a_bits_param_0;
  assign auto_out_a_bits_size = auto_out_a_bits_size_0;
  assign auto_out_a_bits_source = auto_out_a_bits_source_0;
  assign auto_out_a_bits_address = auto_out_a_bits_address_0;
  assign auto_out_a_bits_mask = auto_out_a_bits_mask_0;
  assign auto_out_a_bits_data = auto_out_a_bits_data_0;
  assign auto_out_a_bits_corrupt = auto_out_a_bits_corrupt_0;
  assign auto_out_d_ready = auto_out_d_ready_0;
endmodule

