
                         Lattice Mapping Report File

Design:  Main
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.2.0.38.1
Mapped on: Fri Jun  7 18:33:48 2024

Design Information
------------------

Command line:   map -i TP3_E4_TP3_E4_syn.udb -pdc D:/Facultad ITBA/Ano
     5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits
     bis/TP3_E4/source/TP3_E4/TP3_E4.pdc -o TP3_E4_TP3_E4_map.udb -mp
     TP3_E4_TP3_E4.mrp -hierrpt -gui -msgset D:/Facultad ITBA/Ano 5/Cuatrimestre
     1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4/promote.xml

Design Summary
--------------

   Number of slice registers: 172 out of  5280 (3%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           24642 out of  5280 (467%)
      Number of logic LUT4s:             24305
      Number of inserted feedthru LUT4s:  81
      Number of ripple logic:            128 (256 LUT4s)
   Number of IO sites used:   8 out of 39 (21%)
      Number of IO sites used for general PIO: 8
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 8 out of 36 (22%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 8 out of 39 (21%)
   Number of DSPs:             1 out of 8 (13%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 160 loads, 160 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  1
      Net tw_gen.n268: 15 loads, 15 SLICEs
   Number of LSRs:  4
      Net sine_gen.n84794: 18 loads, 18 SLICEs
      Net sine_gen.n84793: 18 loads, 18 SLICEs
      Net sine_gen.n84792: 18 loads, 18 SLICEs
      Pin reset: 16 loads, 16 SLICEs (Net: reset_c)
   Top 10 highest fanout non-clock nets:
      Net sine_gen.address2[2]: 1043 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net sine_gen.address3[2]: 1040 loads
      Net sine_gen.address1[2]: 1038 loads
      Net sine_gen.address2[3]: 1026 loads
      Net sine_gen.address3[3]: 1026 loads
      Net sine_gen.address1[3]: 1019 loads
      Net sine_gen.address3[4]: 1015 loads
      Net sine_gen.address1[4]: 1012 loads
      Net sine_gen.address3[5]: 1010 loads
      Net sine_gen.address2[5]: 1009 loads





   Number of warnings:  0
   Number of errors:    1

Design Errors/Warnings
----------------------

ERROR <51001122> - map: Design doesn't fit into device specified, refer to the
     design summary section for more details.

Run Time and Memory Usage
-------------------------

   Total CPU Time: 49 secs
   Total REAL Time: 50 secs
   Peak Memory Usage: 539 MB






























                                    Page 2


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
