{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "b05ae034",
   "metadata": {},
   "source": [
    "# Análisis de circuitos secuenciales\n",
    "\n",
    "Los diferentes tipo de latches y flip-flops tienen asignada una simbología estándar para una fácil incluisón en diagrámas lógicos de alta complejidad, en los que sería imposible incluir su especificación a nivel de compuertas lógicas. \n",
    "\n",
    "\n",
    "$$\n",
    "Q(t+1)=S(t)+\\overline{R}(t)Q(t)\n",
    "$$\n",
    "\n",
    "donde $Q(t+1)$ es el estado siguiente, $Q(t)$ es el estado actual y las entradas $S(t)$ y $R(t)$ son las entradas Set y Reset respectivamente. \n",
    "\n",
    "```{figure} /images/secuencial_1.png\n",
    ":height: 400px\n",
    ":name: logico_secuencial\n",
    "Circuito lógico secuencial ({cite:t}`Mano2005`).\n",
    "```\n",
    "\n",
    "El código VHDL para la descripción de un flip-flop RS, usando estructuras de desición y un proceso basado en eventos para la inclusión de una entrada de reloj es la siguiente:\n",
    "\n",
    "```VHDL\n",
    "----------------------------------------------------\n",
    "-- Descripción de un circuito secuencial, basado en \n",
    "--         flip-flop D\n",
    "------------------------------------------------------\n",
    "-- Primero se describe la entidad básica que es el \n",
    "-- flip-flop D\n",
    "-----------------------------------------------------\n",
    "library ieee;\n",
    "use ieee. std_logic_1164.all;\n",
    "use ieee. std_logic_arith.all;\n",
    "use ieee. std_logic_unsigned.all;\n",
    "\n",
    "entity ff_D is\n",
    "PORT( D,CLK: in std_logic;\n",
    "  Q: out std_logic;\n",
    "noQ: out std_logic);\n",
    "end ff_D;\n",
    "\n",
    "architecture arq of ff_D is\n",
    "begin\n",
    "process(CLK)\n",
    "begin\n",
    "if(CLK='1' and CLK'EVENT) then\n",
    "Q <= D;\n",
    "noQ <= NOT D; \n",
    "end if;\n",
    "end process;\n",
    "end arq;\n",
    "-----------------------------------------------------------------\n",
    "----  Después se describe la estructura del circuito secuencial\n",
    "---      completo, que incluye la parte combinacional\n",
    "-----------------------------------------------------------------\n",
    "library ieee;\n",
    "use ieee. std_logic_1164.all;\n",
    "use ieee. std_logic_arith.all;\n",
    "use ieee. std_logic_unsigned.all;\n",
    "\n",
    "\n",
    "entity secuencial is\n",
    "PORT( X,CLK: in std_logic;\n",
    "    Y: out std_logic);\n",
    "end secuencial;\n",
    "\n",
    "architecture arq of secuencial is\n",
    "\n",
    "component ff_D\n",
    "PORT( D,CLK: in std_logic;\n",
    "  Q: out std_logic;\n",
    "noQ: out std_logic);\n",
    "end component;\n",
    "signal A,noA,B,noB,DA,DB: STD_LOGIC;\n",
    "\n",
    "begin\n",
    "\n",
    "\n",
    "DA <= (A and X)or(B and X);\n",
    "DB <= noA and X;\n",
    "--- Mapeo de puertos con la interconexión de los flip-flops \n",
    "ff_A: ff_D port map(DA,CLK,A,NoA);\n",
    "ff_B: ff_D port map(DB,CLK,B,noB);\n",
    "\n",
    "Y <= (A or B)and (not X);\n",
    "end arq;\n",
    "\n",
    "\n",
    "````\n",
    "\n",
    "\n",
    "```{list-table} Tabla de verdad del latch RS\n",
    ":header-rows: 1\n",
    ":align: left\n",
    ":name: tabla_secuencial_1\n",
    "\n",
    "* -\n",
    "  - Estado Actual\n",
    "  -\n",
    "  - Entrada\n",
    "  -\n",
    "  - Estado futuro\n",
    "  -\n",
    "  - Salida\n",
    "* -\n",
    "  - **A**\n",
    "  - **B**\n",
    "  - **X**\n",
    "  -\n",
    "  - **A**\n",
    "  - **B**\n",
    "  - **Y**\n",
    "* -\n",
    "  - 0\n",
    "  - 0\n",
    "  - 0\n",
    "  -\n",
    "  - 0\n",
    "  - 0\n",
    "  - 0\n",
    "* -\n",
    "  - 0\n",
    "  - 0\n",
    "  - 1\n",
    "  -\n",
    "  - 0\n",
    "  - 1\n",
    "  - 0\n",
    "* -\n",
    "  - 0\n",
    "  - 1\n",
    "  - 0\n",
    "  -\n",
    "  - 0\n",
    "  - 0\n",
    "  - 1\n",
    "* -\n",
    "  - 0\n",
    "  - 1\n",
    "  - 1\n",
    "  -\n",
    "  - 1\n",
    "  - 1\n",
    "  - 0\n",
    "* -\n",
    "  - 1\n",
    "  - 0\n",
    "  - 0\n",
    "  -\n",
    "  - 0\n",
    "  - 0\n",
    "  - 1  \n",
    "* -\n",
    "  - 1\n",
    "  - 0\n",
    "  - 1\n",
    "  -\n",
    "  - 1\n",
    "  - 0\n",
    "  - 0\n",
    "* -\n",
    "  - 1\n",
    "  - 1\n",
    "  - 0\n",
    "  -\n",
    "  - 0\n",
    "  - 0\n",
    "  - 1\n",
    "* -\n",
    "  - 1\n",
    "  - 1\n",
    "  - 1\n",
    "  -\n",
    "  - 1\n",
    "  - 0\n",
    "  - 0  \n",
    "```"
   ]
  }
 ],
 "metadata": {
  "jupytext": {
   "formats": "md:myst",
   "text_representation": {
    "extension": ".md",
    "format_name": "myst",
    "format_version": 0.13,
    "jupytext_version": "1.11.5",
    "language": "es"
   }
  },
  "kernelspec": {
   "display_name": "Octave",
   "language": "Octave",
   "name": "Octave"
  },
  "source_map": [
   14
  ]
 },
 "nbformat": 4,
 "nbformat_minor": 5
}