
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o SCCB_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui SCCB_impl_1.udb 
// Netlist created on Tue Apr 15 11:09:04 2025
// Netlist written on Tue Apr 15 11:09:10 2025
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module camera_configure ( sioc, siod, done, frame_done, pixel_valid, clk_25MHz, 
                          TEST, clk, start, vsync_in, href_in, data_in );
  input  clk, start, vsync_in, href_in;
  input  [7:0] data_in;
  output sioc, siod, done, frame_done, pixel_valid, clk_25MHz, TEST;
  wire   \config_1.timer_31__N_68[11] , \config_1.n5049 , VCC_net, 
         \config_1.timer[12] , \config_1.n3509 , \config_1.timer[11] , 
         \config_1.timer_0__N_155 , \config_1.timer_0__N_156 , clk_25MHz_c, 
         \config_1.timer_31__N_68[12] , \config_1.n3511 , 
         \config_1.timer_31__N_68[31] , \config_1.n5154 , \config_1.n3529 , 
         \config_1.timer[31] , \config_1.timer_31__N_68[2] , 
         \config_1.timer_31__N_68[1] , \config_1.n5034 , \config_1.timer[2] , 
         \config_1.n3499 , \config_1.timer[1] , \config_1.n3501 , 
         \config_1.timer_31__N_68[30] , \config_1.timer_31__N_68[29] , 
         \config_1.n5151 , \config_1.timer[30] , \config_1.n3527 , 
         \config_1.timer[29] , \config_1.timer_31__N_68[10] , 
         \config_1.timer_31__N_68[9] , \config_1.n5046 , \config_1.timer[10] , 
         \config_1.n3507 , \config_1.timer[9] , \config_1.rom_addr_7__N_1[6] , 
         \config_1.rom_addr_7__N_1[5] , \config_1.n5079 , \rom_addr[6] , 
         \config_1.n3487 , \rom_addr[5] , \config_1.rom_addr_0__N_23 , 
         \config_1.rom_addr_0__N_24 , \config_1.n3489 , 
         \config_1.timer_31__N_68[28] , \config_1.timer_31__N_68[27] , 
         \config_1.n5148 , \config_1.timer[28] , \config_1.n3525 , 
         \config_1.timer[27] , \config_1.timer_31__N_68[26] , 
         \config_1.timer_31__N_68[25] , \config_1.n5145 , \config_1.timer[26] , 
         \config_1.n3523 , \config_1.timer[25] , \config_1.timer_31__N_68[0] , 
         \config_1.n5031 , \config_1.timer[0] , \config_1.timer_31__N_68[24] , 
         \config_1.timer_31__N_68[23] , \config_1.n5142 , \config_1.timer[24] , 
         \config_1.n3521 , \config_1.timer[23] , \config_1.timer_31__N_68[22] , 
         \config_1.timer_31__N_68[21] , \config_1.n5139 , \config_1.timer[22] , 
         \config_1.n3519 , \config_1.timer[21] , \config_1.timer_31__N_68[8] , 
         \config_1.n5043 , \config_1.timer[8] , \config_1.n3505 , 
         \config_1.timer[7] , \config_1.timer_31__N_68[7] , 
         \config_1.rom_addr_7__N_1[2] , \config_1.rom_addr_7__N_1[1] , 
         \config_1.n5073 , \rom_addr[2] , \config_1.n3483 , \rom_addr[1] , 
         \config_1.n3485 , \config_1.timer_31__N_68[6] , 
         \config_1.timer_31__N_68[5] , \config_1.n5040 , \config_1.timer[6] , 
         \config_1.n3503 , \config_1.timer[5] , \config_1.rom_addr_7__N_1[4] , 
         \config_1.rom_addr_7__N_1[3] , \config_1.n5076 , \rom_addr[4] , 
         \rom_addr[3] , \config_1.rom_addr_7__N_1[0] , \config_1.n5070 , n3436, 
         \rom_addr[0] , \config_1.timer_31__N_68[20] , 
         \config_1.timer_31__N_68[19] , \config_1.n5136 , \config_1.timer[20] , 
         \config_1.n3517 , \config_1.timer[19] , \config_1.timer_31__N_68[18] , 
         \config_1.n5058 , \config_1.timer[18] , \config_1.n3515 , 
         \config_1.timer[17] , \config_1.timer_31__N_68[17] , \config_1.n5055 , 
         \config_1.timer[16] , \config_1.n3513 , \config_1.timer[15] , 
         \config_1.timer_31__N_68[15] , \config_1.timer_31__N_68[16] , 
         \config_1.timer_31__N_68[13] , \config_1.n5052 , \config_1.timer[14] , 
         \config_1.timer[13] , \config_1.timer_31__N_68[14] , 
         \config_1.timer_31__N_68[3] , \config_1.n5037 , \config_1.timer[4] , 
         \config_1.timer[3] , \config_1.timer_31__N_68[4] , 
         \config_1.rom_addr_7__N_1[7] , \config_1.n5082 , \rom_addr[7] , 
         \pulse_counter_5__N_45[2] , \pulse_counter_5__N_45[1] , n5127, 
         \pulse_counter[2] , n3492, \pulse_counter[1] , config_trig_N_315, 
         pulse_counter_0__N_62, n3494, \pulse_counter_5__N_45[5] , n5133, 
         n3496, \pulse_counter[5] , \pulse_counter_5__N_45[0] , n5124, 
         \pulse_counter[0] , \pulse_counter_5__N_45[4] , 
         \pulse_counter_5__N_45[3] , n5130, \pulse_counter[4] , 
         \pulse_counter[3] , \SCCB1.n5103 , \SCCB1.timer[20] , \SCCB1.n3550 , 
         \SCCB1.timer[19] , \SCCB1.timer_31__N_173[19] , 
         \SCCB1.timer_31__N_173[20] , \SCCB1.n3552 , \SCCB1.n5100 , 
         \SCCB1.timer[18] , \SCCB1.n3548 , \SCCB1.timer[17] , 
         \SCCB1.timer_31__N_173[17] , \SCCB1.timer_31__N_173[18] , 
         \SCCB1.n5097 , \SCCB1.timer[16] , \SCCB1.n3546 , \SCCB1.timer[15] , 
         \SCCB1.timer_31__N_173[15] , \SCCB1.timer_31__N_173[16] , 
         \SCCB1.timer_31__N_173[14] , \SCCB1.timer_31__N_173[13] , 
         \SCCB1.n5094 , \SCCB1.timer[14] , \SCCB1.n3544 , \SCCB1.timer[13] , 
         \SCCB1.timer_2__N_260 , \SCCB1.timer_9__N_241 , 
         \SCCB1.timer_31__N_173[12] , \SCCB1.timer_31__N_173[11] , 
         \SCCB1.n5091 , \SCCB1.timer[12] , \SCCB1.n3542 , \SCCB1.timer[11] , 
         \SCCB1.timer_31__N_173[10] , \SCCB1.timer_31__N_173[9] , 
         \SCCB1.n5088 , \SCCB1.timer[10] , \SCCB1.n3540 , \SCCB1.timer[9] , 
         \SCCB1.n5085 , \SCCB1.timer[8] , \SCCB1.n3538 , \SCCB1.timer[7] , 
         \SCCB1.timer_31__N_173[7] , \SCCB1.timer_31__N_173[8] , \SCCB1.n5067 , 
         \SCCB1.timer[6] , \SCCB1.n3536 , \SCCB1.timer[5] , 
         \SCCB1.timer_31__N_173[5] , \SCCB1.timer_31__N_173[6] , \SCCB1.n5064 , 
         \SCCB1.timer[4] , \SCCB1.n3534 , \SCCB1.timer[3] , 
         \SCCB1.timer_31__N_173[3] , \SCCB1.timer_31__N_173[4] , 
         \SCCB1.timer_31__N_173[31] , \SCCB1.n5121 , \SCCB1.n3562 , 
         \SCCB1.timer[31] , \SCCB1.timer_20__N_208 , 
         \SCCB1.timer_31__N_173[30] , \SCCB1.timer_31__N_173[29] , 
         \SCCB1.n5118 , \SCCB1.timer[30] , \SCCB1.n3560 , \SCCB1.timer[29] , 
         \SCCB1.timer_31__N_173[28] , \SCCB1.timer_31__N_173[27] , 
         \SCCB1.n5115 , \SCCB1.timer[28] , \SCCB1.n3558 , \SCCB1.timer[27] , 
         \SCCB1.n5061 , \SCCB1.timer[2] , \SCCB1.n3532 , \SCCB1.timer[1] , 
         \SCCB1.timer_31__N_173[1] , \SCCB1.timer_31__N_173[2] , 
         \SCCB1.timer_31__N_173[26] , \SCCB1.timer_31__N_173[25] , 
         \SCCB1.n5112 , \SCCB1.timer[26] , \SCCB1.n3556 , \SCCB1.timer[25] , 
         \SCCB1.n5028 , \SCCB1.timer[0] , \SCCB1.timer_31__N_173[0] , 
         \SCCB1.timer_31__N_173[24] , \SCCB1.timer_31__N_173[23] , 
         \SCCB1.n5109 , \SCCB1.timer[24] , \SCCB1.n3554 , \SCCB1.timer[23] , 
         \SCCB1.n5106 , \SCCB1.timer[22] , \SCCB1.timer[21] , 
         \SCCB1.timer_31__N_173[21] , \SCCB1.timer_31__N_173[22] , 
         \rom_dout[4].sig_007.FeedThruLUT , \rom_dout[3].sig_000.FeedThruLUT , 
         \rom_dout[4] , \rom_dout[3] , SCCB_data_3__N_44, \SCCB_data[3] , 
         \SCCB_data[4] , \config_1.timer_17__N_110[15] , 
         \config_1.timer_17__N_110[16] , \config_1.n63 , \config_1.n539[17] , 
         \config_1.n2298 , \config_1.timer_17__N_110[12] , 
         \config_1.timer_17__N_110[14] , \config_1.timer_17__N_110[4] , 
         \config_1.timer_17__N_110[7] , \rom_dout[8].sig_009.FeedThruLUT , 
         \rom_dout[9].sig_001.FeedThruLUT , \rom_dout[8] , \rom_dout[9] , 
         \SCCB_addr[1] , \SCCB_addr[0] , \rom_dout[11].sig_003.FeedThruLUT , 
         \rom_dout[10].sig_002.FeedThruLUT , \rom_dout[11] , \rom_dout[10] , 
         \SCCB_addr[2] , \SCCB_addr[3] , \rom_dout[13].sig_005.FeedThruLUT , 
         \rom_dout[12].sig_004.FeedThruLUT , \rom_dout[13] , \rom_dout[12] , 
         \SCCB_addr[4] , \SCCB_addr[5] , \rom_dout[15].sig_006.FeedThruLUT , 
         \rom_dout[15] , \SCCB_addr[7] , \rom1.rom_dout_3__N_34 , 
         \rom1.rom_dout_4__N_33 , \rom1.n10 , \rom1.rom_dout_8__N_31 , 
         \rom1.rom_dout_6__N_32 , \rom_dout[6] , \rom1.rom_dout_10__N_29 , 
         \rom1.rom_dout_9__N_30 , \rom1.rom_dout_12__N_27 , 
         \rom1.rom_dout_11__N_28 , \rom1.rom_dout_15__N_25 , 
         \rom1.rom_dout_13__N_26 , \start_c.sig_010.FeedThruLUT , 
         \config_trig_N_315$n0 , start_c, n12, config_trig, prev_start, 
         \SCCB_addr[1].sig_013.FeedThruLUT , 
         \SCCB_addr[0].sig_011.FeedThruLUT , \SCCB1.latched_data_0__N_275 , 
         \SCCB1.latched_address[0] , \SCCB1.latched_address[1] , 
         \SCCB_data[4].sig_019.FeedThruLUT , 
         \SCCB_data[3].sig_012.FeedThruLUT , \SCCB1.latched_data[0] , 
         \SCCB1.latched_data[4] , \SCCB1.FSM_state_1__N_161 , 
         \SCCB1.FSM_state_0__N_163[0] , \SCCB1.n4317 , \SCCB1.n3173 , 
         \FSM_state_adj_319[3] , \FSM_state_adj_319[2] , \SCCB1.n3150 , 
         \FSM_state_adj_319[0] , \SCCB1.FSM_state_0__N_164 , 
         \FSM_state_adj_319[1] , \SCCB1.timer_6__N_248[0] , 
         \SCCB1.timer_6__N_248[1] , \SCCB1.n4301 , \SCCB1.n3167 , \SCCB1.n5 , 
         \SCCB1.n3136 , \SCCB1.timer_0__N_265 , \SCCB1.tx_byte_2__N_290 , 
         \SCCB1.tx_byte_1__N_292 , \SCCB1.tx_byte_0__N_294[2] , 
         \SCCB1.tx_byte[1] , \SCCB1.tx_byte[0] , \SCCB1.tx_byte_0__N_294[1] , 
         \SCCB1.tx_byte_0__N_295 , \SCCB1.tx_byte[2] , 
         \SCCB1.tx_byte_4__N_286 , \SCCB1.tx_byte_3__N_288 , 
         \SCCB1.tx_byte[3] , \SCCB1.tx_byte_0__N_294[4] , 
         \SCCB1.tx_byte_0__N_294[3] , \SCCB1.tx_byte[4] , 
         \SCCB1.tx_byte_6__N_282 , \SCCB1.tx_byte_5__N_284 , 
         \SCCB1.tx_byte[5] , \SCCB1.tx_byte_0__N_294[6] , 
         \SCCB1.tx_byte_0__N_294[5] , \SCCB1.tx_byte[6] , 
         \SCCB_addr[3].sig_015.FeedThruLUT , 
         \SCCB_addr[2].sig_014.FeedThruLUT , \SCCB1.latched_address[2] , 
         \SCCB1.latched_address[3] , \SCCB_addr[5].sig_017.FeedThruLUT , 
         \SCCB_addr[4].sig_016.FeedThruLUT , \SCCB1.latched_address[4] , 
         \SCCB1.latched_address[5] , \SCCB_data[6].sig_020.FeedThruLUT , 
         \SCCB_data[6] , \SCCB1.latched_data[6] , \SCCB1.FSM_state_3__N_157 , 
         \SCCB1.FSM_state_2__N_159 , \SCCB1.n4347 , \SCCB1.n2335 , 
         \SCCB1.n4314 , \SCCB1.n22 , \SCCB1.FSM_state_2__N_160 , 
         \SCCB1.byte_index_3__N_297[3] , \SCCB1.byte_index[2] , 
         \SCCB1.byte_index[3] , \SCCB1.byte_index[1] , \byte_index[0] , 
         \SCCB1.byte_index_1__N_304 , \SCCB1.byte_index_1__N_305 , 
         \SCCB1.byte_index_3__N_297[1] , \SCCB1.byte_index_3__N_297[2] , 
         \SCCB1.timer_31__N_173[22].sig_029.FeedThruLUT , 
         \SCCB1.timer_31__N_173[20].sig_021.FeedThruLUT , 
         \SCCB1.timer_31__N_173[21].sig_028.FeedThruLUT , 
         \SCCB1.timer_31__N_173[17].sig_026.FeedThruLUT , 
         \SCCB1.timer_31__N_173[18].sig_027.FeedThruLUT , 
         \SCCB1.timer_31__N_173[15].sig_024.FeedThruLUT , 
         \SCCB1.timer_31__N_173[16].sig_025.FeedThruLUT , 
         \SCCB1.timer_7__N_245 , \SCCB1.timer_8__N_242 , \SCCB1.n63 , 
         \SCCB1.n3 , \SCCB1.timer_3__N_258 , \SCCB1.timer_4__N_253 , 
         \SCCB1.timer_5__N_250 , \SCCB1.timer_2__N_261 , 
         \FSM_state_adj_319[1].sig_023.FeedThruLUT , 
         \SCCB1.SCCB_SIOC_oe_N_311 , \SCCB1.SCCB_SIOC_oe_N_312 , SCCB_SIOC_oe, 
         \config_1.n38 , \config_1.n50 , \config_1.n52 , \config_1.n58 , 
         \config_1.n56 , \config_1.n53 , \config_1.n54 , \config_1.n55 , 
         \config_1.n62 , \config_1.n49 , \FSM_state[1] , \config_1.n16 , 
         \FSM_state[0] , SCCB_ready, n3430, n3431, n1, \rom1.n10_adj_316 , 
         \rom1.n14 , n1102, FSM_state_0__N_67, \SCCB1.FSM_return_state[0] , 
         \SCCB1.n49 , \SCCB1.n58 , \SCCB1.n50 , \SCCB1.n62 , \SCCB1.n4294 , 
         \SCCB1.n7 , TEST_c, \SCCB1.SCCB_ready_N_310 , \SCCB1.tx_byte[7] , 
         \SCCB1.n109[0] , \SCCB1.n38 , \SCCB1.n52 , \SCCB1.timer_3__N_256 , 
         \SCCB1.n56 , \SCCB1.n55 , \SCCB1.n53 , \SCCB1.n54 , \SCCB1.n14 , 
         TEST_c_N_308, FSM_state_1__N_64, \SCCB1.SCCB_SIOD_oe_N_313 , 
         \SCCB1.SCCB_SIOD_oe_N_314 , SCCB_SIOD_oe, 
         \SCCB1.FSM_return_state_1__N_171 , \SCCB1.tx_byte_0__N_296 , 
         \SCCB1.byte_counter_1__N_278 , \SCCB1.byte_counter_1__N_277 , 
         byte_index_0__N_306, n3998, byte_counter_0__N_279, n4298, 
         \byte_counter[0] , n8, \SCCB1.byte_counter_1__N_276[1] , 
         \SCCB1.byte_counter[1] , \SCCB1.latched_address[6] , 
         \SCCB_addr[7].sig_018.FeedThruLUT , 
         \SCCB1.FSM_return_state_1__N_170[1] , \SCCB1.FSM_return_state[1] , 
         \SCCB1.tx_byte_0__N_294[0] , \SCCB1.timer_2__N_259 , 
         \config_1.timer_17__N_110[17] , \config_1.FSM_state_1__N_63 , 
         \config_1.FSM_state_1__N_65 , \rom_dout[6].sig_008.FeedThruLUT , 
         \SCCB1.FSM_return_state_0__N_172 , \SCCB1.n4149 , \SCCB1.n2609 , 
         \SCCB1.tx_byte_7__N_280 , \SCCB1.tx_byte_0__N_294[7] , 
         \SCCB1.FSM_return_state_2__N_167 , \SCCB1.FSM_return_state[2] , 
         \SCCB1.FSM_return_state_2__N_169 , \config_1.FSM_state_0__N_66 , 
         \config_1.clk_25MHz_c_enable_1 , \SCCB1.SCCB_ready_N_309 , GND_net, 
         \SCCB1.timer_6__N_248[6] , 
         \SCCB1.timer_31__N_173[19].sig_022.FeedThruLUT , 
         \SCCB1.FSM_return_state_3__N_165 , \SCCB1.FSM_return_state[3] , 
         done_c, clk_c, \cory_pll.lscc_pll_inst.feedback_w ;

  config_1_SLICE_0 \config_1.SLICE_0 ( .DI0(\config_1.timer_31__N_68[11] ), 
    .D1(\config_1.n5049 ), .C1(VCC_net), .B1(\config_1.timer[12] ), 
    .D0(\config_1.n3509 ), .C0(VCC_net), .B0(\config_1.timer[11] ), 
    .CE(\config_1.timer_0__N_155 ), .LSR(\config_1.timer_0__N_156 ), 
    .CLK(clk_25MHz_c), .CIN0(\config_1.n3509 ), .CIN1(\config_1.n5049 ), 
    .Q0(\config_1.timer[11] ), .F0(\config_1.timer_31__N_68[11] ), 
    .F1(\config_1.timer_31__N_68[12] ), .COUT1(\config_1.n3511 ), 
    .COUT0(\config_1.n5049 ));
  config_1_SLICE_1 \config_1.SLICE_1 ( .DI0(\config_1.timer_31__N_68[31] ), 
    .D1(\config_1.n5154 ), .D0(\config_1.n3529 ), .C0(VCC_net), 
    .B0(\config_1.timer[31] ), .CE(\config_1.timer_0__N_155 ), 
    .LSR(\config_1.timer_0__N_156 ), .CLK(clk_25MHz_c), 
    .CIN0(\config_1.n3529 ), .CIN1(\config_1.n5154 ), 
    .Q0(\config_1.timer[31] ), .F0(\config_1.timer_31__N_68[31] ), 
    .COUT0(\config_1.n5154 ));
  config_1_SLICE_2 \config_1.SLICE_2 ( .DI1(\config_1.timer_31__N_68[2] ), 
    .DI0(\config_1.timer_31__N_68[1] ), .D1(\config_1.n5034 ), .C1(VCC_net), 
    .B1(\config_1.timer[2] ), .D0(\config_1.n3499 ), .C0(VCC_net), 
    .B0(\config_1.timer[1] ), .CE(\config_1.timer_0__N_155 ), 
    .LSR(\config_1.timer_0__N_156 ), .CLK(clk_25MHz_c), 
    .CIN0(\config_1.n3499 ), .CIN1(\config_1.n5034 ), .Q0(\config_1.timer[1] ), 
    .Q1(\config_1.timer[2] ), .F0(\config_1.timer_31__N_68[1] ), 
    .F1(\config_1.timer_31__N_68[2] ), .COUT1(\config_1.n3501 ), 
    .COUT0(\config_1.n5034 ));
  config_1_SLICE_3 \config_1.SLICE_3 ( .DI1(\config_1.timer_31__N_68[30] ), 
    .DI0(\config_1.timer_31__N_68[29] ), .D1(\config_1.n5151 ), .C1(VCC_net), 
    .B1(\config_1.timer[30] ), .D0(\config_1.n3527 ), .C0(VCC_net), 
    .B0(\config_1.timer[29] ), .CE(\config_1.timer_0__N_155 ), 
    .LSR(\config_1.timer_0__N_156 ), .CLK(clk_25MHz_c), 
    .CIN0(\config_1.n3527 ), .CIN1(\config_1.n5151 ), 
    .Q0(\config_1.timer[29] ), .Q1(\config_1.timer[30] ), 
    .F0(\config_1.timer_31__N_68[29] ), .F1(\config_1.timer_31__N_68[30] ), 
    .COUT1(\config_1.n3529 ), .COUT0(\config_1.n5151 ));
  config_1_SLICE_4 \config_1.SLICE_4 ( .DI1(\config_1.timer_31__N_68[10] ), 
    .DI0(\config_1.timer_31__N_68[9] ), .D1(\config_1.n5046 ), .C1(VCC_net), 
    .B1(\config_1.timer[10] ), .D0(\config_1.n3507 ), .C0(VCC_net), 
    .B0(\config_1.timer[9] ), .CE(\config_1.timer_0__N_155 ), 
    .LSR(\config_1.timer_0__N_156 ), .CLK(clk_25MHz_c), 
    .CIN0(\config_1.n3507 ), .CIN1(\config_1.n5046 ), .Q0(\config_1.timer[9] ), 
    .Q1(\config_1.timer[10] ), .F0(\config_1.timer_31__N_68[9] ), 
    .F1(\config_1.timer_31__N_68[10] ), .COUT1(\config_1.n3509 ), 
    .COUT0(\config_1.n5046 ));
  config_1_SLICE_5 \config_1.SLICE_5 ( .DI1(\config_1.rom_addr_7__N_1[6] ), 
    .DI0(\config_1.rom_addr_7__N_1[5] ), .D1(\config_1.n5079 ), 
    .B1(\rom_addr[6] ), .D0(\config_1.n3487 ), .B0(\rom_addr[5] ), 
    .CE(\config_1.rom_addr_0__N_23 ), .LSR(\config_1.rom_addr_0__N_24 ), 
    .CLK(clk_25MHz_c), .CIN0(\config_1.n3487 ), .CIN1(\config_1.n5079 ), 
    .Q0(\rom_addr[5] ), .Q1(\rom_addr[6] ), .F0(\config_1.rom_addr_7__N_1[5] ), 
    .F1(\config_1.rom_addr_7__N_1[6] ), .COUT1(\config_1.n3489 ), 
    .COUT0(\config_1.n5079 ));
  config_1_SLICE_6 \config_1.SLICE_6 ( .DI1(\config_1.timer_31__N_68[28] ), 
    .DI0(\config_1.timer_31__N_68[27] ), .D1(\config_1.n5148 ), .C1(VCC_net), 
    .B1(\config_1.timer[28] ), .D0(\config_1.n3525 ), .C0(VCC_net), 
    .B0(\config_1.timer[27] ), .CE(\config_1.timer_0__N_155 ), 
    .LSR(\config_1.timer_0__N_156 ), .CLK(clk_25MHz_c), 
    .CIN0(\config_1.n3525 ), .CIN1(\config_1.n5148 ), 
    .Q0(\config_1.timer[27] ), .Q1(\config_1.timer[28] ), 
    .F0(\config_1.timer_31__N_68[27] ), .F1(\config_1.timer_31__N_68[28] ), 
    .COUT1(\config_1.n3527 ), .COUT0(\config_1.n5148 ));
  config_1_SLICE_7 \config_1.SLICE_7 ( .DI1(\config_1.timer_31__N_68[26] ), 
    .DI0(\config_1.timer_31__N_68[25] ), .D1(\config_1.n5145 ), .C1(VCC_net), 
    .B1(\config_1.timer[26] ), .D0(\config_1.n3523 ), .C0(VCC_net), 
    .B0(\config_1.timer[25] ), .CE(\config_1.timer_0__N_155 ), 
    .LSR(\config_1.timer_0__N_156 ), .CLK(clk_25MHz_c), 
    .CIN0(\config_1.n3523 ), .CIN1(\config_1.n5145 ), 
    .Q0(\config_1.timer[25] ), .Q1(\config_1.timer[26] ), 
    .F0(\config_1.timer_31__N_68[25] ), .F1(\config_1.timer_31__N_68[26] ), 
    .COUT1(\config_1.n3525 ), .COUT0(\config_1.n5145 ));
  config_1_SLICE_8 \config_1.SLICE_8 ( .DI1(\config_1.timer_31__N_68[0] ), 
    .D1(\config_1.n5031 ), .C1(VCC_net), .B1(\config_1.timer[0] ), 
    .CE(\config_1.timer_0__N_155 ), .LSR(\config_1.timer_0__N_156 ), 
    .CLK(clk_25MHz_c), .CIN1(\config_1.n5031 ), .Q1(\config_1.timer[0] ), 
    .F1(\config_1.timer_31__N_68[0] ), .COUT1(\config_1.n3499 ), 
    .COUT0(\config_1.n5031 ));
  config_1_SLICE_9 \config_1.SLICE_9 ( .DI1(\config_1.timer_31__N_68[24] ), 
    .DI0(\config_1.timer_31__N_68[23] ), .D1(\config_1.n5142 ), .C1(VCC_net), 
    .B1(\config_1.timer[24] ), .D0(\config_1.n3521 ), .C0(VCC_net), 
    .B0(\config_1.timer[23] ), .CE(\config_1.timer_0__N_155 ), 
    .LSR(\config_1.timer_0__N_156 ), .CLK(clk_25MHz_c), 
    .CIN0(\config_1.n3521 ), .CIN1(\config_1.n5142 ), 
    .Q0(\config_1.timer[23] ), .Q1(\config_1.timer[24] ), 
    .F0(\config_1.timer_31__N_68[23] ), .F1(\config_1.timer_31__N_68[24] ), 
    .COUT1(\config_1.n3523 ), .COUT0(\config_1.n5142 ));
  config_1_SLICE_10 \config_1.SLICE_10 ( .DI1(\config_1.timer_31__N_68[22] ), 
    .DI0(\config_1.timer_31__N_68[21] ), .D1(\config_1.n5139 ), .C1(VCC_net), 
    .B1(\config_1.timer[22] ), .D0(\config_1.n3519 ), .C0(VCC_net), 
    .B0(\config_1.timer[21] ), .CE(\config_1.timer_0__N_155 ), 
    .LSR(\config_1.timer_0__N_156 ), .CLK(clk_25MHz_c), 
    .CIN0(\config_1.n3519 ), .CIN1(\config_1.n5139 ), 
    .Q0(\config_1.timer[21] ), .Q1(\config_1.timer[22] ), 
    .F0(\config_1.timer_31__N_68[21] ), .F1(\config_1.timer_31__N_68[22] ), 
    .COUT1(\config_1.n3521 ), .COUT0(\config_1.n5139 ));
  config_1_SLICE_11 \config_1.SLICE_11 ( .DI1(\config_1.timer_31__N_68[8] ), 
    .D1(\config_1.n5043 ), .C1(VCC_net), .B1(\config_1.timer[8] ), 
    .D0(\config_1.n3505 ), .C0(VCC_net), .B0(\config_1.timer[7] ), 
    .CE(\config_1.timer_0__N_155 ), .LSR(\config_1.timer_0__N_156 ), 
    .CLK(clk_25MHz_c), .CIN0(\config_1.n3505 ), .CIN1(\config_1.n5043 ), 
    .Q1(\config_1.timer[8] ), .F0(\config_1.timer_31__N_68[7] ), 
    .F1(\config_1.timer_31__N_68[8] ), .COUT1(\config_1.n3507 ), 
    .COUT0(\config_1.n5043 ));
  config_1_SLICE_12 \config_1.SLICE_12 ( .DI1(\config_1.rom_addr_7__N_1[2] ), 
    .DI0(\config_1.rom_addr_7__N_1[1] ), .D1(\config_1.n5073 ), 
    .B1(\rom_addr[2] ), .D0(\config_1.n3483 ), .B0(\rom_addr[1] ), 
    .CE(\config_1.rom_addr_0__N_23 ), .LSR(\config_1.rom_addr_0__N_24 ), 
    .CLK(clk_25MHz_c), .CIN0(\config_1.n3483 ), .CIN1(\config_1.n5073 ), 
    .Q0(\rom_addr[1] ), .Q1(\rom_addr[2] ), .F0(\config_1.rom_addr_7__N_1[1] ), 
    .F1(\config_1.rom_addr_7__N_1[2] ), .COUT1(\config_1.n3485 ), 
    .COUT0(\config_1.n5073 ));
  config_1_SLICE_13 \config_1.SLICE_13 ( .DI1(\config_1.timer_31__N_68[6] ), 
    .DI0(\config_1.timer_31__N_68[5] ), .D1(\config_1.n5040 ), .C1(VCC_net), 
    .B1(\config_1.timer[6] ), .D0(\config_1.n3503 ), .C0(VCC_net), 
    .B0(\config_1.timer[5] ), .CE(\config_1.timer_0__N_155 ), 
    .LSR(\config_1.timer_0__N_156 ), .CLK(clk_25MHz_c), 
    .CIN0(\config_1.n3503 ), .CIN1(\config_1.n5040 ), .Q0(\config_1.timer[5] ), 
    .Q1(\config_1.timer[6] ), .F0(\config_1.timer_31__N_68[5] ), 
    .F1(\config_1.timer_31__N_68[6] ), .COUT1(\config_1.n3505 ), 
    .COUT0(\config_1.n5040 ));
  config_1_SLICE_14 \config_1.SLICE_14 ( .DI1(\config_1.rom_addr_7__N_1[4] ), 
    .DI0(\config_1.rom_addr_7__N_1[3] ), .D1(\config_1.n5076 ), 
    .B1(\rom_addr[4] ), .D0(\config_1.n3485 ), .B0(\rom_addr[3] ), 
    .CE(\config_1.rom_addr_0__N_23 ), .LSR(\config_1.rom_addr_0__N_24 ), 
    .CLK(clk_25MHz_c), .CIN0(\config_1.n3485 ), .CIN1(\config_1.n5076 ), 
    .Q0(\rom_addr[3] ), .Q1(\rom_addr[4] ), .F0(\config_1.rom_addr_7__N_1[3] ), 
    .F1(\config_1.rom_addr_7__N_1[4] ), .COUT1(\config_1.n3487 ), 
    .COUT0(\config_1.n5076 ));
  config_1_SLICE_15 \config_1.SLICE_15 ( .DI1(\config_1.rom_addr_7__N_1[0] ), 
    .D1(\config_1.n5070 ), .C1(n3436), .B1(\rom_addr[0] ), 
    .CE(\config_1.rom_addr_0__N_23 ), .LSR(\config_1.rom_addr_0__N_24 ), 
    .CLK(clk_25MHz_c), .CIN1(\config_1.n5070 ), .Q1(\rom_addr[0] ), 
    .F1(\config_1.rom_addr_7__N_1[0] ), .COUT1(\config_1.n3483 ), 
    .COUT0(\config_1.n5070 ));
  config_1_SLICE_16 \config_1.SLICE_16 ( .DI1(\config_1.timer_31__N_68[20] ), 
    .DI0(\config_1.timer_31__N_68[19] ), .D1(\config_1.n5136 ), .C1(VCC_net), 
    .B1(\config_1.timer[20] ), .D0(\config_1.n3517 ), .C0(VCC_net), 
    .B0(\config_1.timer[19] ), .CE(\config_1.timer_0__N_155 ), 
    .LSR(\config_1.timer_0__N_156 ), .CLK(clk_25MHz_c), 
    .CIN0(\config_1.n3517 ), .CIN1(\config_1.n5136 ), 
    .Q0(\config_1.timer[19] ), .Q1(\config_1.timer[20] ), 
    .F0(\config_1.timer_31__N_68[19] ), .F1(\config_1.timer_31__N_68[20] ), 
    .COUT1(\config_1.n3519 ), .COUT0(\config_1.n5136 ));
  config_1_SLICE_17 \config_1.SLICE_17 ( .DI1(\config_1.timer_31__N_68[18] ), 
    .D1(\config_1.n5058 ), .C1(VCC_net), .B1(\config_1.timer[18] ), 
    .D0(\config_1.n3515 ), .C0(VCC_net), .B0(\config_1.timer[17] ), 
    .CE(\config_1.timer_0__N_155 ), .LSR(\config_1.timer_0__N_156 ), 
    .CLK(clk_25MHz_c), .CIN0(\config_1.n3515 ), .CIN1(\config_1.n5058 ), 
    .Q1(\config_1.timer[18] ), .F0(\config_1.timer_31__N_68[17] ), 
    .F1(\config_1.timer_31__N_68[18] ), .COUT1(\config_1.n3517 ), 
    .COUT0(\config_1.n5058 ));
  config_1_SLICE_18 \config_1.SLICE_18 ( .D1(\config_1.n5055 ), .C1(VCC_net), 
    .B1(\config_1.timer[16] ), .D0(\config_1.n3513 ), .C0(VCC_net), 
    .B0(\config_1.timer[15] ), .CIN0(\config_1.n3513 ), 
    .CIN1(\config_1.n5055 ), .F0(\config_1.timer_31__N_68[15] ), 
    .F1(\config_1.timer_31__N_68[16] ), .COUT1(\config_1.n3515 ), 
    .COUT0(\config_1.n5055 ));
  config_1_SLICE_19 \config_1.SLICE_19 ( .DI0(\config_1.timer_31__N_68[13] ), 
    .D1(\config_1.n5052 ), .C1(VCC_net), .B1(\config_1.timer[14] ), 
    .D0(\config_1.n3511 ), .C0(VCC_net), .B0(\config_1.timer[13] ), 
    .CE(\config_1.timer_0__N_155 ), .LSR(\config_1.timer_0__N_156 ), 
    .CLK(clk_25MHz_c), .CIN0(\config_1.n3511 ), .CIN1(\config_1.n5052 ), 
    .Q0(\config_1.timer[13] ), .F0(\config_1.timer_31__N_68[13] ), 
    .F1(\config_1.timer_31__N_68[14] ), .COUT1(\config_1.n3513 ), 
    .COUT0(\config_1.n5052 ));
  config_1_SLICE_20 \config_1.SLICE_20 ( .DI0(\config_1.timer_31__N_68[3] ), 
    .D1(\config_1.n5037 ), .C1(VCC_net), .B1(\config_1.timer[4] ), 
    .D0(\config_1.n3501 ), .C0(VCC_net), .B0(\config_1.timer[3] ), 
    .CE(\config_1.timer_0__N_155 ), .LSR(\config_1.timer_0__N_156 ), 
    .CLK(clk_25MHz_c), .CIN0(\config_1.n3501 ), .CIN1(\config_1.n5037 ), 
    .Q0(\config_1.timer[3] ), .F0(\config_1.timer_31__N_68[3] ), 
    .F1(\config_1.timer_31__N_68[4] ), .COUT1(\config_1.n3503 ), 
    .COUT0(\config_1.n5037 ));
  config_1_SLICE_21 \config_1.SLICE_21 ( .DI0(\config_1.rom_addr_7__N_1[7] ), 
    .D1(\config_1.n5082 ), .D0(\config_1.n3489 ), .B0(\rom_addr[7] ), 
    .CE(\config_1.rom_addr_0__N_23 ), .LSR(\config_1.rom_addr_0__N_24 ), 
    .CLK(clk_25MHz_c), .CIN0(\config_1.n3489 ), .CIN1(\config_1.n5082 ), 
    .Q0(\rom_addr[7] ), .F0(\config_1.rom_addr_7__N_1[7] ), 
    .COUT0(\config_1.n5082 ));
  SLICE_22 SLICE_22( .DI1(\pulse_counter_5__N_45[2] ), 
    .DI0(\pulse_counter_5__N_45[1] ), .D1(n5127), .C1(VCC_net), 
    .B1(\pulse_counter[2] ), .D0(n3492), .C0(VCC_net), .B0(\pulse_counter[1] ), 
    .CE(config_trig_N_315), .LSR(pulse_counter_0__N_62), .CLK(clk_25MHz_c), 
    .CIN0(n3492), .CIN1(n5127), .Q0(\pulse_counter[1] ), 
    .Q1(\pulse_counter[2] ), .F0(\pulse_counter_5__N_45[1] ), 
    .F1(\pulse_counter_5__N_45[2] ), .COUT1(n3494), .COUT0(n5127));
  SLICE_23 SLICE_23( .DI0(\pulse_counter_5__N_45[5] ), .D1(n5133), .D0(n3496), 
    .C0(VCC_net), .B0(\pulse_counter[5] ), .CE(config_trig_N_315), 
    .LSR(pulse_counter_0__N_62), .CLK(clk_25MHz_c), .CIN0(n3496), .CIN1(n5133), 
    .Q0(\pulse_counter[5] ), .F0(\pulse_counter_5__N_45[5] ), .COUT0(n5133));
  SLICE_24 SLICE_24( .DI1(\pulse_counter_5__N_45[0] ), .D1(n5124), 
    .C1(VCC_net), .B1(\pulse_counter[0] ), .CE(config_trig_N_315), 
    .LSR(pulse_counter_0__N_62), .CLK(clk_25MHz_c), .CIN1(n5124), 
    .Q1(\pulse_counter[0] ), .F1(\pulse_counter_5__N_45[0] ), .COUT1(n3492), 
    .COUT0(n5124));
  SLICE_25 SLICE_25( .DI1(\pulse_counter_5__N_45[4] ), 
    .DI0(\pulse_counter_5__N_45[3] ), .D1(n5130), .C1(VCC_net), 
    .B1(\pulse_counter[4] ), .D0(n3494), .C0(VCC_net), .B0(\pulse_counter[3] ), 
    .CE(config_trig_N_315), .LSR(pulse_counter_0__N_62), .CLK(clk_25MHz_c), 
    .CIN0(n3494), .CIN1(n5130), .Q0(\pulse_counter[3] ), 
    .Q1(\pulse_counter[4] ), .F0(\pulse_counter_5__N_45[3] ), 
    .F1(\pulse_counter_5__N_45[4] ), .COUT1(n3496), .COUT0(n5130));
  SCCB1_SLICE_26 \SCCB1.SLICE_26 ( .D1(\SCCB1.n5103 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[20] ), .D0(\SCCB1.n3550 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[19] ), .CIN0(\SCCB1.n3550 ), .CIN1(\SCCB1.n5103 ), 
    .F0(\SCCB1.timer_31__N_173[19] ), .F1(\SCCB1.timer_31__N_173[20] ), 
    .COUT1(\SCCB1.n3552 ), .COUT0(\SCCB1.n5103 ));
  SCCB1_SLICE_27 \SCCB1.SLICE_27 ( .D1(\SCCB1.n5100 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[18] ), .D0(\SCCB1.n3548 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[17] ), .CIN0(\SCCB1.n3548 ), .CIN1(\SCCB1.n5100 ), 
    .F0(\SCCB1.timer_31__N_173[17] ), .F1(\SCCB1.timer_31__N_173[18] ), 
    .COUT1(\SCCB1.n3550 ), .COUT0(\SCCB1.n5100 ));
  SCCB1_SLICE_28 \SCCB1.SLICE_28 ( .D1(\SCCB1.n5097 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[16] ), .D0(\SCCB1.n3546 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[15] ), .CIN0(\SCCB1.n3546 ), .CIN1(\SCCB1.n5097 ), 
    .F0(\SCCB1.timer_31__N_173[15] ), .F1(\SCCB1.timer_31__N_173[16] ), 
    .COUT1(\SCCB1.n3548 ), .COUT0(\SCCB1.n5097 ));
  SCCB1_SLICE_29 \SCCB1.SLICE_29 ( .DI1(\SCCB1.timer_31__N_173[14] ), 
    .DI0(\SCCB1.timer_31__N_173[13] ), .D1(\SCCB1.n5094 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[14] ), .D0(\SCCB1.n3544 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[13] ), .CE(\SCCB1.timer_2__N_260 ), 
    .LSR(\SCCB1.timer_9__N_241 ), .CLK(clk_25MHz_c), .CIN0(\SCCB1.n3544 ), 
    .CIN1(\SCCB1.n5094 ), .Q0(\SCCB1.timer[13] ), .Q1(\SCCB1.timer[14] ), 
    .F0(\SCCB1.timer_31__N_173[13] ), .F1(\SCCB1.timer_31__N_173[14] ), 
    .COUT1(\SCCB1.n3546 ), .COUT0(\SCCB1.n5094 ));
  SCCB1_SLICE_30 \SCCB1.SLICE_30 ( .DI1(\SCCB1.timer_31__N_173[12] ), 
    .DI0(\SCCB1.timer_31__N_173[11] ), .D1(\SCCB1.n5091 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[12] ), .D0(\SCCB1.n3542 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[11] ), .CE(\SCCB1.timer_2__N_260 ), 
    .LSR(\SCCB1.timer_9__N_241 ), .CLK(clk_25MHz_c), .CIN0(\SCCB1.n3542 ), 
    .CIN1(\SCCB1.n5091 ), .Q0(\SCCB1.timer[11] ), .Q1(\SCCB1.timer[12] ), 
    .F0(\SCCB1.timer_31__N_173[11] ), .F1(\SCCB1.timer_31__N_173[12] ), 
    .COUT1(\SCCB1.n3544 ), .COUT0(\SCCB1.n5091 ));
  SCCB1_SLICE_31 \SCCB1.SLICE_31 ( .DI1(\SCCB1.timer_31__N_173[10] ), 
    .DI0(\SCCB1.timer_31__N_173[9] ), .D1(\SCCB1.n5088 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[10] ), .D0(\SCCB1.n3540 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[9] ), .CE(\SCCB1.timer_2__N_260 ), 
    .LSR(\SCCB1.timer_9__N_241 ), .CLK(clk_25MHz_c), .CIN0(\SCCB1.n3540 ), 
    .CIN1(\SCCB1.n5088 ), .Q0(\SCCB1.timer[9] ), .Q1(\SCCB1.timer[10] ), 
    .F0(\SCCB1.timer_31__N_173[9] ), .F1(\SCCB1.timer_31__N_173[10] ), 
    .COUT1(\SCCB1.n3542 ), .COUT0(\SCCB1.n5088 ));
  SCCB1_SLICE_32 \SCCB1.SLICE_32 ( .D1(\SCCB1.n5085 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[8] ), .D0(\SCCB1.n3538 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[7] ), .CIN0(\SCCB1.n3538 ), .CIN1(\SCCB1.n5085 ), 
    .F0(\SCCB1.timer_31__N_173[7] ), .F1(\SCCB1.timer_31__N_173[8] ), 
    .COUT1(\SCCB1.n3540 ), .COUT0(\SCCB1.n5085 ));
  SCCB1_SLICE_33 \SCCB1.SLICE_33 ( .D1(\SCCB1.n5067 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[6] ), .D0(\SCCB1.n3536 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[5] ), .CIN0(\SCCB1.n3536 ), .CIN1(\SCCB1.n5067 ), 
    .F0(\SCCB1.timer_31__N_173[5] ), .F1(\SCCB1.timer_31__N_173[6] ), 
    .COUT1(\SCCB1.n3538 ), .COUT0(\SCCB1.n5067 ));
  SCCB1_SLICE_34 \SCCB1.SLICE_34 ( .D1(\SCCB1.n5064 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[4] ), .D0(\SCCB1.n3534 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[3] ), .CIN0(\SCCB1.n3534 ), .CIN1(\SCCB1.n5064 ), 
    .F0(\SCCB1.timer_31__N_173[3] ), .F1(\SCCB1.timer_31__N_173[4] ), 
    .COUT1(\SCCB1.n3536 ), .COUT0(\SCCB1.n5064 ));
  SCCB1_SLICE_35 \SCCB1.SLICE_35 ( .DI0(\SCCB1.timer_31__N_173[31] ), 
    .D1(\SCCB1.n5121 ), .D0(\SCCB1.n3562 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[31] ), .CE(\SCCB1.timer_2__N_260 ), 
    .LSR(\SCCB1.timer_20__N_208 ), .CLK(clk_25MHz_c), .CIN0(\SCCB1.n3562 ), 
    .CIN1(\SCCB1.n5121 ), .Q0(\SCCB1.timer[31] ), 
    .F0(\SCCB1.timer_31__N_173[31] ), .COUT0(\SCCB1.n5121 ));
  SCCB1_SLICE_36 \SCCB1.SLICE_36 ( .DI1(\SCCB1.timer_31__N_173[30] ), 
    .DI0(\SCCB1.timer_31__N_173[29] ), .D1(\SCCB1.n5118 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[30] ), .D0(\SCCB1.n3560 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[29] ), .CE(\SCCB1.timer_2__N_260 ), 
    .LSR(\SCCB1.timer_20__N_208 ), .CLK(clk_25MHz_c), .CIN0(\SCCB1.n3560 ), 
    .CIN1(\SCCB1.n5118 ), .Q0(\SCCB1.timer[29] ), .Q1(\SCCB1.timer[30] ), 
    .F0(\SCCB1.timer_31__N_173[29] ), .F1(\SCCB1.timer_31__N_173[30] ), 
    .COUT1(\SCCB1.n3562 ), .COUT0(\SCCB1.n5118 ));
  SCCB1_SLICE_37 \SCCB1.SLICE_37 ( .DI1(\SCCB1.timer_31__N_173[28] ), 
    .DI0(\SCCB1.timer_31__N_173[27] ), .D1(\SCCB1.n5115 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[28] ), .D0(\SCCB1.n3558 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[27] ), .CE(\SCCB1.timer_2__N_260 ), 
    .LSR(\SCCB1.timer_20__N_208 ), .CLK(clk_25MHz_c), .CIN0(\SCCB1.n3558 ), 
    .CIN1(\SCCB1.n5115 ), .Q0(\SCCB1.timer[27] ), .Q1(\SCCB1.timer[28] ), 
    .F0(\SCCB1.timer_31__N_173[27] ), .F1(\SCCB1.timer_31__N_173[28] ), 
    .COUT1(\SCCB1.n3560 ), .COUT0(\SCCB1.n5115 ));
  SCCB1_SLICE_38 \SCCB1.SLICE_38 ( .D1(\SCCB1.n5061 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[2] ), .D0(\SCCB1.n3532 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[1] ), .CIN0(\SCCB1.n3532 ), .CIN1(\SCCB1.n5061 ), 
    .F0(\SCCB1.timer_31__N_173[1] ), .F1(\SCCB1.timer_31__N_173[2] ), 
    .COUT1(\SCCB1.n3534 ), .COUT0(\SCCB1.n5061 ));
  SCCB1_SLICE_39 \SCCB1.SLICE_39 ( .DI1(\SCCB1.timer_31__N_173[26] ), 
    .DI0(\SCCB1.timer_31__N_173[25] ), .D1(\SCCB1.n5112 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[26] ), .D0(\SCCB1.n3556 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[25] ), .CE(\SCCB1.timer_2__N_260 ), 
    .LSR(\SCCB1.timer_20__N_208 ), .CLK(clk_25MHz_c), .CIN0(\SCCB1.n3556 ), 
    .CIN1(\SCCB1.n5112 ), .Q0(\SCCB1.timer[25] ), .Q1(\SCCB1.timer[26] ), 
    .F0(\SCCB1.timer_31__N_173[25] ), .F1(\SCCB1.timer_31__N_173[26] ), 
    .COUT1(\SCCB1.n3558 ), .COUT0(\SCCB1.n5112 ));
  SCCB1_SLICE_40 \SCCB1.SLICE_40 ( .D1(\SCCB1.n5028 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[0] ), .CIN1(\SCCB1.n5028 ), 
    .F1(\SCCB1.timer_31__N_173[0] ), .COUT1(\SCCB1.n3532 ), 
    .COUT0(\SCCB1.n5028 ));
  SCCB1_SLICE_41 \SCCB1.SLICE_41 ( .DI1(\SCCB1.timer_31__N_173[24] ), 
    .DI0(\SCCB1.timer_31__N_173[23] ), .D1(\SCCB1.n5109 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[24] ), .D0(\SCCB1.n3554 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[23] ), .CE(\SCCB1.timer_2__N_260 ), 
    .LSR(\SCCB1.timer_20__N_208 ), .CLK(clk_25MHz_c), .CIN0(\SCCB1.n3554 ), 
    .CIN1(\SCCB1.n5109 ), .Q0(\SCCB1.timer[23] ), .Q1(\SCCB1.timer[24] ), 
    .F0(\SCCB1.timer_31__N_173[23] ), .F1(\SCCB1.timer_31__N_173[24] ), 
    .COUT1(\SCCB1.n3556 ), .COUT0(\SCCB1.n5109 ));
  SCCB1_SLICE_42 \SCCB1.SLICE_42 ( .D1(\SCCB1.n5106 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[22] ), .D0(\SCCB1.n3552 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[21] ), .CIN0(\SCCB1.n3552 ), .CIN1(\SCCB1.n5106 ), 
    .F0(\SCCB1.timer_31__N_173[21] ), .F1(\SCCB1.timer_31__N_173[22] ), 
    .COUT1(\SCCB1.n3554 ), .COUT0(\SCCB1.n5106 ));
  SLICE_43 SLICE_43( .DI1(\rom_dout[4].sig_007.FeedThruLUT ), 
    .DI0(\rom_dout[3].sig_000.FeedThruLUT ), .D1(\rom_dout[4] ), 
    .D0(\rom_dout[3] ), .CE(SCCB_data_3__N_44), .CLK(clk_25MHz_c), 
    .Q0(\SCCB_data[3] ), .Q1(\SCCB_data[4] ), 
    .F0(\rom_dout[3].sig_000.FeedThruLUT ), 
    .F1(\rom_dout[4].sig_007.FeedThruLUT ));
  config_1_SLICE_46 \config_1.SLICE_46 ( .DI1(\config_1.timer_17__N_110[15] ), 
    .DI0(\config_1.timer_17__N_110[16] ), .D1(\config_1.timer_31__N_68[15] ), 
    .C1(\config_1.n63 ), .B1(\config_1.n539[17] ), .A1(\config_1.n2298 ), 
    .D0(\config_1.n2298 ), .C0(\config_1.n539[17] ), .B0(\config_1.n63 ), 
    .A0(\config_1.timer_31__N_68[16] ), .CE(\config_1.timer_0__N_155 ), 
    .CLK(clk_25MHz_c), .Q0(\config_1.timer[16] ), .Q1(\config_1.timer[15] ), 
    .F0(\config_1.timer_17__N_110[16] ), .F1(\config_1.timer_17__N_110[15] ));
  config_1_SLICE_48 \config_1.SLICE_48 ( .DI1(\config_1.timer_17__N_110[12] ), 
    .DI0(\config_1.timer_17__N_110[14] ), .D1(\config_1.n63 ), 
    .C1(\config_1.n2298 ), .B1(\config_1.n539[17] ), 
    .A1(\config_1.timer_31__N_68[12] ), .D0(\config_1.n2298 ), 
    .C0(\config_1.n63 ), .B0(\config_1.timer_31__N_68[14] ), 
    .A0(\config_1.n539[17] ), .CE(\config_1.timer_0__N_155 ), 
    .CLK(clk_25MHz_c), .Q0(\config_1.timer[14] ), .Q1(\config_1.timer[12] ), 
    .F0(\config_1.timer_17__N_110[14] ), .F1(\config_1.timer_17__N_110[12] ));
  config_1_SLICE_50 \config_1.SLICE_50 ( .DI1(\config_1.timer_17__N_110[4] ), 
    .DI0(\config_1.timer_17__N_110[7] ), .D1(\config_1.timer_31__N_68[4] ), 
    .C1(\config_1.n63 ), .B1(\config_1.n539[17] ), .A1(\config_1.n2298 ), 
    .D0(\config_1.n2298 ), .C0(\config_1.n539[17] ), .B0(\config_1.n63 ), 
    .A0(\config_1.timer_31__N_68[7] ), .CE(\config_1.timer_0__N_155 ), 
    .CLK(clk_25MHz_c), .Q0(\config_1.timer[7] ), .Q1(\config_1.timer[4] ), 
    .F0(\config_1.timer_17__N_110[7] ), .F1(\config_1.timer_17__N_110[4] ));
  SLICE_52 SLICE_52( .DI1(\rom_dout[8].sig_009.FeedThruLUT ), 
    .DI0(\rom_dout[9].sig_001.FeedThruLUT ), .D1(\rom_dout[8] ), 
    .D0(\rom_dout[9] ), .CE(SCCB_data_3__N_44), .CLK(clk_25MHz_c), 
    .Q0(\SCCB_addr[1] ), .Q1(\SCCB_addr[0] ), 
    .F0(\rom_dout[9].sig_001.FeedThruLUT ), 
    .F1(\rom_dout[8].sig_009.FeedThruLUT ));
  SLICE_53 SLICE_53( .DI1(\rom_dout[11].sig_003.FeedThruLUT ), 
    .DI0(\rom_dout[10].sig_002.FeedThruLUT ), .D1(\rom_dout[11] ), 
    .D0(\rom_dout[10] ), .CE(SCCB_data_3__N_44), .CLK(clk_25MHz_c), 
    .Q0(\SCCB_addr[2] ), .Q1(\SCCB_addr[3] ), 
    .F0(\rom_dout[10].sig_002.FeedThruLUT ), 
    .F1(\rom_dout[11].sig_003.FeedThruLUT ));
  SLICE_55 SLICE_55( .DI1(\rom_dout[13].sig_005.FeedThruLUT ), 
    .DI0(\rom_dout[12].sig_004.FeedThruLUT ), .C1(\rom_dout[13] ), 
    .C0(\rom_dout[12] ), .CE(SCCB_data_3__N_44), .CLK(clk_25MHz_c), 
    .Q0(\SCCB_addr[4] ), .Q1(\SCCB_addr[5] ), 
    .F0(\rom_dout[12].sig_004.FeedThruLUT ), 
    .F1(\rom_dout[13].sig_005.FeedThruLUT ));
  SLICE_57 SLICE_57( .DI0(\rom_dout[15].sig_006.FeedThruLUT ), 
    .D0(\rom_dout[15] ), .CE(SCCB_data_3__N_44), .CLK(clk_25MHz_c), 
    .Q0(\SCCB_addr[7] ), .F0(\rom_dout[15].sig_006.FeedThruLUT ));
  rom1_SLICE_63 \rom1.SLICE_63 ( .DI1(\rom1.rom_dout_3__N_34 ), 
    .DI0(\rom1.rom_dout_4__N_33 ), .D1(\rom1.n10 ), .C1(\rom_addr[0] ), 
    .B1(\rom_addr[2] ), .A1(\rom_addr[1] ), .D0(\rom_addr[0] ), 
    .C0(\rom1.n10 ), .B0(\rom_addr[1] ), .A0(\rom_addr[2] ), 
    .LSR(\rom_addr[3] ), .CLK(clk_25MHz_c), .Q0(\rom_dout[4] ), 
    .Q1(\rom_dout[3] ), .F0(\rom1.rom_dout_4__N_33 ), 
    .F1(\rom1.rom_dout_3__N_34 ));
  rom1_SLICE_64 \rom1.SLICE_64 ( .DI1(\rom1.rom_dout_8__N_31 ), 
    .DI0(\rom1.rom_dout_6__N_32 ), .D1(\rom1.n10 ), .C1(\rom_addr[0] ), 
    .B1(\rom_addr[2] ), .A1(\rom_addr[1] ), .D0(\rom_addr[1] ), 
    .C0(\rom1.n10 ), .A0(\rom_addr[2] ), .LSR(\rom_addr[3] ), 
    .CLK(clk_25MHz_c), .Q0(\rom_dout[6] ), .Q1(\rom_dout[8] ), 
    .F0(\rom1.rom_dout_6__N_32 ), .F1(\rom1.rom_dout_8__N_31 ));
  rom1_SLICE_66 \rom1.SLICE_66 ( .DI1(\rom1.rom_dout_10__N_29 ), 
    .DI0(\rom1.rom_dout_9__N_30 ), .D1(\rom1.n10 ), .C1(\rom_addr[1] ), 
    .B1(\rom_addr[2] ), .D0(\rom_addr[0] ), .C0(\rom1.n10 ), 
    .B0(\rom_addr[1] ), .A0(\rom_addr[2] ), .LSR(\rom_addr[3] ), 
    .CLK(clk_25MHz_c), .Q0(\rom_dout[9] ), .Q1(\rom_dout[10] ), 
    .F0(\rom1.rom_dout_9__N_30 ), .F1(\rom1.rom_dout_10__N_29 ));
  rom1_SLICE_68 \rom1.SLICE_68 ( .DI1(\rom1.rom_dout_12__N_27 ), 
    .DI0(\rom1.rom_dout_11__N_28 ), .D1(\rom1.n10 ), .C1(\rom_addr[0] ), 
    .B1(\rom_addr[2] ), .D0(\rom_addr[0] ), .C0(\rom1.n10 ), 
    .B0(\rom_addr[1] ), .A0(\rom_addr[2] ), .LSR(\rom_addr[3] ), 
    .CLK(clk_25MHz_c), .Q0(\rom_dout[11] ), .Q1(\rom_dout[12] ), 
    .F0(\rom1.rom_dout_11__N_28 ), .F1(\rom1.rom_dout_12__N_27 ));
  rom1_SLICE_70 \rom1.SLICE_70 ( .DI1(\rom1.rom_dout_15__N_25 ), 
    .DI0(\rom1.rom_dout_13__N_26 ), .D1(\rom1.n10 ), .C1(\rom_addr[0] ), 
    .B1(\rom_addr[2] ), .A1(\rom_addr[1] ), .D0(\rom_addr[0] ), 
    .C0(\rom1.n10 ), .B0(\rom_addr[1] ), .A0(\rom_addr[2] ), 
    .LSR(\rom_addr[3] ), .CLK(clk_25MHz_c), .Q0(\rom_dout[13] ), 
    .Q1(\rom_dout[15] ), .F0(\rom1.rom_dout_13__N_26 ), 
    .F1(\rom1.rom_dout_15__N_25 ));
  SLICE_73 SLICE_73( .DI1(\start_c.sig_010.FeedThruLUT ), 
    .DI0(\config_trig_N_315$n0 ), .D1(start_c), .D0(\pulse_counter[2] ), 
    .C0(\pulse_counter[1] ), .B0(\pulse_counter[0] ), .A0(n12), 
    .CLK(clk_25MHz_c), .Q0(config_trig), .Q1(prev_start), 
    .F0(\config_trig_N_315$n0 ), .F1(\start_c.sig_010.FeedThruLUT ));
  SLICE_76 SLICE_76( .DI1(\SCCB_addr[1].sig_013.FeedThruLUT ), 
    .DI0(\SCCB_addr[0].sig_011.FeedThruLUT ), .C1(\SCCB_addr[1] ), 
    .D0(\SCCB_addr[0] ), .CE(\SCCB1.latched_data_0__N_275 ), .CLK(clk_25MHz_c), 
    .Q0(\SCCB1.latched_address[0] ), .Q1(\SCCB1.latched_address[1] ), 
    .F0(\SCCB_addr[0].sig_011.FeedThruLUT ), 
    .F1(\SCCB_addr[1].sig_013.FeedThruLUT ));
  SLICE_77 SLICE_77( .DI1(\SCCB_data[4].sig_019.FeedThruLUT ), 
    .DI0(\SCCB_data[3].sig_012.FeedThruLUT ), .D1(\SCCB_data[4] ), 
    .D0(\SCCB_data[3] ), .CE(\SCCB1.latched_data_0__N_275 ), .CLK(clk_25MHz_c), 
    .Q0(\SCCB1.latched_data[0] ), .Q1(\SCCB1.latched_data[4] ), 
    .F0(\SCCB_data[3].sig_012.FeedThruLUT ), 
    .F1(\SCCB_data[4].sig_019.FeedThruLUT ));
  SCCB1_SLICE_78 \SCCB1.SLICE_78 ( .DI1(\SCCB1.FSM_state_1__N_161 ), 
    .DI0(\SCCB1.FSM_state_0__N_163[0] ), .D1(\SCCB1.n4317 ), 
    .C1(\SCCB1.n3173 ), .B1(\FSM_state_adj_319[3] ), 
    .A1(\FSM_state_adj_319[2] ), .D0(\SCCB1.n3150 ), 
    .C0(\FSM_state_adj_319[3] ), .B0(\FSM_state_adj_319[2] ), 
    .A0(\FSM_state_adj_319[0] ), .CE(\SCCB1.FSM_state_0__N_164 ), 
    .CLK(clk_25MHz_c), .Q0(\FSM_state_adj_319[0] ), 
    .Q1(\FSM_state_adj_319[1] ), .F0(\SCCB1.FSM_state_0__N_163[0] ), 
    .F1(\SCCB1.FSM_state_1__N_161 ));
  SCCB1_SLICE_80 \SCCB1.SLICE_80 ( .DI1(\SCCB1.timer_6__N_248[0] ), 
    .DI0(\SCCB1.timer_6__N_248[1] ), .D1(\SCCB1.n4301 ), .C1(\SCCB1.n3167 ), 
    .B1(\FSM_state_adj_319[2] ), .A1(\FSM_state_adj_319[3] ), .D0(\SCCB1.n5 ), 
    .C0(\SCCB1.n3136 ), .B0(\FSM_state_adj_319[3] ), 
    .A0(\FSM_state_adj_319[0] ), .CE(\SCCB1.timer_0__N_265 ), 
    .CLK(clk_25MHz_c), .Q0(\SCCB1.timer[1] ), .Q1(\SCCB1.timer[0] ), 
    .F0(\SCCB1.timer_6__N_248[1] ), .F1(\SCCB1.timer_6__N_248[0] ));
  SCCB1_SLICE_84 \SCCB1.SLICE_84 ( .DI1(\SCCB1.tx_byte_2__N_290 ), 
    .DI0(\SCCB1.tx_byte_1__N_292 ), .D1(\SCCB1.tx_byte_0__N_294[2] ), 
    .C1(\SCCB1.tx_byte[1] ), .B1(\FSM_state_adj_319[2] ), 
    .D0(\SCCB1.tx_byte[0] ), .C0(\SCCB1.tx_byte_0__N_294[1] ), 
    .A0(\FSM_state_adj_319[2] ), .CE(\SCCB1.tx_byte_0__N_295 ), 
    .CLK(clk_25MHz_c), .Q0(\SCCB1.tx_byte[1] ), .Q1(\SCCB1.tx_byte[2] ), 
    .F0(\SCCB1.tx_byte_1__N_292 ), .F1(\SCCB1.tx_byte_2__N_290 ));
  SCCB1_SLICE_86 \SCCB1.SLICE_86 ( .DI1(\SCCB1.tx_byte_4__N_286 ), 
    .DI0(\SCCB1.tx_byte_3__N_288 ), .D1(\SCCB1.tx_byte[3] ), 
    .C1(\SCCB1.tx_byte_0__N_294[4] ), .B1(\FSM_state_adj_319[2] ), 
    .D0(\SCCB1.tx_byte_0__N_294[3] ), .C0(\SCCB1.tx_byte[2] ), 
    .A0(\FSM_state_adj_319[2] ), .CE(\SCCB1.tx_byte_0__N_295 ), 
    .CLK(clk_25MHz_c), .Q0(\SCCB1.tx_byte[3] ), .Q1(\SCCB1.tx_byte[4] ), 
    .F0(\SCCB1.tx_byte_3__N_288 ), .F1(\SCCB1.tx_byte_4__N_286 ));
  SCCB1_SLICE_88 \SCCB1.SLICE_88 ( .DI1(\SCCB1.tx_byte_6__N_282 ), 
    .DI0(\SCCB1.tx_byte_5__N_284 ), .D1(\SCCB1.tx_byte[5] ), 
    .C1(\SCCB1.tx_byte_0__N_294[6] ), .B1(\FSM_state_adj_319[2] ), 
    .D0(\SCCB1.tx_byte_0__N_294[5] ), .C0(\SCCB1.tx_byte[4] ), 
    .A0(\FSM_state_adj_319[2] ), .CE(\SCCB1.tx_byte_0__N_295 ), 
    .CLK(clk_25MHz_c), .Q0(\SCCB1.tx_byte[5] ), .Q1(\SCCB1.tx_byte[6] ), 
    .F0(\SCCB1.tx_byte_5__N_284 ), .F1(\SCCB1.tx_byte_6__N_282 ));
  SLICE_92 SLICE_92( .DI1(\SCCB_addr[3].sig_015.FeedThruLUT ), 
    .DI0(\SCCB_addr[2].sig_014.FeedThruLUT ), .D1(\SCCB_addr[3] ), 
    .D0(\SCCB_addr[2] ), .CE(\SCCB1.latched_data_0__N_275 ), .CLK(clk_25MHz_c), 
    .Q0(\SCCB1.latched_address[2] ), .Q1(\SCCB1.latched_address[3] ), 
    .F0(\SCCB_addr[2].sig_014.FeedThruLUT ), 
    .F1(\SCCB_addr[3].sig_015.FeedThruLUT ));
  SLICE_94 SLICE_94( .DI1(\SCCB_addr[5].sig_017.FeedThruLUT ), 
    .DI0(\SCCB_addr[4].sig_016.FeedThruLUT ), .D1(\SCCB_addr[5] ), 
    .D0(\SCCB_addr[4] ), .CE(\SCCB1.latched_data_0__N_275 ), .CLK(clk_25MHz_c), 
    .Q0(\SCCB1.latched_address[4] ), .Q1(\SCCB1.latched_address[5] ), 
    .F0(\SCCB_addr[4].sig_016.FeedThruLUT ), 
    .F1(\SCCB_addr[5].sig_017.FeedThruLUT ));
  SLICE_98 SLICE_98( .DI0(\SCCB_data[6].sig_020.FeedThruLUT ), 
    .C0(\SCCB_data[6] ), .CE(\SCCB1.latched_data_0__N_275 ), .CLK(clk_25MHz_c), 
    .Q0(\SCCB1.latched_data[6] ), .F0(\SCCB_data[6].sig_020.FeedThruLUT ));
  SCCB1_SLICE_100 \SCCB1.SLICE_100 ( .DI1(\SCCB1.FSM_state_3__N_157 ), 
    .DI0(\SCCB1.FSM_state_2__N_159 ), .D1(\SCCB1.n4347 ), .C1(\SCCB1.n2335 ), 
    .B1(\FSM_state_adj_319[3] ), .A1(\FSM_state_adj_319[0] ), 
    .D0(\SCCB1.n4314 ), .C0(\SCCB1.n22 ), .B0(\FSM_state_adj_319[0] ), 
    .A0(\FSM_state_adj_319[3] ), .CE(\SCCB1.FSM_state_2__N_160 ), 
    .CLK(clk_25MHz_c), .Q0(\FSM_state_adj_319[2] ), 
    .Q1(\FSM_state_adj_319[3] ), .F0(\SCCB1.FSM_state_2__N_159 ), 
    .F1(\SCCB1.FSM_state_3__N_157 ));
  SCCB1_SLICE_102 \SCCB1.SLICE_102 ( .DI0(\SCCB1.byte_index_3__N_297[3] ), 
    .D0(\SCCB1.byte_index[2] ), .C0(\SCCB1.byte_index[3] ), 
    .B0(\SCCB1.byte_index[1] ), .A0(\byte_index[0] ), 
    .CE(\SCCB1.byte_index_1__N_304 ), .LSR(\SCCB1.byte_index_1__N_305 ), 
    .CLK(clk_25MHz_c), .Q0(\SCCB1.byte_index[3] ), 
    .F0(\SCCB1.byte_index_3__N_297[3] ));
  SCCB1_SLICE_103 \SCCB1.SLICE_103 ( .DI1(\SCCB1.byte_index_3__N_297[1] ), 
    .DI0(\SCCB1.byte_index_3__N_297[2] ), .D1(\byte_index[0] ), 
    .C1(\SCCB1.byte_index[1] ), .D0(\SCCB1.byte_index[2] ), 
    .C0(\byte_index[0] ), .B0(\SCCB1.byte_index[1] ), 
    .CE(\SCCB1.byte_index_1__N_304 ), .LSR(\SCCB1.byte_index_1__N_305 ), 
    .CLK(clk_25MHz_c), .Q0(\SCCB1.byte_index[2] ), .Q1(\SCCB1.byte_index[1] ), 
    .F0(\SCCB1.byte_index_3__N_297[2] ), .F1(\SCCB1.byte_index_3__N_297[1] ));
  SCCB1_SLICE_107 \SCCB1.SLICE_107 ( 
    .DI0(\SCCB1.timer_31__N_173[22].sig_029.FeedThruLUT ), 
    .D0(\SCCB1.timer_31__N_173[22] ), .CE(\SCCB1.timer_2__N_260 ), 
    .LSR(\SCCB1.timer_20__N_208 ), .CLK(clk_25MHz_c), .Q0(\SCCB1.timer[22] ), 
    .F0(\SCCB1.timer_31__N_173[22].sig_029.FeedThruLUT ));
  SCCB1_SLICE_108 \SCCB1.SLICE_108 ( 
    .DI1(\SCCB1.timer_31__N_173[20].sig_021.FeedThruLUT ), 
    .DI0(\SCCB1.timer_31__N_173[21].sig_028.FeedThruLUT ), 
    .D1(\SCCB1.timer_31__N_173[20] ), .D0(\SCCB1.timer_31__N_173[21] ), 
    .CE(\SCCB1.timer_2__N_260 ), .LSR(\SCCB1.timer_20__N_208 ), 
    .CLK(clk_25MHz_c), .Q0(\SCCB1.timer[21] ), .Q1(\SCCB1.timer[20] ), 
    .F0(\SCCB1.timer_31__N_173[21].sig_028.FeedThruLUT ), 
    .F1(\SCCB1.timer_31__N_173[20].sig_021.FeedThruLUT ));
  SCCB1_SLICE_111 \SCCB1.SLICE_111 ( 
    .DI1(\SCCB1.timer_31__N_173[17].sig_026.FeedThruLUT ), 
    .DI0(\SCCB1.timer_31__N_173[18].sig_027.FeedThruLUT ), 
    .D1(\SCCB1.timer_31__N_173[17] ), .D0(\SCCB1.timer_31__N_173[18] ), 
    .CE(\SCCB1.timer_2__N_260 ), .LSR(\SCCB1.timer_9__N_241 ), 
    .CLK(clk_25MHz_c), .Q0(\SCCB1.timer[18] ), .Q1(\SCCB1.timer[17] ), 
    .F0(\SCCB1.timer_31__N_173[18].sig_027.FeedThruLUT ), 
    .F1(\SCCB1.timer_31__N_173[17].sig_026.FeedThruLUT ));
  SCCB1_SLICE_113 \SCCB1.SLICE_113 ( 
    .DI1(\SCCB1.timer_31__N_173[15].sig_024.FeedThruLUT ), 
    .DI0(\SCCB1.timer_31__N_173[16].sig_025.FeedThruLUT ), 
    .D1(\SCCB1.timer_31__N_173[15] ), .D0(\SCCB1.timer_31__N_173[16] ), 
    .CE(\SCCB1.timer_2__N_260 ), .LSR(\SCCB1.timer_9__N_241 ), 
    .CLK(clk_25MHz_c), .Q0(\SCCB1.timer[16] ), .Q1(\SCCB1.timer[15] ), 
    .F0(\SCCB1.timer_31__N_173[16].sig_025.FeedThruLUT ), 
    .F1(\SCCB1.timer_31__N_173[15].sig_024.FeedThruLUT ));
  SCCB1_SLICE_118 \SCCB1.SLICE_118 ( .DI1(\SCCB1.timer_7__N_245 ), 
    .DI0(\SCCB1.timer_8__N_242 ), .D1(\SCCB1.n63 ), 
    .C1(\SCCB1.timer_31__N_173[7] ), .B1(\FSM_state_adj_319[2] ), 
    .A1(\SCCB1.n3 ), .D0(\SCCB1.n3 ), .C0(\SCCB1.timer_31__N_173[8] ), 
    .B0(\FSM_state_adj_319[2] ), .A0(\SCCB1.n63 ), .CE(\SCCB1.timer_2__N_260 ), 
    .LSR(\SCCB1.timer_3__N_258 ), .CLK(clk_25MHz_c), .Q0(\SCCB1.timer[8] ), 
    .Q1(\SCCB1.timer[7] ), .F0(\SCCB1.timer_8__N_242 ), 
    .F1(\SCCB1.timer_7__N_245 ));
  SCCB1_SLICE_120 \SCCB1.SLICE_120 ( .DI1(\SCCB1.timer_4__N_253 ), 
    .DI0(\SCCB1.timer_5__N_250 ), .D1(\SCCB1.n63 ), 
    .C1(\SCCB1.timer_31__N_173[4] ), .D0(\SCCB1.timer_31__N_173[5] ), 
    .C0(\SCCB1.n63 ), .CE(\SCCB1.timer_2__N_260 ), 
    .LSR(\SCCB1.timer_2__N_261 ), .CLK(clk_25MHz_c), .Q0(\SCCB1.timer[5] ), 
    .Q1(\SCCB1.timer[4] ), .F0(\SCCB1.timer_5__N_250 ), 
    .F1(\SCCB1.timer_4__N_253 ));
  SLICE_124 SLICE_124( .DI0(\FSM_state_adj_319[1].sig_023.FeedThruLUT ), 
    .D0(\FSM_state_adj_319[1] ), .CE(\SCCB1.SCCB_SIOC_oe_N_311 ), 
    .LSR(\SCCB1.SCCB_SIOC_oe_N_312 ), .CLK(clk_25MHz_c), .Q0(SCCB_SIOC_oe), 
    .F0(\FSM_state_adj_319[1].sig_023.FeedThruLUT ));
  SCCB1_SLICE_127 \SCCB1.SLICE_127 ( .D1(\SCCB1.n3136 ), 
    .C1(\SCCB1.FSM_state_2__N_160 ), .B1(\FSM_state_adj_319[3] ), 
    .A1(\FSM_state_adj_319[0] ), .D0(\FSM_state_adj_319[1] ), 
    .C0(\FSM_state_adj_319[3] ), .B0(\FSM_state_adj_319[2] ), 
    .A0(\FSM_state_adj_319[0] ), .F0(\SCCB1.FSM_state_2__N_160 ), 
    .F1(\SCCB1.timer_2__N_260 ));
  config_1_SLICE_129 \config_1.SLICE_129 ( .D1(\config_1.timer[21] ), 
    .C1(\config_1.timer[8] ), .B1(\config_1.timer[16] ), 
    .A1(\config_1.timer[11] ), .D0(\config_1.timer[9] ), 
    .C0(\config_1.timer[12] ), .F0(\config_1.n38 ), .F1(\config_1.n50 ));
  config_1_SLICE_130 \config_1.SLICE_130 ( .D1(\config_1.timer[26] ), 
    .C1(\config_1.n52 ), .B1(\config_1.n38 ), .A1(\config_1.timer[25] ), 
    .D0(\config_1.timer[24] ), .C0(\config_1.timer[1] ), 
    .B0(\config_1.timer[4] ), .A0(\config_1.timer[17] ), .F0(\config_1.n52 ), 
    .F1(\config_1.n58 ));
  config_1_SLICE_131 \config_1.SLICE_131 ( .D0(\config_1.timer[13] ), 
    .C0(\config_1.timer[3] ), .B0(\config_1.timer[31] ), 
    .A0(\config_1.timer[29] ), .F0(\config_1.n56 ));
  config_1_SLICE_132 \config_1.SLICE_132 ( .D1(\config_1.n56 ), 
    .C1(\config_1.n53 ), .B1(\config_1.n54 ), .A1(\config_1.n55 ), 
    .D0(\config_1.timer[27] ), .C0(\config_1.timer[30] ), 
    .B0(\config_1.timer[14] ), .A0(\config_1.timer[7] ), .F0(\config_1.n53 ), 
    .F1(\config_1.n62 ));
  config_1_SLICE_134 \config_1.SLICE_134 ( .D1(\config_1.n62 ), 
    .C1(\config_1.n49 ), .B1(\config_1.n58 ), .A1(\config_1.n50 ), 
    .D0(\config_1.timer[28] ), .C0(\config_1.timer[18] ), 
    .B0(\config_1.timer[0] ), .A0(\config_1.timer[2] ), .F0(\config_1.n49 ), 
    .F1(\config_1.n63 ));
  config_1_SLICE_135 \config_1.SLICE_135 ( .D1(\FSM_state[1] ), 
    .C1(\config_1.n16 ), .B1(\FSM_state[0] ), .D0(SCCB_ready), .C0(n3430), 
    .B0(\rom_dout[15] ), .A0(\rom_dout[3] ), .F0(\config_1.n16 ), 
    .F1(\config_1.timer_0__N_155 ));
  config_1_SLICE_137 \config_1.SLICE_137 ( .D1(\FSM_state[1] ), .C1(n3431), 
    .B1(\FSM_state[0] ), .A1(\rom_dout[15] ), .C0(n3430), .A0(\rom_dout[3] ), 
    .F0(n3431), .F1(\config_1.n539[17] ));
  SLICE_139 SLICE_139( .D1(\pulse_counter[4] ), .C1(pulse_counter_0__N_62), 
    .B1(\pulse_counter[3] ), .A1(\pulse_counter[5] ), .D0(prev_start), 
    .C0(start_c), .F0(pulse_counter_0__N_62), .F1(n12));
  rom1_SLICE_141 \rom1.SLICE_141 ( .D0(n3430), .C0(\rom_dout[3] ), .F0(n1));
  rom1_SLICE_142 \rom1.SLICE_142 ( .D1(\rom1.n10_adj_316 ), .C1(\rom1.n14 ), 
    .B1(\rom_dout[12] ), .A1(\rom_dout[9] ), .D0(\rom_dout[4] ), 
    .C0(\rom_dout[13] ), .B0(\rom_dout[11] ), .A0(\rom_dout[10] ), 
    .F0(\rom1.n14 ), .F1(n3430));
  rom1_SLICE_143 \rom1.SLICE_143 ( .D1(SCCB_ready), .C1(n1102), 
    .B1(\FSM_state[1] ), .A1(\FSM_state[0] ), .D0(n3430), .B0(\rom_dout[15] ), 
    .F0(n1102), .F1(FSM_state_0__N_67));
  SCCB1_SLICE_145 \SCCB1.SLICE_145 ( .D1(\SCCB1.timer_2__N_260 ), 
    .C1(\SCCB1.n63 ), .B1(\FSM_state_adj_319[3] ), .A1(\FSM_state_adj_319[2] ), 
    .D0(\SCCB1.n63 ), .C0(\SCCB1.timer_2__N_260 ), .B0(\FSM_state_adj_319[2] ), 
    .A0(\FSM_state_adj_319[3] ), .F0(\SCCB1.timer_20__N_208 ), 
    .F1(\SCCB1.timer_9__N_241 ));
  SCCB1_SLICE_146 \SCCB1.SLICE_146 ( .D1(\SCCB1.FSM_return_state[0] ), 
    .C1(\SCCB1.n63 ), .B1(\FSM_state_adj_319[1] ), .A1(\FSM_state_adj_319[0] ), 
    .D0(\SCCB1.n49 ), .C0(\SCCB1.n58 ), .B0(\SCCB1.n50 ), .A0(\SCCB1.n62 ), 
    .F0(\SCCB1.n63 ), .F1(\SCCB1.n4294 ));
  SCCB1_SLICE_147 \SCCB1.SLICE_147 ( .D1(\SCCB1.n4294 ), .C1(\SCCB1.n3173 ), 
    .B1(\SCCB1.n7 ), .A1(\FSM_state_adj_319[3] ), .D0(\FSM_state_adj_319[0] ), 
    .C0(\FSM_state_adj_319[1] ), .F0(\SCCB1.n3173 ), .F1(\SCCB1.n3150 ));
  SCCB1_SLICE_149 \SCCB1.SLICE_149 ( .D1(TEST_c), 
    .C1(\SCCB1.SCCB_ready_N_310 ), .D0(\FSM_state_adj_319[1] ), 
    .C0(\FSM_state_adj_319[3] ), .B0(\FSM_state_adj_319[2] ), 
    .A0(\FSM_state_adj_319[0] ), .F0(\SCCB1.SCCB_ready_N_310 ), 
    .F1(\SCCB1.FSM_state_0__N_164 ));
  SCCB1_SLICE_151 \SCCB1.SLICE_151 ( .D1(\FSM_state_adj_319[1] ), 
    .C1(\SCCB1.byte_index_1__N_305 ), .B1(TEST_c), .D0(\FSM_state_adj_319[3] ), 
    .C0(\FSM_state_adj_319[2] ), .B0(\FSM_state_adj_319[0] ), 
    .F0(\SCCB1.byte_index_1__N_305 ), .F1(\SCCB1.latched_data_0__N_275 ));
  SCCB1_SLICE_153 \SCCB1.SLICE_153 ( .D1(\SCCB1.tx_byte[7] ), .C1(\SCCB1.n7 ), 
    .D0(\SCCB1.byte_index[2] ), .C0(\SCCB1.byte_index[3] ), 
    .B0(\SCCB1.byte_index[1] ), .A0(\byte_index[0] ), .F0(\SCCB1.n7 ), 
    .F1(\SCCB1.n109[0] ));
  SCCB1_SLICE_155 \SCCB1.SLICE_155 ( .D0(\SCCB1.timer[9] ), 
    .C0(\SCCB1.timer[12] ), .F0(\SCCB1.n38 ));
  SCCB1_SLICE_156 \SCCB1.SLICE_156 ( .D1(\SCCB1.timer[26] ), .C1(\SCCB1.n52 ), 
    .B1(\SCCB1.n38 ), .A1(\SCCB1.timer[25] ), .D0(\SCCB1.timer[4] ), 
    .C0(\SCCB1.timer[24] ), .B0(\SCCB1.timer[1] ), .A0(\SCCB1.timer[17] ), 
    .F0(\SCCB1.n52 ), .F1(\SCCB1.n58 ));
  SCCB1_SLICE_157 \SCCB1.SLICE_157 ( .DI1(\SCCB1.timer_3__N_256 ), 
    .D1(\SCCB1.n63 ), .C1(\SCCB1.timer_31__N_173[3] ), 
    .B1(\FSM_state_adj_319[2] ), .A1(\SCCB1.n3 ), .D0(\SCCB1.timer[31] ), 
    .C0(\SCCB1.timer[13] ), .B0(\SCCB1.timer[3] ), .A0(\SCCB1.timer[29] ), 
    .CE(\SCCB1.timer_2__N_260 ), .LSR(\SCCB1.timer_3__N_258 ), 
    .CLK(clk_25MHz_c), .Q1(\SCCB1.timer[3] ), .F0(\SCCB1.n56 ), 
    .F1(\SCCB1.timer_3__N_256 ));
  SCCB1_SLICE_158 \SCCB1.SLICE_158 ( .D1(\SCCB1.n55 ), .C1(\SCCB1.n53 ), 
    .B1(\SCCB1.n56 ), .A1(\SCCB1.n54 ), .D0(\SCCB1.timer[14] ), 
    .C0(\SCCB1.timer[30] ), .B0(\SCCB1.timer[7] ), .A0(\SCCB1.timer[27] ), 
    .F0(\SCCB1.n53 ), .F1(\SCCB1.n62 ));
  SCCB1_SLICE_159 \SCCB1.SLICE_159 ( .D1(\FSM_state_adj_319[2] ), 
    .C1(\SCCB1.n3 ), .B1(\SCCB1.n63 ), .A1(\SCCB1.timer_31__N_173[6] ), 
    .D0(\FSM_state_adj_319[1] ), .C0(\FSM_state_adj_319[0] ), .F0(\SCCB1.n3 ), 
    .F1(\SCCB1.n14 ));
  SCCB1_SLICE_161 \SCCB1.SLICE_161 ( .D1(\SCCB1.FSM_state_2__N_160 ), 
    .C1(\SCCB1.n3136 ), .B1(\FSM_state_adj_319[3] ), 
    .A1(\FSM_state_adj_319[0] ), .D0(\FSM_state_adj_319[1] ), 
    .C0(\FSM_state_adj_319[2] ), .F0(\SCCB1.n3136 ), 
    .F1(\SCCB1.timer_3__N_258 ));
  rom1_SLICE_163 \rom1.SLICE_163 ( .DI1(TEST_c_N_308), .D1(TEST_c), 
    .C1(SCCB_data_3__N_44), .B1(\FSM_state[1] ), .A1(\FSM_state[0] ), 
    .D0(n1102), .C0(SCCB_ready), .B0(\FSM_state[0] ), .A0(\FSM_state[1] ), 
    .CLK(clk_25MHz_c), .Q1(TEST_c), .F0(SCCB_data_3__N_44), .F1(TEST_c_N_308));
  SLICE_164 SLICE_164( .D1(\FSM_state[1] ), .C1(\FSM_state[0] ), .D0(n1102), 
    .C0(SCCB_ready), .B0(\FSM_state[0] ), .A0(\FSM_state[1] ), 
    .F0(FSM_state_1__N_64), .F1(\config_1.rom_addr_0__N_24 ));
  SCCB1_SLICE_165 \SCCB1.SLICE_165 ( .DI1(\SCCB1.SCCB_SIOD_oe_N_313 ), 
    .D1(\SCCB1.n109[0] ), .C1(\FSM_state_adj_319[1] ), 
    .B1(\FSM_state_adj_319[3] ), .A1(\FSM_state_adj_319[2] ), 
    .D0(\FSM_state_adj_319[1] ), .C0(\FSM_state_adj_319[3] ), 
    .B0(\FSM_state_adj_319[2] ), .A0(\FSM_state_adj_319[0] ), 
    .CE(\SCCB1.SCCB_SIOD_oe_N_314 ), .CLK(clk_25MHz_c), .Q1(SCCB_SIOD_oe), 
    .F0(\SCCB1.FSM_return_state_1__N_171 ), .F1(\SCCB1.SCCB_SIOD_oe_N_313 ));
  SCCB1_SLICE_166 \SCCB1.SLICE_166 ( .D1(\FSM_state_adj_319[1] ), 
    .C1(\FSM_state_adj_319[2] ), .B1(\FSM_state_adj_319[3] ), 
    .A1(\FSM_state_adj_319[0] ), .D0(\FSM_state_adj_319[2] ), 
    .C0(\FSM_state_adj_319[1] ), .B0(\FSM_state_adj_319[0] ), 
    .A0(\FSM_state_adj_319[3] ), .F0(\SCCB1.tx_byte_0__N_296 ), 
    .F1(\SCCB1.SCCB_SIOD_oe_N_314 ));
  SCCB1_SLICE_168 \SCCB1.SLICE_168 ( .D1(\FSM_state_adj_319[0] ), 
    .C1(\FSM_state_adj_319[1] ), .B1(\FSM_state_adj_319[3] ), 
    .A1(\FSM_state_adj_319[2] ), .D0(\FSM_state_adj_319[1] ), 
    .C0(\FSM_state_adj_319[3] ), .B0(\FSM_state_adj_319[2] ), 
    .A0(\FSM_state_adj_319[0] ), .F0(\SCCB1.byte_counter_1__N_278 ), 
    .F1(\SCCB1.SCCB_SIOC_oe_N_312 ));
  SCCB1_SLICE_170 \SCCB1.SLICE_170 ( .D1(\FSM_state_adj_319[1] ), 
    .C1(\FSM_state_adj_319[3] ), .B1(\FSM_state_adj_319[2] ), 
    .A1(\FSM_state_adj_319[0] ), .D0(\FSM_state_adj_319[3] ), 
    .C0(\FSM_state_adj_319[1] ), .B0(\FSM_state_adj_319[0] ), 
    .A0(\FSM_state_adj_319[2] ), .F0(\SCCB1.byte_counter_1__N_277 ), 
    .F1(\SCCB1.byte_index_1__N_304 ));
  SCCB1_SLICE_172 \SCCB1.SLICE_172 ( .D1(\FSM_state_adj_319[0] ), 
    .C1(\FSM_state_adj_319[1] ), .B1(\FSM_state_adj_319[3] ), 
    .A1(\FSM_state_adj_319[2] ), .D0(\FSM_state_adj_319[1] ), 
    .C0(\FSM_state_adj_319[3] ), .B0(\FSM_state_adj_319[2] ), 
    .A0(\FSM_state_adj_319[0] ), .F0(\SCCB1.SCCB_SIOC_oe_N_311 ), 
    .F1(\SCCB1.timer_0__N_265 ));
  SCCB1_SLICE_173 \SCCB1.SLICE_173 ( .DI1(byte_index_0__N_306), 
    .D1(\FSM_state_adj_319[2] ), .C1(n3998), .B1(\FSM_state_adj_319[0] ), 
    .A1(\byte_index[0] ), .D0(\FSM_state_adj_319[1] ), 
    .C0(\FSM_state_adj_319[3] ), .B0(\FSM_state_adj_319[0] ), 
    .A0(\FSM_state_adj_319[2] ), .CLK(clk_25MHz_c), .Q1(\byte_index[0] ), 
    .F0(n3998), .F1(byte_index_0__N_306));
  SLICE_175 SLICE_175( .DI1(byte_counter_0__N_279), 
    .D1(\FSM_state_adj_319[2] ), .C1(n4298), .B1(\byte_counter[0] ), .A1(n8), 
    .D0(\FSM_state_adj_319[3] ), .C0(\FSM_state_adj_319[1] ), 
    .B0(\FSM_state_adj_319[0] ), .A0(\byte_counter[0] ), .CLK(clk_25MHz_c), 
    .Q1(\byte_counter[0] ), .F0(n4298), .F1(byte_counter_0__N_279));
  SCCB1_SLICE_176 \SCCB1.SLICE_176 ( .D1(\FSM_state_adj_319[1] ), 
    .C1(\FSM_state_adj_319[3] ), .A1(\FSM_state_adj_319[0] ), 
    .D0(\FSM_state_adj_319[3] ), .C0(\FSM_state_adj_319[1] ), 
    .B0(\FSM_state_adj_319[0] ), .F0(n8), .F1(\SCCB1.tx_byte_0__N_295 ));
  SCCB1_SLICE_177 \SCCB1.SLICE_177 ( .DI1(\SCCB1.byte_counter_1__N_276[1] ), 
    .D1(\SCCB1.byte_counter[1] ), .B1(\byte_counter[0] ), 
    .D0(\SCCB1.latched_data[6] ), .C0(\SCCB1.byte_counter[1] ), 
    .B0(\SCCB1.latched_address[6] ), .A0(\byte_counter[0] ), 
    .CE(\SCCB1.byte_counter_1__N_277 ), .LSR(\SCCB1.byte_counter_1__N_278 ), 
    .CLK(clk_25MHz_c), .Q1(\SCCB1.byte_counter[1] ), 
    .F0(\SCCB1.tx_byte_0__N_294[6] ), .F1(\SCCB1.byte_counter_1__N_276[1] ));
  SCCB1_SLICE_178 \SCCB1.SLICE_178 ( .DI1(\SCCB_addr[7].sig_018.FeedThruLUT ), 
    .C1(\SCCB_addr[7] ), .D0(\SCCB1.latched_address[5] ), 
    .C0(\SCCB1.byte_counter[1] ), .B0(\SCCB1.latched_address[6] ), 
    .A0(\byte_counter[0] ), .CE(\SCCB1.latched_data_0__N_275 ), 
    .CLK(clk_25MHz_c), .Q1(\SCCB1.latched_address[6] ), 
    .F0(\SCCB1.tx_byte_0__N_294[5] ), .F1(\SCCB_addr[7].sig_018.FeedThruLUT ));
  SCCB1_SLICE_180 \SCCB1.SLICE_180 ( 
    .DI1(\SCCB1.FSM_return_state_1__N_170[1] ), .D1(\FSM_state_adj_319[3] ), 
    .C1(\FSM_state_adj_319[1] ), .B1(\FSM_state_adj_319[0] ), 
    .A1(\FSM_state_adj_319[2] ), .D0(\FSM_state_adj_319[1] ), 
    .C0(\FSM_state_adj_319[0] ), .B0(\SCCB1.n63 ), 
    .A0(\SCCB1.FSM_return_state[1] ), .CE(\SCCB1.FSM_return_state_1__N_171 ), 
    .CLK(clk_25MHz_c), .Q1(\SCCB1.FSM_return_state[1] ), .F0(\SCCB1.n4317 ), 
    .F1(\SCCB1.FSM_return_state_1__N_170[1] ));
  SCCB1_SLICE_181 \SCCB1.SLICE_181 ( .DI1(\SCCB1.tx_byte_0__N_294[0] ), 
    .D1(\SCCB1.byte_counter[1] ), .C1(\SCCB1.latched_data[0] ), 
    .B1(\SCCB1.latched_address[0] ), .A1(\byte_counter[0] ), 
    .D0(\byte_counter[0] ), .C0(\SCCB1.byte_counter[1] ), 
    .B0(\SCCB1.latched_data[0] ), .A0(\SCCB1.latched_address[3] ), 
    .CE(\SCCB1.tx_byte_0__N_295 ), .LSR(\SCCB1.tx_byte_0__N_296 ), 
    .CLK(clk_25MHz_c), .Q1(\SCCB1.tx_byte[0] ), 
    .F0(\SCCB1.tx_byte_0__N_294[3] ), .F1(\SCCB1.tx_byte_0__N_294[0] ));
  SCCB1_SLICE_182 \SCCB1.SLICE_182 ( .D1(\SCCB1.latched_address[2] ), 
    .C1(\SCCB1.latched_data[0] ), .B1(\SCCB1.byte_counter[1] ), 
    .A1(\byte_counter[0] ), .D0(\byte_counter[0] ), 
    .C0(\SCCB1.byte_counter[1] ), .B0(\SCCB1.latched_data[0] ), 
    .A0(\SCCB1.latched_address[1] ), .F0(\SCCB1.tx_byte_0__N_294[1] ), 
    .F1(\SCCB1.tx_byte_0__N_294[2] ));
  SCCB1_SLICE_184 \SCCB1.SLICE_184 ( .D0(\SCCB1.timer_2__N_260 ), 
    .C0(\FSM_state_adj_319[2] ), .B0(\FSM_state_adj_319[3] ), 
    .F0(\SCCB1.timer_2__N_261 ));
  SCCB1_SLICE_185 \SCCB1.SLICE_185 ( .DI1(\SCCB1.timer_2__N_259 ), 
    .D1(\SCCB1.n63 ), .C1(\SCCB1.timer_31__N_173[2] ), .D0(\SCCB1.timer[2] ), 
    .C0(\SCCB1.timer[28] ), .B0(\SCCB1.timer[0] ), .A0(\SCCB1.timer[18] ), 
    .CE(\SCCB1.timer_2__N_260 ), .LSR(\SCCB1.timer_2__N_261 ), 
    .CLK(clk_25MHz_c), .Q1(\SCCB1.timer[2] ), .F0(\SCCB1.n49 ), 
    .F1(\SCCB1.timer_2__N_259 ));
  SCCB1_SLICE_186 \SCCB1.SLICE_186 ( .D1(\SCCB1.timer[23] ), 
    .C1(\SCCB1.timer[15] ), .B1(\SCCB1.timer[10] ), .A1(\SCCB1.timer[20] ), 
    .D0(\SCCB1.timer[21] ), .C0(\SCCB1.timer[16] ), .B0(\SCCB1.timer[11] ), 
    .A0(\SCCB1.timer[8] ), .F0(\SCCB1.n50 ), .F1(\SCCB1.n55 ));
  config_1_SLICE_190 \config_1.SLICE_190 ( .D1(\config_1.timer[6] ), 
    .C1(\config_1.timer[22] ), .B1(\config_1.timer[5] ), 
    .A1(\config_1.timer[19] ), .D0(\config_1.timer[23] ), 
    .C0(\config_1.timer[20] ), .B0(\config_1.timer[10] ), 
    .A0(\config_1.timer[15] ), .F0(\config_1.n55 ), .F1(\config_1.n54 ));
  config_1_SLICE_191 \config_1.SLICE_191 ( 
    .DI1(\config_1.timer_17__N_110[17] ), .D1(\config_1.n539[17] ), 
    .C1(\config_1.n2298 ), .B1(\config_1.n63 ), 
    .A1(\config_1.timer_31__N_68[17] ), .D0(\FSM_state[1] ), 
    .C0(\FSM_state[0] ), .CE(\config_1.timer_0__N_155 ), .CLK(clk_25MHz_c), 
    .Q1(\config_1.timer[17] ), .F0(\config_1.n2298 ), 
    .F1(\config_1.timer_17__N_110[17] ));
  config_1_SLICE_192 \config_1.SLICE_192 ( .DI1(\config_1.FSM_state_1__N_63 ), 
    .D1(\FSM_state[1] ), .C1(\config_1.n63 ), .D0(\config_1.n63 ), 
    .C0(\config_1.n16 ), .B0(\FSM_state[0] ), .A0(\FSM_state[1] ), 
    .CE(FSM_state_1__N_64), .LSR(\config_1.FSM_state_1__N_65 ), 
    .CLK(clk_25MHz_c), .Q1(\FSM_state[1] ), .F0(\config_1.timer_0__N_156 ), 
    .F1(\config_1.FSM_state_1__N_63 ));
  rom1_SLICE_193 \rom1.SLICE_193 ( .DI1(\rom_dout[6].sig_008.FeedThruLUT ), 
    .D1(\rom_dout[6] ), .C0(\rom_dout[8] ), .A0(\rom_dout[6] ), 
    .CE(SCCB_data_3__N_44), .CLK(clk_25MHz_c), .Q1(\SCCB_data[6] ), 
    .F0(\rom1.n10_adj_316 ), .F1(\rom_dout[6].sig_008.FeedThruLUT ));
  SCCB1_SLICE_196 \SCCB1.SLICE_196 ( .DI1(\SCCB1.FSM_return_state_0__N_172 ), 
    .D1(\SCCB1.FSM_return_state[0] ), .C1(\SCCB1.n4149 ), 
    .B1(\FSM_state_adj_319[0] ), .A1(\SCCB1.n2609 ), 
    .D0(\FSM_state_adj_319[1] ), .C0(\FSM_state_adj_319[3] ), 
    .A0(\FSM_state_adj_319[2] ), .CLK(clk_25MHz_c), 
    .Q1(\SCCB1.FSM_return_state[0] ), .F0(\SCCB1.n4149 ), 
    .F1(\SCCB1.FSM_return_state_0__N_172 ));
  SCCB1_SLICE_197 \SCCB1.SLICE_197 ( .D0(\SCCB1.latched_data[4] ), 
    .C0(\byte_counter[0] ), .B0(\SCCB1.latched_address[4] ), 
    .A0(\SCCB1.byte_counter[1] ), .F0(\SCCB1.tx_byte_0__N_294[4] ));
  SCCB1_SLICE_198 \SCCB1.SLICE_198 ( .D1(\SCCB1.timer_31__N_173[0] ), 
    .B1(\SCCB1.n63 ), .D0(\SCCB1.timer_31__N_173[1] ), .C0(\SCCB1.n63 ), 
    .B0(\SCCB1.n3 ), .A0(\FSM_state_adj_319[2] ), .F0(\SCCB1.n5 ), 
    .F1(\SCCB1.n4301 ));
  SCCB1_SLICE_199 \SCCB1.SLICE_199 ( .DI1(\SCCB1.tx_byte_7__N_280 ), 
    .D1(\SCCB1.tx_byte[6] ), .C1(\SCCB1.tx_byte_0__N_294[7] ), 
    .B1(\FSM_state_adj_319[2] ), .D0(\SCCB1.byte_counter[1] ), 
    .C0(\SCCB1.latched_address[6] ), .B0(\SCCB1.latched_address[0] ), 
    .A0(\byte_counter[0] ), .CE(\SCCB1.tx_byte_0__N_295 ), .CLK(clk_25MHz_c), 
    .Q1(\SCCB1.tx_byte[7] ), .F0(\SCCB1.tx_byte_0__N_294[7] ), 
    .F1(\SCCB1.tx_byte_7__N_280 ));
  SCCB1_SLICE_200 \SCCB1.SLICE_200 ( .DI1(\SCCB1.FSM_return_state_2__N_167 ), 
    .D1(\FSM_state_adj_319[2] ), .C1(\FSM_state_adj_319[1] ), 
    .D0(\SCCB1.FSM_return_state[2] ), .C0(\SCCB1.n63 ), 
    .A0(\FSM_state_adj_319[2] ), .CE(\SCCB1.FSM_return_state_1__N_171 ), 
    .LSR(\SCCB1.FSM_return_state_2__N_169 ), .CLK(clk_25MHz_c), 
    .Q1(\SCCB1.FSM_return_state[2] ), .F0(\SCCB1.n4314 ), 
    .F1(\SCCB1.FSM_return_state_2__N_167 ));
  SLICE_201 SLICE_201( .F0(VCC_net));
  config_1_SLICE_206 \config_1.SLICE_206 ( .D0(\FSM_state[1] ), 
    .F0(\config_1.rom_addr_0__N_23 ));
  config_1_SLICE_207 \config_1.SLICE_207 ( .DI1(\config_1.FSM_state_0__N_66 ), 
    .D1(config_trig), .C1(n1), .B1(\rom_dout[15] ), .A1(\FSM_state[0] ), 
    .D0(\FSM_state[1] ), .C0(config_trig), .B0(\FSM_state[0] ), 
    .CE(FSM_state_0__N_67), .CLK(clk_25MHz_c), .Q1(\FSM_state[0] ), 
    .F0(\config_1.clk_25MHz_c_enable_1 ), .F1(\config_1.FSM_state_0__N_66 ));
  config_1_SLICE_208 \config_1.SLICE_208 ( .D0(\FSM_state[0] ), 
    .F0(\config_1.FSM_state_1__N_65 ));
  SLICE_209 SLICE_209( .D0(\pulse_counter[2] ), .C0(n12), 
    .B0(\pulse_counter[0] ), .A0(\pulse_counter[1] ), .F0(config_trig_N_315));
  rom1_SLICE_210 \rom1.SLICE_210 ( .D0(\rom_addr[7] ), .C0(\rom_addr[5] ), 
    .B0(\rom_addr[6] ), .A0(\rom_addr[4] ), .F0(\rom1.n10 ));
  rom1_SLICE_211 \rom1.SLICE_211 ( .DI1(\SCCB1.SCCB_ready_N_309 ), .D1(TEST_c), 
    .D0(SCCB_ready), .C0(n3430), .B0(\rom_dout[15] ), .A0(\rom_dout[3] ), 
    .CE(\SCCB1.SCCB_ready_N_310 ), .CLK(clk_25MHz_c), .Q1(SCCB_ready), 
    .F0(n3436), .F1(\SCCB1.SCCB_ready_N_309 ));
  SLICE_212 SLICE_212( .F0(GND_net));
  SCCB1_SLICE_213 \SCCB1.SLICE_213 ( .D1(\byte_counter[0] ), 
    .C1(\FSM_state_adj_319[2] ), .B1(\FSM_state_adj_319[1] ), 
    .A1(\SCCB1.byte_counter[1] ), .D0(\FSM_state_adj_319[2] ), 
    .C0(\FSM_state_adj_319[1] ), .F0(\SCCB1.n2335 ), .F1(\SCCB1.n22 ));
  SCCB1_SLICE_214 \SCCB1.SLICE_214 ( .DI1(\SCCB1.timer_6__N_248[6] ), 
    .D1(\SCCB1.n14 ), .C1(\SCCB1.n3167 ), .B1(\FSM_state_adj_319[2] ), 
    .A1(\FSM_state_adj_319[3] ), .D0(\FSM_state_adj_319[1] ), 
    .C0(\FSM_state_adj_319[0] ), .CE(\SCCB1.timer_0__N_265 ), 
    .CLK(clk_25MHz_c), .Q1(\SCCB1.timer[6] ), .F0(\SCCB1.n3167 ), 
    .F1(\SCCB1.timer_6__N_248[6] ));
  SCCB1_SLICE_216 \SCCB1.SLICE_216 ( 
    .DI1(\SCCB1.timer_31__N_173[19].sig_022.FeedThruLUT ), 
    .D1(\SCCB1.timer_31__N_173[19] ), .D0(\SCCB1.timer[22] ), 
    .C0(\SCCB1.timer[6] ), .B0(\SCCB1.timer[5] ), .A0(\SCCB1.timer[19] ), 
    .CE(\SCCB1.timer_2__N_260 ), .LSR(\SCCB1.timer_9__N_241 ), 
    .CLK(clk_25MHz_c), .Q1(\SCCB1.timer[19] ), .F0(\SCCB1.n54 ), 
    .F1(\SCCB1.timer_31__N_173[19].sig_022.FeedThruLUT ));
  SCCB1_SLICE_217 \SCCB1.SLICE_217 ( .D1(\FSM_state_adj_319[3] ), 
    .B1(\FSM_state_adj_319[2] ), .C0(\FSM_state_adj_319[3] ), 
    .A0(\FSM_state_adj_319[2] ), .F0(\SCCB1.n2609 ), 
    .F1(\SCCB1.FSM_return_state_2__N_169 ));
  SCCB1_SLICE_220 \SCCB1.SLICE_220 ( .DI1(\SCCB1.FSM_return_state_3__N_165 ), 
    .D1(\FSM_state_adj_319[3] ), .C1(\FSM_state_adj_319[1] ), 
    .B1(\FSM_state_adj_319[0] ), .A1(\FSM_state_adj_319[2] ), 
    .D0(\FSM_state_adj_319[2] ), .C0(\SCCB1.FSM_return_state[3] ), 
    .B0(\SCCB1.n63 ), .CE(\SCCB1.FSM_return_state_1__N_171 ), 
    .CLK(clk_25MHz_c), .Q1(\SCCB1.FSM_return_state[3] ), .F0(\SCCB1.n4347 ), 
    .F1(\SCCB1.FSM_return_state_3__N_165 ));
  config_1_FSM_state_1__I_0 \config_1.FSM_state_1__I_0 ( .DO0(\FSM_state[1] ), 
    .CE(\config_1.clk_25MHz_c_enable_1 ), .OUTCLK(clk_25MHz_c), .PADDO(done_c));
  cory_pll_lscc_pll_inst_u_PLL_B \cory_pll.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk_c), .FEEDBACK(\cory_pll.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\cory_pll.lscc_pll_inst.feedback_w ), 
    .OUTCORE(clk_25MHz_c));
  sioc sioc_I( .PADDT(SCCB_SIOC_oe), .PADDO(GND_net), .sioc(sioc));
  siod siod_I( .PADDT(SCCB_SIOD_oe), .PADDO(GND_net), .siod(siod));
  done done_I( .PADDO(done_c), .done(done));
  frame_done frame_done_I( .PADDO(GND_net), .frame_done(frame_done));
  pixel_valid pixel_valid_I( .PADDO(GND_net), .pixel_valid(pixel_valid));
  clk_25MHz clk_25MHz_I( .PADDO(clk_25MHz_c), .clk_25MHz(clk_25MHz));
  TEST TEST_I( .PADDO(TEST_c), .TEST(TEST));
  clk clk_I( .PADDI(clk_c), .clk(clk));
  start start_I( .PADDI(start_c), .start(start));
endmodule

module config_1_SLICE_0 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_31 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module config_1_SLICE_1 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_33 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_2 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_41 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_40 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_3 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_31 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_14 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_13 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_4 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_33 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_32 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_5 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/add_322_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/rom_addr_7__I_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/rom_addr_7__I_1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_6 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_29 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_16 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_15 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_7 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_18 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_17 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_8 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \config_1/timer_31__I_42 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module config_1_SLICE_9 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_20 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_19 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_10 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_22 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_21 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_11 ( input DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_34 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_12 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/add_322_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/rom_addr_7__I_6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/rom_addr_7__I_5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_13 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_37 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_36 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_14 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/add_322_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/rom_addr_7__I_4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/rom_addr_7__I_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_15 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/add_322_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \config_1/rom_addr_7__I_7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_16 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_24 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_23 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_17 ( input DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_25 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_18 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \config_1/sub_27_add_2_add_5_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_19 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_29 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_20 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_39 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_21 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/add_322_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/rom_addr_7__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_22 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 sub_22_add_2_add_5_3( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 pulse_counter_5__I_11( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 pulse_counter_5__I_10( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_23 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, output 
    Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 sub_22_add_2_add_5_7( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 pulse_counter_5__I_0( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_24 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 sub_22_add_2_add_5_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 pulse_counter_5__I_12( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_25 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 sub_22_add_2_add_5_5( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 pulse_counter_5__I_9( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 pulse_counter_5__I_8( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_26 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \SCCB1/sub_21_add_2_add_5_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_27 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \SCCB1/sub_21_add_2_add_5_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_28 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \SCCB1/sub_21_add_2_add_5_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_29 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_60 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_59 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_30 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_62 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_61 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_31 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_64 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_63 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_32 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \SCCB1/sub_21_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_33 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \SCCB1/sub_21_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_34 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \SCCB1/sub_21_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_35 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_33 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_36 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_31 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_44 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_43 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_37 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_29 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_46 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_45 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_38 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \SCCB1/sub_21_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_39 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_48 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_47 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_40 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \SCCB1/sub_21_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_41 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_50 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_49 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_42 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \SCCB1/sub_21_add_2_add_5_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_43 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_43_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_43_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \config_1/rom_dout_4__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \config_1/rom_dout_3__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_46 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40003 \config_1/mux_216_i16_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40004 \config_1/mux_216_i17_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \config_1/timer_17__I_27 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_17__I_26 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xE444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_48 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \config_1/mux_216_i13_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \config_1/mux_216_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \config_1/timer_17__I_30 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_17__I_28 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xAC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xC0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_50 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40003 \config_1/mux_216_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 \config_1/mux_216_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \config_1/timer_17__I_38 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_17__I_35 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_52 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_52_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_52_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \config_1/rom_dout_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \config_1/rom_dout_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_53 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_53_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_53_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \config_1/rom_dout_11__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \config_1/rom_dout_10__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_55 ( input DI1, DI0, C1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40007 SLICE_55_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 SLICE_55_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \config_1/rom_dout_13__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \config_1/rom_dout_12__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_57 ( input DI0, D0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40002 SLICE_57_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/rom_dout_15__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module rom1_SLICE_63 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40009 \rom1/i1_4_lut_adj_85 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40010 \rom1/i3222_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \rom1/rom_dout_3__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \rom1/rom_dout_4__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xFF81") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xF9F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_64 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40011 \rom1/i1_4_lut_adj_82 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40012 \rom1/i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \rom1/rom_dout_8__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \rom1/rom_dout_6__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xFFB1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_66 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40013 \rom1/i1_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \rom1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \rom1/rom_dout_10__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \rom1/rom_dout_9__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_68 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40015 \rom1/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \rom1/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \rom1/rom_dout_12__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \rom1/rom_dout_11__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_70 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40017 \rom1/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \rom1/i1_4_lut_adj_86 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \rom1/rom_dout_15__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \rom1/rom_dout_13__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFF91") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_73 ( input DI1, DI0, D1, D0, C0, B0, A0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_73_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 SLICE_73_K0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 start_c_I_0( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 config_trig_I_0( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_76 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40007 SLICE_76_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_76_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \SCCB1/SCCB_addr_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/SCCB_addr_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_77 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_77_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_77_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \SCCB1/SCCB_data_4__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/SCCB_data_3__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SCCB1_SLICE_78 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40020 \SCCB1/i20_4_lut_adj_78 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \SCCB1/i2123_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/FSM_state_1__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/FSM_state_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xCD01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_80 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40022 \SCCB1/i1_4_lut_adj_77 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 \SCCB1/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/timer_6__I_66 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_6__I_65 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xC840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xDE12") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_84 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40024 \SCCB1/mux_29_Mux_2_i7_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \SCCB1/mux_29_Mux_1_i7_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \SCCB1/tx_byte_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/tx_byte_1__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_86 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40026 \SCCB1/mux_29_Mux_4_i7_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \SCCB1/mux_29_Mux_3_i7_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \SCCB1/tx_byte_4__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/tx_byte_3__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_88 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40026 \SCCB1/mux_29_Mux_6_i7_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \SCCB1/mux_29_Mux_5_i7_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \SCCB1/tx_byte_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/tx_byte_5__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_92 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_92_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_92_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \SCCB1/SCCB_addr_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/SCCB_addr_2__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_94 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_94_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_94_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \SCCB1/SCCB_addr_5__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/SCCB_addr_4__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_98 ( input DI0, C0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40008 SLICE_98_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/SCCB_data_6__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SCCB1_SLICE_100 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40028 \SCCB1/i24_4_lut_adj_75 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \SCCB1/i38_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/FSM_state_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/FSM_state_2__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x23EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x45EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_102 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, 
    F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40030 \SCCB1/i392_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/byte_index_3__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_103 ( input DI1, DI0, D1, C1, D0, C0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40031 \SCCB1/i378_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \SCCB1/i385_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/byte_index_3__I_68 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \SCCB1/byte_index_3__I_67 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_107 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 \SCCB1.SLICE_107_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_51 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_108 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \SCCB1.SLICE_108_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \SCCB1.SLICE_108_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \SCCB1/timer_31__I_53 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \SCCB1/timer_31__I_52 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_111 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \SCCB1.SLICE_111_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \SCCB1.SLICE_111_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \SCCB1/timer_31__I_56 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \SCCB1/timer_31__I_55 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_113 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \SCCB1.SLICE_113_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \SCCB1.SLICE_113_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \SCCB1/timer_31__I_58 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \SCCB1/timer_31__I_57 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_118 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40033 \SCCB1/mux_24_Mux_7_i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40034 \SCCB1/mux_24_Mux_8_i14_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \SCCB1/timer_7__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \SCCB1/timer_8__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_120 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40035 \SCCB1/i2279_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \SCCB1/i2280_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \SCCB1/timer_4__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \SCCB1/timer_5__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_124 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 SLICE_124_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/FSM_state_1__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_127 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40037 \SCCB1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \SCCB1/i3216_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x3F7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_129 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40039 \config_1/i18_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 \config_1/i6_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_130 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40041 \config_1/i26_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \config_1/i20_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_131 ( input D0, C0, B0, A0, output F0 );

  lut40042 \config_1/i24_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_132 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40039 \config_1/i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40043 \config_1/i21_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_134 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40044 \config_1/i31_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 \config_1/i17_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_135 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 \config_1/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \config_1/i22_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x7F40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_137 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 \config_1/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 \rom1/i1_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_139 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40050 i5_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 i10_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_141 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40052 \rom1/i1_2_lut_adj_83 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_142 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40053 \rom1/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40054 \rom1/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_143 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40055 i1_2_lut_4_lut_adj_88( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 \rom1/i1_2_lut_adj_84 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x3331") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_145 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40057 \SCCB1/i1938_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40058 \SCCB1/i1951_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x7F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x70F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_146 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40059 \SCCB1/i3065_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40043 \SCCB1/i31_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xABAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_147 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40060 \SCCB1/i2122_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \SCCB1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_149 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \SCCB1/i1_2_lut_adj_69 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \SCCB1/i3220_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_151 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40064 \SCCB1/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \SCCB1/i3213_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_153 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \SCCB1/i2240_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \SCCB1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_155 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40040 \SCCB1/i6_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_156 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \SCCB1/i26_4_lut_adj_74 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \SCCB1/i20_4_lut_adj_72 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_157 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40069 \SCCB1/i2166_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \SCCB1/i24_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \SCCB1/timer_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xD111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_158 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40070 \SCCB1/i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \SCCB1/i21_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_159 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40071 \SCCB1/mux_24_Mux_6_i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40036 \SCCB1/i2898_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_161 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40072 \SCCB1.i1934_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \SCCB1/i1_2_lut_adj_79 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x3200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_163 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40074 i1_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \rom1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \config_1/TEST_c_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xF7F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_164 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40076 \config_1/i3208_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40077 i1_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_165 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40078 \SCCB1/i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \SCCB1/i20_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/SCCB_SIOD_oe_I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x3F1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x3A3E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_166 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \SCCB1/i26_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \SCCB1.i1895_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x0416") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_168 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40082 \SCCB1/i2_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40083 \SCCB1/i1_4_lut_4_lut_adj_81 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x2001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_170 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40084 \SCCB1/i1_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40085 \SCCB1/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x0501") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0x4011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_172 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40086 \SCCB1/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40087 \SCCB1/i1_4_lut_adj_80 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x774E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x0A2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_173 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40088 i12_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 \SCCB1/i1_2_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \SCCB1/byte_index_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x9A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x0B01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_175 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40090 i12_4_lut_adj_87( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 i3064_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/byte_counter_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x0090") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_176 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40092 \SCCB1/i1_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \SCCB1/i21_4_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_177 ( input DI1, D1, B1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40094 \SCCB1/i407_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \SCCB1/mux_11_Mux_6_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \SCCB1/byte_counter_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xFD0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_178 ( input DI1, C1, D0, C0, B0, A0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40007 \SCCB1.SLICE_178_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \SCCB1/mux_11_Mux_5_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \SCCB1/SCCB_addr_7__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xCAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_180 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40097 \SCCB1/mux_25_Mux_1_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40098 \SCCB1/i3097_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/FSM_return_state_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x3C0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xFF02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_181 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40099 \SCCB1/mux_11_Mux_0_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40100 \SCCB1/mux_11_Mux_3_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \SCCB1/tx_byte_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xCAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_182 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40101 \SCCB1/mux_11_Mux_2_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40102 \SCCB1/mux_11_Mux_1_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xCACF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_184 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40103 \SCCB1/i1933_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x3F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_185 ( input DI1, D1, C1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40035 \SCCB1/i2277_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \SCCB1/i17_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \SCCB1/timer_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_186 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40104 \SCCB1/i23_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \SCCB1/i18_4_lut_adj_73 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_190 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40105 \config_1/i22_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40019 \config_1/i23_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_191 ( input DI1, D1, C1, B1, A1, D0, C0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40106 \config_1/mux_216_i18_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40052 \config_1/i2243_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_17__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x8F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_192 ( input DI1, D1, C1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40107 \config_1/i2265_2_lut_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \config_1.i1899_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \config_1/FSM_state_1__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x40C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_193 ( input DI1, D1, C0, A0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut4 \rom1.SLICE_193_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \rom1/i2_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \config_1/rom_dout_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_196 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40110 \SCCB1/i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \SCCB1/i12_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/FSM_return_state_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xBB03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_197 ( input D0, C0, B0, A0, output F0 );

  lut40112 \SCCB1/mux_11_Mux_4_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_198 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40113 \SCCB1/i3066_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40114 \SCCB1/i9_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xB111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_199 ( input DI1, D1, C1, B1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40026 \SCCB1/mux_29_Mux_7_i7_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \SCCB1/mux_11_Mux_7_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \SCCB1/tx_byte_7__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_200 ( input DI1, D1, C1, D0, C0, A0, CE, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40031 \SCCB1/i1768_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \SCCB1/i3063_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/FSM_return_state_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_201 ( output F0 );
  wire   GNDI;

  lut40117 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_206 ( input D0, output F0 );
  wire   GNDI;

  lut40118 \config_1/i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_207 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40119 \config_1/i3111_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40120 \config_1/i1_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/FSM_state_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x7F2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x3330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_208 ( input D0, output F0 );
  wire   GNDI;

  lut40118 \config_1/i437_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_209 ( input D0, C0, B0, A0, output F0 );

  lut40121 i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_210 ( input D0, C0, B0, A0, output F0 );

  lut40122 \rom1/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_211 ( input DI1, D1, D0, C0, B0, A0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40123 \SCCB1/i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \rom1/i2407_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/SCCB_ready_I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x7F40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_212 ( output F0 );
  wire   GNDI;

  lut40125 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_213 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40126 \SCCB1/i37_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40127 \SCCB1/i1_2_lut_adj_70 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xC7CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_214 ( input DI1, D1, C1, B1, A1, D0, C0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40128 \SCCB1/mux_24_Mux_6_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40073 \SCCB1/i1_2_lut_adj_71 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_216 ( input DI1, D1, D0, C0, B0, A0, CE, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut4 \SCCB1.SLICE_216_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \SCCB1/i22_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/timer_31__I_54 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_217 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 \SCCB1/i1_2_lut_adj_76 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 \SCCB1/i1849_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_220 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40132 \SCCB1/i18_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40133 \SCCB1/i3062_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/FSM_return_state_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0x3FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_FSM_state_1__I_0 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B_B \config_1/FSM_state_1__I_0 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "LATCH_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module cory_pll_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE );
  wire   GNDI;

  PLL_B_B \cory_pll/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module sioc ( input PADDT, PADDO, output sioc );

  BB_B_B \sioc_pad.bb_inst ( .T_N(PADDT), .I(PADDO), .O(), .B(sioc));

  specify
    (PADDT => sioc) = (0:0:0,0:0:0);
    (PADDO => sioc) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module siod ( input PADDT, PADDO, output siod );

  BB_B_B \siod_pad.bb_inst ( .T_N(PADDT), .I(PADDO), .O(), .B(siod));

  specify
    (PADDT => siod) = (0:0:0,0:0:0);
    (PADDO => siod) = (0:0:0,0:0:0);
  endspecify

endmodule

module done ( input PADDO, output done );
  wire   VCCI;

  BB_B_B \done_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(done));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => done) = (0:0:0,0:0:0);
  endspecify

endmodule

module frame_done ( input PADDO, output frame_done );
  wire   VCCI;

  BB_B_B \frame_done_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(frame_done));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => frame_done) = (0:0:0,0:0:0);
  endspecify

endmodule

module pixel_valid ( input PADDO, output pixel_valid );
  wire   VCCI;

  BB_B_B \pixel_valid_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(pixel_valid));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => pixel_valid) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk_25MHz ( input PADDO, output clk_25MHz );
  wire   VCCI;

  BB_B_B \clk_25MHz_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(clk_25MHz));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => clk_25MHz) = (0:0:0,0:0:0);
  endspecify

endmodule

module TEST ( input PADDO, output TEST );
  wire   VCCI;

  BB_B_B \TEST_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(TEST));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => TEST) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk ( output PADDI, input clk );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module start ( output PADDI, input start );
  wire   GNDI;

  BB_B_B \start_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(start));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (start => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
