(pcb "O:\elec\Casio VX Debug Unit\Casio VX Debug Unit.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  218694 -129794  167132 -129794  167132 -77978  218694 -77978
            218694 -129794)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (place J17 180340 -91440 front 270 (PN "Serial 2 + Strobe"))
      (place J16 187960 -91440 front 90 (PN "Serial 1"))
      (place J15 198120 -109220 front 180 (PN "D5-D8"))
      (place J14 198120 -119380 front 180 (PN "D1-D4"))
      (place J13 187960 -88900 front 90 (PN GND))
      (place J12 175260 -101600 front 0 (PN GND))
      (place J11 175260 -116840 front 0 (PN GND))
      (place J10 177800 -101600 front 0 (PN Enables+Init+Reset))
      (place J9 177800 -116840 front 0 (PN ADDR+CS))
      (place J8 195580 -101600 front 0 (PN GND))
      (place J7 195580 -111760 front 0 (PN GND))
      (place J5 210820 -88900 front 270 (PN GND))
      (place J4 210820 -91440 front 270 (PN Busy+PN))
      (place J1 180340 -88900 front 270 (PN GND))
    )
    (component hwreverse:Connector_Casio_2x15_1.27_SYSBUS
      (place J6 217170 -101600 front 0 (PN CASIO_VX_2x15_1.27_Interface))
    )
    (component Connector:SolidPad_4x4mm_2x2mmCore
      (place J3 207899 -81788 front 0 (PN "SolidPad-Connector"))
      (place J2 213360 -81788 front 0 (PN "SolidPad-Connector"))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image hwreverse:Connector_Casio_2x15_1.27_SYSBUS
      (outline (path signal 120  5080 1270  5080 -19050))
      (outline (path signal 120  1270 -17780  3810 -17780))
      (outline (path signal 120  1270 -16510  3810 -16510))
      (outline (path signal 120  1270 -15240  3810 -15240))
      (outline (path signal 120  1270 -13970  3810 -13970))
      (outline (path signal 120  1270 -12700  3810 -12700))
      (outline (path signal 120  1270 -11430  3810 -11430))
      (outline (path signal 120  1270 -10160  3810 -10160))
      (outline (path signal 120  1270 -8890  3810 -8890))
      (outline (path signal 120  1270 -7620  3810 -7620))
      (outline (path signal 120  1270 -6350  3810 -6350))
      (outline (path signal 120  1270 -5080  3810 -5080))
      (outline (path signal 120  1270 -3810  3810 -3810))
      (outline (path signal 120  1270 -2540  3810 -2540))
      (outline (path signal 120  1270 -1270  3810 -1270))
      (outline (path signal 120  1270 0  3810 0))
      (outline (path signal 120  -2540 -19050  -2540 1270))
      (outline (path signal 120  5080 -19050  -2540 -19050))
      (outline (path signal 120  -2540 1270  5080 1270))
      (outline (path signal 150  1397 -18161  -1270 -18161))
      (outline (path signal 150  1397 381  1397 -18161))
      (outline (path signal 150  -1270 381  1397 381))
      (outline (path signal 150  -1471.39 762  -1539.02 621.579  -1690.97 586.898  -1812.82 684.072
            -1812.82 839.928  -1690.97 937.102  -1539.02 902.421  -1471.39 762))
      (outline (path signal 150  1397 -18161  -1270 -18161))
      (outline (path signal 150  1397 381  1397 -18161))
      (outline (path signal 150  -1270 381  1397 381))
      (pin Rect[B]Pad_2540x600_um 30 0 -17780)
      (pin Rect[B]Pad_2540x600_um 28 0 -16510)
      (pin Rect[B]Pad_2540x600_um 26 0 -15240)
      (pin Rect[B]Pad_2540x600_um 24 0 -13970)
      (pin Rect[B]Pad_2540x600_um 22 0 -12700)
      (pin Rect[B]Pad_2540x600_um 20 0 -11430)
      (pin Rect[B]Pad_2540x600_um 18 0 -10160)
      (pin Rect[B]Pad_2540x600_um 16 0 -8890)
      (pin Rect[B]Pad_2540x600_um 14 0 -7620)
      (pin Rect[B]Pad_2540x600_um 12 0 -6350)
      (pin Rect[B]Pad_2540x600_um 10 0 -5080)
      (pin Rect[B]Pad_2540x600_um 8 0 -3810)
      (pin Rect[B]Pad_2540x600_um 6 0 -2540)
      (pin Rect[B]Pad_2540x600_um 4 0 -1270)
      (pin Rect[B]Pad_2540x600_um 2 0 0)
      (pin Rect[T]Pad_2540x600_um 29 0 -17780)
      (pin Rect[T]Pad_2540x600_um 27 0 -16510)
      (pin Rect[T]Pad_2540x600_um 25 0 -15240)
      (pin Rect[T]Pad_2540x600_um 23 0 -13970)
      (pin Rect[T]Pad_2540x600_um 21 0 -12700)
      (pin Rect[T]Pad_2540x600_um 19 0 -11430)
      (pin Rect[T]Pad_2540x600_um 17 0 -10160)
      (pin Rect[T]Pad_2540x600_um 15 0 -8890)
      (pin Rect[T]Pad_2540x600_um 13 0 -7620)
      (pin Rect[T]Pad_2540x600_um 11 0 -6350)
      (pin Rect[T]Pad_2540x600_um 9 0 -5080)
      (pin Rect[T]Pad_2540x600_um 7 0 -3810)
      (pin Rect[T]Pad_2540x600_um 5 0 -2540)
      (pin Rect[T]Pad_2540x600_um 3 0 -1270)
      (pin Rect[T]Pad_2540x600_um 1 0 0)
    )
    (image Connector:SolidPad_4x4mm_2x2mmCore
      (outline (path signal 150  -1100 -1100  -1100 1100))
      (outline (path signal 150  1100 -1100  -1100 -1100))
      (outline (path signal 150  1100 1100  1100 -1100))
      (outline (path signal 150  -1100 1100  1100 1100))
      (pin Cust[T]Pad_2000x2000_4100x_4100_37_um ~ 0 0)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Cust[T]Pad_2000x2000_4100x_4100_37_um
      (shape (polygon F.Cu 0  -2050 2000  -2049.04 2009.76  -2046.19 2019.13  -2041.57 2027.78
            -2035.36 2035.36  -2027.78 2041.57  -2019.13 2046.19  -2009.76 2049.04
            -2000 2050  2000 2050  2009.76 2049.04  2019.13 2046.19  2027.78 2041.57
            2035.36 2035.36  2041.57 2027.78  2046.19 2019.13  2049.04 2009.76
            2050 2000  2050 -2000  2049.04 -2009.76  2046.19 -2019.13  2041.57 -2027.78
            2035.36 -2035.36  2027.78 -2041.57  2019.13 -2046.19  2009.76 -2049.04
            2000 -2050  -2000 -2050  -2009.76 -2049.04  -2019.13 -2046.19
            -2027.78 -2041.57  -2035.36 -2035.36  -2041.57 -2027.78  -2046.19 -2019.13
            -2049.04 -2009.76  -2050 -2000  -2050 2000))
      (attach off)
    )
    (padstack Rect[B]Pad_2540x600_um
      (shape (rect B.Cu -1270 -300 1270 300))
      (attach off)
    )
    (padstack Rect[T]Pad_2540x600_um
      (shape (rect F.Cu -1270 -300 1270 300))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins J13-4 J13-3 J13-2 J13-1 J12-4 J12-3 J12-2 J12-1 J11-4 J11-3 J11-2 J11-1
        J8-4 J8-3 J8-2 J8-1 J7-4 J7-3 J7-2 J7-1 J6-30 J5-4 J5-3 J5-2 J5-1 J3-~ J1-4
        J1-3 J1-2 J1-1)
    )
    (net VCC
      (pins J6-1 J2-~)
    )
    (net PN8
      (pins J6-8 J4-4)
    )
    (net PN7
      (pins J6-7 J4-3)
    )
    (net PN5
      (pins J6-5 J4-2)
    )
    (net BUSY
      (pins J6-6 J4-1)
    )
    (net WE
      (pins J10-2 J6-28)
    )
    (net A2
      (pins J9-3 J6-26)
    )
    (net A0
      (pins J9-1 J6-24)
    )
    (net D1
      (pins J14-1 J6-22)
    )
    (net D2
      (pins J14-2 J6-20)
    )
    (net D3
      (pins J14-3 J6-18)
    )
    (net D4
      (pins J14-4 J6-16)
    )
    (net TXD
      (pins J16-2 J6-14)
    )
    (net DTR
      (pins J17-2 J6-12)
    )
    (net INIT
      (pins J10-3 J6-10)
    )
    (net CTS
      (pins J16-3 J6-4)
    )
    (net DSR
      (pins J17-1 J6-2)
    )
    (net CS
      (pins J9-4 J6-29)
    )
    (net OE
      (pins J10-1 J6-27)
    )
    (net A1
      (pins J9-2 J6-25)
    )
    (net D8
      (pins J15-4 J6-23)
    )
    (net D7
      (pins J15-3 J6-21)
    )
    (net D6
      (pins J15-2 J6-19)
    )
    (net D5
      (pins J15-1 J6-17)
    )
    (net RESET
      (pins J10-4 J6-15)
    )
    (net RTS
      (pins J16-4 J6-13)
    )
    (net Strobe
      (pins J17-4 J6-11)
    )
    (net RXD
      (pins J16-1 J6-9)
    )
    (net CD
      (pins J17-3 J6-3)
    )
    (class kicad_default "" A0 A1 A2 BUSY CD CS CTS D1 D2 D3 D4 D5 D6 D7 D8
      DSR DTR GND INIT OE PN5 PN7 PN8 RESET RTS RXD Strobe TXD VCC WE
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
