{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684797225557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684797225571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 22 19:13:45 2023 " "Processing started: Mon May 22 19:13:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684797225571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797225571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ComputerArchitectureProcessor -c processorDatapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off ComputerArchitectureProcessor -c processorDatapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797225571 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684797226688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684797226688 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "tb_relPrime.v(34) " "Verilog HDL Event Control warning at tb_relPrime.v(34): Event Control contains a complex event expression" {  } { { "tb_relPrime.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/tb_relPrime.v" 34 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1684797238809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_relprime.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_relprime.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_relPrime " "Found entity 1: tb_relPrime" {  } { { "tb_relPrime.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/tb_relPrime.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684797238811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797238811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684797238821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797238821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newstep4.v 1 1 " "Found 1 design units, including 1 entities, in source file newstep4.v" { { "Info" "ISGN_ENTITY_NAME" "1 newStep4 " "Found entity 1: newStep4" {  } { { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684797238839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797238839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newstep3.v 1 1 " "Found 1 design units, including 1 entities, in source file newstep3.v" { { "Info" "ISGN_ENTITY_NAME" "1 newStep3 " "Found entity 1: newStep3" {  } { { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684797238850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797238850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newstep2.v 1 1 " "Found 1 design units, including 1 entities, in source file newstep2.v" { { "Info" "ISGN_ENTITY_NAME" "1 newStep2 " "Found entity 1: newStep2" {  } { { "newStep2.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684797238860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797238860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newstep1.v 1 1 " "Found 1 design units, including 1 entities, in source file newstep1.v" { { "Info" "ISGN_ENTITY_NAME" "1 newStep1 " "Found entity 1: newStep1" {  } { { "newStep1.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684797238870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797238870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionregister.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionRegister " "Found entity 1: instructionRegister" {  } { { "instructionRegister.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/instructionRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684797238883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797238883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684797238893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797238893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684797238903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797238903 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerFile.v(20) " "Verilog HDL information at registerFile.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "registerFile.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/registerFile.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684797238913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684797238913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797238913 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.v(20) " "Verilog HDL information at memory.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "memory.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/memory.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684797238923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684797238931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797238931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684797238942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797238942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684797238952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797238952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediategenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file immediategenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediateGenerator " "Found entity 1: immediateGenerator" {  } { { "immediateGenerator.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/immediateGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684797238964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797238964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_relprime.v 1 1 " "Found 1 design units, including 1 entities, in source file board_relprime.v" { { "Info" "ISGN_ENTITY_NAME" "1 board_relPrime " "Found entity 1: board_relPrime" {  } { { "board_relPrime.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/board_relPrime.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684797238975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797238975 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684797239155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newStep4 newStep4:UUT " "Elaborating entity \"newStep4\" for hierarchy \"newStep4:UUT\"" {  } { { "CPU.v" "UUT" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684797239165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newStep3 newStep4:UUT\|newStep3:UUT " "Elaborating entity \"newStep3\" for hierarchy \"newStep4:UUT\|newStep3:UUT\"" {  } { { "newStep4.v" "UUT" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684797239174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newStep2 newStep4:UUT\|newStep3:UUT\|newStep2:UUT " "Elaborating entity \"newStep2\" for hierarchy \"newStep4:UUT\|newStep3:UUT\|newStep2:UUT\"" {  } { { "newStep3.v" "UUT" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684797239176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newStep1 newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT " "Elaborating entity \"newStep1\" for hierarchy \"newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\"" {  } { { "newStep2.v" "UUT" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep2.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684797239184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\"" {  } { { "newStep1.v" "ALU" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep1.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684797239186 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(22) " "Verilog HDL warning at alu.v(22): converting signed shift amount to unsigned" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 22 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1684797239194 "|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|alu:ALU"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(23) " "Verilog HDL warning at alu.v(23): converting signed shift amount to unsigned" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 23 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1684797239194 "|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(16) " "Verilog HDL Case Statement warning at alu.v(16): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684797239194 "|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOut alu.v(16) " "Verilog HDL Always Construct warning at alu.v(16): inferring latch(es) for variable \"ALUOut\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684797239194 "|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[0\] alu.v(16) " "Inferred latch for \"ALUOut\[0\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239194 "|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[1\] alu.v(16) " "Inferred latch for \"ALUOut\[1\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239194 "|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[2\] alu.v(16) " "Inferred latch for \"ALUOut\[2\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239194 "|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[3\] alu.v(16) " "Inferred latch for \"ALUOut\[3\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239194 "|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[4\] alu.v(16) " "Inferred latch for \"ALUOut\[4\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239194 "|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[5\] alu.v(16) " "Inferred latch for \"ALUOut\[5\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239194 "|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[6\] alu.v(16) " "Inferred latch for \"ALUOut\[6\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239194 "|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[7\] alu.v(16) " "Inferred latch for \"ALUOut\[7\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239194 "|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[8\] alu.v(16) " "Inferred latch for \"ALUOut\[8\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239196 "|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[9\] alu.v(16) " "Inferred latch for \"ALUOut\[9\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239196 "|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[10\] alu.v(16) " "Inferred latch for \"ALUOut\[10\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239196 "|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[11\] alu.v(16) " "Inferred latch for \"ALUOut\[11\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239196 "|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[12\] alu.v(16) " "Inferred latch for \"ALUOut\[12\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239196 "|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[13\] alu.v(16) " "Inferred latch for \"ALUOut\[13\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239196 "|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[14\] alu.v(16) " "Inferred latch for \"ALUOut\[14\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239196 "|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[15\] alu.v(16) " "Inferred latch for \"ALUOut\[15\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239196 "|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|register:AReg " "Elaborating entity \"register\" for hierarchy \"newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|register:AReg\"" {  } { { "newStep1.v" "AReg" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep1.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684797239196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|registerFile:regFile " "Elaborating entity \"registerFile\" for hierarchy \"newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|registerFile:regFile\"" {  } { { "newStep1.v" "regFile" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684797239206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionRegister newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|instructionRegister:IR " "Elaborating entity \"instructionRegister\" for hierarchy \"newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|instructionRegister:IR\"" {  } { { "newStep2.v" "IR" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684797239214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediateGenerator newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|immediateGenerator:immGen " "Elaborating entity \"immediateGenerator\" for hierarchy \"newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|immediateGenerator:immGen\"" {  } { { "newStep2.v" "immGen" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep2.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684797239226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory newStep4:UUT\|newStep3:UUT\|memory:memoryModule " "Elaborating entity \"memory\" for hierarchy \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\"" {  } { { "newStep3.v" "memoryModule" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684797239235 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1 0 65535 memory.v(18) " "Verilog HDL warning at memory.v(18): number of words (1) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "memory.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/memory.v" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684797239237 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator newStep4:UUT\|comparator:comp " "Elaborating entity \"comparator\" for hierarchy \"newStep4:UUT\|comparator:comp\"" {  } { { "newStep4.v" "comp" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684797239247 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout comparator.v(13) " "Verilog HDL Always Construct warning at comparator.v(13): inferring latch(es) for variable \"dout\", which holds its previous value in one or more paths through the always construct" {  } { { "comparator.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/comparator.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684797239247 "|CPU|newStep4:UUT|comparator:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] comparator.v(19) " "Inferred latch for \"dout\[0\]\" at comparator.v(19)" {  } { { "comparator.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/comparator.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239247 "|CPU|newStep4:UUT|comparator:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] comparator.v(19) " "Inferred latch for \"dout\[1\]\" at comparator.v(19)" {  } { { "comparator.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/comparator.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239247 "|CPU|newStep4:UUT|comparator:comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:UTT " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:UTT\"" {  } { { "CPU.v" "UTT" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op controlUnit.v(247) " "Verilog HDL Always Construct warning at controlUnit.v(247): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 247 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controlUnit.v(276) " "Verilog HDL Case Statement warning at controlUnit.v(276): case item expression covers a value already covered by a previous case item" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 276 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(247) " "Verilog HDL Case Statement warning at controlUnit.v(247): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 247 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op controlUnit.v(304) " "Verilog HDL Always Construct warning at controlUnit.v(304): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controlUnit.v(333) " "Verilog HDL Case Statement warning at controlUnit.v(333): case item expression covers a value already covered by a previous case item" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 333 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(304) " "Verilog HDL Case Statement warning at controlUnit.v(304): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 304 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cmpRst controlUnit.v(353) " "Verilog HDL Always Construct warning at controlUnit.v(353): variable \"cmpRst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 353 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controlUnit.v(183) " "Verilog HDL Case Statement information at controlUnit.v(183): all case item expressions in this case statement are onehot" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 183 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp controlUnit.v(169) " "Verilog HDL Always Construct warning at controlUnit.v(169): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memAddrSel controlUnit.v(169) " "Verilog HDL Always Construct warning at controlUnit.v(169): inferring latch(es) for variable \"memAddrSel\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrcA controlUnit.v(169) " "Verilog HDL Always Construct warning at controlUnit.v(169): inferring latch(es) for variable \"ALUSrcA\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrcB controlUnit.v(169) " "Verilog HDL Always Construct warning at controlUnit.v(169): inferring latch(es) for variable \"ALUSrcB\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DOrS controlUnit.v(169) " "Verilog HDL Always Construct warning at controlUnit.v(169): inferring latch(es) for variable \"DOrS\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRWrite controlUnit.v(169) " "Verilog HDL Always Construct warning at controlUnit.v(169): inferring latch(es) for variable \"IRWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDataWrite controlUnit.v(169) " "Verilog HDL Always Construct warning at controlUnit.v(169): inferring latch(es) for variable \"regDataWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memAddrSet controlUnit.v(169) " "Verilog HDL Always Construct warning at controlUnit.v(169): inferring latch(es) for variable \"memAddrSet\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cmpRstReg controlUnit.v(169) " "Verilog HDL Always Construct warning at controlUnit.v(169): inferring latch(es) for variable \"cmpRstReg\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cmpRstReg controlUnit.v(486) " "Verilog HDL Always Construct warning at controlUnit.v(486): variable \"cmpRstReg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 486 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cmpRstReg controlUnit.v(494) " "Verilog HDL Always Construct warning at controlUnit.v(494): variable \"cmpRstReg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 494 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cmpRstReg controlUnit.v(502) " "Verilog HDL Always Construct warning at controlUnit.v(502): variable \"cmpRstReg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 502 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(483) " "Verilog HDL Case Statement warning at controlUnit.v(483): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 483 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(607) " "Verilog HDL Case Statement warning at controlUnit.v(607): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 607 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state controlUnit.v(434) " "Verilog HDL Always Construct warning at controlUnit.v(434): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LW3 controlUnit.v(434) " "Inferred latch for \"next_state.LW3\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.JALR2 controlUnit.v(434) " "Inferred latch for \"next_state.JALR2\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.TSTWait2 controlUnit.v(434) " "Inferred latch for \"next_state.TSTWait2\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.FETCHWait controlUnit.v(434) " "Inferred latch for \"next_state.FETCHWait\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LUIDUMMY controlUnit.v(434) " "Inferred latch for \"next_state.LUIDUMMY\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LUI2 controlUnit.v(434) " "Inferred latch for \"next_state.LUI2\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ALUWriteTwo controlUnit.v(434) " "Inferred latch for \"next_state.ALUWriteTwo\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.TSTWait controlUnit.v(434) " "Inferred latch for \"next_state.TSTWait\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.JALR controlUnit.v(434) " "Inferred latch for \"next_state.JALR\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SW controlUnit.v(434) " "Inferred latch for \"next_state.SW\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LWWrite controlUnit.v(434) " "Inferred latch for \"next_state.LWWrite\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LWRead controlUnit.v(434) " "Inferred latch for \"next_state.LWRead\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MemBase controlUnit.v(434) " "Inferred latch for \"next_state.MemBase\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.BWrite controlUnit.v(434) " "Inferred latch for \"next_state.BWrite\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.BPause controlUnit.v(434) " "Inferred latch for \"next_state.BPause\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.TST controlUnit.v(434) " "Inferred latch for \"next_state.TST\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ISelect controlUnit.v(434) " "Inferred latch for \"next_state.ISelect\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239257 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ALUWrite controlUnit.v(434) " "Inferred latch for \"next_state.ALUWrite\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239265 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RALU controlUnit.v(434) " "Inferred latch for \"next_state.RALU\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239265 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LUI controlUnit.v(434) " "Inferred latch for \"next_state.LUI\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239265 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DECODE controlUnit.v(434) " "Inferred latch for \"next_state.DECODE\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239265 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.FETCH controlUnit.v(434) " "Inferred latch for \"next_state.FETCH\" at controlUnit.v(434)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239265 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmpRstReg\[0\] controlUnit.v(169) " "Inferred latch for \"cmpRstReg\[0\]\" at controlUnit.v(169)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239265 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmpRstReg\[1\] controlUnit.v(169) " "Inferred latch for \"cmpRstReg\[1\]\" at controlUnit.v(169)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239265 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddrSet controlUnit.v(169) " "Inferred latch for \"memAddrSet\" at controlUnit.v(169)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239265 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDataWrite\[0\] controlUnit.v(169) " "Inferred latch for \"regDataWrite\[0\]\" at controlUnit.v(169)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239265 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDataWrite\[1\] controlUnit.v(169) " "Inferred latch for \"regDataWrite\[1\]\" at controlUnit.v(169)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239265 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDataWrite\[2\] controlUnit.v(169) " "Inferred latch for \"regDataWrite\[2\]\" at controlUnit.v(169)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239265 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRWrite controlUnit.v(169) " "Inferred latch for \"IRWrite\" at controlUnit.v(169)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239265 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOrS controlUnit.v(169) " "Inferred latch for \"DOrS\" at controlUnit.v(169)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239265 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB controlUnit.v(169) " "Inferred latch for \"ALUSrcB\" at controlUnit.v(169)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239265 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcA controlUnit.v(169) " "Inferred latch for \"ALUSrcA\" at controlUnit.v(169)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239265 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddrSel controlUnit.v(169) " "Inferred latch for \"memAddrSel\" at controlUnit.v(169)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239265 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] controlUnit.v(169) " "Inferred latch for \"ALUOp\[0\]\" at controlUnit.v(169)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239265 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] controlUnit.v(169) " "Inferred latch for \"ALUOp\[1\]\" at controlUnit.v(169)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239265 "|CPU|controlUnit:UTT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] controlUnit.v(169) " "Inferred latch for \"ALUOp\[2\]\" at controlUnit.v(169)" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797239265 "|CPU|controlUnit:UTT"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "newStep4:UUT\|alu:PCAdder\|ALUOut\[0\] " "LATCH primitive \"newStep4:UUT\|alu:PCAdder\|ALUOut\[0\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684797239514 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "newStep4:UUT\|alu:PCAdder\|ALUOut\[1\] " "LATCH primitive \"newStep4:UUT\|alu:PCAdder\|ALUOut\[1\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684797239514 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "newStep4:UUT\|alu:PCAdder\|ALUOut\[2\] " "LATCH primitive \"newStep4:UUT\|alu:PCAdder\|ALUOut\[2\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684797239514 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "newStep4:UUT\|alu:PCAdder\|ALUOut\[3\] " "LATCH primitive \"newStep4:UUT\|alu:PCAdder\|ALUOut\[3\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684797239514 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "newStep4:UUT\|alu:PCAdder\|ALUOut\[4\] " "LATCH primitive \"newStep4:UUT\|alu:PCAdder\|ALUOut\[4\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684797239514 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "newStep4:UUT\|alu:PCAdder\|ALUOut\[5\] " "LATCH primitive \"newStep4:UUT\|alu:PCAdder\|ALUOut\[5\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684797239514 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "newStep4:UUT\|alu:PCAdder\|ALUOut\[6\] " "LATCH primitive \"newStep4:UUT\|alu:PCAdder\|ALUOut\[6\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684797239514 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "newStep4:UUT\|alu:PCAdder\|ALUOut\[7\] " "LATCH primitive \"newStep4:UUT\|alu:PCAdder\|ALUOut\[7\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684797239514 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "newStep4:UUT\|alu:PCAdder\|ALUOut\[8\] " "LATCH primitive \"newStep4:UUT\|alu:PCAdder\|ALUOut\[8\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684797239514 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "newStep4:UUT\|alu:PCAdder\|ALUOut\[9\] " "LATCH primitive \"newStep4:UUT\|alu:PCAdder\|ALUOut\[9\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684797239514 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "newStep4:UUT\|alu:PCAdder\|ALUOut\[10\] " "LATCH primitive \"newStep4:UUT\|alu:PCAdder\|ALUOut\[10\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684797239514 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "newStep4:UUT\|alu:PCAdder\|ALUOut\[11\] " "LATCH primitive \"newStep4:UUT\|alu:PCAdder\|ALUOut\[11\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684797239514 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "newStep4:UUT\|alu:PCAdder\|ALUOut\[12\] " "LATCH primitive \"newStep4:UUT\|alu:PCAdder\|ALUOut\[12\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684797239514 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "newStep4:UUT\|alu:PCAdder\|ALUOut\[13\] " "LATCH primitive \"newStep4:UUT\|alu:PCAdder\|ALUOut\[13\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684797239514 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "newStep4:UUT\|alu:PCAdder\|ALUOut\[14\] " "LATCH primitive \"newStep4:UUT\|alu:PCAdder\|ALUOut\[14\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684797239514 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "newStep4:UUT\|alu:PCAdder\|ALUOut\[15\] " "LATCH primitive \"newStep4:UUT\|alu:PCAdder\|ALUOut\[15\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684797239514 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/processorDatapath.ram0_memory_e411fb78.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/processorDatapath.ram0_memory_e411fb78.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684797241137 ""}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|ram " "Created node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|ram\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "memory.v" "ram" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/memory.v" 13 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 0 0 "Analysis & Synthesis" 0 -1 1684797241137 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684797241556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684797241556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684797241556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684797241556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684797241556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684797241556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684797241556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684797241556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684797241556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processorDatapath.ram0_memory_e411fb78.hdl.mif " "Parameter INIT_FILE set to db/processorDatapath.ram0_memory_e411fb78.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684797241556 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684797241556 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1684797241556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684797241761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684797241761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684797241761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684797241761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684797241761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684797241761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684797241761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684797241761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684797241761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684797241761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processorDatapath.ram0_memory_e411fb78.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processorDatapath.ram0_memory_e411fb78.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684797241761 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684797241761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g7a1 " "Found entity 1: altsyncram_g7a1" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684797241890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797241890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684797241992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797241992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684797242084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797242084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684797242184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797242184 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a64 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 1518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a65 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 1541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a66 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 1564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a67 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 1587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a68 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 1610 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a69 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 1633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a70 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 1656 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a71 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 1679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a72 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 1702 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a73 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 1725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a74 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 1748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a75 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 1771 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a76 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 1794 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a77 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 1817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a78 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 1840 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a79 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 1863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a80 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 1886 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a81 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 1909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a82 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 1932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a83 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 1955 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a84 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 1978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a85 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a86 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2024 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a87 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a88 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2070 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a89 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2093 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a90 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2116 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a91 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a92 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a93 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2185 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a94 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a95 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a96 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a97 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a98 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a99 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a100 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a101 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a102 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a103 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a104 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a105 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a106 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a107 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2507 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a108 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2530 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a109 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2553 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a110 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2576 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a111 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a112 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a113 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2645 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a114 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a115 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a116 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a117 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a118 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2760 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a119 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a120 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2806 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a121 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a122 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2852 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a123 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a124 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a125 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a126 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a127 " "Synthesized away node \"newStep4:UUT\|newStep3:UUT\|memory:memoryModule\|altsyncram:ram_rtl_0\|altsyncram_g7a1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_g7a1.tdf" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/db/altsyncram_g7a1.tdf" 2967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 63 0 0 } } { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 55 0 0 } } { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684797242414 "|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule|altsyncram:ram_rtl_0|altsyncram_g7a1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1684797242414 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1684797242414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:UTT\|next_state.SW_711 " "Latch controlUnit:UTT\|next_state.SW_711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal input_opcode\[0\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242601 ""}  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[15\] " "Latch newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOpReg\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUOpReg\[1\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242601 ""}  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:UTT\|memAddrSel " "Latch controlUnit:UTT\|memAddrSel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnit:UTT\|current_state.LWRead " "Ports D and ENA on the latch are fed by the same signal controlUnit:UTT\|current_state.LWRead" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242601 ""}  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[14\] " "Latch newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOpReg\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUOpReg\[1\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242609 ""}  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[13\] " "Latch newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOpReg\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUOpReg\[0\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242609 ""}  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[12\] " "Latch newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOpReg\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUOpReg\[0\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242609 ""}  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[11\] " "Latch newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOpReg\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUOpReg\[1\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242609 ""}  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[10\] " "Latch newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOpReg\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUOpReg\[1\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242609 ""}  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[9\] " "Latch newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOpReg\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUOpReg\[1\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242609 ""}  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[8\] " "Latch newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOpReg\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUOpReg\[1\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242609 ""}  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[7\] " "Latch newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOpReg\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUOpReg\[0\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242609 ""}  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[6\] " "Latch newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOpReg\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUOpReg\[0\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242609 ""}  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[5\] " "Latch newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOpReg\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUOpReg\[0\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242609 ""}  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[4\] " "Latch newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOpReg\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUOpReg\[0\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242609 ""}  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[3\] " "Latch newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOpReg\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUOpReg\[0\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242609 ""}  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[2\] " "Latch newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOpReg\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUOpReg\[0\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242609 ""}  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[1\] " "Latch newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOpReg\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUOpReg\[1\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242609 ""}  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:UTT\|IRWrite " "Latch controlUnit:UTT\|IRWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnit:UTT\|current_state.FETCH " "Ports D and ENA on the latch are fed by the same signal controlUnit:UTT\|current_state.FETCH" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242609 ""}  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:UTT\|next_state.MemBase_752 " "Latch controlUnit:UTT\|next_state.MemBase_752 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal input_opcode\[0\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242609 ""}  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:UTT\|next_state.BWrite_767 " "Latch controlUnit:UTT\|next_state.BWrite_767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal input_opcode\[1\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242609 ""}  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:UTT\|ALUOp\[0\] " "Latch controlUnit:UTT\|ALUOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnit:UTT\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal controlUnit:UTT\|WideOr0" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 183 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242609 ""}  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:UTT\|ALUOp\[1\] " "Latch controlUnit:UTT\|ALUOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnit:UTT\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal controlUnit:UTT\|WideOr0" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 183 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242609 ""}  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:UTT\|ALUOp\[2\] " "Latch controlUnit:UTT\|ALUOp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnit:UTT\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal controlUnit:UTT\|WideOr0" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 183 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242611 ""}  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:UTT\|next_state.LWRead_739 " "Latch controlUnit:UTT\|next_state.LWRead_739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal input_opcode\[0\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242611 ""}  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:UTT\|next_state.TSTWait_681 " "Latch controlUnit:UTT\|next_state.TSTWait_681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal input_opcode\[1\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242611 ""}  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:UTT\|regDataWrite\[1\] " "Latch controlUnit:UTT\|regDataWrite\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnit:UTT\|current_state.MemBase " "Ports D and ENA on the latch are fed by the same signal controlUnit:UTT\|current_state.MemBase" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242611 ""}  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:UTT\|regDataWrite\[0\] " "Latch controlUnit:UTT\|regDataWrite\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnit:UTT\|current_state.LWWrite " "Ports D and ENA on the latch are fed by the same signal controlUnit:UTT\|current_state.LWWrite" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242611 ""}  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[0\] " "Latch newStep4:UUT\|newStep3:UUT\|newStep2:UUT\|newStep1:UUT\|alu:ALU\|ALUOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOpReg\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUOpReg\[1\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242611 ""}  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:UTT\|regDataWrite\[2\] " "Latch controlUnit:UTT\|regDataWrite\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnit:UTT\|current_state.TST " "Ports D and ENA on the latch are fed by the same signal controlUnit:UTT\|current_state.TST" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242611 ""}  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 169 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:UTT\|next_state.JALR_696 " "Latch controlUnit:UTT\|next_state.JALR_696 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal input_opcode\[2\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242611 ""}  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:UTT\|ALUSrcB " "Latch controlUnit:UTT\|ALUSrcB has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnit:UTT\|current_state.DECODE " "Ports D and ENA on the latch are fed by the same signal controlUnit:UTT\|current_state.DECODE" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242611 ""}  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:UTT\|ALUSrcA " "Latch controlUnit:UTT\|ALUSrcA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnit:UTT\|current_state.LUI " "Ports D and ENA on the latch are fed by the same signal controlUnit:UTT\|current_state.LUI" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242611 ""}  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:UTT\|next_state.LUI_845 " "Latch controlUnit:UTT\|next_state.LUI_845 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal input_opcode\[0\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242611 ""}  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:UTT\|next_state.ISelect_806 " "Latch controlUnit:UTT\|next_state.ISelect_806 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal input_opcode\[0\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242611 ""}  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:UTT\|next_state.RALU_832 " "Latch controlUnit:UTT\|next_state.RALU_832 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal input_opcode\[0\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242611 ""}  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:UTT\|next_state.TST_793 " "Latch controlUnit:UTT\|next_state.TST_793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal input_opcode\[0\]" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684797242611 ""}  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 434 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684797242611 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684797243185 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684797245965 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/output_files/processorDatapath.map.smsg " "Generated suppressed messages file C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/output_files/processorDatapath.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797246132 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684797246424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684797246424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1470 " "Implemented 1470 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684797246678 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684797246678 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1372 " "Implemented 1372 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684797246678 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684797246678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684797246678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 186 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 186 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684797246735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 22 19:14:06 2023 " "Processing ended: Mon May 22 19:14:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684797246735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684797246735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684797246735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684797246735 ""}
