Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Nov 24 17:24:00 2024
| Host         : IT-RDIA-NSH running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file TOP_K2_control_sets_placed.rpt
| Design       : TOP_K2
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     3 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              28 |            8 |
| No           | Yes                   | No                     |              25 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------+-------------------------+------------------+----------------+
|         Clock Signal        |           Enable Signal          |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-----------------------------+----------------------------------+-------------------------+------------------+----------------+
|  nolabel_line60/LED_OBUF[0] |                                  | processor/RO_inst/SR[0] |                3 |              5 |
|  nolabel_line60/LED_OBUF[0] | processor/PC_inst/pc_reg[3]_1[0] | processor/RO_inst/SR[0] |                4 |              8 |
|  nolabel_line60/LED_OBUF[0] | processor/PC_inst/pc_reg[3]_0[0] | processor/RO_inst/SR[0] |                4 |              8 |
|  nolabel_line60/LED_OBUF[0] | processor/PC_inst/E[0]           | processor/RO_inst/SR[0] |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG        |                                  | processor/RO_inst/SR[0] |               13 |             48 |
+-----------------------------+----------------------------------+-------------------------+------------------+----------------+


