EDA Netlist Writer report for ALU_basica
Thu Dec 08 11:49:25 2022
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Thu Dec 08 11:49:25 2022 ;
; Revision Name             ; ALU_basica                            ;
; Top-level Entity Name     ; ALU                                   ;
; Family                    ; Cyclone IV E                          ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                    ;
+---------------------------------------------------------------------------------------------------+--------------------+
; Option                                                                                            ; Setting            ;
+---------------------------------------------------------------------------------------------------+--------------------+
; Tool Name                                                                                         ; ModelSim (Verilog) ;
; Generate netlist for functional simulation only                                                   ; Off                ;
; Time scale                                                                                        ; 1 ps               ;
; Truncate long hierarchy paths                                                                     ; Off                ;
; Map illegal HDL characters                                                                        ; On                 ;
; Flatten buses into individual nodes                                                               ; Off                ;
; Maintain hierarchy                                                                                ; Off                ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                ;
; Enable glitch filtering                                                                           ; On                 ;
; Generate Power Estimate Scripts                                                                   ; All output signals ;
; Test Bench design instance name                                                                   ; ALu.vcd            ;
; Do not write top level VHDL entity                                                                ; Off                ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                ;
; Architecture name in VHDL output netlist                                                          ; structure          ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                ;
+---------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/ALU_basica_7_1200mv_85c_slow.vo     ;
; C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/ALU_basica_7_1200mv_0c_slow.vo      ;
; C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/ALU_basica_min_1200mv_0c_fast.vo    ;
; C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/ALU_basica.vo                       ;
; C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/ALU_basica_7_1200mv_85c_v_slow.sdo  ;
; C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/ALU_basica_7_1200mv_0c_v_slow.sdo   ;
; C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/ALU_basica_min_1200mv_0c_v_fast.sdo ;
; C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/ALU_basica_v.sdo                    ;
; C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/ALU_basica_dump_all_vcd_nodes.tcl   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Thu Dec 08 11:49:19 2022
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off ALU_basica -c ALU_basica
Info (204019): Generated file ALU_basica_7_1200mv_85c_slow.vo in folder "C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file ALU_basica_7_1200mv_0c_slow.vo in folder "C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file ALU_basica_min_1200mv_0c_fast.vo in folder "C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file ALU_basica.vo in folder "C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file ALU_basica_7_1200mv_85c_v_slow.sdo in folder "C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file ALU_basica_7_1200mv_0c_v_slow.sdo in folder "C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file ALU_basica_min_1200mv_0c_v_fast.sdo in folder "C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file ALU_basica_v.sdo in folder "C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/" for EDA simulation tool
Info (204020): Writing VCD Dump Commands for all nodes to C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/ALU_basica_dump_all_vcd_nodes.tcl
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 358 megabytes
    Info: Processing ended: Thu Dec 08 11:49:25 2022
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


