#include "common.h"

void rx_eq_cfg (void) {
/*
if(reg_RX_TH_SEL_LANE_1_0 == 3) {
  reg_RX_DTL_BUF_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_BLW_EN_LANE = 1;
  reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 1;
  reg_RX_DP_BUF_CLK_EN_LANE = 1;
  reg_RX_DP_LS_BUF_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_DFE_EN_LANE = 1;
  reg_RX_DP_LMS_BLW_EN_LANE = 1;
  reg_RX_DP_LMS_GAIN_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST3_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST4_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST5_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST6_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST7_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST8_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST9_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST10_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST11_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST12_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST13_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST14_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST15_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST16_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST17_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST18_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST19_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST20_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 1;
  reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
  reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
  reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x0;
  reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0xff;
  reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0xff;
  reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0xff;
  reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0xff;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0xff;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0xff;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0xff;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0xff;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0xff;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0xff;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0xff;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0xff;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0xff;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0xff;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0xff;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0xff;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0xff;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0xff;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0xff;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0xff;

} else if(reg_RX_TH_SEL_LANE_1_0 == 2) {
  reg_RX_DTL_BUF_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_BLW_EN_LANE = 1;
  reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 1;
  reg_RX_DP_BUF_CLK_EN_LANE = 1;
  reg_RX_DP_LS_BUF_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_DFE_EN_LANE = 1;
  reg_RX_DP_LMS_BLW_EN_LANE = 1;
  reg_RX_DP_LMS_GAIN_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST3_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST4_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST5_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST6_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST7_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST8_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST9_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST10_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST11_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST12_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST13_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST14_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST15_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST16_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST17_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST18_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST19_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST20_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 1;
  reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
  reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
  reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x1;
  reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x55;
  reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x55;
  reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x55;
  reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x55;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x55;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x55;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x55;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x55;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x55;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x55;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x55;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x55;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0xff;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0xff;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0xff;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0xff;

} else if(reg_RX_TH_SEL_LANE_1_0 == 1) {
  reg_RX_DTL_BUF_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_BLW_EN_LANE = 1;
  reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 1;
  reg_RX_DP_BUF_CLK_EN_LANE = 1;
  reg_RX_DP_LS_BUF_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_DFE_EN_LANE = 1;
  reg_RX_DP_LMS_BLW_EN_LANE = 1;
  reg_RX_DP_LMS_GAIN_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST3_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST4_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST5_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST6_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST7_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST8_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST9_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST10_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST11_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST12_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST13_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST14_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST15_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST16_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST17_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST18_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST19_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST20_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 1;
  reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
  reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
  reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x2;
  reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x11;
  reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x11;
  reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x11;
  reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x11;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x11;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x11;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x11;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x11;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x11;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x11;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x11;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x11;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0xff;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0xff;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x00;

} else if(reg_RX_RATE_MODE_LANE_1_0 == 0) {
  reg_RX_DTL_BUF_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 1;
  reg_RX_DTL_LMS_BLW_EN_LANE = 1;
  reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 1;
  reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 1;
  reg_RX_DP_BUF_CLK_EN_LANE = 1;
  reg_RX_DP_LS_BUF_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_DFE_EN_LANE = 1;
  reg_RX_DP_LMS_BLW_EN_LANE = 1;
  reg_RX_DP_LMS_GAIN_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST3_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST4_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST5_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST6_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST7_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST8_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST9_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST10_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST11_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST12_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST13_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST14_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST15_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST16_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST17_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST18_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST19_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST20_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 1;
  reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
  reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
  reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x3;
  reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x01;
  reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x01;
  reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x01;
  reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x01;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x01;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x01;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x01;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x01;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x01;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x01;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x01;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x01;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0xff;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x00;

} else if(reg_RX_RATE_MODE_LANE_1_0 == 1) {
  reg_RX_DTL_BUF_CLK_EN_LANE = 0;
  reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 0;
  reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 0;
  reg_RX_DTL_LMS_BLW_EN_LANE = 0;
  reg_RX_DTL_LMS_GAIN_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 0;
  reg_RX_DP_BUF_CLK_EN_LANE = 1;
  reg_RX_DP_LS_BUF_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_DFE_EN_LANE = 1;
  reg_RX_DP_LMS_BLW_EN_LANE = 1;
  reg_RX_DP_LMS_GAIN_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST3_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST4_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST5_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST6_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST7_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST8_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST9_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST10_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST11_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST12_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST13_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST14_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST15_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST16_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST17_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST18_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST19_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST20_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 0;
  reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
  reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
  reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x4;
  reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x01;
  reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x00;
  reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x01;
  reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x01;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x01;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x01;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x01;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x01;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x01;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x01;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x01;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x01;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x0f;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x00;

} else {
  reg_RX_DTL_BUF_CLK_EN_LANE = 0;
  reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 0;
  reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 0;
  reg_RX_DTL_LMS_BLW_EN_LANE = 0;
  reg_RX_DTL_LMS_GAIN_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 0;
  reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 0;
  reg_RX_DP_BUF_CLK_EN_LANE = 1;
  reg_RX_DP_LS_BUF_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 0;
  reg_RX_DP_LMS_DFE_EN_LANE = 1;
  reg_RX_DP_LMS_BLW_EN_LANE = 1;
  reg_RX_DP_LMS_GAIN_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
  reg_RX_DP_LMS_FFE_PST3_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST4_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST5_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST6_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST7_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST8_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST9_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST10_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST11_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST12_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST13_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST14_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST15_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST16_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST17_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST18_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST19_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_PST20_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 0;
  reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 0;
  reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0x5;
  reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
  reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x5;
  reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x01;
  reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x00;
  reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x01;
  reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x00;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x01;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x01;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x01;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x00;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x01;
  reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x03;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x00;
  reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x00;

}
*/
}
