

================================================================
== Vitis HLS Report for 'llama_layer_Pipeline_VITIS_LOOP_27_2'
================================================================
* Date:           Thu Oct  2 22:20:44 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.887 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      774|      774|  3.096 us|  3.096 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_2  |      772|      772|         6|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.33>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 9 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%norm_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %norm_1"   --->   Operation 10 'read' 'norm_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln27_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln27_1"   --->   Operation 11 'read' 'sext_ln27_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln27_1_cast = sext i62 %sext_ln27_1_read"   --->   Operation 12 'sext' 'sext_ln27_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_35, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_36, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_37, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_38, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_39, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_40, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_41, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_42, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_43, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_55, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.39ns)   --->   "%store_ln27 = store i10 0, i10 %i_4" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 46 'store' 'store_ln27' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc16.i"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%i = load i10 %i_4" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 48 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.71ns)   --->   "%add_ln27 = add i10 %i, i10 1" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 49 'add' 'add_ln27' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.60ns)   --->   "%icmp_ln27 = icmp_eq  i10 %i, i10 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 51 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc16.i.split, void %for.inc24.preheader.exitStub" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 52 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i10 %i" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 53 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln27_1 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i, i32 4, i32 9" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 54 'partselect' 'lshr_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i6 %lshr_ln27_1" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 55 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%current_token_addr = getelementptr i32 %current_token, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 56 'getelementptr' 'current_token_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%current_token_19_addr = getelementptr i32 %current_token_19, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 57 'getelementptr' 'current_token_19_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%current_token_20_addr = getelementptr i32 %current_token_20, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 58 'getelementptr' 'current_token_20_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%current_token_21_addr = getelementptr i32 %current_token_21, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 59 'getelementptr' 'current_token_21_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%current_token_22_addr = getelementptr i32 %current_token_22, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 60 'getelementptr' 'current_token_22_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%current_token_23_addr = getelementptr i32 %current_token_23, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 61 'getelementptr' 'current_token_23_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%current_token_24_addr = getelementptr i32 %current_token_24, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 62 'getelementptr' 'current_token_24_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%current_token_25_addr = getelementptr i32 %current_token_25, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 63 'getelementptr' 'current_token_25_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%current_token_26_addr = getelementptr i32 %current_token_26, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 64 'getelementptr' 'current_token_26_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%current_token_27_addr = getelementptr i32 %current_token_27, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 65 'getelementptr' 'current_token_27_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_10_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_10, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 66 'getelementptr' 'p_ZZ11llama_layerE13current_token_10_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_11_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_11, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 67 'getelementptr' 'p_ZZ11llama_layerE13current_token_11_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_12_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_12, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 68 'getelementptr' 'p_ZZ11llama_layerE13current_token_12_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_13_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_13, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 69 'getelementptr' 'p_ZZ11llama_layerE13current_token_13_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_14_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_14, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 70 'getelementptr' 'p_ZZ11llama_layerE13current_token_14_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%llama_layer_current_token = getelementptr i32 %p_ZZ11llama_layerE13current_token_15, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 71 'getelementptr' 'llama_layer_current_token' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_load = muxlogic i6 %current_token_addr"   --->   Operation 72 'muxlogic' 'muxLogicRAMAddr_to_current_token_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 73 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_load = load i6 %current_token_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 73 'load' 'current_token_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 74 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_19_load = muxlogic i6 %current_token_19_addr"   --->   Operation 74 'muxlogic' 'muxLogicRAMAddr_to_current_token_19_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 75 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_19_load = load i6 %current_token_19_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 75 'load' 'current_token_19_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 76 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_20_load = muxlogic i6 %current_token_20_addr"   --->   Operation 76 'muxlogic' 'muxLogicRAMAddr_to_current_token_20_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 77 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_20_load = load i6 %current_token_20_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 77 'load' 'current_token_20_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 78 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_21_load = muxlogic i6 %current_token_21_addr"   --->   Operation 78 'muxlogic' 'muxLogicRAMAddr_to_current_token_21_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 79 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_21_load = load i6 %current_token_21_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 79 'load' 'current_token_21_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 80 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_22_load = muxlogic i6 %current_token_22_addr"   --->   Operation 80 'muxlogic' 'muxLogicRAMAddr_to_current_token_22_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 81 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_22_load = load i6 %current_token_22_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 81 'load' 'current_token_22_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 82 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_23_load = muxlogic i6 %current_token_23_addr"   --->   Operation 82 'muxlogic' 'muxLogicRAMAddr_to_current_token_23_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 83 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_23_load = load i6 %current_token_23_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 83 'load' 'current_token_23_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 84 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_24_load = muxlogic i6 %current_token_24_addr"   --->   Operation 84 'muxlogic' 'muxLogicRAMAddr_to_current_token_24_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 85 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_24_load = load i6 %current_token_24_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 85 'load' 'current_token_24_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 86 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_25_load = muxlogic i6 %current_token_25_addr"   --->   Operation 86 'muxlogic' 'muxLogicRAMAddr_to_current_token_25_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 87 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_25_load = load i6 %current_token_25_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 87 'load' 'current_token_25_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 88 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_26_load = muxlogic i6 %current_token_26_addr"   --->   Operation 88 'muxlogic' 'muxLogicRAMAddr_to_current_token_26_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 89 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_26_load = load i6 %current_token_26_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 89 'load' 'current_token_26_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 90 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_27_load = muxlogic i6 %current_token_27_addr"   --->   Operation 90 'muxlogic' 'muxLogicRAMAddr_to_current_token_27_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 91 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_27_load = load i6 %current_token_27_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 91 'load' 'current_token_27_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 92 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_p_ZZ11llama_layerE13current_token_10_load = muxlogic i6 %p_ZZ11llama_layerE13current_token_10_addr"   --->   Operation 92 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11llama_layerE13current_token_10_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 93 [2/2] (0.62ns) (share mux size 10)   --->   "%p_ZZ11llama_layerE13current_token_10_load = load i6 %p_ZZ11llama_layerE13current_token_10_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 93 'load' 'p_ZZ11llama_layerE13current_token_10_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 94 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_llama_layer_current_token_218 = muxlogic i6 %p_ZZ11llama_layerE13current_token_11_addr"   --->   Operation 94 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_current_token_218' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 95 [2/2] (0.62ns) (share mux size 10)   --->   "%llama_layer_current_token_218 = load i6 %p_ZZ11llama_layerE13current_token_11_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 95 'load' 'llama_layer_current_token_218' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 96 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_llama_layer_current_token_219 = muxlogic i6 %p_ZZ11llama_layerE13current_token_12_addr"   --->   Operation 96 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_current_token_219' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 97 [2/2] (0.62ns) (share mux size 10)   --->   "%llama_layer_current_token_219 = load i6 %p_ZZ11llama_layerE13current_token_12_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 97 'load' 'llama_layer_current_token_219' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 98 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_llama_layer_current_token_220 = muxlogic i6 %p_ZZ11llama_layerE13current_token_13_addr"   --->   Operation 98 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_current_token_220' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 99 [2/2] (0.62ns) (share mux size 10)   --->   "%llama_layer_current_token_220 = load i6 %p_ZZ11llama_layerE13current_token_13_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 99 'load' 'llama_layer_current_token_220' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 100 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_llama_layer_current_token_221 = muxlogic i6 %p_ZZ11llama_layerE13current_token_14_addr"   --->   Operation 100 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_current_token_221' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 101 [2/2] (0.62ns) (share mux size 10)   --->   "%llama_layer_current_token_221 = load i6 %p_ZZ11llama_layerE13current_token_14_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 101 'load' 'llama_layer_current_token_221' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 102 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_llama_layer_current_token_222 = muxlogic i6 %llama_layer_current_token"   --->   Operation 102 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_current_token_222' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 103 [2/2] (0.62ns) (share mux size 10)   --->   "%llama_layer_current_token_222 = load i6 %llama_layer_current_token" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 103 'load' 'llama_layer_current_token_222' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 104 [1/1] (0.43ns)   --->   "%switch_ln28 = switch i4 %trunc_ln27, void %arrayidx15.i89.case.15, i4 0, void %arrayidx15.i89.case.0, i4 1, void %arrayidx15.i89.case.1, i4 2, void %arrayidx15.i89.case.2, i4 3, void %arrayidx15.i89.case.3, i4 4, void %arrayidx15.i89.case.4, i4 5, void %arrayidx15.i89.case.5, i4 6, void %arrayidx15.i89.case.6, i4 7, void %arrayidx15.i89.case.7, i4 8, void %arrayidx15.i89.case.8, i4 9, void %arrayidx15.i89.case.9, i4 10, void %arrayidx15.i89.case.10, i4 11, void %arrayidx15.i89.case.11, i4 12, void %arrayidx15.i89.case.12, i4 13, void %arrayidx15.i89.case.13, i4 14, void %arrayidx15.i89.case.14" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 104 'switch' 'switch_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.43>
ST_1 : Operation 105 [1/1] (0.39ns)   --->   "%store_ln27 = store i10 %add_ln27, i10 %i_4" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 105 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.39>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc16.i" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 106 'br' 'br_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.37>
ST_2 : Operation 107 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_load = load i6 %current_token_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 107 'load' 'current_token_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 108 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_19_load = load i6 %current_token_19_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 108 'load' 'current_token_19_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 109 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_20_load = load i6 %current_token_20_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 109 'load' 'current_token_20_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 110 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_21_load = load i6 %current_token_21_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 110 'load' 'current_token_21_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 111 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_22_load = load i6 %current_token_22_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 111 'load' 'current_token_22_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 112 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_23_load = load i6 %current_token_23_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 112 'load' 'current_token_23_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 113 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_24_load = load i6 %current_token_24_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 113 'load' 'current_token_24_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 114 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_25_load = load i6 %current_token_25_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 114 'load' 'current_token_25_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 115 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_26_load = load i6 %current_token_26_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 115 'load' 'current_token_26_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 116 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_27_load = load i6 %current_token_27_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 116 'load' 'current_token_27_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 117 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%p_ZZ11llama_layerE13current_token_10_load = load i6 %p_ZZ11llama_layerE13current_token_10_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 117 'load' 'p_ZZ11llama_layerE13current_token_10_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 118 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%llama_layer_current_token_218 = load i6 %p_ZZ11llama_layerE13current_token_11_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 118 'load' 'llama_layer_current_token_218' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 119 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%llama_layer_current_token_219 = load i6 %p_ZZ11llama_layerE13current_token_12_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 119 'load' 'llama_layer_current_token_219' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 120 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%llama_layer_current_token_220 = load i6 %p_ZZ11llama_layerE13current_token_13_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 120 'load' 'llama_layer_current_token_220' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 121 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%llama_layer_current_token_221 = load i6 %p_ZZ11llama_layerE13current_token_14_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 121 'load' 'llama_layer_current_token_221' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 122 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%llama_layer_current_token_222 = load i6 %llama_layer_current_token" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 122 'load' 'llama_layer_current_token_222' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 123 [1/1] (0.79ns)   --->   "%tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %current_token_load, i4 1, i32 %current_token_19_load, i4 2, i32 %current_token_20_load, i4 3, i32 %current_token_21_load, i4 4, i32 %current_token_22_load, i4 5, i32 %current_token_23_load, i4 6, i32 %current_token_24_load, i4 7, i32 %current_token_25_load, i4 8, i32 %current_token_26_load, i4 9, i32 %current_token_27_load, i4 10, i32 %p_ZZ11llama_layerE13current_token_10_load, i4 11, i32 %llama_layer_current_token_218, i4 12, i32 %llama_layer_current_token_219, i4 13, i32 %llama_layer_current_token_220, i4 14, i32 %llama_layer_current_token_221, i4 15, i32 %llama_layer_current_token_222, i32 <undef>, i4 %trunc_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 123 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI0_to_mul10_i = muxlogic i32 %tmp_3"   --->   Operation 124 'muxlogic' 'muxLogicI0_to_mul10_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 125 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI1_to_mul10_i = muxlogic i32 %norm_1_read"   --->   Operation 125 'muxlogic' 'muxLogicI1_to_mul10_i' <Predicate = true> <Delay = 0.70>

State 3 <SV = 2> <Delay = 2.48>
ST_3 : Operation 126 [1/1] (2.48ns) (share mux size 6)   --->   "%mul10_i = fmul i32 %tmp_3, i32 %norm_1_read" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 126 'fmul' 'mul10_i' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.88>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln27_1_cast" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 127 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read = muxlogic"   --->   Operation 128 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read' <Predicate = true> <Delay = 1.18>
ST_4 : Operation 129 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 129 'read' 'gmem2_addr_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %gmem2_addr_read" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 130 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI0_to_mul13_i = muxlogic i32 %mul10_i"   --->   Operation 131 'muxlogic' 'muxLogicI0_to_mul13_i' <Predicate = true> <Delay = 0.70>
ST_4 : Operation 132 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI1_to_mul13_i = muxlogic i32 %bitcast_ln28"   --->   Operation 132 'muxlogic' 'muxLogicI1_to_mul13_i' <Predicate = true> <Delay = 0.70>

State 5 <SV = 4> <Delay = 2.48>
ST_5 : Operation 133 [1/1] (2.48ns) (share mux size 6)   --->   "%mul13_i = fmul i32 %mul10_i, i32 %bitcast_ln28" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 133 'fmul' 'mul13_i' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 217 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.28>

State 6 <SV = 5> <Delay = 1.04>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_107" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 134 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 135 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_71" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 136 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%norm_output_addr = getelementptr i32 %norm_output, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 137 'getelementptr' 'norm_output_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%norm_output_35_addr = getelementptr i32 %norm_output_35, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 138 'getelementptr' 'norm_output_35_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%norm_output_36_addr = getelementptr i32 %norm_output_36, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 139 'getelementptr' 'norm_output_36_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%norm_output_37_addr = getelementptr i32 %norm_output_37, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 140 'getelementptr' 'norm_output_37_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%norm_output_38_addr = getelementptr i32 %norm_output_38, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 141 'getelementptr' 'norm_output_38_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%norm_output_39_addr = getelementptr i32 %norm_output_39, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 142 'getelementptr' 'norm_output_39_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%norm_output_40_addr = getelementptr i32 %norm_output_40, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 143 'getelementptr' 'norm_output_40_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%norm_output_41_addr = getelementptr i32 %norm_output_41, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 144 'getelementptr' 'norm_output_41_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%norm_output_42_addr = getelementptr i32 %norm_output_42, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 145 'getelementptr' 'norm_output_42_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%norm_output_43_addr = getelementptr i32 %norm_output_43, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 146 'getelementptr' 'norm_output_43_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_10_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_10, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 147 'getelementptr' 'p_ZZ11llama_layerE11norm_output_10_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_11_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_11, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 148 'getelementptr' 'p_ZZ11llama_layerE11norm_output_11_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_12_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_12, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 149 'getelementptr' 'p_ZZ11llama_layerE11norm_output_12_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_13_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_13, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 150 'getelementptr' 'p_ZZ11llama_layerE11norm_output_13_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_14_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_14, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 151 'getelementptr' 'p_ZZ11llama_layerE11norm_output_14_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%llama_layer_norm_output = getelementptr i32 %p_ZZ11llama_layerE11norm_output_15, i64 0, i64 %zext_ln27_1" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 152 'getelementptr' 'llama_layer_norm_output' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 153 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 14)> <Delay = 0.42>
ST_6 : Operation 154 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_14_addr"   --->   Operation 154 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 14)> <Delay = 0.42>
ST_6 : Operation 155 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i6 %p_ZZ11llama_layerE11norm_output_14_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 155 'store' 'store_ln28' <Predicate = (trunc_ln27 == 14)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i89.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 156 'br' 'br_ln28' <Predicate = (trunc_ln27 == 14)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 157 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 13)> <Delay = 0.42>
ST_6 : Operation 158 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_13_addr"   --->   Operation 158 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 13)> <Delay = 0.42>
ST_6 : Operation 159 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i6 %p_ZZ11llama_layerE11norm_output_13_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 159 'store' 'store_ln28' <Predicate = (trunc_ln27 == 13)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i89.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 160 'br' 'br_ln28' <Predicate = (trunc_ln27 == 13)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 161 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 12)> <Delay = 0.42>
ST_6 : Operation 162 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_12_addr"   --->   Operation 162 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 12)> <Delay = 0.42>
ST_6 : Operation 163 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i6 %p_ZZ11llama_layerE11norm_output_12_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 163 'store' 'store_ln28' <Predicate = (trunc_ln27 == 12)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i89.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 164 'br' 'br_ln28' <Predicate = (trunc_ln27 == 12)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 165 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 11)> <Delay = 0.42>
ST_6 : Operation 166 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_11_addr"   --->   Operation 166 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 11)> <Delay = 0.42>
ST_6 : Operation 167 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i6 %p_ZZ11llama_layerE11norm_output_11_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 167 'store' 'store_ln28' <Predicate = (trunc_ln27 == 11)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i89.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 168 'br' 'br_ln28' <Predicate = (trunc_ln27 == 11)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 169 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 10)> <Delay = 0.42>
ST_6 : Operation 170 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_10_addr"   --->   Operation 170 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 10)> <Delay = 0.42>
ST_6 : Operation 171 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i6 %p_ZZ11llama_layerE11norm_output_10_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 171 'store' 'store_ln28' <Predicate = (trunc_ln27 == 10)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i89.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 172 'br' 'br_ln28' <Predicate = (trunc_ln27 == 10)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 173 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 9)> <Delay = 0.42>
ST_6 : Operation 174 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_43_addr"   --->   Operation 174 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 9)> <Delay = 0.42>
ST_6 : Operation 175 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i6 %norm_output_43_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 175 'store' 'store_ln28' <Predicate = (trunc_ln27 == 9)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i89.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 176 'br' 'br_ln28' <Predicate = (trunc_ln27 == 9)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 177 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 8)> <Delay = 0.42>
ST_6 : Operation 178 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_42_addr"   --->   Operation 178 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 8)> <Delay = 0.42>
ST_6 : Operation 179 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i6 %norm_output_42_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 179 'store' 'store_ln28' <Predicate = (trunc_ln27 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i89.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 180 'br' 'br_ln28' <Predicate = (trunc_ln27 == 8)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 181 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 7)> <Delay = 0.42>
ST_6 : Operation 182 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_41_addr"   --->   Operation 182 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 7)> <Delay = 0.42>
ST_6 : Operation 183 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i6 %norm_output_41_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 183 'store' 'store_ln28' <Predicate = (trunc_ln27 == 7)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i89.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 184 'br' 'br_ln28' <Predicate = (trunc_ln27 == 7)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 185 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 6)> <Delay = 0.42>
ST_6 : Operation 186 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_40_addr"   --->   Operation 186 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 6)> <Delay = 0.42>
ST_6 : Operation 187 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i6 %norm_output_40_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 187 'store' 'store_ln28' <Predicate = (trunc_ln27 == 6)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i89.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 188 'br' 'br_ln28' <Predicate = (trunc_ln27 == 6)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 189 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 5)> <Delay = 0.42>
ST_6 : Operation 190 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_39_addr"   --->   Operation 190 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 5)> <Delay = 0.42>
ST_6 : Operation 191 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i6 %norm_output_39_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 191 'store' 'store_ln28' <Predicate = (trunc_ln27 == 5)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i89.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 192 'br' 'br_ln28' <Predicate = (trunc_ln27 == 5)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 193 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 4)> <Delay = 0.42>
ST_6 : Operation 194 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_38_addr"   --->   Operation 194 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 4)> <Delay = 0.42>
ST_6 : Operation 195 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i6 %norm_output_38_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 195 'store' 'store_ln28' <Predicate = (trunc_ln27 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i89.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 196 'br' 'br_ln28' <Predicate = (trunc_ln27 == 4)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 197 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 3)> <Delay = 0.42>
ST_6 : Operation 198 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_37_addr"   --->   Operation 198 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 3)> <Delay = 0.42>
ST_6 : Operation 199 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i6 %norm_output_37_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 199 'store' 'store_ln28' <Predicate = (trunc_ln27 == 3)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i89.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 200 'br' 'br_ln28' <Predicate = (trunc_ln27 == 3)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 201 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 2)> <Delay = 0.42>
ST_6 : Operation 202 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_36_addr"   --->   Operation 202 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 2)> <Delay = 0.42>
ST_6 : Operation 203 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i6 %norm_output_36_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 203 'store' 'store_ln28' <Predicate = (trunc_ln27 == 2)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i89.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 204 'br' 'br_ln28' <Predicate = (trunc_ln27 == 2)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 205 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 1)> <Delay = 0.42>
ST_6 : Operation 206 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_35_addr"   --->   Operation 206 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 1)> <Delay = 0.42>
ST_6 : Operation 207 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i6 %norm_output_35_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 207 'store' 'store_ln28' <Predicate = (trunc_ln27 == 1)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i89.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 208 'br' 'br_ln28' <Predicate = (trunc_ln27 == 1)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 209 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 0)> <Delay = 0.42>
ST_6 : Operation 210 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_addr"   --->   Operation 210 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 0)> <Delay = 0.42>
ST_6 : Operation 211 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i6 %norm_output_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 211 'store' 'store_ln28' <Predicate = (trunc_ln27 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i89.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 212 'br' 'br_ln28' <Predicate = (trunc_ln27 == 0)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 213 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 15)> <Delay = 0.42>
ST_6 : Operation 214 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %llama_layer_norm_output"   --->   Operation 214 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 15)> <Delay = 0.42>
ST_6 : Operation 215 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i6 %llama_layer_norm_output" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 215 'store' 'store_ln28' <Predicate = (trunc_ln27 == 15)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i89.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:121]   --->   Operation 216 'br' 'br_ln28' <Predicate = (trunc_ln27 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.333ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln27', kernel_RMS_Norm.cpp:27->llama_layer.cpp:121) of constant 0 on local variable 'i', kernel_RMS_Norm.cpp:27->llama_layer.cpp:121 [73]  (0.393 ns)
	'load' operation 10 bit ('i', kernel_RMS_Norm.cpp:27->llama_layer.cpp:121) on local variable 'i', kernel_RMS_Norm.cpp:27->llama_layer.cpp:121 [76]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln27', kernel_RMS_Norm.cpp:27->llama_layer.cpp:121) [79]  (0.607 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_current_token_load') [105]  (0.705 ns)
	'load' operation 32 bit ('current_token_load', kernel_RMS_Norm.cpp:28->llama_layer.cpp:121) on array 'current_token' [106]  (0.628 ns)

 <State 2>: 2.378ns
The critical path consists of the following:
	'load' operation 32 bit ('current_token_load', kernel_RMS_Norm.cpp:28->llama_layer.cpp:121) on array 'current_token' [106]  (0.883 ns)
	'sparsemux' operation 32 bit ('tmp_3', kernel_RMS_Norm.cpp:28->llama_layer.cpp:121) [137]  (0.790 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul10_i') [138]  (0.705 ns)

 <State 3>: 2.486ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul10_i', kernel_RMS_Norm.cpp:28->llama_layer.cpp:121) [140]  (2.486 ns)

 <State 4>: 2.887ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read') [141]  (1.188 ns)
	bus read operation ('gmem2_addr_read', kernel_RMS_Norm.cpp:28->llama_layer.cpp:121) on port 'gmem2' (kernel_RMS_Norm.cpp:28->llama_layer.cpp:121) [142]  (0.994 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul13_i') [145]  (0.705 ns)

 <State 5>: 2.486ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul13_i', kernel_RMS_Norm.cpp:28->llama_layer.cpp:121) [146]  (2.486 ns)

 <State 6>: 1.049ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('p_ZZ11llama_layerE11norm_output_10_addr', kernel_RMS_Norm.cpp:28->llama_layer.cpp:121) [157]  (0.000 ns)
	'muxlogic' operation 0 bit ('muxLogicRAMAddr_to_store_ln28') [186]  (0.421 ns)
	'store' operation 0 bit ('store_ln28', kernel_RMS_Norm.cpp:28->llama_layer.cpp:121) of variable 'mul13_i', kernel_RMS_Norm.cpp:28->llama_layer.cpp:121 on array 'p_ZZ11llama_layerE11norm_output_10' [187]  (0.628 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
