// SPDX-License-Identifier: GPL-2.0
// SPDX-FileCopyrightText: Copyright (c) 2025-2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved.

use kernel::{
    bits,
    device,
    io::{
        poll::read_poll_timeout,
        register::Array,
        Io, //
    },
    prelude::*,
    time::Delta,
    transmute::FromBytes,
    types::ScopeGuard, //
};

use crate::{
    driver::Bar0,
    falcon::{
        gsp::Gsp,
        sec2::Sec2,
        Falcon,
        FalconDmaSrcOffset,
        FalconFbifMemType,
        FalconFbifTarget,
        FalconMem,
        FalconModSelAlgo, //
    },
    firmware::{
        bindata::request_ucodes_firmware,
        gen_bootloader::{
            BootloaderDmemDescV2,
            GenericBootloader, //
        },
        gsp::GspFirmware,
        radix3::Radix3, //
    },
    gpu::TOTAL_CHANNELS,
    gsp::{
        cmdq::{
            Cmdq,
            QueuePointers, //
        },
        commands,
        fw::{
            BindataArgs,
            GspArgumentsPadded,
            GMCAPI_CMD_EXEC_GENERIC_BOOTLOADER,
            GMCAPI_CMD_EXEC_HS_BINARY, //
        }, //
    },
    num,
    regs,
    vgpu::VgpuManager, //
};

impl super::Gsp {
    /// Attempt to boot the GSP.
    ///
    /// This is a GPU-dependent and complex procedure that involves loading firmware files from
    /// user-space, patching them with signatures, and building firmware-specific intricate data
    /// structures that the GSP will use at runtime.
    ///
    /// Upon return, the GSP is up and running, and the static configuration it reported plus its
    /// unload bundle (to be given as argument to [`Self::unload`]) are returned.
    ///
    /// # Errors
    ///
    /// - `ENOENT` if the ucodes firmware image is absent. GSP-RM requires it on every chipset
    ///   this driver supports.
    pub(crate) fn boot(
        self: Pin<&mut Self>,
        mut ctx: super::GspBootContext<'_, '_>,
        vgpu: &mut VgpuManager<'_>,
    ) -> Result<super::BootResult> {
        let pdev = ctx.pdev;
        let bar = ctx.bar;
        let chipset = ctx.chipset;
        let gsp_falcon = ctx.gsp_falcon;
        let dev = pdev.as_ref();
        let hal = super::hal::gsp_hal(chipset);

        let gsp_fw = KBox::pin_init(GspFirmware::new(dev, chipset, &self.gsp_tlv), GFP_KERNEL)?;

        // GSP-RM reads the ucodes image through a radix3 page table, so the mapping has to
        // outlive initialization.
        let ucodes = request_ucodes_firmware(dev, chipset)?.ok_or(ENOENT)?;
        let ucodes_size = ucodes.len();
        let ucodes_radix3 = KBox::pin_init(Radix3::new(dev, ucodes), GFP_KERNEL)?;
        GspArgumentsPadded::set_bindata(
            &self.rmargs,
            Some(&BindataArgs {
                radix3: ucodes_radix3.dma_address(),
                size: num::usize_as_u64(ucodes_size),
            }),
        );

        let vgpu_state = vgpu.state();

        // Perform the chipset-specific boot sequence, and retrieve the unload bundle.
        let unload_bundle = hal
            .boot(&self, &mut ctx, &gsp_fw, vgpu_state)?
            .or_else(|| {
            dev_warn!(dev, "The GSP won't be able to unload properly on unbind.\n");
            dev_warn!(
                dev,
                "The GPU will need to be reset before the driver can bind again.\n"
            );

            None
            });

        let mut unload_guard =
            ScopeGuard::new_with_data((ctx, unload_bundle), |(ctx, unload_bundle)| {
                let _ = self.unload(ctx, unload_bundle);
            });
        let ctx = &mut unload_guard.0;

        gsp_falcon.write_os_version(gsp_fw.bootloader.app_version);

        // Poll for RISC-V to become active before continuing.
        read_poll_timeout(
            || Ok(gsp_falcon.is_riscv_active()),
            |val: &bool| *val,
            Delta::from_millis(10),
            Delta::from_secs(5),
        )?;

        dev_dbg!(pdev, "RISC-V active? {}\n", gsp_falcon.is_riscv_active(),);

        // GSP-RM discards any RPC that reaches it before GSP_INIT, so the system information and
        // the registry keys ride inside that one request. Its reply is also what says GSP-RM has
        // finished starting, and the load-and-execute events it raises first are dispatched as
        // they arrive.
        let init_payload = commands::build_gsp_init_payload(pdev, chipset, vgpu_state)?;
        // Only the chipsets that raise `GMCAPI_CMD_EXEC_GENERIC_BOOTLOADER` are shipped a
        // `gen_bootloader.tlv`, so requesting it elsewhere fails the whole boot with `ENOENT`.
        let bootloader = if super::hal::uses_generic_bootloader(chipset) {
            Some(GenericBootloader::new(dev, chipset, gsp_falcon)?)
        } else {
            None
        };
        let bootloader_app_version = gsp_fw.bootloader.app_version;
        let libos_dma_handle = self.libos.dma_address();
        let sec2_falcon = ctx.sec2_falcon;

        let static_info =
            commands::gsp_init(&self.cmdq, bar, &init_payload, |command_id, payload| {
                Self::dispatch_gmc_boot_event(
                    command_id,
                    payload,
                    bootloader.as_ref(),
                    gsp_falcon,
                    sec2_falcon,
                    bar,
                    dev,
                    bootloader_app_version,
                    libos_dma_handle,
                )
            })?;

        vgpu.init(
            &static_info.fifo_engine_list,
            static_info.vmmu_segment_size,
            TOTAL_CHANNELS,
        );

        Ok(super::BootResult::new(
            unload_guard.dismiss().1,
            static_info,
        ))
    }

    /// Restart GSP-RM once a load-and-execute image has run to completion.
    ///
    /// Resets the GSP falcon into RISC-V, hands it the libos boot arguments address through its
    /// mailboxes, and starts SEC2, which is what brings GSP-RM back up. Open RM calls this
    /// `kgspExecuteCoreResume`.
    ///
    /// The falcon reset zeroes the four msgq v2 pointer registers.
    ///
    /// # Errors
    ///
    /// - `EIO` if SEC2 reports a failure, or if the GSP is not running RISC-V afterwards.
    /// - `ETIMEDOUT` if SEC2 does not complete the reload in time.
    fn core_resume(
        gsp_falcon: &Falcon<'_, Gsp>,
        sec2_falcon: &Falcon<'_, Sec2>,
        dev: &device::Device,
        bootloader_app_version: u32,
        libos_dma_handle: u64,
    ) -> Result {
        gsp_falcon.reset()?;

        gsp_falcon.write_mailboxes(
            Some(libos_dma_handle as u32),
            Some((libos_dma_handle >> 32) as u32),
        );

        sec2_falcon.start()?;

        gsp_falcon
            .check_reload_completed(Delta::from_secs(2))
            .inspect_err(|_| {
                let mbox0 = sec2_falcon.read_mailbox0();
                dev_err!(
                    dev,
                    "Timeout waiting for SEC2 to resume GSP-RM (SEC2 mbox0={:#x})\n",
                    mbox0
                );
            })?;

        let sec2_mbox0 = sec2_falcon.read_mailbox0();
        if sec2_mbox0 != 0 {
            dev_err!(
                dev,
                "SEC2 reported error during core resume: {:#x}\n",
                sec2_mbox0
            );
            return Err(EIO);
        }

        gsp_falcon.write_os_version(bootloader_app_version);

        if !gsp_falcon.is_riscv_active() {
            dev_err!(dev, "GSP RISC-V not active after core resume\n");
            return Err(EIO);
        }

        Ok(())
    }

    /// Dispatch one GMC boot event to its load-and-execute handler.
    ///
    /// LIBOS2 chipsets send `GMCAPI_CMD_EXEC_GENERIC_BOOTLOADER` and LIBOS3 chipsets send
    /// `GMCAPI_CMD_EXEC_HS_BINARY`, so a given GPU only ever reaches one of the two handlers.
    ///
    /// Both handlers restart GSP-RM, so a successful dispatch returns
    /// [`QueuePointers::Reset`].
    ///
    /// # Errors
    ///
    /// - `EINVAL` if `command_id` is not a load-and-execute command, or if the GSP asks for the
    ///   generic bootloader on a chipset that boots without one.
    ///
    /// Errors from the handlers are propagated as-is.
    #[allow(clippy::too_many_arguments)]
    fn dispatch_gmc_boot_event(
        command_id: u32,
        payload: &[u8],
        bootloader: Option<&GenericBootloader>,
        gsp_falcon: &Falcon<'_, Gsp>,
        sec2_falcon: &Falcon<'_, Sec2>,
        bar: Bar0<'_>,
        dev: &device::Device,
        bootloader_app_version: u32,
        libos_dma_handle: u64,
    ) -> Result<QueuePointers> {
        match command_id {
            GMCAPI_CMD_EXEC_GENERIC_BOOTLOADER => {
                let Some(bootloader) = bootloader else {
                    dev_err!(
                        dev,
                        "GSP asked for the generic bootloader, which this chipset does not use\n"
                    );
                    return Err(EINVAL);
                };

                Self::handle_load_exec_bootloader(
                    payload,
                    bootloader,
                    gsp_falcon,
                    sec2_falcon,
                    bar,
                    dev,
                    bootloader_app_version,
                    libos_dma_handle,
                )
            }
            GMCAPI_CMD_EXEC_HS_BINARY => Self::handle_load_exec_hs_binary(
                payload,
                gsp_falcon,
                sec2_falcon,
                bar,
                dev,
                bootloader_app_version,
                libos_dma_handle,
            ),
            _ => {
                dev_err!(
                    dev,
                    "Unexpected GMC boot event: command_id={:#010x}\n",
                    command_id
                );
                Err(EINVAL)
            }
        }
    }

    /// Handle a `GSP_LOAD_EXEC_GENERIC_BOOTLOADER` event.
    ///
    /// The driver does not copy the image the GSP asks for. It writes the descriptor the event
    /// carries to DMEM offset 0, places the generic bootloader in IMEM, points the requested FBIF
    /// aperture at wherever the image lives, and runs the bootloader, which does the copy from
    /// the descriptor and jumps to the image. The aperture is restored afterwards.
    ///
    /// Ends in [`Self::core_resume`], so on success the msgq v2 pointer registers read zero and
    /// the return is [`QueuePointers::Reset`].
    ///
    /// # Errors
    ///
    /// - `EINVAL` if the payload is shorter than the parameter block, the descriptor is not the
    ///   size this driver mirrors, or the event names a context DMA slot or an aperture that does
    ///   not exist.
    /// - `ETIMEDOUT` if the GSP does not suspend, or the image does not halt, in time.
    #[allow(clippy::too_many_arguments)]
    fn handle_load_exec_bootloader(
        payload: &[u8],
        bootloader: &GenericBootloader,
        gsp_falcon: &Falcon<'_, Gsp>,
        sec2_falcon: &Falcon<'_, Sec2>,
        _bar: Bar0<'_>,
        dev: &device::Device,
        bootloader_app_version: u32,
        libos_dma_handle: u64,
    ) -> Result<QueuePointers> {
        let params = LoadExecGenericBootloaderParams::from_bytes_prefix(payload)
            .ok_or(EINVAL)?
            .0;

        let desc_size =
            u32::try_from(core::mem::size_of::<BootloaderDmemDescV2>()).map_err(|_| EOVERFLOW)?;
        if params.dmem_desc_size != desc_size {
            dev_err!(
                dev,
                "Load-exec descriptor is {} bytes, expected {}\n",
                params.dmem_desc_size,
                desc_size
            );
            return Err(EINVAL);
        }

        let ctx_dma = params.ctx_dma()?;
        let fbif_target = params.fbif_target()?;
        let transcfg = || {
            regs::NV_PFALCON_FBIF_TRANSCFG::try_at(usize::from(ctx_dma))
                .ok_or(EINVAL)
        };

        gsp_falcon.wait_for_processor_suspend().inspect_err(|_| {
            dev_err!(
                dev,
                "Timeout waiting for GSP suspend (mbox0={:#x})\n",
                gsp_falcon.read_mailbox0()
            );
        })?;

        gsp_falcon.reset()?;
        gsp_falcon.dma_reset();

        let saved_transcfg = gsp_falcon.pfalcon.read(transcfg()?);
        gsp_falcon.pfalcon.update(transcfg()?, |v| {
            v.with_target(fbif_target)
                .with_mem_type(FalconFbifMemType::Physical)
        });

        let run = (|| -> Result {
            gsp_falcon.pio_load(&bootloader.with_descriptor(&params.dmem_desc))?;

            // Also clears the suspend bit that `wait_for_processor_suspend` polls, so the next
            // load-and-execute event does not read this one's suspension.
            gsp_falcon.write_mailboxes(Some(FLCN_ERR_BINARY_NOT_STARTED), None);

            gsp_falcon.start()?;
            gsp_falcon.wait_till_halted().inspect_err(|_| {
                dev_err!(
                    dev,
                    "Timeout waiting for the loaded image to halt (mbox0={:#x})\n",
                    gsp_falcon.read_mailbox0()
                );
            })
        })();

        gsp_falcon
            .pfalcon
            .update(transcfg()?, |_| saved_transcfg);
        run?;

        Self::core_resume(
            gsp_falcon,
            sec2_falcon,
            dev,
            bootloader_app_version,
            libos_dma_handle,
        )?;

        Ok(QueuePointers::Reset)
    }

    /// Handle a `GSP_LOAD_EXEC_HS_BINARY` event.
    ///
    /// The GSP asks the driver to run a high-security binary that it has already placed in the
    /// framebuffer. The driver DMAs the image into falcon memory, programs the BROM registers
    /// that make the falcon verify its PKC signature, runs it, and resumes GSP-RM.
    ///
    /// Ends in [`Self::core_resume`], so on success the msgq v2 pointer registers read zero and
    /// the return is [`QueuePointers::Reset`].
    ///
    /// # Errors
    ///
    /// - `EINVAL` if the payload is shorter than the parameter block, or the ucode id does not
    ///   fit the BROM register field.
    /// - `ETIMEDOUT` if the GSP does not suspend, or the binary does not halt, in time.
    #[allow(clippy::too_many_arguments)]
    fn handle_load_exec_hs_binary(
        payload: &[u8],
        gsp_falcon: &Falcon<'_, Gsp>,
        sec2_falcon: &Falcon<'_, Sec2>,
        _bar: Bar0<'_>,
        dev: &device::Device,
        bootloader_app_version: u32,
        libos_dma_handle: u64,
    ) -> Result<QueuePointers> {
        let params = HsBinaryParams::from_bytes_prefix(payload).ok_or(EINVAL)?.0;

        gsp_falcon.wait_for_processor_suspend().inspect_err(|_| {
            dev_err!(
                dev,
                "Timeout waiting for GSP suspend (mbox0={:#x})\n",
                gsp_falcon.read_mailbox0()
            );
        })?;

        gsp_falcon.reset()?;

        gsp_falcon.dma_reset();
        gsp_falcon.pfalcon.update(
            regs::NV_PFALCON_FBIF_TRANSCFG::at(usize::from(HS_BINARY_CTX_DMA)),
            |v| {
                v.with_target(FalconFbifTarget::LocalFb)
                    .with_mem_type(FalconFbifMemType::Physical)
                    .with_engine_id_flag(true)
            },
        );

        if params.ucode_imem_size > 0 {
            gsp_falcon.raw_dma_transfer(
                HS_BINARY_CTX_DMA,
                params.imem_phys_addr,
                FalconMem::ImemSecure,
                FalconDmaSrcOffset::Offset(params.ucode_imem_va),
                params.ucode_imem_pa,
                params.ucode_imem_size,
            )?;
        }

        if params.ucode_dmem_size > 0 {
            // A valid DMEM virtual address makes the engine tag each loaded block with it, which
            // is how the binary reaches its data.
            let src = if params.ucode_dmem_va == FLCN_DMEM_VA_INVALID {
                FalconDmaSrcOffset::Offset(0)
            } else {
                FalconDmaSrcOffset::DmemVa(params.ucode_dmem_va)
            };

            gsp_falcon.raw_dma_transfer(
                HS_BINARY_CTX_DMA,
                params.dmem_phys_addr,
                FalconMem::Dmem,
                src,
                params.ucode_dmem_pa,
                params.ucode_dmem_size,
            )?;
        }

        gsp_falcon.pfalcon2.write(
            regs::NV_PFALCON2_FALCON_BROM_PARAADDR::at(0),
            regs::NV_PFALCON2_FALCON_BROM_PARAADDR::zeroed().with_value(params.hs_sig_dmem_addr),
        );
        gsp_falcon.pfalcon2.write_reg(
            regs::NV_PFALCON2_FALCON_BROM_ENGIDMASK::zeroed().with_value(params.engine_id_mask),
        );
        gsp_falcon.pfalcon2.write_reg(
            regs::NV_PFALCON2_FALCON_BROM_CURR_UCODE_ID::zeroed()
                .with_ucode_id(u8::try_from(params.ucode_id).map_err(|_| EINVAL)?),
        );
        gsp_falcon.pfalcon2.write_reg(
            regs::NV_PFALCON2_FALCON_MOD_SEL::zeroed().with_algo(FalconModSelAlgo::Rsa3k),
        );

        // Also clears the suspend bit that `wait_for_processor_suspend` polls, so the next
        // load-and-execute event does not read this one's suspension.
        gsp_falcon.write_mailboxes(Some(FLCN_ERR_BINARY_NOT_STARTED), None);

        gsp_falcon.pfalcon.write_reg(
            regs::NV_PFALCON_FALCON_BOOTVEC::zeroed().with_value(params.ucode_imem_va),
        );

        gsp_falcon.start()?;
        gsp_falcon.wait_till_halted().inspect_err(|_| {
            dev_err!(
                dev,
                "Timeout waiting for HS binary to halt (mbox0={:#x})\n",
                gsp_falcon.read_mailbox0()
            );
        })?;

        Self::core_resume(
            gsp_falcon,
            sec2_falcon,
            dev,
            bootloader_app_version,
            libos_dma_handle,
        )?;

        Ok(QueuePointers::Reset)
    }

    /// Shut down the GSP and wait until it is offline.
    fn shutdown_gsp(
        cmdq: &Cmdq,
        bar: Bar0<'_>,
        gsp_falcon: &Falcon<'_, Gsp>,
        mode: commands::PowerStateLevel,
    ) -> Result {
        // Command to shut the GSP down.
        cmdq.send_command(bar, commands::UnloadingGuestDriver::new(mode))?;

        // Wait until GSP signals it is suspended.
        const LIBOS_INTERRUPT_PROCESSOR_SUSPENDED: u32 = bits::bit_u32(31);
        read_poll_timeout(
            || Ok(gsp_falcon.read_mailbox0()),
            |&mb0| mb0 & LIBOS_INTERRUPT_PROCESSOR_SUSPENDED != 0,
            Delta::from_millis(10),
            Delta::from_secs(5),
        )
        .map(|_| ())
    }

    /// Attempts to unload the GSP firmware.
    ///
    /// This stops all activity on the GSP.
    pub(crate) fn unload(
        &self,
        mut ctx: super::GspBootContext<'_, '_>,
        unload_bundle: Option<super::UnloadBundle>,
    ) -> Result {
        let dev = ctx.dev();

        // Shut down the GSP. Keep going even in case of error.
        let mut res = Self::shutdown_gsp(
            &self.cmdq,
            ctx.bar,
            ctx.gsp_falcon,
            commands::PowerStateLevel::Level0,
        )
        .inspect_err(|e| dev_err!(dev, "GSP shutdown failed: {:?}\n", e));

        // Run the unload bundle to reset the GSP so it can be booted again.
        if let Some(unload_bundle) = unload_bundle {
            res = res.and(
                unload_bundle
                    .0
                    .run(&mut ctx)
                    .inspect_err(|e| dev_err!(dev, "Unload bundle failed: {:?}\n", e)),
            );
        } else {
            dev_warn!(
                dev,
                "Unload bundle is missing, GSP won't be properly reset.\n"
            );

            res = Err(EAGAIN);
        }

        res.inspect(|()| dev_info!(dev, "GSP successfully unloaded\n"))
    }
}

/// Value Open RM leaves in `MAILBOX0` before starting a falcon binary, so a binary that never
/// runs is distinguishable from one that ran and returned success.
const FLCN_ERR_BINARY_NOT_STARTED: u32 = 0xfe;

/// `ucode_dmem_va` value meaning the binary has no DMEM virtual address.
const FLCN_DMEM_VA_INVALID: u32 = 0xffff_ffff;

/// Context DMA slot the HS binary is loaded through. Open RM hardcodes slot 0 for this event and
/// points it at local framebuffer.
const HS_BINARY_CTX_DMA: u8 = 0;

/// Number of FBIF context DMA slots a falcon has.
const NUM_CTX_DMA: usize = 8;

/// Parameters for loading and executing the generic bootloader.
///
/// Sent by GSP-RM as the payload of `GSP_LOAD_EXEC_GENERIC_BOOTLOADER`. The descriptor carries
/// the code and data addresses, while `addr_space` and `cpu_cache_attrib` say which FBIF aperture
/// reaches them.
#[repr(C)]
struct LoadExecGenericBootloaderParams {
    dmem_desc: BootloaderDmemDescV2,
    dmem_desc_size: u32,
    addr_space: u32,
    cpu_cache_attrib: u32,
    _reserved: [u32; 4],
}

impl LoadExecGenericBootloaderParams {
    const ADDR_SYSMEM: u32 = 1;
    const ADDR_FBMEM: u32 = 2;
    const NV_MEMORY_CACHED: u32 = 0;
    const NV_MEMORY_UNCACHED: u32 = 1;

    /// Returns the context DMA slot the bootloader is to fetch the image through.
    ///
    /// # Errors
    ///
    /// - `EINVAL` if the slot is outside the FBIF `TRANSCFG` array.
    fn ctx_dma(&self) -> Result<u8> {
        let ctx_dma = self.dmem_desc.ctx_dma;

        u8::try_from(ctx_dma)
            .ok()
            .filter(|slot| usize::from(*slot) < NUM_CTX_DMA)
            .ok_or(EINVAL)
    }

    /// Returns the FBIF aperture that reaches the image.
    ///
    /// # Errors
    ///
    /// - `EINVAL` if the address space and cache attribute pair is not one this driver maps.
    fn fbif_target(&self) -> Result<FalconFbifTarget> {
        match (self.addr_space, self.cpu_cache_attrib) {
            (Self::ADDR_FBMEM, _) => Ok(FalconFbifTarget::LocalFb),
            (Self::ADDR_SYSMEM, Self::NV_MEMORY_CACHED) => Ok(FalconFbifTarget::CoherentSysmem),
            (Self::ADDR_SYSMEM, Self::NV_MEMORY_UNCACHED) => {
                Ok(FalconFbifTarget::NoncoherentSysmem)
            }
            _ => Err(EINVAL),
        }
    }
}

// SAFETY: The nested descriptor is `FromBytes`, and every other field is an integer type for
// which all bit patterns are valid.
unsafe impl FromBytes for LoadExecGenericBootloaderParams {}

/// Parameters for loading and executing an HS (High-Security) binary.
///
/// Sent by GSP-RM as the payload of `GSP_LOAD_EXEC_HS_BINARY`. The firmware
/// code and data are located in framebuffer memory at the given physical addresses.
#[repr(C)]
#[derive(Debug, Copy, Clone)]
struct HsBinaryParams {
    imem_phys_addr: u64,
    dmem_phys_addr: u64,
    _reserved64: [u64; 2],
    ucode_imem_va: u32,
    ucode_imem_pa: u32,
    ucode_imem_size: u32,
    ucode_dmem_va: u32,
    ucode_dmem_pa: u32,
    ucode_dmem_size: u32,
    hs_sig_dmem_addr: u32,
    engine_id_mask: u32,
    ucode_id: u32,
    _reserved32: [u32; 3],
}

// SAFETY: This struct only contains integer types for which all bit patterns are valid.
unsafe impl FromBytes for HsBinaryParams {}
