<dec f='llvm/llvm/utils/TableGen/CodeGenSchedule.h' l='565' type='void llvm::CodeGenSchedModels::expandRWSeqForProc(unsigned int RWIdx, llvm::IdxVec &amp; RWSeq, bool IsRead, const llvm::CodeGenProcModel &amp; ProcModel) const'/>
<def f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='792' ll='827' type='void llvm::CodeGenSchedModels::expandRWSeqForProc(unsigned int RWIdx, llvm::IdxVec &amp; RWSeq, bool IsRead, const llvm::CodeGenProcModel &amp; ProcModel) const'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='812' u='c' c='_ZNK4llvm18CodeGenSchedModels18expandRWSeqForProcEjRSt6vectorIjSaIjEEbRKNS_16CodeGenProcModelE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='824' u='c' c='_ZNK4llvm18CodeGenSchedModels18expandRWSeqForProcEjRSt6vectorIjSaIjEEbRKNS_16CodeGenProcModelE'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='790'>// Expand a SchedWrite as a sequence following any aliases that coincide with
// the given processor model.</doc>
<use f='llvm/llvm/utils/TableGen/SubtargetEmitter.cpp' l='1068' u='c' c='_ZN12_GLOBAL__N_116SubtargetEmitter19GenSchedClassTablesERKN4llvm16CodeGenProcModelERNS0_16SchedClassTablesE'/>
