[View]
Entity=ddr_tb_cfg
Architecture=
TopLevelType=2
[file:D:\telops\Common_HDL\DDR_Ctrl\src\Model\DDR_Command_Decoder.vhd]
File Time Lo=-1367949056
File Time Hi=29860935
Enabled=1
State=Compiled
SIM.FUNC.INDEX=4
SIM.FUNC.INCLUDED=1
SIM.POST.INCLUDED=1
SIM.POST.INDEX=2
[file:D:\telops\Common_HDL\DDR_Ctrl\src\Model\DDR_define.vhd]
File Time Lo=-1387949056
File Time Hi=29860935
Enabled=1
State=Compiled
SIM.FUNC.INDEX=5
SIM.FUNC.INCLUDED=1
SIM.POST.INCLUDED=1
SIM.POST.INDEX=3
[file:D:\telops\Common_HDL\DDR_Ctrl\src\Model\DDR_Registers.vhd]
File Time Lo=-1367949056
File Time Hi=29860935
Enabled=1
State=Compiled
SIM.FUNC.INDEX=6
SIM.FUNC.INCLUDED=1
SIM.POST.INCLUDED=1
SIM.POST.INDEX=4
[file:D:\telops\Common_HDL\DDR_Ctrl\src\Model\MT36VDDF25672G.bde]
File Time Lo=2091648768
File Time Hi=29863217
Enabled=1
State=Compiled
SIM.FUNC.INDEX=7
SIM.FUNC.INCLUDED=1
SIM.POST.INCLUDED=1
SIM.POST.INDEX=5
[file:D:\telops\Common_HDL\DDR_Ctrl\src\Model\mt46v128m4.vhd]
File Time Lo=-512692736
File Time Hi=29864765
Enabled=1
State=Compiled
SIM.FUNC.INDEX=8
SIM.FUNC.INCLUDED=1
SIM.POST.INCLUDED=1
SIM.POST.INDEX=6
[file:D:\telops\Common_HDL\DDR_Ctrl\src\Tester\ddr_tester.bde]
File Time Lo=1239060736
File Time Hi=29861609
Enabled=1
State=Compiled
SIM.FUNC.INDEX=9
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\Tester\dat_gen.vhd]
File Time Lo=1833248256
File Time Hi=29786364
Enabled=1
State=Compiled
SIM.FUNC.INDEX=10
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\Tester\dat_path.vhd]
File Time Lo=1107860224
File Time Hi=29866006
Enabled=1
State=Compiled
SIM.FUNC.INDEX=11
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\Tester\ddr_test_sm.asf]
File Time Lo=-532139776
File Time Hi=29866005
Enabled=1
State=Compiled
SIM.FUNC.INDEX=12
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\Tester\adr_gen.vhd]
File Time Lo=-219714560
File Time Hi=29868984
Enabled=1
State=Compiled
SIM.FUNC.INDEX=13
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\Tester\mctrl_iface.vhd]
File Time Lo=1479060736
File Time Hi=29861609
Enabled=1
State=Compiled
SIM.FUNC.INDEX=14
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\User-Interface\ddr_block.bde]
File Time Lo=1600075264
File Time Hi=29863016
Enabled=1
State=Compiled
SIM.FUNC.INDEX=15
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\User-Interface\DDR_Interface.vhd]
File Time Lo=30515968
File Time Hi=29865017
Enabled=1
State=Compiled
SIM.FUNC.INDEX=16
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\User-Interface\DDR_Interface_FSM.vhd]
File Time Lo=-1952329984
File Time Hi=29863553
Enabled=1
State=Compiled
SIM.FUNC.INDEX=17
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\User-Interface\ddr_top.vhd]
File Time Lo=-1624293120
File Time Hi=29868844
Enabled=1
State=Compiled
SIM.FUNC.INDEX=18
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\UCF\ML461\ML461.ucf]
File Time Lo=-826221056
File Time Hi=29864810
Enabled=1
State=Modified
[file:.\compile\MT36VDDF25672G.vhd]
Generated=TRUE
File Time Lo=47077632
File Time Hi=29863383
Enabled=1
State=Compiled
[file:.\compile\ddr_tester.vhd]
Generated=TRUE
File Time Lo=47077632
File Time Hi=29863383
Enabled=1
State=Compiled
[file:.\compile\ddr_test_sm.vhd]
Generated=TRUE
File Time Lo=-1654681856
File Time Hi=29868985
Enabled=1
State=Compiled
[file:.\compile\ddr_block.vhd]
Generated=TRUE
File Time Lo=67077632
File Time Hi=29863383
Enabled=1
State=Compiled
[file:.\compile.do]
File Time Lo=965318144
File Time Hi=29868986
Enabled=1
State=Modified
[file:D:\telops\Common_HDL\DDR_Ctrl\src\TestBench\wav.awf]
File Time Lo=-400045312
File Time Hi=29868821
Enabled=1
State=Modified
[file:D:\telops\Common_HDL\DDR_Ctrl\src\TestBench\wav_synthesis.awf]
File Time Lo=-1916577792
File Time Hi=29863576
Enabled=1
State=Modified
[file:.\compile_post-synthesis.do]
File Time Lo=1493778944
File Time Hi=29864811
Enabled=1
State=Modified
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG DDR ctrl modifications.txt]
File Time Lo=-403479040
File Time Hi=29861989
Enabled=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top.vhd]
File Time Lo=1510674176
File Time Hi=29868844
Enabled=1
State=Compiled
SIM.FUNC.INDEX=19
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_iobs_0.vhd]
File Time Lo=699204096
File Time Hi=29864824
Enabled=1
State=Compiled
SIM.FUNC.INDEX=20
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_controller_iobs_0.vhd]
File Time Lo=-2012211712
File Time Hi=29860346
Enabled=1
State=Compiled
SIM.FUNC.INDEX=21
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_data_path_0.vhd]
File Time Lo=-261119232
File Time Hi=29864966
Enabled=1
State=Compiled
SIM.FUNC.INDEX=22
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_data_path_iobs_0.vhd]
File Time Lo=-719418624
File Time Hi=29865018
Enabled=1
State=Compiled
SIM.FUNC.INDEX=23
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_data_tap_inc.vhd]
File Time Lo=-898302976
File Time Hi=29865205
Enabled=1
State=Compiled
SIM.FUNC.INDEX=24
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_data_write_0.vhd]
File Time Lo=-1056086528
File Time Hi=29864967
Enabled=1
State=Compiled
SIM.FUNC.INDEX=25
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_ddr_controller_0.vhd]
File Time Lo=-1079714560
File Time Hi=29868984
Enabled=1
State=Compiled
SIM.FUNC.INDEX=26
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_idelay_ctrl.vhd]
File Time Lo=2026526976
File Time Hi=29859544
Enabled=1
State=Compiled
SIM.FUNC.INDEX=27
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_infrastructure.vhd]
File Time Lo=2026526976
File Time Hi=29859544
Enabled=1
State=Compiled
SIM.FUNC.INDEX=28
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_infrastructure_iobs_0.vhd]
File Time Lo=2026526976
File Time Hi=29859544
Enabled=1
State=Compiled
SIM.FUNC.INDEX=29
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_backend_fifos_0.vhd]
File Time Lo=362171136
File Time Hi=29868584
Enabled=1
State=Compiled
SIM.FUNC.INDEX=30
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_wr_data_fifo_8.vhd]
File Time Lo=2026526976
File Time Hi=29859544
Enabled=1
State=Compiled
SIM.FUNC.INDEX=31
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_wr_data_fifo_16.vhd]
File Time Lo=2026526976
File Time Hi=29859544
Enabled=1
State=Compiled
SIM.FUNC.INDEX=32
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_pattern_compare8.vhd]
File Time Lo=0
File Time Hi=0
Enabled=1
State=Compiled
SIM.FUNC.INDEX=33
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_RAM_D_0.vhd]
File Time Lo=2026526976
File Time Hi=29859544
Enabled=1
State=Compiled
SIM.FUNC.INDEX=34
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_rd_data_0.vhd]
File Time Lo=419693056
File Time Hi=29868814
Enabled=1
State=Compiled
SIM.FUNC.INDEX=35
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_rd_data_fifo_0.vhd]
File Time Lo=2026526976
File Time Hi=29859544
Enabled=1
State=Compiled
SIM.FUNC.INDEX=36
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_rd_wr_addr_fifo_0.vhd]
File Time Lo=-1929484032
File Time Hi=29865016
Enabled=1
State=Compiled
SIM.FUNC.INDEX=37
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_tap_ctrl_0.vhd]
File Time Lo=1010515968
File Time Hi=29865017
Enabled=1
State=Compiled
SIM.FUNC.INDEX=38
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_tap_logic_0.vhd]
File Time Lo=1364175104
File Time Hi=29864976
Enabled=1
State=Compiled
SIM.FUNC.INDEX=39
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_top_0.vhd]
File Time Lo=690674176
File Time Hi=29868844
Enabled=1
State=Compiled
SIM.FUNC.INDEX=40
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_user_interface_0.vhd]
File Time Lo=2026526976
File Time Hi=29859544
Enabled=1
State=Compiled
SIM.FUNC.INDEX=41
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_v4_dq_iob.vhd]
File Time Lo=-1039418624
File Time Hi=29865018
Enabled=1
State=Compiled
SIM.FUNC.INDEX=42
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_v4_dqs_iob.vhd]
File Time Lo=-1569456640
File Time Hi=29868839
Enabled=1
State=Compiled
SIM.FUNC.INDEX=43
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_parameters_0.vhd]
File Time Lo=-492796160
File Time Hi=29868584
Enabled=1
State=Compiled
SIM.FUNC.INDEX=44
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\TestBench\ddr_tb_ml461.vhd]
File Time Lo=353778944
File Time Hi=29864811
Enabled=1
State=Compiled
SIM.FUNC.INDEX=0
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\TestBench\ddr_mig_ml461.vhd]
File Time Lo=1940285440
File Time Hi=29868985
Enabled=1
State=Warning
SIM.FUNC.INDEX=1
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\TestBench\intf_acces_gen_ml461.vhd]
File Time Lo=917927936
File Time Hi=29863409
Enabled=1
State=Compiled
SIM.FUNC.INDEX=2
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\NGC\ddr_wrapper_128d_26a_r1.vhd]
File Time Lo=1305772288
File Time Hi=29868847
Enabled=1
State=Compiled
SIM.FUNC.INDEX=46
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\ddr_wrapper_128d_26a_r1\ddr_wrapper_128d_26a_r1.vhm]
File Time Lo=-1304162304
File Time Hi=29868848
Enabled=0
State=Modified
[file:D:\telops\Common_HDL\DDR_Ctrl\src\NGC\ddr_wrapper_128d_27a_r1.vhd]
File Time Lo=1665772288
File Time Hi=29868847
Enabled=1
State=Compiled
SIM.FUNC.INDEX=45
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\ddr_wrapper_128d_27a_r1\ddr_wrapper_128d_27a_r1.vhm]
File Time Lo=1895837696
File Time Hi=29868849
Enabled=0
State=Modified
[file:D:\telops\Common_HDL\DDR_Ctrl\src\TestBench\ddr_tb_cfg_ml461.vhd]
File Time Lo=865318144
File Time Hi=29868986
Enabled=1
State=Compiled
SIM.FUNC.INDEX=3
SIM.FUNC.INCLUDED=1
