<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - dma.c</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
<SCRIPT type="text/javascript" src="rtwannotate.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};if (typeof rtwannotate === 'function') {rtwannotate('dma_c_cov.xml');}">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../../../../../../../ti/c2000/C2000Ware_3_02_00_00/driverlib/f28004x/driverlib/dma.c" target="rtwreport_document_frame" id="linkToText_plain">dma.c</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">//###########################################################################</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">//</span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">// FILE:   dma.c</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">//</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">// TITLE:  C28x DMA driver.</span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">//</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">//###########################################################################</span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">// $TI Release: F28004x Support Library v1.10.00.00 $</span>
</span><span><a class="LN" name="9">    9   </a><span class="CT">// $Release Date: Tue May 26 17:06:03 IST 2020 $</span>
</span><span><a class="LN" name="10">   10   </a><span class="CT">// $Copyright:</span>
</span><span><a class="LN" name="11">   11   </a><span class="CT">// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">//</span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">// Redistribution and use in source and binary forms, with or without </span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">// modification, are permitted provided that the following conditions </span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">// are met:</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">// </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">//   Redistributions of source code must retain the above copyright </span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">//   notice, this list of conditions and the following disclaimer.</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">// </span>
</span><span><a class="LN" name="20">   20   </a><span class="CT">//   Redistributions in binary form must reproduce the above copyright</span>
</span><span><a class="LN" name="21">   21   </a><span class="CT">//   notice, this list of conditions and the following disclaimer in the </span>
</span><span><a class="LN" name="22">   22   </a><span class="CT">//   documentation and/or other materials provided with the   </span>
</span><span><a class="LN" name="23">   23   </a><span class="CT">//   distribution.</span>
</span><span><a class="LN" name="24">   24   </a><span class="CT">// </span>
</span><span><a class="LN" name="25">   25   </a><span class="CT">//   Neither the name of Texas Instruments Incorporated nor the names of</span>
</span><span><a class="LN" name="26">   26   </a><span class="CT">//   its contributors may be used to endorse or promote products derived</span>
</span><span><a class="LN" name="27">   27   </a><span class="CT">//   from this software without specific prior written permission.</span>
</span><span><a class="LN" name="28">   28   </a><span class="CT">// </span>
</span><span><a class="LN" name="29">   29   </a><span class="CT">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS </span>
</span><span><a class="LN" name="30">   30   </a><span class="CT">// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT </span>
</span><span><a class="LN" name="31">   31   </a><span class="CT">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
</span><span><a class="LN" name="32">   32   </a><span class="CT">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT </span>
</span><span><a class="LN" name="33">   33   </a><span class="CT">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, </span>
</span><span><a class="LN" name="34">   34   </a><span class="CT">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT </span>
</span><span><a class="LN" name="35">   35   </a><span class="CT">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
</span><span><a class="LN" name="36">   36   </a><span class="CT">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
</span><span><a class="LN" name="37">   37   </a><span class="CT">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT </span>
</span><span><a class="LN" name="38">   38   </a><span class="CT">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE </span>
</span><span><a class="LN" name="39">   39   </a><span class="CT">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
</span><span><a class="LN" name="40">   40   </a><span class="CT">// $</span>
</span><span><a class="LN" name="41">   41   </a><span class="CT">//###########################################################################</span>
</span><span><a class="LN" name="42">   42   </a>
</span><span><a class="LN" name="43">   43   </a><font color="#992211">#</font><span class="PP">include</span> <font color="#992211">&quot;dma.h&quot;</font>
</span><span><a class="LN" name="44">   44   </a>
</span><span><a class="LN" name="45">   45   </a><span class="CT">//*****************************************************************************</span>
</span><span><a class="LN" name="46">   46   </a><span class="CT">//</span>
</span><span><a class="LN" name="47">   47   </a><span class="CT">// DMA_configAddresses</span>
</span><span><a class="LN" name="48">   48   </a><span class="CT">//</span>
</span><span><a class="LN" name="49">   49   </a><span class="CT">//*****************************************************************************</span>
</span><span><a class="LN" name="50">   50   </a><span class="DT">void</span> <a name="fcn_DMA_configAddresses">DMA_configAddresses</a>(uint32_t base, <span class="DT">const</span> <span class="DT">void</span> *destAddr,
</span><span><a class="LN" name="51">   51   </a>                         <span class="DT">const</span> <span class="DT">void</span> *srcAddr)
</span><span><a class="LN" name="52">   52   </a><b>{</b>
</span><span><a class="LN" name="53">   53   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="54">   54   </a>    <span class="CT">// Check the arguments.</span>
</span><span><a class="LN" name="55">   55   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="56">   56   </a>    ASSERT(DMA_isBaseValid(base));
</span><span><a class="LN" name="57">   57   </a>
</span><span><a class="LN" name="58">   58   </a>    <a href="f28004x_codestartbranch_asm.html#var_EALLOW" onclick="if (top) if (top.docHiliteMe) top.docHiliteMe(window, 'var_EALLOW');" target="_self"><font color="#1122aa">EALLOW</font></a>;
</span><span><a class="LN" name="59">   59   </a>
</span><span><a class="LN" name="60">   60   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="61">   61   </a>    <span class="CT">// Set up SOURCE address.</span>
</span><span><a class="LN" name="62">   62   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="63">   63   </a>    HWREG(base + DMA_O_SRC_BEG_ADDR_SHADOW) = (uint32_t)srcAddr;
</span><span><a class="LN" name="64">   64   </a>    HWREG(base + DMA_O_SRC_ADDR_SHADOW)     = (uint32_t)srcAddr;
</span><span><a class="LN" name="65">   65   </a>
</span><span><a class="LN" name="66">   66   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="67">   67   </a>    <span class="CT">// Set up DESTINATION address.</span>
</span><span><a class="LN" name="68">   68   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="69">   69   </a>    HWREG(base + DMA_O_DST_BEG_ADDR_SHADOW) = (uint32_t)destAddr;
</span><span><a class="LN" name="70">   70   </a>    HWREG(base + DMA_O_DST_ADDR_SHADOW)     = (uint32_t)destAddr;
</span><span><a class="LN" name="71">   71   </a>
</span><span><a class="LN" name="72">   72   </a>    <a href="f28004x_codestartbranch_asm.html#var_EDIS" onclick="if (top) if (top.docHiliteMe) top.docHiliteMe(window, 'var_EDIS');" target="_self"><font color="#1122aa">EDIS</font></a>;
</span><span><a class="LN" name="73">   73   </a><b>}</b>
</span><span><a class="LN" name="74">   74   </a>
</span><span><a class="LN" name="75">   75   </a><span class="CT">//*****************************************************************************</span>
</span><span><a class="LN" name="76">   76   </a><span class="CT">//</span>
</span><span><a class="LN" name="77">   77   </a><span class="CT">// DMA_configBurst</span>
</span><span><a class="LN" name="78">   78   </a><span class="CT">//</span>
</span><span><a class="LN" name="79">   79   </a><span class="CT">//*****************************************************************************</span>
</span><span><a class="LN" name="80">   80   </a><span class="DT">void</span> <a name="fcn_DMA_configBurst">DMA_configBurst</a>(uint32_t base, uint16_t size, int16_t srcStep,
</span><span><a class="LN" name="81">   81   </a>                     int16_t destStep)
</span><span><a class="LN" name="82">   82   </a><b>{</b>
</span><span><a class="LN" name="83">   83   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="84">   84   </a>    <span class="CT">// Check the arguments.</span>
</span><span><a class="LN" name="85">   85   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="86">   86   </a>    ASSERT(DMA_isBaseValid(base));
</span><span><a class="LN" name="87">   87   </a>    ASSERT((size &gt;= 1U) || (size &lt;= 32U));
</span><span><a class="LN" name="88">   88   </a>
</span><span><a class="LN" name="89">   89   </a>    <a href="f28004x_codestartbranch_asm.html#var_EALLOW" onclick="if (top) if (top.docHiliteMe) top.docHiliteMe(window, 'var_EALLOW');" target="_self"><font color="#1122aa">EALLOW</font></a>;
</span><span><a class="LN" name="90">   90   </a>
</span><span><a class="LN" name="91">   91   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="92">   92   </a>    <span class="CT">// Set up BURST registers.</span>
</span><span><a class="LN" name="93">   93   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="94">   94   </a>    HWREGH(base + DMA_O_BURST_SIZE)     = size - 1U;
</span><span><a class="LN" name="95">   95   </a>    HWREGH(base + DMA_O_SRC_BURST_STEP) = srcStep;
</span><span><a class="LN" name="96">   96   </a>    HWREGH(base + DMA_O_DST_BURST_STEP) = destStep;
</span><span><a class="LN" name="97">   97   </a>
</span><span><a class="LN" name="98">   98   </a>    <a href="f28004x_codestartbranch_asm.html#var_EDIS" onclick="if (top) if (top.docHiliteMe) top.docHiliteMe(window, 'var_EDIS');" target="_self"><font color="#1122aa">EDIS</font></a>;
</span><span><a class="LN" name="99">   99   </a><b>}</b>
</span><span><a class="LN" name="100">  100   </a>
</span><span><a class="LN" name="101">  101   </a><span class="CT">//*****************************************************************************</span>
</span><span><a class="LN" name="102">  102   </a><span class="CT">//</span>
</span><span><a class="LN" name="103">  103   </a><span class="CT">// DMA_configTransfer</span>
</span><span><a class="LN" name="104">  104   </a><span class="CT">//</span>
</span><span><a class="LN" name="105">  105   </a><span class="CT">//*****************************************************************************</span>
</span><span><a class="LN" name="106">  106   </a><span class="DT">void</span> <a name="fcn_DMA_configTransfer">DMA_configTransfer</a>(uint32_t base, uint32_t transferSize, int16_t srcStep,
</span><span><a class="LN" name="107">  107   </a>                        int16_t destStep)
</span><span><a class="LN" name="108">  108   </a><b>{</b>
</span><span><a class="LN" name="109">  109   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="110">  110   </a>    <span class="CT">// Check the arguments.</span>
</span><span><a class="LN" name="111">  111   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="112">  112   </a>    ASSERT(DMA_isBaseValid(base));
</span><span><a class="LN" name="113">  113   </a>    ASSERT(transferSize &lt;= 0x10000);
</span><span><a class="LN" name="114">  114   </a>
</span><span><a class="LN" name="115">  115   </a>    <a href="f28004x_codestartbranch_asm.html#var_EALLOW" onclick="if (top) if (top.docHiliteMe) top.docHiliteMe(window, 'var_EALLOW');" target="_self"><font color="#1122aa">EALLOW</font></a>;
</span><span><a class="LN" name="116">  116   </a>
</span><span><a class="LN" name="117">  117   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="118">  118   </a>    <span class="CT">// Set up TRANSFER registers.</span>
</span><span><a class="LN" name="119">  119   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="120">  120   </a>    HWREGH(base + DMA_O_TRANSFER_SIZE)     = (uint16_t)(transferSize - 1U);
</span><span><a class="LN" name="121">  121   </a>    HWREGH(base + DMA_O_SRC_TRANSFER_STEP) = srcStep;
</span><span><a class="LN" name="122">  122   </a>    HWREGH(base + DMA_O_DST_TRANSFER_STEP) = destStep;
</span><span><a class="LN" name="123">  123   </a>
</span><span><a class="LN" name="124">  124   </a>    <a href="f28004x_codestartbranch_asm.html#var_EDIS" onclick="if (top) if (top.docHiliteMe) top.docHiliteMe(window, 'var_EDIS');" target="_self"><font color="#1122aa">EDIS</font></a>;
</span><span><a class="LN" name="125">  125   </a><b>}</b>
</span><span><a class="LN" name="126">  126   </a>
</span><span><a class="LN" name="127">  127   </a><span class="CT">//*****************************************************************************</span>
</span><span><a class="LN" name="128">  128   </a><span class="CT">//</span>
</span><span><a class="LN" name="129">  129   </a><span class="CT">// DMA_configWrap</span>
</span><span><a class="LN" name="130">  130   </a><span class="CT">//</span>
</span><span><a class="LN" name="131">  131   </a><span class="CT">//*****************************************************************************</span>
</span><span><a class="LN" name="132">  132   </a><span class="DT">void</span> <a name="fcn_DMA_configWrap">DMA_configWrap</a>(uint32_t base, uint32_t srcWrapSize, int16_t srcStep,
</span><span><a class="LN" name="133">  133   </a>                    uint32_t destWrapSize, int16_t destStep)
</span><span><a class="LN" name="134">  134   </a><b>{</b>
</span><span><a class="LN" name="135">  135   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="136">  136   </a>    <span class="CT">// Check the arguments.</span>
</span><span><a class="LN" name="137">  137   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="138">  138   </a>    ASSERT(DMA_isBaseValid(base));
</span><span><a class="LN" name="139">  139   </a>    ASSERT((srcWrapSize &lt;= 0x10000) || (destWrapSize &lt;= 0x10000));
</span><span><a class="LN" name="140">  140   </a>
</span><span><a class="LN" name="141">  141   </a>    <a href="f28004x_codestartbranch_asm.html#var_EALLOW" onclick="if (top) if (top.docHiliteMe) top.docHiliteMe(window, 'var_EALLOW');" target="_self"><font color="#1122aa">EALLOW</font></a>;
</span><span><a class="LN" name="142">  142   </a>
</span><span><a class="LN" name="143">  143   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="144">  144   </a>    <span class="CT">// Set up WRAP registers.</span>
</span><span><a class="LN" name="145">  145   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="146">  146   </a>    HWREGH(base + DMA_O_SRC_WRAP_SIZE) = (uint16_t)(srcWrapSize - 1U);
</span><span><a class="LN" name="147">  147   </a>    HWREGH(base + DMA_O_SRC_WRAP_STEP) = srcStep;
</span><span><a class="LN" name="148">  148   </a>
</span><span><a class="LN" name="149">  149   </a>    HWREGH(base + DMA_O_DST_WRAP_SIZE) = (uint16_t)(destWrapSize - 1U);
</span><span><a class="LN" name="150">  150   </a>    HWREGH(base + DMA_O_DST_WRAP_STEP) = destStep;
</span><span><a class="LN" name="151">  151   </a>
</span><span><a class="LN" name="152">  152   </a>    <a href="f28004x_codestartbranch_asm.html#var_EDIS" onclick="if (top) if (top.docHiliteMe) top.docHiliteMe(window, 'var_EDIS');" target="_self"><font color="#1122aa">EDIS</font></a>;
</span><span><a class="LN" name="153">  153   </a><b>}</b>
</span><span><a class="LN" name="154">  154   </a>
</span><span><a class="LN" name="155">  155   </a><span class="CT">//*****************************************************************************</span>
</span><span><a class="LN" name="156">  156   </a><span class="CT">//</span>
</span><span><a class="LN" name="157">  157   </a><span class="CT">// DMA_configMode</span>
</span><span><a class="LN" name="158">  158   </a><span class="CT">//</span>
</span><span><a class="LN" name="159">  159   </a><span class="CT">//*****************************************************************************</span>
</span><span><a class="LN" name="160">  160   </a><span class="DT">void</span> <a name="fcn_DMA_configMode">DMA_configMode</a>(uint32_t base, DMA_Trigger trigger, uint32_t config)
</span><span><a class="LN" name="161">  161   </a><b>{</b>
</span><span><a class="LN" name="162">  162   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="163">  163   </a>    <span class="CT">// Check the arguments.</span>
</span><span><a class="LN" name="164">  164   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="165">  165   </a>    ASSERT(DMA_isBaseValid(base));
</span><span><a class="LN" name="166">  166   </a>
</span><span><a class="LN" name="167">  167   </a>    <a href="f28004x_codestartbranch_asm.html#var_EALLOW" onclick="if (top) if (top.docHiliteMe) top.docHiliteMe(window, 'var_EALLOW');" target="_self"><font color="#1122aa">EALLOW</font></a>;
</span><span><a class="LN" name="168">  168   </a>
</span><span><a class="LN" name="169">  169   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="170">  170   </a>    <span class="CT">// Set up trigger selection in the CMA/CLA trigger source selection</span>
</span><span><a class="LN" name="171">  171   </a>    <span class="CT">// registers. These are considered part of system control.</span>
</span><span><a class="LN" name="172">  172   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="173">  173   </a>    <span class="KW">switch</span>(base)
</span><span><a class="LN" name="174">  174   </a>    <b>{</b>
</span><span><a class="LN" name="175">  175   </a>        <span class="KW">case</span> DMA_CH1_BASE:
</span><span><a class="LN" name="176">  176   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="177">  177   </a>            <span class="CT">// Channel 1</span>
</span><span><a class="LN" name="178">  178   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="179">  179   </a>            HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL1) =
</span><span><a class="LN" name="180">  180   </a>                (HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL1) &amp;
</span><span><a class="LN" name="181">  181   </a>                 ~((uint32_t)SYSCTL_DMACHSRCSEL1_CH1_M)) |
</span><span><a class="LN" name="182">  182   </a>                ((uint32_t)trigger &lt;&lt; SYSCTL_DMACHSRCSEL1_CH1_S);
</span><span><a class="LN" name="183">  183   </a>
</span><span><a class="LN" name="184">  184   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="185">  185   </a>            <span class="CT">// Set peripheral interrupt select bits to the channel number.</span>
</span><span><a class="LN" name="186">  186   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="187">  187   </a>            HWREGH(DMA_CH1_BASE + DMA_O_MODE) =
</span><span><a class="LN" name="188">  188   </a>               (HWREGH(DMA_CH1_BASE + DMA_O_MODE) &amp; ~DMA_MODE_PERINTSEL_M) | 1U;
</span><span><a class="LN" name="189">  189   </a>            <span class="KW">break</span>;
</span><span><a class="LN" name="190">  190   </a>
</span><span><a class="LN" name="191">  191   </a>        <span class="KW">case</span> DMA_CH2_BASE:
</span><span><a class="LN" name="192">  192   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="193">  193   </a>            <span class="CT">// Channel 2</span>
</span><span><a class="LN" name="194">  194   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="195">  195   </a>            HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL1) =
</span><span><a class="LN" name="196">  196   </a>                (HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL1) &amp;
</span><span><a class="LN" name="197">  197   </a>                 ~((uint32_t)SYSCTL_DMACHSRCSEL1_CH2_M)) |
</span><span><a class="LN" name="198">  198   </a>                ((uint32_t)trigger &lt;&lt; SYSCTL_DMACHSRCSEL1_CH2_S);
</span><span><a class="LN" name="199">  199   </a>
</span><span><a class="LN" name="200">  200   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="201">  201   </a>            <span class="CT">// Set peripheral interrupt select bits to the channel number.</span>
</span><span><a class="LN" name="202">  202   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="203">  203   </a>            HWREGH(DMA_CH2_BASE + DMA_O_MODE) =
</span><span><a class="LN" name="204">  204   </a>               (HWREGH(DMA_CH2_BASE + DMA_O_MODE) &amp; ~DMA_MODE_PERINTSEL_M) | 2U;
</span><span><a class="LN" name="205">  205   </a>            <span class="KW">break</span>;
</span><span><a class="LN" name="206">  206   </a>
</span><span><a class="LN" name="207">  207   </a>        <span class="KW">case</span> DMA_CH3_BASE:
</span><span><a class="LN" name="208">  208   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="209">  209   </a>            <span class="CT">// Channel 3</span>
</span><span><a class="LN" name="210">  210   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="211">  211   </a>            HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL1) =
</span><span><a class="LN" name="212">  212   </a>                (HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL1) &amp;
</span><span><a class="LN" name="213">  213   </a>                 ~((uint32_t)SYSCTL_DMACHSRCSEL1_CH3_M)) |
</span><span><a class="LN" name="214">  214   </a>                ((uint32_t)trigger &lt;&lt; SYSCTL_DMACHSRCSEL1_CH3_S);
</span><span><a class="LN" name="215">  215   </a>
</span><span><a class="LN" name="216">  216   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="217">  217   </a>            <span class="CT">// Set peripheral interrupt select bits to the channel number.</span>
</span><span><a class="LN" name="218">  218   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="219">  219   </a>            HWREGH(DMA_CH3_BASE + DMA_O_MODE) =
</span><span><a class="LN" name="220">  220   </a>               (HWREGH(DMA_CH3_BASE + DMA_O_MODE) &amp; ~DMA_MODE_PERINTSEL_M) | 3U;
</span><span><a class="LN" name="221">  221   </a>            <span class="KW">break</span>;
</span><span><a class="LN" name="222">  222   </a>
</span><span><a class="LN" name="223">  223   </a>        <span class="KW">case</span> DMA_CH4_BASE:
</span><span><a class="LN" name="224">  224   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="225">  225   </a>            <span class="CT">// Channel 4</span>
</span><span><a class="LN" name="226">  226   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="227">  227   </a>            HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL1) =
</span><span><a class="LN" name="228">  228   </a>                (HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL1) &amp;
</span><span><a class="LN" name="229">  229   </a>                 ~((uint32_t)SYSCTL_DMACHSRCSEL1_CH4_M)) |
</span><span><a class="LN" name="230">  230   </a>                ((uint32_t)trigger &lt;&lt; SYSCTL_DMACHSRCSEL1_CH4_S);
</span><span><a class="LN" name="231">  231   </a>
</span><span><a class="LN" name="232">  232   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="233">  233   </a>            <span class="CT">// Set peripheral interrupt select bits to the channel number.</span>
</span><span><a class="LN" name="234">  234   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="235">  235   </a>            HWREGH(DMA_CH4_BASE + DMA_O_MODE) =
</span><span><a class="LN" name="236">  236   </a>               (HWREGH(DMA_CH4_BASE + DMA_O_MODE) &amp; ~DMA_MODE_PERINTSEL_M) | 4U;
</span><span><a class="LN" name="237">  237   </a>            <span class="KW">break</span>;
</span><span><a class="LN" name="238">  238   </a>
</span><span><a class="LN" name="239">  239   </a>        <span class="KW">case</span> DMA_CH5_BASE:
</span><span><a class="LN" name="240">  240   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="241">  241   </a>            <span class="CT">// Channel 5</span>
</span><span><a class="LN" name="242">  242   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="243">  243   </a>            HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL2) =
</span><span><a class="LN" name="244">  244   </a>                (HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL2) &amp;
</span><span><a class="LN" name="245">  245   </a>                 ~((uint32_t)SYSCTL_DMACHSRCSEL2_CH5_M)) |
</span><span><a class="LN" name="246">  246   </a>                ((uint32_t)trigger &lt;&lt; SYSCTL_DMACHSRCSEL2_CH5_S);
</span><span><a class="LN" name="247">  247   </a>
</span><span><a class="LN" name="248">  248   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="249">  249   </a>            <span class="CT">// Set peripheral interrupt select bits to the channel number.</span>
</span><span><a class="LN" name="250">  250   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="251">  251   </a>            HWREGH(DMA_CH5_BASE + DMA_O_MODE) =
</span><span><a class="LN" name="252">  252   </a>               (HWREGH(DMA_CH5_BASE + DMA_O_MODE) &amp; ~DMA_MODE_PERINTSEL_M) | 5U;
</span><span><a class="LN" name="253">  253   </a>            <span class="KW">break</span>;
</span><span><a class="LN" name="254">  254   </a>
</span><span><a class="LN" name="255">  255   </a>        <span class="KW">case</span> DMA_CH6_BASE:
</span><span><a class="LN" name="256">  256   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="257">  257   </a>            <span class="CT">// Channel 6</span>
</span><span><a class="LN" name="258">  258   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="259">  259   </a>            HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL2) =
</span><span><a class="LN" name="260">  260   </a>                (HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL2) &amp;
</span><span><a class="LN" name="261">  261   </a>                 ~((uint32_t)SYSCTL_DMACHSRCSEL2_CH6_M)) |
</span><span><a class="LN" name="262">  262   </a>                ((uint32_t)trigger &lt;&lt; SYSCTL_DMACHSRCSEL2_CH6_S);
</span><span><a class="LN" name="263">  263   </a>
</span><span><a class="LN" name="264">  264   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="265">  265   </a>            <span class="CT">// Set peripheral interrupt select bits to the channel number.</span>
</span><span><a class="LN" name="266">  266   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="267">  267   </a>            HWREGH(DMA_CH6_BASE + DMA_O_MODE) =
</span><span><a class="LN" name="268">  268   </a>               (HWREGH(DMA_CH6_BASE + DMA_O_MODE) &amp; ~DMA_MODE_PERINTSEL_M) | 6U;
</span><span><a class="LN" name="269">  269   </a>            <span class="KW">break</span>;
</span><span><a class="LN" name="270">  270   </a>
</span><span><a class="LN" name="271">  271   </a>        <span class="KW">default</span>:
</span><span><a class="LN" name="272">  272   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="273">  273   </a>            <span class="CT">// Invalid base.</span>
</span><span><a class="LN" name="274">  274   </a>            <span class="CT">//</span>
</span><span><a class="LN" name="275">  275   </a>            <span class="KW">break</span>;
</span><span><a class="LN" name="276">  276   </a>    <b>}</b>
</span><span><a class="LN" name="277">  277   </a>
</span><span><a class="LN" name="278">  278   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="279">  279   </a>    <span class="CT">// Write the configuration to the mode register.</span>
</span><span><a class="LN" name="280">  280   </a>    <span class="CT">//</span>
</span><span><a class="LN" name="281">  281   </a>    HWREGH(base + DMA_O_MODE) &amp;= ~(DMA_MODE_DATASIZE | DMA_MODE_CONTINUOUS |
</span><span><a class="LN" name="282">  282   </a>                                   DMA_MODE_ONESHOT);
</span><span><a class="LN" name="283">  283   </a>    HWREGH(base + DMA_O_MODE) |= config;
</span><span><a class="LN" name="284">  284   </a>
</span><span><a class="LN" name="285">  285   </a>    <a href="f28004x_codestartbranch_asm.html#var_EDIS" onclick="if (top) if (top.docHiliteMe) top.docHiliteMe(window, 'var_EDIS');" target="_self"><font color="#1122aa">EDIS</font></a>;
</span><span><a class="LN" name="286">  286   </a><b>}</b>
</span><span><a class="LN" name="287">  287   </a>
</span><span><a class="LN" name="288">  288   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>